Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 21 08:14:23 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       30          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0                 5306        0.028        0.000                      0                 5292        1.845        0.000                       0                  2563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
adc_clk                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                     {0.000 4.000}        8.000           125.000         
rx_clk                                         {0.000 2.000}        4.000           250.000         
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                              0.235        0.000                      0                 1625        0.028        0.000                      0                 1611        3.500        0.000                       0                   927  
clk_fpga_0                                           1.354        0.000                      0                 3591        0.056        0.000                      0                 3591        3.020        0.000                       0                  1628  
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.342        0.000                      0                  588        0.193        0.000                      0                  588  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.518ns (18.721%)  route 2.249ns (81.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.669     4.830    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X28Y35         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           2.249     7.597    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.540     8.452    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.035     8.666    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     7.832    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.456ns (17.937%)  route 2.086ns (82.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.668     4.829    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X27Y35         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[2]/Q
                         net (fo=1, routed)           2.086     7.371    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[2]
    OLOGIC_X0Y82         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.538     8.450    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.035     8.664    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     7.830    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.456ns (17.906%)  route 2.091ns (82.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.663     4.824    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           2.091     7.371    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.544     8.456    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.537%)  route 1.887ns (78.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.669     4.830    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X28Y35         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           1.887     7.235    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.540     8.452    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.035     8.666    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.832    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.456ns (19.466%)  route 1.887ns (80.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.674     4.835    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X27Y48         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[3]/Q
                         net (fo=1, routed)           1.887     7.178    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.538     8.450    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.035     8.664    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -0.834     7.830    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.953%)  route 1.954ns (79.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.664     4.825    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X28Y50         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           1.954     7.297    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.544     8.456    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.456ns (19.565%)  route 1.875ns (80.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.674     4.835    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X26Y48         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=1, routed)           1.875     7.166    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.535     8.447    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.035     8.661    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     7.827    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.456ns (19.698%)  route 1.859ns (80.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.674     4.835    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X26Y49         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/Q
                         net (fo=1, routed)           1.859     7.150    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.535     8.447    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.035     8.661    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_D2)      -0.834     7.827    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 3.872ns (54.536%)  route 3.228ns (45.464%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.341 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/P[0]
                         net (fo=2, routed)           1.221     6.562    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0_n_105
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.686    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry_i_3_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.219 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.336    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__0_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.462    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__1_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__3_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__4_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__5_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.047    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__6_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.164 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.164    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__7_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.479 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__8/O[3]
                         net (fo=2, routed)           1.188     9.666    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__1[55]
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.332     9.998 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_4/O
                         net (fo=2, routed)           0.810    10.809    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_4_n_0
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.332    11.141 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_8/O
                         net (fo=1, routed)           0.000    11.141    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_8_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.007 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    12.007    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X11Y32         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.499    12.411    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y32         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C
                         clock pessimism              0.263    12.675    
                         clock uncertainty           -0.035    12.639    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.062    12.701    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 3.851ns (54.401%)  route 3.228ns (45.599%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.341 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/P[0]
                         net (fo=2, routed)           1.221     6.562    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0_n_105
    SLICE_X24Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.686    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry_i_3_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.219 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.336    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__0_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.462    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__1_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__3_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__4_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__5_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.047    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__6_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.164 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.164    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__7_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.479 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__8/O[3]
                         net (fo=2, routed)           1.188     9.666    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__1[55]
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.332     9.998 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_4/O
                         net (fo=2, routed)           0.810    10.809    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_4_n_0
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.332    11.141 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_8/O
                         net (fo=1, routed)           0.000    11.141    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_8_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.986 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    11.986    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X11Y32         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.499    12.411    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y32         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C
                         clock pessimism              0.263    12.675    
                         clock uncertainty           -0.035    12.639    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.062    12.701    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/input_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.895%)  route 0.222ns (61.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.564     1.619    system_i/Custom_System_0/inst/Test_Mixer/AD_CLK_in
    SLICE_X18Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[4]/Q
                         net (fo=1, routed)           0.222     1.982    system_i/Custom_System_0/inst/Test_Filter/Q[4]
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.828     1.974    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[4]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.075     1.954    system_i/Custom_System_0/inst/Test_Filter/input_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Filter/diff2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/output_register_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.932%)  route 0.144ns (36.068%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.559     1.614    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X21Y51         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/diff2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/Custom_System_0/inst/Test_Filter/diff2_reg[24]/Q
                         net (fo=1, routed)           0.144     1.900    system_i/Custom_System_0/inst/Test_Filter/diff2_reg_n_0_[24]
    SLICE_X23Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__5_i_1/O
                         net (fo=1, routed)           0.000     1.945    system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__5_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.015 r  system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.015    system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__5_n_7
    SLICE_X23Y51         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/output_register_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.828     1.974    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X23Y51         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/output_register_reg[24]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.105     1.984    system_i/Custom_System_0/inst/Test_Filter/output_register_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/input_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.239%)  route 0.228ns (61.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.564     1.619    system_i/Custom_System_0/inst/Test_Mixer/AD_CLK_in
    SLICE_X18Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[6]/Q
                         net (fo=1, routed)           0.228     1.988    system_i/Custom_System_0/inst/Test_Filter/Q[6]
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.828     1.974    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[6]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.076     1.955    system_i/Custom_System_0/inst/Test_Filter/input_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Filter/diff2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/output_register_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.249ns (61.700%)  route 0.155ns (38.300%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.559     1.614    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X21Y50         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/diff2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/Custom_System_0/inst/Test_Filter/diff2_reg[23]/Q
                         net (fo=2, routed)           0.155     1.910    system_i/Custom_System_0/inst/Test_Filter/diff2_reg_n_0_[23]
    SLICE_X23Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.955 r  system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000     1.955    system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__4_i_5_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.018 r  system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.018    system_i/Custom_System_0/inst/Test_Filter/sub_temp_1__0_carry__4_n_4
    SLICE_X23Y50         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/output_register_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.828     1.974    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X23Y50         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/output_register_reg[23]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.984    system_i/Custom_System_0/inst/Test_Filter/output_register_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/input_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.647%)  route 0.234ns (62.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.564     1.619    system_i/Custom_System_0/inst/Test_Mixer/AD_CLK_in
    SLICE_X18Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[3]/Q
                         net (fo=1, routed)           0.234     1.994    system_i/Custom_System_0/inst/Test_Filter/Q[3]
    SLICE_X22Y45         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.828     1.974    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X22Y45         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[3]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.078     1.957    system_i/Custom_System_0/inst/Test_Filter/input_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/input_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.741%)  route 0.233ns (62.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.564     1.619    system_i/Custom_System_0/inst/Test_Mixer/AD_CLK_in
    SLICE_X18Y48         FDRE                                         r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[8]/Q
                         net (fo=1, routed)           0.233     1.993    system_i/Custom_System_0/inst/Test_Filter/Q[8]
    SLICE_X22Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.829     1.975    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X22Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[8]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.075     1.955    system_i/Custom_System_0/inst/Test_Filter/input_register_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/input_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.236%)  route 0.228ns (61.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.564     1.619    system_i/Custom_System_0/inst/Test_Mixer/AD_CLK_in
    SLICE_X18Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[5]/Q
                         net (fo=1, routed)           0.228     1.988    system_i/Custom_System_0/inst/Test_Filter/Q[5]
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.828     1.974    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[5]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.071     1.950    system_i/Custom_System_0/inst/Test_Filter/input_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.322%)  route 0.247ns (63.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.559     1.614    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X17Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/Q
                         net (fo=2, routed)           0.247     2.002    system_i/Custom_System_0/inst/PLL_NCO/phase[31]
    SLICE_X22Y38         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.826     1.972    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X22Y38         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.066     1.943    system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Filter/section_out2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/diff1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.583%)  route 0.230ns (58.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.561     1.616    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X24Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/section_out2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/Custom_System_0/inst/Test_Filter/section_out2_reg[8]/Q
                         net (fo=6, routed)           0.230     2.011    system_i/Custom_System_0/inst/Test_Filter/section_out2_reg[8]
    SLICE_X20Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/diff1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.831     1.977    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X20Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/diff1_reg[8]/C
                         clock pessimism             -0.095     1.882    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.063     1.945    system_i/Custom_System_0/inst/Test_Filter/diff1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Filter/input_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/section_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.527%)  route 0.184ns (42.473%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.564     1.619    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X19Y47         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[7]/Q
                         net (fo=2, routed)           0.184     1.944    system_i/Custom_System_0/inst/Test_Filter/input_register_reg_n_0_[7]
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.989 r  system_i/Custom_System_0/inst/Test_Filter/section_out1[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.989    system_i/Custom_System_0/inst/Test_Filter/section_out1[4]_i_2__0_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.052 r  system_i/Custom_System_0/inst/Test_Filter/section_out1_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.052    system_i/Custom_System_0/inst/Test_Filter/section_out1_reg[4]_i_1__0_n_4
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/section_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.828     1.974    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X22Y46         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/section_out1_reg[7]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.984    system_i/Custom_System_0/inst/Test_Filter/section_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y11    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y13    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y9     system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y7     system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y11    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y9     system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y14    system_i/Custom_System_0/inst/Phase_Mixer/Dout_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.214ns (22.439%)  route 4.196ns (77.561%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.723     3.031    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.044     4.531    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.124     4.655 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.058     5.713    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.152     5.865 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.653     6.518    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.332     6.850 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.576     7.426    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.150     7.576 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.865     8.441    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    11.012    
                         clock uncertainty           -0.125    10.887    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.091     9.796    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.478ns (39.889%)  route 3.734ns (60.111%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.819 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.933    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.267 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.645     8.912    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.332     9.244 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.244    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.075    10.879    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.345ns (37.519%)  route 3.905ns (62.481%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.819 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.132 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.816     8.948    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X8Y44          LUT3 (Prop_lut3_I0_O)        0.334     9.282 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.282    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X8Y44          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y44          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.118    10.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.359ns (38.250%)  route 3.808ns (61.750%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.819 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.933    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.155 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.719     8.874    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.325     9.199 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.199    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.075    10.879    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.431ns (40.064%)  route 3.637ns (59.936%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.819 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.933    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.246 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.547     8.794    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.306     9.100 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.100    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    10.835    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.263ns (37.490%)  route 3.773ns (62.510%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.819 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.058 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.684     8.742    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X8Y44          LUT3 (Prop_lut3_I0_O)        0.326     9.068 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.068    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X8Y44          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y44          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.118    10.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.901ns (32.014%)  route 4.037ns (67.986%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     6.939    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.265 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.265    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.689 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.952     8.641    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.329     8.970 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.970    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.075    10.879    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.353ns (40.202%)  route 3.500ns (59.798%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.819 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.933    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.172 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.411     8.583    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.302     8.885 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.885    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    10.835    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 2.335ns (39.825%)  route 3.528ns (60.175%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.819 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.153 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.439     8.592    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X8Y44          LUT3 (Prop_lut3_I0_O)        0.303     8.895 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.895    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X8Y44          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y44          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.081    10.886    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.120ns (36.400%)  route 3.704ns (63.600%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.724     3.032    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.593     4.081    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.785     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.733     5.846    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.118     5.964 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.979     6.943    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.326     7.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.909 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.615     8.524    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.332     8.856 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.856    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X8Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.118    10.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.562     0.903    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y36          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.116     1.160    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X8Y38          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.832     1.202    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.227ns (52.540%)  route 0.205ns (47.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.550     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y28         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[5]/Q
                         net (fo=1, routed)           0.205     1.224    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.099     1.323 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/ip2bus_data_i_D1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.323    system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data[5]
    SLICE_X21Y28         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.818     1.188    system_i/GPIO_Interface/GPIO_Kp/U0/s_axi_aclk
    SLICE_X21Y28         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[5]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.092     1.246    system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.023%)  route 0.220ns (60.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.548     0.889    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.220     1.250    system_i/GPIO_Interface/GPIO_Kp/U0/bus2ip_reset
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.815     1.185    system_i/GPIO_Interface/GPIO_Kp/U0/s_axi_aclk
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[13]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_R)         0.009     1.160    system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.023%)  route 0.220ns (60.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.548     0.889    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.220     1.250    system_i/GPIO_Interface/GPIO_Kp/U0/bus2ip_reset
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.815     1.185    system_i/GPIO_Interface/GPIO_Kp/U0/s_axi_aclk
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_R)         0.009     1.160    system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.023%)  route 0.220ns (60.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.548     0.889    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.220     1.250    system_i/GPIO_Interface/GPIO_Kp/U0/bus2ip_reset
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.815     1.185    system_i/GPIO_Interface/GPIO_Kp/U0/s_axi_aclk
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_R)         0.009     1.160    system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.023%)  route 0.220ns (60.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.548     0.889    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.220     1.250    system_i/GPIO_Interface/GPIO_Kp/U0/bus2ip_reset
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.815     1.185    system_i/GPIO_Interface/GPIO_Kp/U0/s_axi_aclk
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_R)         0.009     1.160    system_i/GPIO_Interface/GPIO_Kp/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.131%)  route 0.230ns (60.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.547     0.888    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=3, routed)           0.230     1.266    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[23]
    SLICE_X22Y27         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.815     1.185    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y27         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[8]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.023     1.174    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.136%)  route 0.178ns (55.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.581     0.922    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y35          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.178     1.241    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X0Y35          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.846     1.216    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y35          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.954    
    SLICE_X0Y35          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.137    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[29].reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.557     0.898    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y29          FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[29].reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[29].reg1_reg[29]/Q
                         net (fo=1, routed)           0.054     1.093    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[29].reg1_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.138 r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/gpio_core_1/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.138    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data[29]
    SLICE_X8Y29          FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.823     1.193    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/s_axi_aclk
    SLICE_X8Y29          FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.282     0.911    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121     1.032    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[15].reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y23          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[15].reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[15].reg1_reg[15]/Q
                         net (fo=1, routed)           0.056     1.092    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[15].reg1_reg
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.137 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000     1.137    system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data[15]
    SLICE_X8Y23          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.819     1.189    system_i/GPIO_Interface/GPIO_Ki/U0/s_axi_aclk
    SLICE_X8Y23          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism             -0.281     0.908    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120     1.028    system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y30    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y30    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y30    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y30    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X0Y33    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 4.432ns (56.321%)  route 3.437ns (43.679%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y25          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.943     4.368    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.116     4.484 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[31]_hold_fix/O
                         net (fo=20, routed)          1.043     5.527    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[31]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[8])
                                                      3.860     9.387 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/P[8]
                         net (fo=1, routed)           1.451    10.838    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_97
    SLICE_X9Y19          FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y19          FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg[8]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.103    12.180    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg[8]
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[0]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_153
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[10]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_143
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[11]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_142
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[12]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_141
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[13]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_140
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[14]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_139
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[15]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_138
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[16]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_137
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.369ns (65.766%)  route 2.274ns (34.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.653     2.961    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.272     5.751    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[31]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      3.851     9.602 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[17]
                         net (fo=1, routed)           0.002     9.604    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_136
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.578    12.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.965    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_153
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[10])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_143
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[11])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_142
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[12])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_141
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[13])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_140
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[14])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_139
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[15])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_138
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[16])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_137
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[17])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_136
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.812ns (58.600%)  route 0.574ns (41.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.551     0.891    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.572     1.591    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[18])
                                                      0.684     2.275 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.277    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0__0_n_135
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.193    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.256ns  (logic 0.124ns (5.495%)  route 2.132ns (94.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.132     2.132    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.256 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.256    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X25Y30         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.484     2.676    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X25Y30         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.045ns (4.755%)  route 0.901ns (95.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.901     0.901    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.946    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X25Y30         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.818     1.188    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X25Y30         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_53
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_43
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_42
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_41
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_40
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_39
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_38
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_37
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_36
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_35
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.590     4.502    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_53
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_43
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_42
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_41
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_40
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_39
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_38
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_37
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_36
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_35
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=933, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y13          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK





