
raspbian-preinstalled/bdaddr:     file format elf32-littlearm


Disassembly of section .init:

00010d0c <.init>:
   10d0c:	push	{r3, lr}
   10d10:	bl	114b4 <close@plt+0x524>
   10d14:	pop	{r3, pc}

Disassembly of section .plt:

00010d18 <udev_hwdb_unref@plt-0x14>:
   10d18:	push	{lr}		; (str lr, [sp, #-4]!)
   10d1c:	ldr	lr, [pc, #4]	; 10d28 <udev_hwdb_unref@plt-0x4>
   10d20:	add	lr, pc, lr
   10d24:	ldr	pc, [lr, #8]!
   10d28:	andeq	r4, r2, ip, ror #3

00010d2c <udev_hwdb_unref@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #36, 20	; 0x24000
   10d34:	ldr	pc, [ip, #492]!	; 0x1ec

00010d38 <strcmp@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #36, 20	; 0x24000
   10d40:	ldr	pc, [ip, #484]!	; 0x1e4

00010d44 <strtol@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #36, 20	; 0x24000
   10d4c:	ldr	pc, [ip, #476]!	; 0x1dc

00010d50 <setsockopt@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #36, 20	; 0x24000
   10d58:	ldr	pc, [ip, #468]!	; 0x1d4

00010d5c <read@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #36, 20	; 0x24000
   10d64:	ldr	pc, [ip, #460]!	; 0x1cc

00010d68 <free@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #36, 20	; 0x24000
   10d70:	ldr	pc, [ip, #452]!	; 0x1c4

00010d74 <__vsnprintf_chk@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #36, 20	; 0x24000
   10d7c:	ldr	pc, [ip, #444]!	; 0x1bc

00010d80 <memcpy@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #36, 20	; 0x24000
   10d88:	ldr	pc, [ip, #436]!	; 0x1b4

00010d8c <memcmp@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #36, 20	; 0x24000
   10d94:	ldr	pc, [ip, #428]!	; 0x1ac

00010d98 <sleep@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #36, 20	; 0x24000
   10da0:	ldr	pc, [ip, #420]!	; 0x1a4

00010da4 <strdup@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #36, 20	; 0x24000
   10dac:	ldr	pc, [ip, #412]!	; 0x19c

00010db0 <__stack_chk_fail@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #36, 20	; 0x24000
   10db8:	ldr	pc, [ip, #404]!	; 0x194

00010dbc <strcasecmp@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #36, 20	; 0x24000
   10dc4:	ldr	pc, [ip, #396]!	; 0x18c

00010dc8 <perror@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #36, 20	; 0x24000
   10dd0:	ldr	pc, [ip, #388]!	; 0x184

00010dd4 <poll@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #36, 20	; 0x24000
   10ddc:	ldr	pc, [ip, #380]!	; 0x17c

00010de0 <udev_hwdb_new@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #36, 20	; 0x24000
   10de8:	ldr	pc, [ip, #372]!	; 0x174

00010dec <__memcpy_chk@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #36, 20	; 0x24000
   10df4:	ldr	pc, [ip, #364]!	; 0x16c

00010df8 <fwrite@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #36, 20	; 0x24000
   10e00:	ldr	pc, [ip, #356]!	; 0x164

00010e04 <strcat@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #36, 20	; 0x24000
   10e0c:	ldr	pc, [ip, #348]!	; 0x15c

00010e10 <getsockopt@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #36, 20	; 0x24000
   10e18:	ldr	pc, [ip, #340]!	; 0x154

00010e1c <ioctl@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #36, 20	; 0x24000
   10e24:	ldr	pc, [ip, #332]!	; 0x14c

00010e28 <udev_new@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #36, 20	; 0x24000
   10e30:	ldr	pc, [ip, #324]!	; 0x144

00010e34 <puts@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #36, 20	; 0x24000
   10e3c:	ldr	pc, [ip, #316]!	; 0x13c

00010e40 <malloc@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #36, 20	; 0x24000
   10e48:	ldr	pc, [ip, #308]!	; 0x134

00010e4c <__libc_start_main@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #36, 20	; 0x24000
   10e54:	ldr	pc, [ip, #300]!	; 0x12c

00010e58 <strerror@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #36, 20	; 0x24000
   10e60:	ldr	pc, [ip, #292]!	; 0x124

00010e64 <__vfprintf_chk@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #36, 20	; 0x24000
   10e6c:	ldr	pc, [ip, #284]!	; 0x11c

00010e70 <strsep@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #36, 20	; 0x24000
   10e78:	ldr	pc, [ip, #276]!	; 0x114

00010e7c <__gmon_start__@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #36, 20	; 0x24000
   10e84:	ldr	pc, [ip, #268]!	; 0x10c

00010e88 <getopt_long@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #36, 20	; 0x24000
   10e90:	ldr	pc, [ip, #260]!	; 0x104

00010e94 <__ctype_b_loc@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #36, 20	; 0x24000
   10e9c:	ldr	pc, [ip, #252]!	; 0xfc

00010ea0 <exit@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #36, 20	; 0x24000
   10ea8:	ldr	pc, [ip, #244]!	; 0xf4

00010eac <udev_unref@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #36, 20	; 0x24000
   10eb4:	ldr	pc, [ip, #236]!	; 0xec

00010eb8 <strlen@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #36, 20	; 0x24000
   10ec0:	ldr	pc, [ip, #228]!	; 0xe4

00010ec4 <__errno_location@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #36, 20	; 0x24000
   10ecc:	ldr	pc, [ip, #220]!	; 0xdc

00010ed0 <__sprintf_chk@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #36, 20	; 0x24000
   10ed8:	ldr	pc, [ip, #212]!	; 0xd4

00010edc <bind@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #36, 20	; 0x24000
   10ee4:	ldr	pc, [ip, #204]!	; 0xcc

00010ee8 <memset@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #36, 20	; 0x24000
   10ef0:	ldr	pc, [ip, #196]!	; 0xc4

00010ef4 <putchar@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #36, 20	; 0x24000
   10efc:	ldr	pc, [ip, #188]!	; 0xbc

00010f00 <strncpy@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #36, 20	; 0x24000
   10f08:	ldr	pc, [ip, #180]!	; 0xb4

00010f0c <__printf_chk@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #36, 20	; 0x24000
   10f14:	ldr	pc, [ip, #172]!	; 0xac

00010f18 <__fprintf_chk@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #36, 20	; 0x24000
   10f20:	ldr	pc, [ip, #164]!	; 0xa4

00010f24 <writev@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #36, 20	; 0x24000
   10f2c:	ldr	pc, [ip, #156]!	; 0x9c

00010f30 <udev_list_entry_get_name@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #36, 20	; 0x24000
   10f38:	ldr	pc, [ip, #148]!	; 0x94

00010f3c <udev_list_entry_get_next@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #36, 20	; 0x24000
   10f44:	ldr	pc, [ip, #140]!	; 0x8c

00010f48 <sprintf@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #36, 20	; 0x24000
   10f50:	ldr	pc, [ip, #132]!	; 0x84

00010f54 <udev_hwdb_get_properties_list_entry@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #36, 20	; 0x24000
   10f5c:	ldr	pc, [ip, #124]!	; 0x7c

00010f60 <socket@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #36, 20	; 0x24000
   10f68:	ldr	pc, [ip, #116]!	; 0x74

00010f6c <strncmp@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #36, 20	; 0x24000
   10f74:	ldr	pc, [ip, #108]!	; 0x6c

00010f78 <udev_list_entry_get_value@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #36, 20	; 0x24000
   10f80:	ldr	pc, [ip, #100]!	; 0x64

00010f84 <abort@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #36, 20	; 0x24000
   10f8c:	ldr	pc, [ip, #92]!	; 0x5c

00010f90 <close@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #36, 20	; 0x24000
   10f98:	ldr	pc, [ip, #84]!	; 0x54

Disassembly of section .text:

00010f9c <.text>:
   10f9c:	ldr	r2, [pc, #1116]	; 11400 <close@plt+0x470>
   10fa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10fa4:	mov	r3, #0
   10fa8:	ldr	r8, [pc, #1108]	; 11404 <close@plt+0x474>
   10fac:	ldr	r7, [pc, #1108]	; 11408 <close@plt+0x478>
   10fb0:	sub	sp, sp, #164	; 0xa4
   10fb4:	ldr	r2, [r2]
   10fb8:	mov	r9, r3
   10fbc:	mov	r5, r0
   10fc0:	mov	r6, r1
   10fc4:	mov	sl, r3
   10fc8:	mov	r4, r3
   10fcc:	mov	fp, #1
   10fd0:	str	r2, [sp, #156]	; 0x9c
   10fd4:	str	r3, [sp, #20]
   10fd8:	strh	r3, [sp, #24]
   10fdc:	str	r4, [sp]
   10fe0:	mov	r3, r8
   10fe4:	mov	r2, r7
   10fe8:	mov	r1, r6
   10fec:	mov	r0, r5
   10ff0:	bl	10e88 <getopt_long@plt>
   10ff4:	cmn	r0, #1
   10ff8:	beq	11064 <close@plt+0xd4>
   10ffc:	cmp	r0, #114	; 0x72
   11000:	beq	1102c <close@plt+0x9c>
   11004:	cmp	r0, #116	; 0x74
   11008:	beq	11058 <close@plt+0xc8>
   1100c:	cmp	r0, #105	; 0x69
   11010:	beq	11034 <close@plt+0xa4>
   11014:	ldr	r0, [pc, #1008]	; 1140c <close@plt+0x47c>
   11018:	bl	10e34 <puts@plt>
   1101c:	ldr	r0, [pc, #1004]	; 11410 <close@plt+0x480>
   11020:	bl	10e34 <puts@plt>
   11024:	mov	r0, #0
   11028:	bl	10ea0 <exit@plt>
   1102c:	mov	r9, #1
   11030:	b	10fdc <close@plt+0x4c>
   11034:	ldr	r3, [pc, #984]	; 11414 <close@plt+0x484>
   11038:	ldr	r0, [r3]
   1103c:	bl	192a8 <close@plt+0x8318>
   11040:	subs	sl, r0, #0
   11044:	bge	10fdc <close@plt+0x4c>
   11048:	ldr	r0, [pc, #968]	; 11418 <close@plt+0x488>
   1104c:	bl	10dc8 <perror@plt>
   11050:	mov	r0, #1
   11054:	bl	10ea0 <exit@plt>
   11058:	ldr	r3, [pc, #956]	; 1141c <close@plt+0x48c>
   1105c:	str	fp, [r3]
   11060:	b	10fdc <close@plt+0x4c>
   11064:	ldr	r3, [pc, #948]	; 11420 <close@plt+0x490>
   11068:	mov	r0, sl
   1106c:	ldr	r8, [r3]
   11070:	str	r4, [r3]
   11074:	bl	194d8 <close@plt+0x8548>
   11078:	subs	r7, r0, #0
   1107c:	blt	11224 <close@plt+0x294>
   11080:	add	r1, sp, #44	; 0x2c
   11084:	mov	r0, sl
   11088:	bl	19180 <close@plt+0x81f0>
   1108c:	cmp	r0, #0
   11090:	blt	111dc <close@plt+0x24c>
   11094:	mov	r2, #1000	; 0x3e8
   11098:	add	r1, sp, #8
   1109c:	mov	r0, r7
   110a0:	bl	1a9d4 <close@plt+0x9a44>
   110a4:	cmp	r0, #0
   110a8:	blt	1136c <close@plt+0x3dc>
   110ac:	add	r1, sp, #28
   110b0:	add	r0, sp, #54	; 0x36
   110b4:	mov	r2, #6
   110b8:	str	r4, [sp, #28]
   110bc:	strh	r4, [sp, #32]
   110c0:	bl	10d8c <memcmp@plt>
   110c4:	cmp	r0, #0
   110c8:	beq	11328 <close@plt+0x398>
   110cc:	ldrh	r3, [sp, #58]	; 0x3a
   110d0:	ldr	r0, [sp, #54]	; 0x36
   110d4:	strh	r3, [sp, #24]
   110d8:	str	r0, [sp, #20]
   110dc:	ldrh	r0, [sp, #8]
   110e0:	bl	120f8 <close@plt+0x1168>
   110e4:	ldrh	r3, [sp, #8]
   110e8:	ldr	r1, [pc, #820]	; 11424 <close@plt+0x494>
   110ec:	mov	r2, r0
   110f0:	mov	r0, #1
   110f4:	bl	10f0c <__printf_chk@plt>
   110f8:	add	r0, sp, #20
   110fc:	bl	11b9c <close@plt+0xc0c>
   11100:	add	r1, sp, #136	; 0x88
   11104:	mov	r4, r0
   11108:	add	r0, sp, #20
   1110c:	bl	11cb4 <close@plt+0xd24>
   11110:	add	r2, sp, #136	; 0x88
   11114:	ldr	r1, [pc, #780]	; 11428 <close@plt+0x498>
   11118:	mov	r0, #1
   1111c:	bl	10f0c <__printf_chk@plt>
   11120:	cmp	r4, #0
   11124:	beq	11398 <close@plt+0x408>
   11128:	mov	r2, r4
   1112c:	ldr	r1, [pc, #760]	; 1142c <close@plt+0x49c>
   11130:	mov	r0, #1
   11134:	bl	10f0c <__printf_chk@plt>
   11138:	mov	r0, r4
   1113c:	bl	10d68 <free@plt>
   11140:	sub	r5, r5, r8
   11144:	cmp	r5, #0
   11148:	ble	11318 <close@plt+0x388>
   1114c:	add	r1, sp, #20
   11150:	ldr	r0, [r6, r8, lsl #2]
   11154:	bl	11dcc <close@plt+0xe3c>
   11158:	mov	r4, #0
   1115c:	add	r1, sp, #36	; 0x24
   11160:	mov	r2, #6
   11164:	add	r0, sp, #20
   11168:	strh	r4, [sp, #40]	; 0x28
   1116c:	str	r4, [sp, #36]	; 0x24
   11170:	bl	10d8c <memcmp@plt>
   11174:	subs	r5, r0, #0
   11178:	beq	113a4 <close@plt+0x414>
   1117c:	ldrh	ip, [sp, #8]
   11180:	ldr	r0, [pc, #680]	; 11430 <close@plt+0x4a0>
   11184:	mov	r1, #12
   11188:	ldr	r2, [pc, #676]	; 11434 <close@plt+0x4a4>
   1118c:	b	1119c <close@plt+0x20c>
   11190:	cmp	ip, r3
   11194:	beq	11264 <close@plt+0x2d4>
   11198:	add	r4, r4, #1
   1119c:	mul	r3, r1, r4
   111a0:	ldrh	r3, [r0, r3]
   111a4:	cmp	r3, r2
   111a8:	bne	11190 <close@plt+0x200>
   111ac:	mov	r0, r7
   111b0:	bl	195a0 <close@plt+0x8610>
   111b4:	mov	r0, #10
   111b8:	bl	10ef4 <putchar@plt>
   111bc:	ldr	r3, [pc, #628]	; 11438 <close@plt+0x4a8>
   111c0:	mov	r2, #25
   111c4:	mov	r1, #1
   111c8:	ldr	r3, [r3]
   111cc:	ldr	r0, [pc, #616]	; 1143c <close@plt+0x4ac>
   111d0:	bl	10df8 <fwrite@plt>
   111d4:	mov	r0, #1
   111d8:	bl	10ea0 <exit@plt>
   111dc:	ldr	r3, [pc, #596]	; 11438 <close@plt+0x4a8>
   111e0:	ldr	r5, [r3]
   111e4:	bl	10ec4 <__errno_location@plt>
   111e8:	mov	r4, r0
   111ec:	ldr	r0, [r0]
   111f0:	bl	10e58 <strerror@plt>
   111f4:	ldr	r2, [r4]
   111f8:	mov	r3, sl
   111fc:	str	r2, [sp, #4]
   11200:	ldr	r2, [pc, #568]	; 11440 <close@plt+0x4b0>
   11204:	mov	r1, #1
   11208:	str	r0, [sp]
   1120c:	mov	r0, r5
   11210:	bl	10f18 <__fprintf_chk@plt>
   11214:	mov	r0, r7
   11218:	bl	195a0 <close@plt+0x8610>
   1121c:	mov	r0, #1
   11220:	bl	10ea0 <exit@plt>
   11224:	ldr	r3, [pc, #524]	; 11438 <close@plt+0x4a8>
   11228:	ldr	r5, [r3]
   1122c:	bl	10ec4 <__errno_location@plt>
   11230:	mov	r4, r0
   11234:	ldr	r0, [r0]
   11238:	bl	10e58 <strerror@plt>
   1123c:	ldr	r2, [r4]
   11240:	mov	r3, sl
   11244:	str	r2, [sp, #4]
   11248:	mov	r1, #1
   1124c:	ldr	r2, [pc, #496]	; 11444 <close@plt+0x4b4>
   11250:	str	r0, [sp]
   11254:	mov	r0, r5
   11258:	bl	10f18 <__fprintf_chk@plt>
   1125c:	mov	r0, #1
   11260:	bl	10ea0 <exit@plt>
   11264:	add	r0, sp, #20
   11268:	bl	11b9c <close@plt+0xc0c>
   1126c:	add	r1, sp, #136	; 0x88
   11270:	mov	r5, r0
   11274:	add	r0, sp, #20
   11278:	bl	11cb4 <close@plt+0xd24>
   1127c:	add	r2, sp, #136	; 0x88
   11280:	ldr	r1, [pc, #448]	; 11448 <close@plt+0x4b8>
   11284:	mov	r0, #1
   11288:	bl	10f0c <__printf_chk@plt>
   1128c:	cmp	r5, #0
   11290:	beq	113dc <close@plt+0x44c>
   11294:	mov	r2, r5
   11298:	ldr	r1, [pc, #428]	; 1144c <close@plt+0x4bc>
   1129c:	mov	r0, #1
   112a0:	bl	10f0c <__printf_chk@plt>
   112a4:	mov	r0, r5
   112a8:	bl	10d68 <free@plt>
   112ac:	ldr	r3, [pc, #412]	; 11450 <close@plt+0x4c0>
   112b0:	mov	r2, #12
   112b4:	add	r1, sp, #20
   112b8:	mla	r4, r2, r4, r3
   112bc:	mov	r0, r7
   112c0:	ldr	r3, [r4, #48]	; 0x30
   112c4:	blx	r3
   112c8:	cmp	r0, #0
   112cc:	blt	113b4 <close@plt+0x424>
   112d0:	ldr	r1, [pc, #380]	; 11454 <close@plt+0x4c4>
   112d4:	mov	r0, #1
   112d8:	bl	10f0c <__printf_chk@plt>
   112dc:	cmp	r9, #0
   112e0:	beq	113e8 <close@plt+0x458>
   112e4:	ldr	r3, [r4, #52]	; 0x34
   112e8:	cmp	r3, #0
   112ec:	beq	113e8 <close@plt+0x458>
   112f0:	mov	r0, r7
   112f4:	blx	r3
   112f8:	cmp	r0, #0
   112fc:	blt	113f4 <close@plt+0x464>
   11300:	mov	r2, sl
   11304:	ldr	r1, [pc, #332]	; 11458 <close@plt+0x4c8>
   11308:	mov	r0, r7
   1130c:	bl	10e1c <ioctl@plt>
   11310:	ldr	r0, [pc, #324]	; 1145c <close@plt+0x4cc>
   11314:	bl	10e34 <puts@plt>
   11318:	mov	r0, r7
   1131c:	bl	195a0 <close@plt+0x8610>
   11320:	mov	r0, #0
   11324:	bl	10ea0 <exit@plt>
   11328:	mov	r2, #1000	; 0x3e8
   1132c:	add	r1, sp, #20
   11330:	mov	r0, r7
   11334:	bl	1ad78 <close@plt+0x9de8>
   11338:	cmp	r0, #0
   1133c:	bge	110dc <close@plt+0x14c>
   11340:	ldr	r3, [pc, #240]	; 11438 <close@plt+0x4a8>
   11344:	ldr	r5, [r3]
   11348:	bl	10ec4 <__errno_location@plt>
   1134c:	mov	r4, r0
   11350:	ldr	r0, [r0]
   11354:	bl	10e58 <strerror@plt>
   11358:	ldr	r2, [r4]
   1135c:	mov	r3, sl
   11360:	str	r2, [sp, #4]
   11364:	ldr	r2, [pc, #244]	; 11460 <close@plt+0x4d0>
   11368:	b	11204 <close@plt+0x274>
   1136c:	ldr	r3, [pc, #196]	; 11438 <close@plt+0x4a8>
   11370:	ldr	r5, [r3]
   11374:	bl	10ec4 <__errno_location@plt>
   11378:	mov	r4, r0
   1137c:	ldr	r0, [r0]
   11380:	bl	10e58 <strerror@plt>
   11384:	ldr	r2, [r4]
   11388:	mov	r3, sl
   1138c:	str	r2, [sp, #4]
   11390:	ldr	r2, [pc, #204]	; 11464 <close@plt+0x4d4>
   11394:	b	11204 <close@plt+0x274>
   11398:	mov	r0, #10
   1139c:	bl	10ef4 <putchar@plt>
   113a0:	b	11140 <close@plt+0x1b0>
   113a4:	mov	r0, r7
   113a8:	bl	195a0 <close@plt+0x8610>
   113ac:	mov	r0, r5
   113b0:	bl	10ea0 <exit@plt>
   113b4:	ldr	r3, [pc, #124]	; 11438 <close@plt+0x4a8>
   113b8:	mov	r2, #24
   113bc:	mov	r1, #1
   113c0:	ldr	r3, [r3]
   113c4:	ldr	r0, [pc, #156]	; 11468 <close@plt+0x4d8>
   113c8:	bl	10df8 <fwrite@plt>
   113cc:	mov	r0, r7
   113d0:	bl	195a0 <close@plt+0x8610>
   113d4:	mov	r0, #1
   113d8:	bl	10ea0 <exit@plt>
   113dc:	ldr	r0, [pc, #136]	; 1146c <close@plt+0x4dc>
   113e0:	bl	10e34 <puts@plt>
   113e4:	b	112ac <close@plt+0x31c>
   113e8:	ldr	r0, [pc, #128]	; 11470 <close@plt+0x4e0>
   113ec:	bl	10e34 <puts@plt>
   113f0:	b	11318 <close@plt+0x388>
   113f4:	ldr	r0, [pc, #120]	; 11474 <close@plt+0x4e4>
   113f8:	bl	10e34 <puts@plt>
   113fc:	b	11318 <close@plt+0x388>
   11400:	andeq	r4, r3, r0, lsl #28
   11404:	andeq	r5, r3, r8
   11408:	andeq	sp, r1, r0, asr r2
   1140c:	andeq	sp, r1, r0, ror #3
   11410:	andeq	sp, r1, ip, lsl r2
   11414:	strdeq	r5, [r3], -r8
   11418:	ldrdeq	sp, [r1], -r0
   1141c:	andeq	r5, r3, r0, lsl #24
   11420:	andeq	r5, r3, r8, ror #23
   11424:	strdeq	sp, [r1], -ip
   11428:	andeq	sp, r1, r8, lsl r3
   1142c:	andeq	sp, r1, ip, lsr #6
   11430:	andeq	sp, r1, r8, asr r1
   11434:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11438:	strdeq	r5, [r3], -r0
   1143c:	andeq	sp, r1, r8, asr #7
   11440:	andeq	sp, r1, ip, ror r2
   11444:	andeq	sp, r1, r8, asr r2
   11448:	andeq	sp, r1, r4, lsr r3
   1144c:	andeq	sp, r1, r8, asr #6
   11450:	andeq	sp, r1, ip, lsr #2
   11454:	andeq	sp, r1, ip, ror #6
   11458:	andmi	r4, r4, fp, asr #17
   1145c:	muleq	r1, r8, r3
   11460:	ldrdeq	sp, [r1], -r4
   11464:	andeq	sp, r1, r8, lsr #5
   11468:	andeq	sp, r1, r0, asr r3
   1146c:	andeq	sp, r1, r8, ror r2
   11470:			; <UNDEFINED> instruction: 0x0001d3b4
   11474:	andeq	sp, r1, r0, lsl #7
   11478:	mov	fp, #0
   1147c:	mov	lr, #0
   11480:	pop	{r1}		; (ldr r1, [sp], #4)
   11484:	mov	r2, sp
   11488:	push	{r2}		; (str r2, [sp, #-4]!)
   1148c:	push	{r0}		; (str r0, [sp, #-4]!)
   11490:	ldr	ip, [pc, #16]	; 114a8 <close@plt+0x518>
   11494:	push	{ip}		; (str ip, [sp, #-4]!)
   11498:	ldr	r0, [pc, #12]	; 114ac <close@plt+0x51c>
   1149c:	ldr	r3, [pc, #12]	; 114b0 <close@plt+0x520>
   114a0:	bl	10e4c <__libc_start_main@plt>
   114a4:	bl	10f84 <abort@plt>
   114a8:	andeq	sp, r1, ip, lsl r1
   114ac:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   114b0:	strheq	sp, [r1], -ip
   114b4:	ldr	r3, [pc, #20]	; 114d0 <close@plt+0x540>
   114b8:	ldr	r2, [pc, #20]	; 114d4 <close@plt+0x544>
   114bc:	add	r3, pc, r3
   114c0:	ldr	r2, [r3, r2]
   114c4:	cmp	r2, #0
   114c8:	bxeq	lr
   114cc:	b	10e7c <__gmon_start__@plt>
   114d0:	andeq	r3, r2, r0, asr sl
   114d4:	andeq	r0, r0, r0, ror #1
   114d8:	ldr	r0, [pc, #24]	; 114f8 <close@plt+0x568>
   114dc:	ldr	r3, [pc, #24]	; 114fc <close@plt+0x56c>
   114e0:	cmp	r3, r0
   114e4:	bxeq	lr
   114e8:	ldr	r3, [pc, #16]	; 11500 <close@plt+0x570>
   114ec:	cmp	r3, #0
   114f0:	bxeq	lr
   114f4:	bx	r3
   114f8:	andeq	r5, r3, r8, ror #23
   114fc:	andeq	r5, r3, r8, ror #23
   11500:	andeq	r0, r0, r0
   11504:	ldr	r0, [pc, #36]	; 11530 <close@plt+0x5a0>
   11508:	ldr	r1, [pc, #36]	; 11534 <close@plt+0x5a4>
   1150c:	sub	r1, r1, r0
   11510:	asr	r1, r1, #2
   11514:	add	r1, r1, r1, lsr #31
   11518:	asrs	r1, r1, #1
   1151c:	bxeq	lr
   11520:	ldr	r3, [pc, #16]	; 11538 <close@plt+0x5a8>
   11524:	cmp	r3, #0
   11528:	bxeq	lr
   1152c:	bx	r3
   11530:	andeq	r5, r3, r8, ror #23
   11534:	andeq	r5, r3, r8, ror #23
   11538:	andeq	r0, r0, r0
   1153c:	push	{r4, lr}
   11540:	ldr	r4, [pc, #24]	; 11560 <close@plt+0x5d0>
   11544:	ldrb	r3, [r4]
   11548:	cmp	r3, #0
   1154c:	popne	{r4, pc}
   11550:	bl	114d8 <close@plt+0x548>
   11554:	mov	r3, #1
   11558:	strb	r3, [r4]
   1155c:	pop	{r4, pc}
   11560:	strdeq	r5, [r3], -ip
   11564:	b	11504 <close@plt+0x574>
   11568:	push	{r4, lr}
   1156c:	sub	sp, sp, #24
   11570:	ldr	r4, [pc, #108]	; 115e4 <close@plt+0x654>
   11574:	ldrh	r3, [r1, #4]
   11578:	ldr	r2, [r1]
   1157c:	ldr	r1, [r4]
   11580:	ldr	ip, [pc, #96]	; 115e8 <close@plt+0x658>
   11584:	strh	r3, [sp, #18]
   11588:	add	r3, sp, #12
   1158c:	str	r3, [sp]
   11590:	str	r2, [sp, #14]
   11594:	str	r1, [sp, #20]
   11598:	mov	r3, #8
   1159c:	mov	r2, #34	; 0x22
   115a0:	mov	r1, #63	; 0x3f
   115a4:	strh	ip, [sp, #12]
   115a8:	bl	195a4 <close@plt+0x8614>
   115ac:	cmp	r0, #0
   115b0:	blt	115d8 <close@plt+0x648>
   115b4:	mov	r0, #1
   115b8:	bl	10d98 <sleep@plt>
   115bc:	mov	r0, #0
   115c0:	ldr	r2, [sp, #20]
   115c4:	ldr	r3, [r4]
   115c8:	cmp	r2, r3
   115cc:	bne	115e0 <close@plt+0x650>
   115d0:	add	sp, sp, #24
   115d4:	pop	{r4, pc}
   115d8:	mvn	r0, #0
   115dc:	b	115c0 <close@plt+0x630>
   115e0:	bl	10db0 <__stack_chk_fail@plt>
   115e4:	andeq	r4, r3, r0, lsl #28
   115e8:	strdeq	r0, [r0], -lr
   115ec:	push	{r4, r5, lr}
   115f0:	sub	sp, sp, #28
   115f4:	ldr	r4, [pc, #80]	; 1164c <close@plt+0x6bc>
   115f8:	mov	r3, #0
   115fc:	mov	r2, #3
   11600:	ldr	ip, [r4]
   11604:	str	r3, [sp]
   11608:	mov	r1, r2
   1160c:	str	ip, [sp, #20]
   11610:	mov	r5, r0
   11614:	bl	195a4 <close@plt+0x8614>
   11618:	cmp	r0, #0
   1161c:	blt	11630 <close@plt+0x6a0>
   11620:	mov	r0, r5
   11624:	ldr	r2, [pc, #36]	; 11650 <close@plt+0x6c0>
   11628:	add	r1, sp, #12
   1162c:	bl	1ad78 <close@plt+0x9de8>
   11630:	ldr	r2, [sp, #20]
   11634:	ldr	r3, [r4]
   11638:	cmp	r2, r3
   1163c:	bne	11648 <close@plt+0x6b8>
   11640:	add	sp, sp, #28
   11644:	pop	{r4, r5, pc}
   11648:	bl	10db0 <__stack_chk_fail@plt>
   1164c:	andeq	r4, r3, r0, lsl #28
   11650:	andeq	r2, r0, r0, lsl r7
   11654:	push	{r4, lr}
   11658:	mov	lr, r0
   1165c:	ldr	r4, [pc, #112]	; 116d4 <close@plt+0x744>
   11660:	sub	sp, sp, #40	; 0x28
   11664:	ldrh	ip, [r1, #4]
   11668:	ldr	r0, [r1]
   1166c:	ldr	r2, [r4]
   11670:	add	r3, sp, #28
   11674:	str	r0, [sp, #28]
   11678:	mov	r0, lr
   1167c:	ldr	lr, [pc, #84]	; 116d8 <close@plt+0x748>
   11680:	strh	ip, [sp, #32]
   11684:	str	r3, [sp, #12]
   11688:	str	r2, [sp, #36]	; 0x24
   1168c:	mov	r3, #0
   11690:	mov	ip, #6
   11694:	mov	r2, #1000	; 0x3e8
   11698:	add	r1, sp, #4
   1169c:	str	r3, [sp, #20]
   116a0:	str	r3, [sp, #8]
   116a4:	str	r3, [sp, #24]
   116a8:	str	lr, [sp, #4]
   116ac:	str	ip, [sp, #16]
   116b0:	bl	19674 <close@plt+0x86e4>
   116b4:	ldr	r2, [sp, #36]	; 0x24
   116b8:	ldr	r3, [r4]
   116bc:	cmp	r2, r3
   116c0:	bne	116d0 <close@plt+0x740>
   116c4:	asr	r0, r0, #31
   116c8:	add	sp, sp, #40	; 0x28
   116cc:	pop	{r4, pc}
   116d0:	bl	10db0 <__stack_chk_fail@plt>
   116d4:	andeq	r4, r3, r0, lsl #28
   116d8:	andeq	r0, r1, pc, lsr r0
   116dc:	push	{r4, lr}
   116e0:	mov	lr, r0
   116e4:	ldr	r4, [pc, #112]	; 1175c <close@plt+0x7cc>
   116e8:	sub	sp, sp, #40	; 0x28
   116ec:	ldrh	ip, [r1, #4]
   116f0:	ldr	r0, [r1]
   116f4:	ldr	r2, [r4]
   116f8:	add	r3, sp, #28
   116fc:	str	r0, [sp, #28]
   11700:	mov	r0, lr
   11704:	ldr	lr, [pc, #84]	; 11760 <close@plt+0x7d0>
   11708:	strh	ip, [sp, #32]
   1170c:	str	r3, [sp, #12]
   11710:	str	r2, [sp, #36]	; 0x24
   11714:	mov	r3, #0
   11718:	mov	ip, #6
   1171c:	mov	r2, #1000	; 0x3e8
   11720:	add	r1, sp, #4
   11724:	str	r3, [sp, #20]
   11728:	str	r3, [sp, #8]
   1172c:	str	r3, [sp, #24]
   11730:	str	lr, [sp, #4]
   11734:	str	ip, [sp, #16]
   11738:	bl	19674 <close@plt+0x86e4>
   1173c:	ldr	r2, [sp, #36]	; 0x24
   11740:	ldr	r3, [r4]
   11744:	cmp	r2, r3
   11748:	bne	11758 <close@plt+0x7c8>
   1174c:	asr	r0, r0, #31
   11750:	add	sp, sp, #40	; 0x28
   11754:	pop	{r4, pc}
   11758:	bl	10db0 <__stack_chk_fail@plt>
   1175c:	andeq	r4, r3, r0, lsl #28
   11760:	andeq	r0, r1, pc, lsr r0
   11764:	push	{r4, lr}
   11768:	mov	lr, r0
   1176c:	ldr	r4, [pc, #112]	; 117e4 <close@plt+0x854>
   11770:	sub	sp, sp, #40	; 0x28
   11774:	ldrh	ip, [r1, #4]
   11778:	ldr	r0, [r1]
   1177c:	ldr	r2, [r4]
   11780:	add	r3, sp, #28
   11784:	str	r0, [sp, #28]
   11788:	mov	r0, lr
   1178c:	ldr	lr, [pc, #84]	; 117e8 <close@plt+0x858>
   11790:	strh	ip, [sp, #32]
   11794:	str	r3, [sp, #12]
   11798:	str	r2, [sp, #36]	; 0x24
   1179c:	mov	r3, #0
   117a0:	mov	ip, #6
   117a4:	mov	r2, #1000	; 0x3e8
   117a8:	add	r1, sp, #4
   117ac:	str	r3, [sp, #20]
   117b0:	str	r3, [sp, #8]
   117b4:	str	r3, [sp, #24]
   117b8:	str	lr, [sp, #4]
   117bc:	str	ip, [sp, #16]
   117c0:	bl	19674 <close@plt+0x86e4>
   117c4:	ldr	r2, [sp, #36]	; 0x24
   117c8:	ldr	r3, [r4]
   117cc:	cmp	r2, r3
   117d0:	bne	117e0 <close@plt+0x850>
   117d4:	asr	r0, r0, #31
   117d8:	add	sp, sp, #40	; 0x28
   117dc:	pop	{r4, pc}
   117e0:	bl	10db0 <__stack_chk_fail@plt>
   117e4:	andeq	r4, r3, r0, lsl #28
   117e8:	andeq	r0, r6, pc, lsr r0
   117ec:	ldr	ip, [pc, #224]	; 118d4 <close@plt+0x944>
   117f0:	push	{r4, r5, r6, r7, r8, lr}
   117f4:	mov	r7, r0
   117f8:	ldr	lr, [pc, #216]	; 118d8 <close@plt+0x948>
   117fc:	ldm	ip!, {r0, r1, r2, r3}
   11800:	sub	sp, sp, #560	; 0x230
   11804:	ldr	r5, [pc, #208]	; 118dc <close@plt+0x94c>
   11808:	add	r4, sp, #24
   1180c:	ldr	lr, [lr]
   11810:	stmia	r4!, {r0, r1, r2, r3}
   11814:	cmp	lr, #0
   11818:	ldr	ip, [ip]
   1181c:	ldr	r3, [r5]
   11820:	mov	r2, #236	; 0xec
   11824:	mov	r1, #0
   11828:	add	r0, sp, #62	; 0x3e
   1182c:	moveq	r8, #1
   11830:	movne	r8, #2
   11834:	strh	ip, [r4]
   11838:	str	r3, [sp, #556]	; 0x22c
   1183c:	bl	10ee8 <memset@plt>
   11840:	add	ip, sp, #24
   11844:	strb	r8, [sp, #30]
   11848:	ldm	ip!, {r0, r1, r2, r3}
   1184c:	add	r6, sp, #44	; 0x2c
   11850:	ldrh	ip, [r4]
   11854:	str	r6, [sp, #8]
   11858:	str	r2, [sp, #53]	; 0x35
   1185c:	mov	r2, #63	; 0x3f
   11860:	str	r1, [sp, #49]	; 0x31
   11864:	str	r0, [sp, #45]	; 0x2d
   11868:	strh	ip, [sp, #61]	; 0x3d
   1186c:	mov	r0, r7
   11870:	str	r3, [sp, #57]	; 0x39
   11874:	mov	lr, #19
   11878:	mov	r3, #254	; 0xfe
   1187c:	add	ip, sp, #300	; 0x12c
   11880:	strh	r2, [sp]
   11884:	mov	r7, #0
   11888:	mov	r2, #2000	; 0x7d0
   1188c:	mov	r1, sp
   11890:	mvn	r6, #61	; 0x3d
   11894:	mov	r4, #255	; 0xff
   11898:	str	r3, [sp, #20]
   1189c:	strh	r7, [sp, #2]
   118a0:	strb	r6, [sp, #44]	; 0x2c
   118a4:	str	r4, [sp, #4]
   118a8:	str	lr, [sp, #12]
   118ac:	str	ip, [sp, #16]
   118b0:	bl	19674 <close@plt+0x86e4>
   118b4:	ldr	r2, [sp, #556]	; 0x22c
   118b8:	ldr	r3, [r5]
   118bc:	cmp	r2, r3
   118c0:	bne	118d0 <close@plt+0x940>
   118c4:	asr	r0, r0, #31
   118c8:	add	sp, sp, #560	; 0x230
   118cc:	pop	{r4, r5, r6, r7, r8, pc}
   118d0:	bl	10db0 <__stack_chk_fail@plt>
   118d4:	andeq	sp, r1, ip, lsr #2
   118d8:	andeq	r5, r3, r0, lsl #24
   118dc:	andeq	r4, r3, r0, lsl #28
   118e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118e4:	mov	r6, r1
   118e8:	ldr	lr, [pc, #364]	; 11a5c <close@plt+0xacc>
   118ec:	mov	r5, r0
   118f0:	sub	sp, sp, #580	; 0x244
   118f4:	ldm	lr!, {r0, r1, r2, r3}
   118f8:	add	ip, sp, #36	; 0x24
   118fc:	ldr	r7, [pc, #348]	; 11a60 <close@plt+0xad0>
   11900:	ldr	r4, [pc, #348]	; 11a64 <close@plt+0xad4>
   11904:	stmia	ip!, {r0, r1, r2, r3}
   11908:	mov	r2, #230	; 0xe6
   1190c:	ldm	lr, {r0, r1}
   11910:	ldr	r3, [r7]
   11914:	ldr	lr, [r4]
   11918:	cmp	r3, #0
   1191c:	stm	ip, {r0, r1}
   11920:	mov	r1, #0
   11924:	moveq	r3, r1
   11928:	movne	r3, #8
   1192c:	ldrb	sl, [r6]
   11930:	ldrb	r9, [r6, #1]
   11934:	ldrb	r8, [r6, #3]
   11938:	ldrb	r7, [r6, #4]
   1193c:	ldrb	fp, [r6, #2]
   11940:	add	r0, sp, #84	; 0x54
   11944:	ldrb	r6, [r6, #5]
   11948:	str	r3, [sp, #4]
   1194c:	str	lr, [sp, #572]	; 0x23c
   11950:	bl	10ee8 <memset@plt>
   11954:	ldr	r3, [sp, #4]
   11958:	add	ip, sp, #36	; 0x24
   1195c:	strb	sl, [sp, #54]	; 0x36
   11960:	strb	r9, [sp, #55]	; 0x37
   11964:	strb	r8, [sp, #56]	; 0x38
   11968:	strb	r7, [sp, #58]	; 0x3a
   1196c:	strb	r6, [sp, #59]	; 0x3b
   11970:	strb	fp, [sp, #52]	; 0x34
   11974:	strb	r3, [sp, #50]	; 0x32
   11978:	ldm	ip!, {r0, r1, r2, r3}
   1197c:	mov	r9, #0
   11980:	add	lr, sp, #316	; 0x13c
   11984:	mov	sl, #63	; 0x3f
   11988:	str	r0, [sp, #61]	; 0x3d
   1198c:	str	r1, [sp, #65]	; 0x41
   11990:	ldm	ip!, {r0, r1}
   11994:	str	r2, [sp, #69]	; 0x45
   11998:	mov	ip, #254	; 0xfe
   1199c:	str	r0, [sp, #77]	; 0x4d
   119a0:	str	r1, [sp, #81]	; 0x51
   119a4:	mov	r0, r5
   119a8:	add	r1, sp, #12
   119ac:	add	r8, sp, #60	; 0x3c
   119b0:	mvn	r7, #61	; 0x3d
   119b4:	mov	r6, #255	; 0xff
   119b8:	mov	r5, #25
   119bc:	mov	r2, #2000	; 0x7d0
   119c0:	str	r3, [sp, #73]	; 0x49
   119c4:	strh	r9, [sp, #14]
   119c8:	strh	sl, [sp, #12]
   119cc:	str	r8, [sp, #20]
   119d0:	strb	r7, [sp, #60]	; 0x3c
   119d4:	str	r6, [sp, #16]
   119d8:	str	r5, [sp, #24]
   119dc:	str	lr, [sp, #28]
   119e0:	str	ip, [sp, #32]
   119e4:	bl	19674 <close@plt+0x86e4>
   119e8:	cmp	r0, r9
   119ec:	blt	11a50 <close@plt+0xac0>
   119f0:	ldrb	r3, [sp, #316]	; 0x13c
   119f4:	cmp	r3, #194	; 0xc2
   119f8:	bne	11a28 <close@plt+0xa98>
   119fc:	ldrb	r2, [sp, #326]	; 0x146
   11a00:	ldrb	r3, [sp, #325]	; 0x145
   11a04:	adds	r3, r3, r2, lsl #8
   11a08:	bne	11a3c <close@plt+0xaac>
   11a0c:	ldr	r1, [sp, #572]	; 0x23c
   11a10:	ldr	r2, [r4]
   11a14:	mov	r0, r3
   11a18:	cmp	r1, r2
   11a1c:	bne	11a58 <close@plt+0xac8>
   11a20:	add	sp, sp, #580	; 0x244
   11a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a28:	bl	10ec4 <__errno_location@plt>
   11a2c:	mov	r2, #5
   11a30:	mvn	r3, #0
   11a34:	str	r2, [r0]
   11a38:	b	11a0c <close@plt+0xa7c>
   11a3c:	bl	10ec4 <__errno_location@plt>
   11a40:	mov	r2, #6
   11a44:	mvn	r3, #0
   11a48:	str	r2, [r0]
   11a4c:	b	11a0c <close@plt+0xa7c>
   11a50:	mvn	r3, #0
   11a54:	b	11a0c <close@plt+0xa7c>
   11a58:	bl	10db0 <__stack_chk_fail@plt>
   11a5c:	andeq	sp, r1, r0, asr #2
   11a60:	andeq	r5, r3, r0, lsl #24
   11a64:	andeq	r4, r3, r0, lsl #28
   11a68:	push	{r4, lr}
   11a6c:	mov	lr, r0
   11a70:	ldr	r4, [pc, #112]	; 11ae8 <close@plt+0xb58>
   11a74:	sub	sp, sp, #40	; 0x28
   11a78:	ldrh	ip, [r1, #4]
   11a7c:	ldr	r0, [r1]
   11a80:	ldr	r2, [r4]
   11a84:	add	r3, sp, #28
   11a88:	str	r0, [sp, #28]
   11a8c:	mov	r0, lr
   11a90:	ldr	lr, [pc, #84]	; 11aec <close@plt+0xb5c>
   11a94:	strh	ip, [sp, #32]
   11a98:	str	r3, [sp, #12]
   11a9c:	str	r2, [sp, #36]	; 0x24
   11aa0:	mov	r3, #0
   11aa4:	mov	ip, #6
   11aa8:	mov	r2, #1000	; 0x3e8
   11aac:	add	r1, sp, #4
   11ab0:	str	r3, [sp, #20]
   11ab4:	str	r3, [sp, #8]
   11ab8:	str	r3, [sp, #24]
   11abc:	str	lr, [sp, #4]
   11ac0:	str	ip, [sp, #16]
   11ac4:	bl	19674 <close@plt+0x86e4>
   11ac8:	ldr	r2, [sp, #36]	; 0x24
   11acc:	ldr	r3, [r4]
   11ad0:	cmp	r2, r3
   11ad4:	bne	11ae4 <close@plt+0xb54>
   11ad8:	asr	r0, r0, #31
   11adc:	add	sp, sp, #40	; 0x28
   11ae0:	pop	{r4, pc}
   11ae4:	bl	10db0 <__stack_chk_fail@plt>
   11ae8:	andeq	r4, r3, r0, lsl #28
   11aec:	andeq	r0, sp, pc, lsr r0
   11af0:	push	{r4, r5, r6, lr}
   11af4:	mov	r5, r1
   11af8:	ldr	r4, [pc, #140]	; 11b8c <close@plt+0xbfc>
   11afc:	sub	sp, sp, #288	; 0x120
   11b00:	mov	r6, r0
   11b04:	ldr	r3, [r4]
   11b08:	mov	r2, #247	; 0xf7
   11b0c:	mov	r1, #0
   11b10:	add	r0, sp, #36	; 0x24
   11b14:	str	r3, [sp, #284]	; 0x11c
   11b18:	bl	10ee8 <memset@plt>
   11b1c:	add	r3, sp, #28
   11b20:	ldrh	r2, [r5, #4]
   11b24:	ldr	ip, [r5]
   11b28:	ldr	r1, [pc, #96]	; 11b90 <close@plt+0xc00>
   11b2c:	str	ip, [sp, #30]
   11b30:	str	r3, [sp, #12]
   11b34:	ldr	ip, [pc, #88]	; 11b94 <close@plt+0xc04>
   11b38:	strh	r1, [r3], #2
   11b3c:	mov	r1, #0
   11b40:	strh	r2, [r3, #4]
   11b44:	str	r1, [sp, #20]
   11b48:	mov	r3, #255	; 0xff
   11b4c:	mov	r2, #1000	; 0x3e8
   11b50:	str	r1, [sp, #8]
   11b54:	str	r1, [sp, #24]
   11b58:	mov	r0, r6
   11b5c:	add	r1, sp, #4
   11b60:	str	r3, [sp, #16]
   11b64:	str	ip, [sp, #4]
   11b68:	bl	19674 <close@plt+0x86e4>
   11b6c:	ldr	r2, [sp, #284]	; 0x11c
   11b70:	ldr	r3, [r4]
   11b74:	cmp	r2, r3
   11b78:	bne	11b88 <close@plt+0xbf8>
   11b7c:	asr	r0, r0, #31
   11b80:	add	sp, sp, #288	; 0x120
   11b84:	pop	{r4, r5, r6, pc}
   11b88:	bl	10db0 <__stack_chk_fail@plt>
   11b8c:	andeq	r4, r3, r0, lsl #28
   11b90:	strdeq	r0, [r0], -lr
   11b94:	eoreq	r0, r2, pc, lsr r0
   11b98:	b	11af0 <close@plt+0xb60>
   11b9c:	push	{r4, r5, r6, r7, r8, lr}
   11ba0:	sub	sp, sp, #32
   11ba4:	ldr	r6, [pc, #224]	; 11c8c <close@plt+0xcfc>
   11ba8:	ldrb	r1, [r0, #3]
   11bac:	ldrb	r2, [r0, #4]
   11bb0:	ldrb	r3, [r0, #5]
   11bb4:	ldr	ip, [r6]
   11bb8:	str	r1, [sp, #8]
   11bbc:	str	r2, [sp, #4]
   11bc0:	str	r3, [sp]
   11bc4:	mov	r2, #11
   11bc8:	ldr	r3, [pc, #192]	; 11c90 <close@plt+0xd00>
   11bcc:	mov	r1, #1
   11bd0:	add	r0, sp, #16
   11bd4:	str	ip, [sp, #28]
   11bd8:	bl	10ed0 <__sprintf_chk@plt>
   11bdc:	bl	10e28 <udev_new@plt>
   11be0:	subs	r7, r0, #0
   11be4:	moveq	r4, r7
   11be8:	beq	11c58 <close@plt+0xcc8>
   11bec:	bl	10de0 <udev_hwdb_new@plt>
   11bf0:	subs	r8, r0, #0
   11bf4:	moveq	r4, r8
   11bf8:	beq	11c50 <close@plt+0xcc0>
   11bfc:	add	r1, sp, #16
   11c00:	mov	r2, #0
   11c04:	bl	10f54 <udev_hwdb_get_properties_list_entry@plt>
   11c08:	subs	r4, r0, #0
   11c0c:	beq	11c44 <close@plt+0xcb4>
   11c10:	ldr	r5, [pc, #124]	; 11c94 <close@plt+0xd04>
   11c14:	mov	r0, r4
   11c18:	bl	10f30 <udev_list_entry_get_name@plt>
   11c1c:	cmp	r0, #0
   11c20:	beq	11c34 <close@plt+0xca4>
   11c24:	mov	r1, r5
   11c28:	bl	10d38 <strcmp@plt>
   11c2c:	cmp	r0, #0
   11c30:	beq	11c74 <close@plt+0xce4>
   11c34:	mov	r0, r4
   11c38:	bl	10f3c <udev_list_entry_get_next@plt>
   11c3c:	subs	r4, r0, #0
   11c40:	bne	11c14 <close@plt+0xc84>
   11c44:	mov	r4, #0
   11c48:	mov	r0, r8
   11c4c:	bl	10d2c <udev_hwdb_unref@plt>
   11c50:	mov	r0, r7
   11c54:	bl	10eac <udev_unref@plt>
   11c58:	ldr	r2, [sp, #28]
   11c5c:	ldr	r3, [r6]
   11c60:	mov	r0, r4
   11c64:	cmp	r2, r3
   11c68:	bne	11c88 <close@plt+0xcf8>
   11c6c:	add	sp, sp, #32
   11c70:	pop	{r4, r5, r6, r7, r8, pc}
   11c74:	mov	r0, r4
   11c78:	bl	10f78 <udev_list_entry_get_value@plt>
   11c7c:	bl	10da4 <strdup@plt>
   11c80:	mov	r4, r0
   11c84:	b	11c48 <close@plt+0xcb8>
   11c88:	bl	10db0 <__stack_chk_fail@plt>
   11c8c:	andeq	r4, r3, r0, lsl #28
   11c90:	andeq	sp, r1, r0, lsl #8
   11c94:	andeq	sp, r1, r4, lsl r4
   11c98:	sub	r0, r0, #1
   11c9c:	add	r3, r1, #6
   11ca0:	ldrb	r2, [r3, #-1]!
   11ca4:	cmp	r3, r1
   11ca8:	strb	r2, [r0, #1]!
   11cac:	bne	11ca0 <close@plt+0xd10>
   11cb0:	bx	lr
   11cb4:	push	{r4, r5, lr}
   11cb8:	sub	sp, sp, #28
   11cbc:	ldrb	r3, [r0, #5]
   11cc0:	ldrb	r5, [r0]
   11cc4:	ldrb	r4, [r0, #1]
   11cc8:	ldrb	lr, [r0, #2]
   11ccc:	ldrb	ip, [r0, #3]
   11cd0:	ldrb	r2, [r0, #4]
   11cd4:	str	r3, [sp]
   11cd8:	ldr	r3, [pc, #36]	; 11d04 <close@plt+0xd74>
   11cdc:	mov	r0, r1
   11ce0:	stmib	sp, {r2, ip, lr}
   11ce4:	add	r3, pc, r3
   11ce8:	strd	r4, [sp, #16]
   11cec:	mvn	r2, #0
   11cf0:	mov	r1, #1
   11cf4:	bl	10ed0 <__sprintf_chk@plt>
   11cf8:	mov	r0, #17
   11cfc:	add	sp, sp, #28
   11d00:	pop	{r4, r5, pc}
   11d04:	andeq	fp, r0, r8, ror r7
   11d08:	push	{lr}		; (str lr, [sp, #-4]!)
   11d0c:	sub	sp, sp, #20
   11d10:	ldrb	r3, [r0, #5]
   11d14:	ldrb	ip, [r0, #3]
   11d18:	ldrb	r2, [r0, #4]
   11d1c:	str	r3, [sp]
   11d20:	ldr	r3, [pc, #32]	; 11d48 <close@plt+0xdb8>
   11d24:	mov	r0, r1
   11d28:	stmib	sp, {r2, ip}
   11d2c:	add	r3, pc, r3
   11d30:	mvn	r2, #0
   11d34:	mov	r1, #1
   11d38:	bl	10ed0 <__sprintf_chk@plt>
   11d3c:	mov	r0, #8
   11d40:	add	sp, sp, #20
   11d44:	pop	{pc}		; (ldr pc, [sp], #4)
   11d48:	andeq	fp, r0, r4, asr r7
   11d4c:	push	{r4, r5, r6, lr}
   11d50:	subs	r5, r0, #0
   11d54:	beq	11dc4 <close@plt+0xe34>
   11d58:	bl	10eb8 <strlen@plt>
   11d5c:	cmp	r0, #17
   11d60:	bne	11dc4 <close@plt+0xe34>
   11d64:	add	r5, r5, #3
   11d68:	b	11db0 <close@plt+0xe20>
   11d6c:	bl	10e94 <__ctype_b_loc@plt>
   11d70:	lsl	r4, r4, #1
   11d74:	ldr	r2, [r0]
   11d78:	ldrh	r3, [r2, r4]
   11d7c:	tst	r3, #4096	; 0x1000
   11d80:	beq	11dc4 <close@plt+0xe34>
   11d84:	ldrb	r3, [r5, #-2]
   11d88:	lsl	r3, r3, #1
   11d8c:	ldrh	r3, [r2, r3]
   11d90:	tst	r3, #4096	; 0x1000
   11d94:	beq	11dc4 <close@plt+0xe34>
   11d98:	ldrb	r0, [r5, #-1]
   11d9c:	add	r5, r5, #3
   11da0:	cmp	r0, #0
   11da4:	popeq	{r4, r5, r6, pc}
   11da8:	cmp	r0, #58	; 0x3a
   11dac:	bne	11dc4 <close@plt+0xe34>
   11db0:	ldrb	r4, [r5, #-3]
   11db4:	cmp	r4, #0
   11db8:	bne	11d6c <close@plt+0xddc>
   11dbc:	mov	r0, r4
   11dc0:	pop	{r4, r5, r6, pc}
   11dc4:	mvn	r0, #0
   11dc8:	pop	{r4, r5, r6, pc}
   11dcc:	push	{r4, r5, r6, lr}
   11dd0:	mov	r5, r1
   11dd4:	mov	r4, r0
   11dd8:	bl	11d4c <close@plt+0xdbc>
   11ddc:	cmp	r0, #0
   11de0:	addge	r5, r5, #5
   11de4:	addge	r6, r4, #18
   11de8:	blt	11e14 <close@plt+0xe84>
   11dec:	mov	r0, r4
   11df0:	mov	r2, #16
   11df4:	mov	r1, #0
   11df8:	bl	10d44 <strtol@plt>
   11dfc:	add	r4, r4, #3
   11e00:	cmp	r4, r6
   11e04:	strb	r0, [r5], #-1
   11e08:	bne	11dec <close@plt+0xe5c>
   11e0c:	mov	r0, #0
   11e10:	pop	{r4, r5, r6, pc}
   11e14:	mov	r3, #0
   11e18:	str	r3, [r5]
   11e1c:	strh	r3, [r5, #4]
   11e20:	mvn	r0, #0
   11e24:	pop	{r4, r5, r6, pc}
   11e28:	push	{r0, r1, r2, r3}
   11e2c:	ldr	r1, [pc, #92]	; 11e90 <close@plt+0xf00>
   11e30:	ldr	r2, [pc, #92]	; 11e94 <close@plt+0xf04>
   11e34:	add	r1, pc, r1
   11e38:	push	{r4, lr}
   11e3c:	sub	sp, sp, #8
   11e40:	ldr	r4, [r1, r2]
   11e44:	ldr	r0, [pc, #76]	; 11e98 <close@plt+0xf08>
   11e48:	add	r3, sp, #20
   11e4c:	ldr	ip, [r4]
   11e50:	str	r3, [sp]
   11e54:	str	ip, [sp, #4]
   11e58:	ldr	r0, [r1, r0]
   11e5c:	ldr	r2, [sp, #16]
   11e60:	mov	r1, #1
   11e64:	ldr	r0, [r0]
   11e68:	bl	10e64 <__vfprintf_chk@plt>
   11e6c:	ldr	r2, [sp, #4]
   11e70:	ldr	r3, [r4]
   11e74:	cmp	r2, r3
   11e78:	bne	11e8c <close@plt+0xefc>
   11e7c:	add	sp, sp, #8
   11e80:	pop	{r4, lr}
   11e84:	add	sp, sp, #16
   11e88:	bx	lr
   11e8c:	bl	10db0 <__stack_chk_fail@plt>
   11e90:	ldrdeq	r3, [r2], -r8
   11e94:	ldrdeq	r0, [r0], -ip
   11e98:	andeq	r0, r0, r4, ror #1
   11e9c:	push	{r1, r2, r3}
   11ea0:	ldr	r1, [pc, #84]	; 11efc <close@plt+0xf6c>
   11ea4:	ldr	r2, [pc, #84]	; 11f00 <close@plt+0xf70>
   11ea8:	add	r1, pc, r1
   11eac:	push	{r4, lr}
   11eb0:	sub	sp, sp, #12
   11eb4:	ldr	r4, [r1, r2]
   11eb8:	add	ip, sp, #24
   11ebc:	mov	r3, ip
   11ec0:	str	ip, [sp]
   11ec4:	ldr	ip, [r4]
   11ec8:	ldr	r2, [sp, #20]
   11ecc:	mov	r1, #1
   11ed0:	str	ip, [sp, #4]
   11ed4:	bl	10e64 <__vfprintf_chk@plt>
   11ed8:	ldr	r2, [sp, #4]
   11edc:	ldr	r3, [r4]
   11ee0:	cmp	r2, r3
   11ee4:	bne	11ef8 <close@plt+0xf68>
   11ee8:	add	sp, sp, #12
   11eec:	pop	{r4, lr}
   11ef0:	add	sp, sp, #12
   11ef4:	bx	lr
   11ef8:	bl	10db0 <__stack_chk_fail@plt>
   11efc:	andeq	r3, r2, r4, rrx
   11f00:	ldrdeq	r0, [r0], -ip
   11f04:	push	{r1, r2, r3}
   11f08:	ldr	r2, [pc, #92]	; 11f6c <close@plt+0xfdc>
   11f0c:	ldr	r3, [pc, #92]	; 11f70 <close@plt+0xfe0>
   11f10:	push	{r4, lr}
   11f14:	add	r2, pc, r2
   11f18:	sub	sp, sp, #20
   11f1c:	ldr	r4, [r2, r3]
   11f20:	ldr	r1, [sp, #28]
   11f24:	add	ip, sp, #32
   11f28:	mvn	r3, #0
   11f2c:	stm	sp, {r1, ip}
   11f30:	ldr	r1, [r4]
   11f34:	mov	r2, #1
   11f38:	str	r1, [sp, #12]
   11f3c:	mvn	r1, #-2147483648	; 0x80000000
   11f40:	str	ip, [sp, #8]
   11f44:	bl	10d74 <__vsnprintf_chk@plt>
   11f48:	ldr	r2, [sp, #12]
   11f4c:	ldr	r3, [r4]
   11f50:	cmp	r2, r3
   11f54:	bne	11f68 <close@plt+0xfd8>
   11f58:	add	sp, sp, #20
   11f5c:	pop	{r4, lr}
   11f60:	add	sp, sp, #12
   11f64:	bx	lr
   11f68:	bl	10db0 <__stack_chk_fail@plt>
   11f6c:	strdeq	r2, [r2], -r8
   11f70:	ldrdeq	r0, [r0], -ip
   11f74:	push	{r2, r3}
   11f78:	ldr	r3, [pc, #92]	; 11fdc <close@plt+0x104c>
   11f7c:	ldr	r2, [pc, #92]	; 11fe0 <close@plt+0x1050>
   11f80:	add	r3, pc, r3
   11f84:	push	{r4, lr}
   11f88:	sub	sp, sp, #16
   11f8c:	ldr	r4, [r3, r2]
   11f90:	ldr	lr, [sp, #24]
   11f94:	add	ip, sp, #28
   11f98:	str	lr, [sp]
   11f9c:	str	ip, [sp, #4]
   11fa0:	ldr	r2, [r4]
   11fa4:	mvn	r3, #0
   11fa8:	str	r2, [sp, #12]
   11fac:	mov	r2, #1
   11fb0:	str	ip, [sp, #8]
   11fb4:	bl	10d74 <__vsnprintf_chk@plt>
   11fb8:	ldr	r2, [sp, #12]
   11fbc:	ldr	r3, [r4]
   11fc0:	cmp	r2, r3
   11fc4:	bne	11fd8 <close@plt+0x1048>
   11fc8:	add	sp, sp, #16
   11fcc:	pop	{r4, lr}
   11fd0:	add	sp, sp, #8
   11fd4:	bx	lr
   11fd8:	bl	10db0 <__stack_chk_fail@plt>
   11fdc:	andeq	r2, r2, ip, lsl #31
   11fe0:	ldrdeq	r0, [r0], -ip
   11fe4:	b	10e40 <malloc@plt>
   11fe8:	push	{r4, r5, lr}
   11fec:	mov	r4, r0
   11ff0:	sub	sp, sp, #28
   11ff4:	mov	r0, #18
   11ff8:	bl	11fe4 <close@plt+0x1054>
   11ffc:	subs	r5, r0, #0
   12000:	beq	12048 <close@plt+0x10b8>
   12004:	ldrb	r3, [r4, #5]
   12008:	ldrb	r1, [r4, #2]
   1200c:	ldrb	lr, [r4, #4]
   12010:	ldrb	ip, [r4, #3]
   12014:	str	r3, [sp, #20]
   12018:	ldrb	r3, [r4]
   1201c:	ldrb	r2, [r4, #1]
   12020:	str	r1, [sp, #8]
   12024:	str	r3, [sp]
   12028:	ldr	r3, [pc, #36]	; 12054 <close@plt+0x10c4>
   1202c:	str	r2, [sp, #4]
   12030:	str	lr, [sp, #16]
   12034:	str	ip, [sp, #12]
   12038:	add	r3, pc, r3
   1203c:	mvn	r2, #0
   12040:	mov	r1, #1
   12044:	bl	10ed0 <__sprintf_chk@plt>
   12048:	mov	r0, r5
   1204c:	add	sp, sp, #28
   12050:	pop	{r4, r5, pc}
   12054:	andeq	fp, r0, r4, lsr #8
   12058:	ldr	r3, [pc, #104]	; 120c8 <close@plt+0x1138>
   1205c:	ldr	r2, [pc, #104]	; 120cc <close@plt+0x113c>
   12060:	add	r3, pc, r3
   12064:	push	{r4, r5, r6, lr}
   12068:	sub	sp, sp, #16
   1206c:	ldr	r4, [r3, r2]
   12070:	mov	r5, r0
   12074:	mov	r0, #6
   12078:	ldr	r3, [r4]
   1207c:	str	r3, [sp, #12]
   12080:	bl	11fe4 <close@plt+0x1054>
   12084:	subs	r6, r0, #0
   12088:	beq	120a8 <close@plt+0x1118>
   1208c:	mov	r0, r5
   12090:	add	r5, sp, #4
   12094:	mov	r1, r5
   12098:	bl	11dcc <close@plt+0xe3c>
   1209c:	mov	r1, r5
   120a0:	mov	r0, r6
   120a4:	bl	11c98 <close@plt+0xd08>
   120a8:	ldr	r2, [sp, #12]
   120ac:	ldr	r3, [r4]
   120b0:	mov	r0, r6
   120b4:	cmp	r2, r3
   120b8:	bne	120c4 <close@plt+0x1134>
   120bc:	add	sp, sp, #16
   120c0:	pop	{r4, r5, r6, pc}
   120c4:	bl	10db0 <__stack_chk_fail@plt>
   120c8:	andeq	r2, r2, ip, lsr #29
   120cc:	ldrdeq	r0, [r0], -ip
   120d0:	b	10d68 <free@plt>
   120d4:	cmp	r0, #52	; 0x34
   120d8:	bhi	120ec <close@plt+0x115c>
   120dc:	ldr	r3, [pc, #16]	; 120f4 <close@plt+0x1164>
   120e0:	add	r3, pc, r3
   120e4:	ldrsb	r0, [r3, r0]
   120e8:	bx	lr
   120ec:	mov	r0, #38	; 0x26
   120f0:	bx	lr
   120f4:	andeq	fp, r0, r4, asr #6
   120f8:	ldr	r3, [pc, #3420]	; 12e5c <close@plt+0x1ecc>
   120fc:	cmp	r0, r3
   12100:	beq	18380 <close@plt+0x73f0>
   12104:	bgt	12188 <close@plt+0x11f8>
   12108:	sub	r3, r3, #260	; 0x104
   1210c:	cmp	r0, r3
   12110:	beq	18374 <close@plt+0x73e4>
   12114:	bgt	1277c <close@plt+0x17ec>
   12118:	cmp	r0, #129	; 0x81
   1211c:	beq	18338 <close@plt+0x73a8>
   12120:	bgt	12330 <close@plt+0x13a0>
   12124:	cmp	r0, #64	; 0x40
   12128:	beq	1832c <close@plt+0x739c>
   1212c:	bgt	12394 <close@plt+0x1404>
   12130:	cmp	r0, #31
   12134:	beq	17f00 <close@plt+0x6f70>
   12138:	ble	122f4 <close@plt+0x1364>
   1213c:	cmp	r0, #47	; 0x2f
   12140:	beq	17e1c <close@plt+0x6e8c>
   12144:	ble	12270 <close@plt+0x12e0>
   12148:	cmp	r0, #55	; 0x37
   1214c:	beq	17d14 <close@plt+0x6d84>
   12150:	ble	1224c <close@plt+0x12bc>
   12154:	cmp	r0, #59	; 0x3b
   12158:	beq	179f0 <close@plt+0x6a60>
   1215c:	ble	12234 <close@plt+0x12a4>
   12160:	cmp	r0, #61	; 0x3d
   12164:	beq	173cc <close@plt+0x643c>
   12168:	blt	16eec <close@plt+0x5f5c>
   1216c:	cmp	r0, #62	; 0x3e
   12170:	beq	15520 <close@plt+0x4590>
   12174:	cmp	r0, #63	; 0x3f
   12178:	bne	12228 <close@plt+0x1298>
   1217c:	ldr	r0, [pc, #3292]	; 12e60 <close@plt+0x1ed0>
   12180:	add	r0, pc, r0
   12184:	bx	lr
   12188:	ldr	r3, [pc, #3284]	; 12e64 <close@plt+0x1ed4>
   1218c:	cmp	r0, r3
   12190:	beq	18368 <close@plt+0x73d8>
   12194:	bgt	13e98 <close@plt+0x2f08>
   12198:	sub	r3, r3, #130	; 0x82
   1219c:	cmp	r0, r3
   121a0:	beq	1835c <close@plt+0x73cc>
   121a4:	bgt	13e18 <close@plt+0x2e88>
   121a8:	cmp	r0, #584	; 0x248
   121ac:	beq	17f84 <close@plt+0x6ff4>
   121b0:	bgt	13a9c <close@plt+0x2b0c>
   121b4:	sub	r3, r3, #98	; 0x62
   121b8:	cmp	r0, r3
   121bc:	beq	17f78 <close@plt+0x6fe8>
   121c0:	ble	13a50 <close@plt+0x2ac0>
   121c4:	ldr	r3, [pc, #3228]	; 12e68 <close@plt+0x1ed8>
   121c8:	cmp	r0, r3
   121cc:	beq	17e34 <close@plt+0x6ea4>
   121d0:	ble	148e0 <close@plt+0x3950>
   121d4:	ldr	r3, [pc, #3216]	; 12e6c <close@plt+0x1edc>
   121d8:	cmp	r0, r3
   121dc:	beq	17c9c <close@plt+0x6d0c>
   121e0:	ble	148b4 <close@plt+0x3924>
   121e4:	ldr	r3, [pc, #3204]	; 12e70 <close@plt+0x1ee0>
   121e8:	cmp	r0, r3
   121ec:	beq	17990 <close@plt+0x6a00>
   121f0:	ble	14980 <close@plt+0x39f0>
   121f4:	ldr	r3, [pc, #3192]	; 12e74 <close@plt+0x1ee4>
   121f8:	cmp	r0, r3
   121fc:	beq	1742c <close@plt+0x649c>
   12200:	blt	16120 <close@plt+0x5190>
   12204:	add	r3, r3, #1
   12208:	cmp	r0, r3
   1220c:	beq	16114 <close@plt+0x5184>
   12210:	add	r3, r3, #1
   12214:	cmp	r0, r3
   12218:	bne	13774 <close@plt+0x27e4>
   1221c:	ldr	r0, [pc, #3156]	; 12e78 <close@plt+0x1ee8>
   12220:	add	r0, pc, r0
   12224:	bx	lr
   12228:	ldr	r0, [pc, #3148]	; 12e7c <close@plt+0x1eec>
   1222c:	add	r0, pc, r0
   12230:	bx	lr
   12234:	cmp	r0, #57	; 0x39
   12238:	beq	1612c <close@plt+0x519c>
   1223c:	bgt	16108 <close@plt+0x5178>
   12240:	ldr	r0, [pc, #3128]	; 12e80 <close@plt+0x1ef0>
   12244:	add	r0, pc, r0
   12248:	bx	lr
   1224c:	cmp	r0, #51	; 0x33
   12250:	beq	17930 <close@plt+0x69a0>
   12254:	ble	122a0 <close@plt+0x1310>
   12258:	cmp	r0, #53	; 0x35
   1225c:	beq	16144 <close@plt+0x51b4>
   12260:	bgt	160fc <close@plt+0x516c>
   12264:	ldr	r0, [pc, #3096]	; 12e84 <close@plt+0x1ef4>
   12268:	add	r0, pc, r0
   1226c:	bx	lr
   12270:	cmp	r0, #39	; 0x27
   12274:	beq	17b88 <close@plt+0x6bf8>
   12278:	ble	122d0 <close@plt+0x1340>
   1227c:	cmp	r0, #43	; 0x2b
   12280:	beq	17444 <close@plt+0x64b4>
   12284:	ble	122b8 <close@plt+0x1328>
   12288:	cmp	r0, #45	; 0x2d
   1228c:	beq	161bc <close@plt+0x522c>
   12290:	bgt	160f0 <close@plt+0x5160>
   12294:	ldr	r0, [pc, #3052]	; 12e88 <close@plt+0x1ef8>
   12298:	add	r0, pc, r0
   1229c:	bx	lr
   122a0:	cmp	r0, #49	; 0x31
   122a4:	beq	161b0 <close@plt+0x5220>
   122a8:	bgt	160e4 <close@plt+0x5154>
   122ac:	ldr	r0, [pc, #3032]	; 12e8c <close@plt+0x1efc>
   122b0:	add	r0, pc, r0
   122b4:	bx	lr
   122b8:	cmp	r0, #41	; 0x29
   122bc:	beq	161a4 <close@plt+0x5214>
   122c0:	bgt	160d8 <close@plt+0x5148>
   122c4:	ldr	r0, [pc, #3012]	; 12e90 <close@plt+0x1f00>
   122c8:	add	r0, pc, r0
   122cc:	bx	lr
   122d0:	cmp	r0, #35	; 0x23
   122d4:	beq	1793c <close@plt+0x69ac>
   122d8:	ble	123ec <close@plt+0x145c>
   122dc:	cmp	r0, #37	; 0x25
   122e0:	beq	16138 <close@plt+0x51a8>
   122e4:	bgt	160cc <close@plt+0x513c>
   122e8:	ldr	r0, [pc, #2980]	; 12e94 <close@plt+0x1f04>
   122ec:	add	r0, pc, r0
   122f0:	bx	lr
   122f4:	cmp	r0, #15
   122f8:	beq	17d44 <close@plt+0x6db4>
   122fc:	ble	12d08 <close@plt+0x1d78>
   12300:	cmp	r0, #23
   12304:	beq	17a44 <close@plt+0x6ab4>
   12308:	ble	12ce4 <close@plt+0x1d54>
   1230c:	cmp	r0, #27
   12310:	beq	17978 <close@plt+0x69e8>
   12314:	ble	1280c <close@plt+0x187c>
   12318:	cmp	r0, #29
   1231c:	beq	161d4 <close@plt+0x5244>
   12320:	bgt	160c0 <close@plt+0x5130>
   12324:	ldr	r0, [pc, #2924]	; 12e98 <close@plt+0x1f08>
   12328:	add	r0, pc, r0
   1232c:	bx	lr
   12330:	cmp	r0, #194	; 0xc2
   12334:	beq	17f90 <close@plt+0x7000>
   12338:	bgt	12704 <close@plt+0x1774>
   1233c:	cmp	r0, #161	; 0xa1
   12340:	beq	17ec4 <close@plt+0x6f34>
   12344:	ble	126c8 <close@plt+0x1738>
   12348:	cmp	r0, #177	; 0xb1
   1234c:	beq	17eb8 <close@plt+0x6f28>
   12350:	ble	12644 <close@plt+0x16b4>
   12354:	cmp	r0, #185	; 0xb9
   12358:	beq	17cc0 <close@plt+0x6d30>
   1235c:	ble	12620 <close@plt+0x1690>
   12360:	cmp	r0, #189	; 0xbd
   12364:	beq	179a8 <close@plt+0x6a18>
   12368:	ble	12488 <close@plt+0x14f8>
   1236c:	cmp	r0, #191	; 0xbf
   12370:	beq	17438 <close@plt+0x64a8>
   12374:	blt	161c8 <close@plt+0x5238>
   12378:	cmp	r0, #192	; 0xc0
   1237c:	beq	160b4 <close@plt+0x5124>
   12380:	cmp	r0, #193	; 0xc1
   12384:	bne	1247c <close@plt+0x14ec>
   12388:	ldr	r0, [pc, #2828]	; 12e9c <close@plt+0x1f0c>
   1238c:	add	r0, pc, r0
   12390:	bx	lr
   12394:	cmp	r0, #96	; 0x60
   12398:	beq	17f6c <close@plt+0x6fdc>
   1239c:	ble	124a0 <close@plt+0x1510>
   123a0:	cmp	r0, #112	; 0x70
   123a4:	beq	17eac <close@plt+0x6f1c>
   123a8:	ble	1244c <close@plt+0x14bc>
   123ac:	cmp	r0, #120	; 0x78
   123b0:	beq	17cb4 <close@plt+0x6d24>
   123b4:	ble	12428 <close@plt+0x1498>
   123b8:	cmp	r0, #124	; 0x7c
   123bc:	beq	179c0 <close@plt+0x6a30>
   123c0:	ble	12410 <close@plt+0x1480>
   123c4:	cmp	r0, #126	; 0x7e
   123c8:	beq	17414 <close@plt+0x6484>
   123cc:	blt	16234 <close@plt+0x52a4>
   123d0:	cmp	r0, #127	; 0x7f
   123d4:	beq	160a8 <close@plt+0x5118>
   123d8:	cmp	r0, #128	; 0x80
   123dc:	bne	12404 <close@plt+0x1474>
   123e0:	ldr	r0, [pc, #2744]	; 12ea0 <close@plt+0x1f10>
   123e4:	add	r0, pc, r0
   123e8:	bx	lr
   123ec:	cmp	r0, #33	; 0x21
   123f0:	beq	16228 <close@plt+0x5298>
   123f4:	bgt	1609c <close@plt+0x510c>
   123f8:	ldr	r0, [pc, #2724]	; 12ea4 <close@plt+0x1f14>
   123fc:	add	r0, pc, r0
   12400:	bx	lr
   12404:	ldr	r0, [pc, #2716]	; 12ea8 <close@plt+0x1f18>
   12408:	add	r0, pc, r0
   1240c:	bx	lr
   12410:	cmp	r0, #122	; 0x7a
   12414:	beq	1624c <close@plt+0x52bc>
   12418:	bgt	16090 <close@plt+0x5100>
   1241c:	ldr	r0, [pc, #2696]	; 12eac <close@plt+0x1f1c>
   12420:	add	r0, pc, r0
   12424:	bx	lr
   12428:	cmp	r0, #116	; 0x74
   1242c:	beq	178ac <close@plt+0x691c>
   12430:	ble	124dc <close@plt+0x154c>
   12434:	cmp	r0, #118	; 0x76
   12438:	beq	16258 <close@plt+0x52c8>
   1243c:	bgt	16084 <close@plt+0x50f4>
   12440:	ldr	r0, [pc, #2664]	; 12eb0 <close@plt+0x1f20>
   12444:	add	r0, pc, r0
   12448:	bx	lr
   1244c:	cmp	r0, #104	; 0x68
   12450:	beq	17bac <close@plt+0x6c1c>
   12454:	ble	125cc <close@plt+0x163c>
   12458:	cmp	r0, #108	; 0x6c
   1245c:	beq	17894 <close@plt+0x6904>
   12460:	ble	125b4 <close@plt+0x1624>
   12464:	cmp	r0, #110	; 0x6e
   12468:	beq	16240 <close@plt+0x52b0>
   1246c:	bgt	16078 <close@plt+0x50e8>
   12470:	ldr	r0, [pc, #2620]	; 12eb4 <close@plt+0x1f24>
   12474:	add	r0, pc, r0
   12478:	bx	lr
   1247c:	ldr	r0, [pc, #2612]	; 12eb8 <close@plt+0x1f28>
   12480:	add	r0, pc, r0
   12484:	bx	lr
   12488:	cmp	r0, #187	; 0xbb
   1248c:	beq	1627c <close@plt+0x52ec>
   12490:	bgt	1606c <close@plt+0x50dc>
   12494:	ldr	r0, [pc, #2592]	; 12ebc <close@plt+0x1f2c>
   12498:	add	r0, pc, r0
   1249c:	bx	lr
   124a0:	cmp	r0, #80	; 0x50
   124a4:	beq	17d98 <close@plt+0x6e08>
   124a8:	ble	12530 <close@plt+0x15a0>
   124ac:	cmp	r0, #88	; 0x58
   124b0:	beq	17c18 <close@plt+0x6c88>
   124b4:	ble	1250c <close@plt+0x157c>
   124b8:	cmp	r0, #92	; 0x5c
   124bc:	beq	17834 <close@plt+0x68a4>
   124c0:	ble	124f4 <close@plt+0x1564>
   124c4:	cmp	r0, #94	; 0x5e
   124c8:	beq	162a0 <close@plt+0x5310>
   124cc:	bgt	16060 <close@plt+0x50d0>
   124d0:	ldr	r0, [pc, #2536]	; 12ec0 <close@plt+0x1f30>
   124d4:	add	r0, pc, r0
   124d8:	bx	lr
   124dc:	cmp	r0, #114	; 0x72
   124e0:	beq	16294 <close@plt+0x5304>
   124e4:	bgt	16054 <close@plt+0x50c4>
   124e8:	ldr	r0, [pc, #2516]	; 12ec4 <close@plt+0x1f34>
   124ec:	add	r0, pc, r0
   124f0:	bx	lr
   124f4:	cmp	r0, #90	; 0x5a
   124f8:	beq	16288 <close@plt+0x52f8>
   124fc:	bgt	16048 <close@plt+0x50b8>
   12500:	ldr	r0, [pc, #2496]	; 12ec8 <close@plt+0x1f38>
   12504:	add	r0, pc, r0
   12508:	bx	lr
   1250c:	cmp	r0, #84	; 0x54
   12510:	beq	1784c <close@plt+0x68bc>
   12514:	ble	12560 <close@plt+0x15d0>
   12518:	cmp	r0, #86	; 0x56
   1251c:	beq	16270 <close@plt+0x52e0>
   12520:	bgt	1603c <close@plt+0x50ac>
   12524:	ldr	r0, [pc, #2464]	; 12ecc <close@plt+0x1f3c>
   12528:	add	r0, pc, r0
   1252c:	bx	lr
   12530:	cmp	r0, #72	; 0x48
   12534:	beq	17ba0 <close@plt+0x6c10>
   12538:	ble	12590 <close@plt+0x1600>
   1253c:	cmp	r0, #76	; 0x4c
   12540:	beq	1796c <close@plt+0x69dc>
   12544:	ble	12578 <close@plt+0x15e8>
   12548:	cmp	r0, #78	; 0x4e
   1254c:	beq	161f8 <close@plt+0x5268>
   12550:	bgt	16030 <close@plt+0x50a0>
   12554:	ldr	r0, [pc, #2420]	; 12ed0 <close@plt+0x1f40>
   12558:	add	r0, pc, r0
   1255c:	bx	lr
   12560:	cmp	r0, #82	; 0x52
   12564:	beq	161ec <close@plt+0x525c>
   12568:	bgt	16024 <close@plt+0x5094>
   1256c:	ldr	r0, [pc, #2400]	; 12ed4 <close@plt+0x1f44>
   12570:	add	r0, pc, r0
   12574:	bx	lr
   12578:	cmp	r0, #74	; 0x4a
   1257c:	beq	161e0 <close@plt+0x5250>
   12580:	bgt	16018 <close@plt+0x5088>
   12584:	ldr	r0, [pc, #2380]	; 12ed8 <close@plt+0x1f48>
   12588:	add	r0, pc, r0
   1258c:	bx	lr
   12590:	cmp	r0, #68	; 0x44
   12594:	beq	17858 <close@plt+0x68c8>
   12598:	ble	125f0 <close@plt+0x1660>
   1259c:	cmp	r0, #70	; 0x46
   125a0:	beq	16264 <close@plt+0x52d4>
   125a4:	bgt	1600c <close@plt+0x507c>
   125a8:	ldr	r0, [pc, #2348]	; 12edc <close@plt+0x1f4c>
   125ac:	add	r0, pc, r0
   125b0:	bx	lr
   125b4:	cmp	r0, #106	; 0x6a
   125b8:	beq	1621c <close@plt+0x528c>
   125bc:	bgt	16000 <close@plt+0x5070>
   125c0:	ldr	r0, [pc, #2328]	; 12ee0 <close@plt+0x1f50>
   125c4:	add	r0, pc, r0
   125c8:	bx	lr
   125cc:	cmp	r0, #100	; 0x64
   125d0:	beq	178a0 <close@plt+0x6910>
   125d4:	ble	12608 <close@plt+0x1678>
   125d8:	cmp	r0, #102	; 0x66
   125dc:	beq	16204 <close@plt+0x5274>
   125e0:	bgt	15ff4 <close@plt+0x5064>
   125e4:	ldr	r0, [pc, #2296]	; 12ee4 <close@plt+0x1f54>
   125e8:	add	r0, pc, r0
   125ec:	bx	lr
   125f0:	cmp	r0, #66	; 0x42
   125f4:	beq	16210 <close@plt+0x5280>
   125f8:	bgt	15fe8 <close@plt+0x5058>
   125fc:	ldr	r0, [pc, #2276]	; 12ee8 <close@plt+0x1f58>
   12600:	add	r0, pc, r0
   12604:	bx	lr
   12608:	cmp	r0, #98	; 0x62
   1260c:	beq	16168 <close@plt+0x51d8>
   12610:	bgt	15fdc <close@plt+0x504c>
   12614:	ldr	r0, [pc, #2256]	; 12eec <close@plt+0x1f5c>
   12618:	add	r0, pc, r0
   1261c:	bx	lr
   12620:	cmp	r0, #181	; 0xb5
   12624:	beq	17954 <close@plt+0x69c4>
   12628:	ble	12674 <close@plt+0x16e4>
   1262c:	cmp	r0, #183	; 0xb7
   12630:	beq	16198 <close@plt+0x5208>
   12634:	bgt	15fd0 <close@plt+0x5040>
   12638:	ldr	r0, [pc, #2224]	; 12ef0 <close@plt+0x1f60>
   1263c:	add	r0, pc, r0
   12640:	bx	lr
   12644:	cmp	r0, #169	; 0xa9
   12648:	beq	17b94 <close@plt+0x6c04>
   1264c:	ble	126a4 <close@plt+0x1714>
   12650:	cmp	r0, #173	; 0xad
   12654:	beq	17948 <close@plt+0x69b8>
   12658:	ble	1268c <close@plt+0x16fc>
   1265c:	cmp	r0, #175	; 0xaf
   12660:	beq	1618c <close@plt+0x51fc>
   12664:	bgt	15fc4 <close@plt+0x5034>
   12668:	ldr	r0, [pc, #2180]	; 12ef4 <close@plt+0x1f64>
   1266c:	add	r0, pc, r0
   12670:	bx	lr
   12674:	cmp	r0, #179	; 0xb3
   12678:	beq	16180 <close@plt+0x51f0>
   1267c:	bgt	15fb8 <close@plt+0x5028>
   12680:	ldr	r0, [pc, #2160]	; 12ef8 <close@plt+0x1f68>
   12684:	add	r0, pc, r0
   12688:	bx	lr
   1268c:	cmp	r0, #171	; 0xab
   12690:	beq	16174 <close@plt+0x51e4>
   12694:	bgt	15fac <close@plt+0x501c>
   12698:	ldr	r0, [pc, #2140]	; 12efc <close@plt+0x1f6c>
   1269c:	add	r0, pc, r0
   126a0:	bx	lr
   126a4:	cmp	r0, #165	; 0xa5
   126a8:	beq	17960 <close@plt+0x69d0>
   126ac:	ble	12764 <close@plt+0x17d4>
   126b0:	cmp	r0, #167	; 0xa7
   126b4:	beq	1615c <close@plt+0x51cc>
   126b8:	bgt	15fa0 <close@plt+0x5010>
   126bc:	ldr	r0, [pc, #2108]	; 12f00 <close@plt+0x1f70>
   126c0:	add	r0, pc, r0
   126c4:	bx	lr
   126c8:	cmp	r0, #145	; 0x91
   126cc:	beq	17df8 <close@plt+0x6e68>
   126d0:	ble	137a4 <close@plt+0x2814>
   126d4:	cmp	r0, #153	; 0x99
   126d8:	beq	17c3c <close@plt+0x6cac>
   126dc:	ble	13780 <close@plt+0x27f0>
   126e0:	cmp	r0, #157	; 0x9d
   126e4:	beq	17924 <close@plt+0x6994>
   126e8:	ble	13828 <close@plt+0x2898>
   126ec:	cmp	r0, #159	; 0x9f
   126f0:	beq	16150 <close@plt+0x51c0>
   126f4:	bgt	15f94 <close@plt+0x5004>
   126f8:	ldr	r0, [pc, #2052]	; 12f04 <close@plt+0x1f74>
   126fc:	add	r0, pc, r0
   12700:	bx	lr
   12704:	cmp	r0, #226	; 0xe2
   12708:	beq	17f18 <close@plt+0x6f88>
   1270c:	ble	138d0 <close@plt+0x2940>
   12710:	cmp	r0, #242	; 0xf2
   12714:	beq	17e40 <close@plt+0x6eb0>
   12718:	ble	138a0 <close@plt+0x2910>
   1271c:	cmp	r0, #250	; 0xfa
   12720:	beq	17ca8 <close@plt+0x6d18>
   12724:	ble	1387c <close@plt+0x28ec>
   12728:	cmp	r0, #254	; 0xfe
   1272c:	beq	179b4 <close@plt+0x6a24>
   12730:	ble	13864 <close@plt+0x28d4>
   12734:	cmp	r0, #256	; 0x100
   12738:	beq	173fc <close@plt+0x646c>
   1273c:	blt	163cc <close@plt+0x543c>
   12740:	ldr	r3, [pc, #1984]	; 12f08 <close@plt+0x1f78>
   12744:	cmp	r0, r3
   12748:	beq	15f88 <close@plt+0x4ff8>
   1274c:	add	r3, r3, #1
   12750:	cmp	r0, r3
   12754:	bne	13840 <close@plt+0x28b0>
   12758:	ldr	r0, [pc, #1964]	; 12f0c <close@plt+0x1f7c>
   1275c:	add	r0, pc, r0
   12760:	bx	lr
   12764:	cmp	r0, #163	; 0xa3
   12768:	beq	163b4 <close@plt+0x5424>
   1276c:	bgt	15f7c <close@plt+0x4fec>
   12770:	ldr	r0, [pc, #1944]	; 12f10 <close@plt+0x1f80>
   12774:	add	r0, pc, r0
   12778:	bx	lr
   1277c:	ldr	r3, [pc, #1936]	; 12f14 <close@plt+0x1f84>
   12780:	cmp	r0, r3
   12784:	beq	18344 <close@plt+0x73b4>
   12788:	bgt	12ae4 <close@plt+0x1b54>
   1278c:	cmp	r0, #324	; 0x144
   12790:	beq	17fc0 <close@plt+0x7030>
   12794:	bgt	12a84 <close@plt+0x1af4>
   12798:	sub	r3, r3, #98	; 0x62
   1279c:	cmp	r0, r3
   127a0:	beq	17f0c <close@plt+0x6f7c>
   127a4:	ble	128b4 <close@plt+0x1924>
   127a8:	ldr	r3, [pc, #1896]	; 12f18 <close@plt+0x1f88>
   127ac:	cmp	r0, r3
   127b0:	beq	17ea0 <close@plt+0x6f10>
   127b4:	ble	12878 <close@plt+0x18e8>
   127b8:	ldr	r3, [pc, #1884]	; 12f1c <close@plt+0x1f8c>
   127bc:	cmp	r0, r3
   127c0:	beq	17c90 <close@plt+0x6d00>
   127c4:	ble	1284c <close@plt+0x18bc>
   127c8:	ldr	r3, [pc, #1872]	; 12f20 <close@plt+0x1f90>
   127cc:	cmp	r0, r3
   127d0:	beq	179d8 <close@plt+0x6a48>
   127d4:	ble	12830 <close@plt+0x18a0>
   127d8:	ldr	r3, [pc, #1860]	; 12f24 <close@plt+0x1f94>
   127dc:	cmp	r0, r3
   127e0:	beq	173f0 <close@plt+0x6460>
   127e4:	blt	163e4 <close@plt+0x5454>
   127e8:	add	r3, r3, #1
   127ec:	cmp	r0, r3
   127f0:	beq	15f70 <close@plt+0x4fe0>
   127f4:	add	r3, r3, #1
   127f8:	cmp	r0, r3
   127fc:	bne	12824 <close@plt+0x1894>
   12800:	ldr	r0, [pc, #1824]	; 12f28 <close@plt+0x1f98>
   12804:	add	r0, pc, r0
   12808:	bx	lr
   1280c:	cmp	r0, #25
   12810:	beq	163d8 <close@plt+0x5448>
   12814:	bgt	15f64 <close@plt+0x4fd4>
   12818:	ldr	r0, [pc, #1804]	; 12f2c <close@plt+0x1f9c>
   1281c:	add	r0, pc, r0
   12820:	bx	lr
   12824:	ldr	r0, [pc, #1796]	; 12f30 <close@plt+0x1fa0>
   12828:	add	r0, pc, r0
   1282c:	bx	lr
   12830:	sub	r3, r3, #2
   12834:	cmp	r0, r3
   12838:	beq	163c0 <close@plt+0x5430>
   1283c:	bgt	15f58 <close@plt+0x4fc8>
   12840:	ldr	r0, [pc, #1772]	; 12f34 <close@plt+0x1fa4>
   12844:	add	r0, pc, r0
   12848:	bx	lr
   1284c:	sub	r3, r3, #4
   12850:	cmp	r0, r3
   12854:	beq	17864 <close@plt+0x68d4>
   12858:	ble	12900 <close@plt+0x1970>
   1285c:	ldr	r3, [pc, #1748]	; 12f38 <close@plt+0x1fa8>
   12860:	cmp	r0, r3
   12864:	beq	162c4 <close@plt+0x5334>
   12868:	bgt	15f4c <close@plt+0x4fbc>
   1286c:	ldr	r0, [pc, #1736]	; 12f3c <close@plt+0x1fac>
   12870:	add	r0, pc, r0
   12874:	bx	lr
   12878:	sub	r3, r3, #8
   1287c:	cmp	r0, r3
   12880:	beq	17c6c <close@plt+0x6cdc>
   12884:	ble	12a20 <close@plt+0x1a90>
   12888:	ldr	r3, [pc, #1712]	; 12f40 <close@plt+0x1fb0>
   1288c:	cmp	r0, r3
   12890:	beq	17840 <close@plt+0x68b0>
   12894:	ble	12a04 <close@plt+0x1a74>
   12898:	ldr	r3, [pc, #1700]	; 12f44 <close@plt+0x1fb4>
   1289c:	cmp	r0, r3
   128a0:	beq	162b8 <close@plt+0x5328>
   128a4:	bgt	15f40 <close@plt+0x4fb0>
   128a8:	ldr	r0, [pc, #1688]	; 12f48 <close@plt+0x1fb8>
   128ac:	add	r0, pc, r0
   128b0:	bx	lr
   128b4:	sub	r3, r3, #16
   128b8:	cmp	r0, r3
   128bc:	beq	17dd4 <close@plt+0x6e44>
   128c0:	ble	12964 <close@plt+0x19d4>
   128c4:	ldr	r3, [pc, #1664]	; 12f4c <close@plt+0x1fbc>
   128c8:	cmp	r0, r3
   128cc:	beq	17c24 <close@plt+0x6c94>
   128d0:	ble	12938 <close@plt+0x19a8>
   128d4:	ldr	r3, [pc, #1652]	; 12f50 <close@plt+0x1fc0>
   128d8:	cmp	r0, r3
   128dc:	beq	178c4 <close@plt+0x6934>
   128e0:	ble	1291c <close@plt+0x198c>
   128e4:	ldr	r3, [pc, #1640]	; 12f54 <close@plt+0x1fc4>
   128e8:	cmp	r0, r3
   128ec:	beq	162ac <close@plt+0x531c>
   128f0:	bgt	15f34 <close@plt+0x4fa4>
   128f4:	ldr	r0, [pc, #1628]	; 12f58 <close@plt+0x1fc8>
   128f8:	add	r0, pc, r0
   128fc:	bx	lr
   12900:	sub	r3, r3, #2
   12904:	cmp	r0, r3
   12908:	beq	162e8 <close@plt+0x5358>
   1290c:	bgt	15f28 <close@plt+0x4f98>
   12910:	ldr	r0, [pc, #1604]	; 12f5c <close@plt+0x1fcc>
   12914:	add	r0, pc, r0
   12918:	bx	lr
   1291c:	sub	r3, r3, #2
   12920:	cmp	r0, r3
   12924:	beq	162dc <close@plt+0x534c>
   12928:	bgt	15f1c <close@plt+0x4f8c>
   1292c:	ldr	r0, [pc, #1580]	; 12f60 <close@plt+0x1fd0>
   12930:	add	r0, pc, r0
   12934:	bx	lr
   12938:	sub	r3, r3, #4
   1293c:	cmp	r0, r3
   12940:	beq	17918 <close@plt+0x6988>
   12944:	ble	129a0 <close@plt+0x1a10>
   12948:	ldr	r3, [pc, #1556]	; 12f64 <close@plt+0x1fd4>
   1294c:	cmp	r0, r3
   12950:	beq	1630c <close@plt+0x537c>
   12954:	bgt	15f10 <close@plt+0x4f80>
   12958:	ldr	r0, [pc, #1544]	; 12f68 <close@plt+0x1fd8>
   1295c:	add	r0, pc, r0
   12960:	bx	lr
   12964:	sub	r3, r3, #8
   12968:	cmp	r0, r3
   1296c:	beq	17bb8 <close@plt+0x6c28>
   12970:	ble	129d8 <close@plt+0x1a48>
   12974:	ldr	r3, [pc, #1520]	; 12f6c <close@plt+0x1fdc>
   12978:	cmp	r0, r3
   1297c:	beq	178b8 <close@plt+0x6928>
   12980:	ble	129bc <close@plt+0x1a2c>
   12984:	ldr	r3, [pc, #1508]	; 12f70 <close@plt+0x1fe0>
   12988:	cmp	r0, r3
   1298c:	beq	162f4 <close@plt+0x5364>
   12990:	bgt	15f04 <close@plt+0x4f74>
   12994:	ldr	r0, [pc, #1496]	; 12f74 <close@plt+0x1fe4>
   12998:	add	r0, pc, r0
   1299c:	bx	lr
   129a0:	sub	r3, r3, #2
   129a4:	cmp	r0, r3
   129a8:	beq	16300 <close@plt+0x5370>
   129ac:	bgt	15ef8 <close@plt+0x4f68>
   129b0:	ldr	r0, [pc, #1472]	; 12f78 <close@plt+0x1fe8>
   129b4:	add	r0, pc, r0
   129b8:	bx	lr
   129bc:	sub	r3, r3, #2
   129c0:	cmp	r0, r3
   129c4:	beq	1633c <close@plt+0x53ac>
   129c8:	bgt	15eec <close@plt+0x4f5c>
   129cc:	ldr	r0, [pc, #1448]	; 12f7c <close@plt+0x1fec>
   129d0:	add	r0, pc, r0
   129d4:	bx	lr
   129d8:	sub	r3, r3, #4
   129dc:	cmp	r0, r3
   129e0:	beq	17900 <close@plt+0x6970>
   129e4:	ble	12a4c <close@plt+0x1abc>
   129e8:	ldr	r3, [pc, #1424]	; 12f80 <close@plt+0x1ff0>
   129ec:	cmp	r0, r3
   129f0:	beq	16354 <close@plt+0x53c4>
   129f4:	bgt	15ee0 <close@plt+0x4f50>
   129f8:	ldr	r0, [pc, #1412]	; 12f84 <close@plt+0x1ff4>
   129fc:	add	r0, pc, r0
   12a00:	bx	lr
   12a04:	sub	r3, r3, #2
   12a08:	cmp	r0, r3
   12a0c:	beq	16348 <close@plt+0x53b8>
   12a10:	bgt	15ed4 <close@plt+0x4f44>
   12a14:	ldr	r0, [pc, #1388]	; 12f88 <close@plt+0x1ff8>
   12a18:	add	r0, pc, r0
   12a1c:	bx	lr
   12a20:	sub	r3, r3, #4
   12a24:	cmp	r0, r3
   12a28:	beq	1790c <close@plt+0x697c>
   12a2c:	ble	12a68 <close@plt+0x1ad8>
   12a30:	ldr	r3, [pc, #1364]	; 12f8c <close@plt+0x1ffc>
   12a34:	cmp	r0, r3
   12a38:	beq	16330 <close@plt+0x53a0>
   12a3c:	bgt	15ec8 <close@plt+0x4f38>
   12a40:	ldr	r0, [pc, #1352]	; 12f90 <close@plt+0x2000>
   12a44:	add	r0, pc, r0
   12a48:	bx	lr
   12a4c:	sub	r3, r3, #2
   12a50:	cmp	r0, r3
   12a54:	beq	16324 <close@plt+0x5394>
   12a58:	bgt	15ebc <close@plt+0x4f2c>
   12a5c:	ldr	r0, [pc, #1328]	; 12f94 <close@plt+0x2004>
   12a60:	add	r0, pc, r0
   12a64:	bx	lr
   12a68:	sub	r3, r3, #2
   12a6c:	cmp	r0, r3
   12a70:	beq	16318 <close@plt+0x5388>
   12a74:	bgt	15eb0 <close@plt+0x4f20>
   12a78:	ldr	r0, [pc, #1304]	; 12f98 <close@plt+0x2008>
   12a7c:	add	r0, pc, r0
   12a80:	bx	lr
   12a84:	cmp	r0, #356	; 0x164
   12a88:	beq	17f3c <close@plt+0x6fac>
   12a8c:	ble	13558 <close@plt+0x25c8>
   12a90:	cmp	r0, #372	; 0x174
   12a94:	beq	17e4c <close@plt+0x6ebc>
   12a98:	ble	12cb0 <close@plt+0x1d20>
   12a9c:	cmp	r0, #380	; 0x17c
   12aa0:	beq	17cd8 <close@plt+0x6d48>
   12aa4:	ble	12e34 <close@plt+0x1ea4>
   12aa8:	cmp	r0, #384	; 0x180
   12aac:	beq	179cc <close@plt+0x6a3c>
   12ab0:	ble	12e18 <close@plt+0x1e88>
   12ab4:	ldr	r3, [pc, #1248]	; 12f9c <close@plt+0x200c>
   12ab8:	cmp	r0, r3
   12abc:	beq	17408 <close@plt+0x6478>
   12ac0:	blt	162d0 <close@plt+0x5340>
   12ac4:	add	r3, r3, #1
   12ac8:	cmp	r0, r3
   12acc:	beq	15ea4 <close@plt+0x4f14>
   12ad0:	cmp	r0, #388	; 0x184
   12ad4:	bne	12b64 <close@plt+0x1bd4>
   12ad8:	ldr	r0, [pc, #1216]	; 12fa0 <close@plt+0x2010>
   12adc:	add	r0, pc, r0
   12ae0:	bx	lr
   12ae4:	ldr	r3, [pc, #1208]	; 12fa4 <close@plt+0x2014>
   12ae8:	cmp	r0, r3
   12aec:	beq	17fa8 <close@plt+0x7018>
   12af0:	bgt	1328c <close@plt+0x22fc>
   12af4:	sub	r3, r3, #33	; 0x21
   12af8:	cmp	r0, r3
   12afc:	beq	17f54 <close@plt+0x6fc4>
   12b00:	ble	12c64 <close@plt+0x1cd4>
   12b04:	ldr	r3, [pc, #1180]	; 12fa8 <close@plt+0x2018>
   12b08:	cmp	r0, r3
   12b0c:	beq	17e58 <close@plt+0x6ec8>
   12b10:	ble	12bc4 <close@plt+0x1c34>
   12b14:	ldr	r3, [pc, #1168]	; 12fac <close@plt+0x201c>
   12b18:	cmp	r0, r3
   12b1c:	beq	17ccc <close@plt+0x6d3c>
   12b20:	ble	12b98 <close@plt+0x1c08>
   12b24:	ldr	r3, [pc, #1156]	; 12fb0 <close@plt+0x2020>
   12b28:	cmp	r0, r3
   12b2c:	beq	1799c <close@plt+0x6a0c>
   12b30:	ble	12b7c <close@plt+0x1bec>
   12b34:	ldr	r3, [pc, #1144]	; 12fb4 <close@plt+0x2024>
   12b38:	cmp	r0, r3
   12b3c:	beq	17420 <close@plt+0x6490>
   12b40:	blt	16384 <close@plt+0x53f4>
   12b44:	cmp	r0, #452	; 0x1c4
   12b48:	beq	15e98 <close@plt+0x4f08>
   12b4c:	add	r3, r3, #2
   12b50:	cmp	r0, r3
   12b54:	bne	12b70 <close@plt+0x1be0>
   12b58:	ldr	r0, [pc, #1112]	; 12fb8 <close@plt+0x2028>
   12b5c:	add	r0, pc, r0
   12b60:	bx	lr
   12b64:	ldr	r0, [pc, #1104]	; 12fbc <close@plt+0x202c>
   12b68:	add	r0, pc, r0
   12b6c:	bx	lr
   12b70:	ldr	r0, [pc, #1096]	; 12fc0 <close@plt+0x2030>
   12b74:	add	r0, pc, r0
   12b78:	bx	lr
   12b7c:	sub	r3, r3, #2
   12b80:	cmp	r0, r3
   12b84:	beq	16378 <close@plt+0x53e8>
   12b88:	bgt	15e8c <close@plt+0x4efc>
   12b8c:	ldr	r0, [pc, #1072]	; 12fc4 <close@plt+0x2034>
   12b90:	add	r0, pc, r0
   12b94:	bx	lr
   12b98:	sub	r3, r3, #4
   12b9c:	cmp	r0, r3
   12ba0:	beq	178e8 <close@plt+0x6958>
   12ba4:	ble	12c00 <close@plt+0x1c70>
   12ba8:	ldr	r3, [pc, #1048]	; 12fc8 <close@plt+0x2038>
   12bac:	cmp	r0, r3
   12bb0:	beq	163a8 <close@plt+0x5418>
   12bb4:	bgt	15e80 <close@plt+0x4ef0>
   12bb8:	ldr	r0, [pc, #1036]	; 12fcc <close@plt+0x203c>
   12bbc:	add	r0, pc, r0
   12bc0:	bx	lr
   12bc4:	sub	r3, r3, #8
   12bc8:	cmp	r0, r3
   12bcc:	beq	17c30 <close@plt+0x6ca0>
   12bd0:	ble	12c38 <close@plt+0x1ca8>
   12bd4:	ldr	r3, [pc, #1012]	; 12fd0 <close@plt+0x2040>
   12bd8:	cmp	r0, r3
   12bdc:	beq	178d0 <close@plt+0x6940>
   12be0:	ble	12c1c <close@plt+0x1c8c>
   12be4:	ldr	r3, [pc, #1000]	; 12fd4 <close@plt+0x2044>
   12be8:	cmp	r0, r3
   12bec:	beq	16390 <close@plt+0x5400>
   12bf0:	bgt	15e74 <close@plt+0x4ee4>
   12bf4:	ldr	r0, [pc, #988]	; 12fd8 <close@plt+0x2048>
   12bf8:	add	r0, pc, r0
   12bfc:	bx	lr
   12c00:	sub	r3, r3, #2
   12c04:	cmp	r0, r3
   12c08:	beq	1639c <close@plt+0x540c>
   12c0c:	bgt	15e68 <close@plt+0x4ed8>
   12c10:	ldr	r0, [pc, #964]	; 12fdc <close@plt+0x204c>
   12c14:	add	r0, pc, r0
   12c18:	bx	lr
   12c1c:	sub	r3, r3, #2
   12c20:	cmp	r0, r3
   12c24:	beq	16360 <close@plt+0x53d0>
   12c28:	bgt	15e5c <close@plt+0x4ecc>
   12c2c:	ldr	r0, [pc, #940]	; 12fe0 <close@plt+0x2050>
   12c30:	add	r0, pc, r0
   12c34:	bx	lr
   12c38:	sub	r3, r3, #4
   12c3c:	cmp	r0, r3
   12c40:	beq	178f4 <close@plt+0x6964>
   12c44:	ble	132fc <close@plt+0x236c>
   12c48:	ldr	r3, [pc, #916]	; 12fe4 <close@plt+0x2054>
   12c4c:	cmp	r0, r3
   12c50:	beq	165d0 <close@plt+0x5640>
   12c54:	bgt	15e50 <close@plt+0x4ec0>
   12c58:	ldr	r0, [pc, #904]	; 12fe8 <close@plt+0x2058>
   12c5c:	add	r0, pc, r0
   12c60:	bx	lr
   12c64:	sub	r3, r3, #16
   12c68:	cmp	r0, r3
   12c6c:	beq	17dbc <close@plt+0x6e2c>
   12c70:	ble	136b8 <close@plt+0x2728>
   12c74:	ldr	r3, [pc, #880]	; 12fec <close@plt+0x205c>
   12c78:	cmp	r0, r3
   12c7c:	beq	17af8 <close@plt+0x6b68>
   12c80:	ble	1368c <close@plt+0x26fc>
   12c84:	ldr	r3, [pc, #868]	; 12ff0 <close@plt+0x2060>
   12c88:	cmp	r0, r3
   12c8c:	beq	178dc <close@plt+0x694c>
   12c90:	ble	13598 <close@plt+0x2608>
   12c94:	ldr	r3, [pc, #856]	; 12ff4 <close@plt+0x2064>
   12c98:	cmp	r0, r3
   12c9c:	beq	1636c <close@plt+0x53dc>
   12ca0:	bgt	15e44 <close@plt+0x4eb4>
   12ca4:	ldr	r0, [pc, #844]	; 12ff8 <close@plt+0x2068>
   12ca8:	add	r0, pc, r0
   12cac:	bx	lr
   12cb0:	cmp	r0, #364	; 0x16c
   12cb4:	beq	17b04 <close@plt+0x6b74>
   12cb8:	ble	12da8 <close@plt+0x1e18>
   12cbc:	cmp	r0, #368	; 0x170
   12cc0:	beq	17714 <close@plt+0x6784>
   12cc4:	ble	12d8c <close@plt+0x1dfc>
   12cc8:	ldr	r3, [pc, #812]	; 12ffc <close@plt+0x206c>
   12ccc:	cmp	r0, r3
   12cd0:	beq	165ac <close@plt+0x561c>
   12cd4:	bgt	15e38 <close@plt+0x4ea8>
   12cd8:	ldr	r0, [pc, #800]	; 13000 <close@plt+0x2070>
   12cdc:	add	r0, pc, r0
   12ce0:	bx	lr
   12ce4:	cmp	r0, #19
   12ce8:	beq	1775c <close@plt+0x67cc>
   12cec:	ble	12d38 <close@plt+0x1da8>
   12cf0:	cmp	r0, #21
   12cf4:	beq	165a0 <close@plt+0x5610>
   12cf8:	bgt	15e2c <close@plt+0x4e9c>
   12cfc:	ldr	r0, [pc, #768]	; 13004 <close@plt+0x2074>
   12d00:	add	r0, pc, r0
   12d04:	bx	lr
   12d08:	cmp	r0, #7
   12d0c:	beq	17b4c <close@plt+0x6bbc>
   12d10:	ble	12d68 <close@plt+0x1dd8>
   12d14:	cmp	r0, #11
   12d18:	beq	176f0 <close@plt+0x6760>
   12d1c:	ble	12d50 <close@plt+0x1dc0>
   12d20:	cmp	r0, #13
   12d24:	beq	165c4 <close@plt+0x5634>
   12d28:	bgt	15e20 <close@plt+0x4e90>
   12d2c:	ldr	r0, [pc, #724]	; 13008 <close@plt+0x2078>
   12d30:	add	r0, pc, r0
   12d34:	bx	lr
   12d38:	cmp	r0, #17
   12d3c:	beq	165b8 <close@plt+0x5628>
   12d40:	bgt	15e14 <close@plt+0x4e84>
   12d44:	ldr	r0, [pc, #704]	; 1300c <close@plt+0x207c>
   12d48:	add	r0, pc, r0
   12d4c:	bx	lr
   12d50:	cmp	r0, #9
   12d54:	beq	165e8 <close@plt+0x5658>
   12d58:	bgt	15e08 <close@plt+0x4e78>
   12d5c:	ldr	r0, [pc, #684]	; 13010 <close@plt+0x2080>
   12d60:	add	r0, pc, r0
   12d64:	bx	lr
   12d68:	cmp	r0, #3
   12d6c:	beq	17708 <close@plt+0x6778>
   12d70:	ble	12dd0 <close@plt+0x1e40>
   12d74:	cmp	r0, #5
   12d78:	beq	165f4 <close@plt+0x5664>
   12d7c:	bgt	15dfc <close@plt+0x4e6c>
   12d80:	ldr	r0, [pc, #652]	; 13014 <close@plt+0x2084>
   12d84:	add	r0, pc, r0
   12d88:	bx	lr
   12d8c:	ldr	r3, [pc, #644]	; 13018 <close@plt+0x2088>
   12d90:	cmp	r0, r3
   12d94:	beq	165dc <close@plt+0x564c>
   12d98:	bgt	15df0 <close@plt+0x4e60>
   12d9c:	ldr	r0, [pc, #632]	; 1301c <close@plt+0x208c>
   12da0:	add	r0, pc, r0
   12da4:	bx	lr
   12da8:	cmp	r0, #360	; 0x168
   12dac:	beq	1772c <close@plt+0x679c>
   12db0:	ble	12df0 <close@plt+0x1e60>
   12db4:	ldr	r3, [pc, #612]	; 13020 <close@plt+0x2090>
   12db8:	cmp	r0, r3
   12dbc:	beq	16d00 <close@plt+0x5d70>
   12dc0:	bgt	15de4 <close@plt+0x4e54>
   12dc4:	ldr	r0, [pc, #600]	; 13024 <close@plt+0x2094>
   12dc8:	add	r0, pc, r0
   12dcc:	bx	lr
   12dd0:	cmp	r0, #1
   12dd4:	beq	16cf4 <close@plt+0x5d64>
   12dd8:	bgt	15dd8 <close@plt+0x4e48>
   12ddc:	cmp	r0, #0
   12de0:	bne	12e0c <close@plt+0x1e7c>
   12de4:	ldr	r0, [pc, #572]	; 13028 <close@plt+0x2098>
   12de8:	add	r0, pc, r0
   12dec:	bx	lr
   12df0:	ldr	r3, [pc, #564]	; 1302c <close@plt+0x209c>
   12df4:	cmp	r0, r3
   12df8:	beq	16ce8 <close@plt+0x5d58>
   12dfc:	bgt	15dcc <close@plt+0x4e3c>
   12e00:	ldr	r0, [pc, #552]	; 13030 <close@plt+0x20a0>
   12e04:	add	r0, pc, r0
   12e08:	bx	lr
   12e0c:	ldr	r0, [pc, #544]	; 13034 <close@plt+0x20a4>
   12e10:	add	r0, pc, r0
   12e14:	bx	lr
   12e18:	ldr	r3, [pc, #536]	; 13038 <close@plt+0x20a8>
   12e1c:	cmp	r0, r3
   12e20:	beq	16d18 <close@plt+0x5d88>
   12e24:	bgt	15dc0 <close@plt+0x4e30>
   12e28:	ldr	r0, [pc, #524]	; 1303c <close@plt+0x20ac>
   12e2c:	add	r0, pc, r0
   12e30:	bx	lr
   12e34:	cmp	r0, #376	; 0x178
   12e38:	beq	17720 <close@plt+0x6790>
   12e3c:	ble	13318 <close@plt+0x2388>
   12e40:	ldr	r3, [pc, #504]	; 13040 <close@plt+0x20b0>
   12e44:	cmp	r0, r3
   12e48:	beq	16d0c <close@plt+0x5d7c>
   12e4c:	bgt	15db4 <close@plt+0x4e24>
   12e50:	ldr	r0, [pc, #492]	; 13044 <close@plt+0x20b4>
   12e54:	add	r0, pc, r0
   12e58:	bx	lr
   12e5c:	andeq	r0, r0, r7, lsl #4
   12e60:	andeq	fp, r0, r4, ror #16
   12e64:	andeq	r0, r0, fp, lsl #6
   12e68:	andeq	r0, r0, r7, lsr r2
   12e6c:	andeq	r0, r0, pc, lsr r2
   12e70:	andeq	r0, r0, r3, asr #4
   12e74:	andeq	r0, r0, r5, asr #4
   12e78:	andeq	lr, r0, r0, lsl #5
   12e7c:	andeq	fp, r0, r8, ror #4
   12e80:	ldrdeq	fp, [r0], -r8
   12e84:	andeq	fp, r0, r0, lsr r6
   12e88:	andeq	fp, r0, r8, asr r5
   12e8c:	muleq	r0, ip, r5
   12e90:	andeq	fp, r0, r4, ror #9
   12e94:	andeq	fp, r0, r0, ror #8
   12e98:	muleq	r0, r8, r3
   12e9c:	andeq	ip, r0, r0, asr r2
   12ea0:	ldrdeq	fp, [r0], -r8
   12ea4:	andeq	fp, r0, r0, lsl #6
   12ea8:	andeq	fp, r0, ip, lsl #1
   12eac:	strdeq	fp, [r0], -ip
   12eb0:	andeq	fp, r0, ip, ror sl
   12eb4:	andeq	fp, r0, r0, lsr #19
   12eb8:	andeq	fp, r0, r4, lsl r0
   12ebc:	muleq	r0, ip, r0
   12ec0:	andeq	fp, r0, r8, ror #15
   12ec4:	andeq	fp, r0, r8, ror r9
   12ec8:	andeq	fp, r0, r4, asr #14
   12ecc:			; <UNDEFINED> instruction: 0x0000b6b4
   12ed0:	ldrdeq	fp, [r0], -ip
   12ed4:	andeq	fp, r0, ip, lsl r6
   12ed8:	andeq	fp, r0, r0, asr r5
   12edc:	ldrdeq	fp, [r0], -r0
   12ee0:	strdeq	fp, [r0], -r4
   12ee4:	andeq	fp, r0, r8, lsl #15
   12ee8:	andeq	fp, r0, r0, lsl r4
   12eec:	andeq	fp, r0, r4, lsl #14
   12ef0:	muleq	r0, r8, lr
   12ef4:	andeq	fp, r0, r0, asr #27
   12ef8:	strdeq	fp, [r0], -r8
   12efc:	andeq	fp, r0, r8, lsr #26
   12f00:			; <UNDEFINED> instruction: 0x0000bcb0
   12f04:	andeq	fp, r0, ip, asr #23
   12f08:	andeq	r0, r0, r1, lsl #2
   12f0c:	andeq	ip, r0, r4, lsr #7
   12f10:			; <UNDEFINED> instruction: 0x0000bbb0
   12f14:	andeq	r0, r0, r5, lsl #3
   12f18:	andeq	r0, r0, r3, lsr r1
   12f1c:	andeq	r0, r0, fp, lsr r1
   12f20:	andeq	r0, r0, pc, lsr r1
   12f24:	andeq	r0, r0, r1, asr #2
   12f28:	andeq	ip, r0, r0, asr r8
   12f2c:	andeq	sl, r0, r4, asr #28
   12f30:	andeq	sl, r0, ip, ror #24
   12f34:	andeq	ip, r0, r0, ror r7
   12f38:	andeq	r0, r0, r9, lsr r1
   12f3c:	strdeq	ip, [r0], -r4
   12f40:	andeq	r0, r0, pc, lsr #2
   12f44:	andeq	r0, r0, r1, lsr r1
   12f48:	andeq	ip, r0, r8, ror #11
   12f4c:	andeq	r0, r0, fp, lsl r1
   12f50:	andeq	r0, r0, pc, lsl r1
   12f54:	andeq	r0, r0, r1, lsr #2
   12f58:	andeq	ip, r0, r8, ror r4
   12f5c:	andeq	ip, r0, r0, ror #11
   12f60:	andeq	ip, r0, ip, lsl #8
   12f64:	andeq	r0, r0, r9, lsl r1
   12f68:	andeq	ip, r0, r8, lsl #7
   12f6c:	andeq	r0, r0, pc, lsl #2
   12f70:	andeq	r0, r0, r1, lsl r1
   12f74:			; <UNDEFINED> instruction: 0x0000c2b4
   12f78:	strdeq	ip, [r0], -r0
   12f7c:	andeq	ip, r0, r4, lsr #4
   12f80:	andeq	r0, r0, r9, lsl #2
   12f84:			; <UNDEFINED> instruction: 0x0000c1b4
   12f88:	andeq	ip, r0, r0, lsr r4
   12f8c:	andeq	r0, r0, r9, lsr #2
   12f90:			; <UNDEFINED> instruction: 0x0000c3b0
   12f94:	andeq	ip, r0, r8, asr #1
   12f98:	andeq	ip, r0, r8, lsr r3
   12f9c:	andeq	r0, r0, r2, lsl #3
   12fa0:	andeq	ip, r0, r8, ror #20
   12fa4:	andeq	r0, r0, r6, asr #3
   12fa8:			; <UNDEFINED> instruction: 0x000001b5
   12fac:			; <UNDEFINED> instruction: 0x000001bd
   12fb0:	andeq	r0, r0, r1, asr #3
   12fb4:	andeq	r0, r0, r3, asr #3
   12fb8:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   12fbc:	andeq	sl, r0, ip, lsr #18
   12fc0:	andeq	sl, r0, r0, lsr #18
   12fc4:	andeq	ip, r0, r8, lsr lr
   12fc8:			; <UNDEFINED> instruction: 0x000001bb
   12fcc:			; <UNDEFINED> instruction: 0x0000cdb0
   12fd0:			; <UNDEFINED> instruction: 0x000001b1
   12fd4:			; <UNDEFINED> instruction: 0x000001b3
   12fd8:	strdeq	ip, [r0], -r0
   12fdc:	andeq	ip, r0, r0, lsl sp
   12fe0:	andeq	ip, r0, r8, asr ip
   12fe4:	andeq	r0, r0, fp, lsr #3
   12fe8:	andeq	ip, r0, ip, asr #23
   12fec:	muleq	r0, sp, r1
   12ff0:	andeq	r0, r0, r1, lsr #3
   12ff4:	andeq	r0, r0, r3, lsr #3
   12ff8:	strdeq	ip, [r0], -r8
   12ffc:	andeq	r0, r0, r2, ror r1
   13000:	strdeq	ip, [r0], -r0
   13004:	andeq	sl, r0, r0, lsl r9
   13008:	andeq	sl, r0, r8, lsr #16
   1300c:	andeq	sl, r0, r4, lsl #17
   13010:	andeq	sl, r0, r8, lsr #15
   13014:	andeq	sl, r0, r8, asr r7
   13018:	andeq	r0, r0, lr, ror #2
   1301c:	andeq	ip, r0, r8, ror #11
   13020:	andeq	r0, r0, sl, ror #2
   13024:	andeq	ip, r0, r4, lsl #11
   13028:			; <UNDEFINED> instruction: 0x0000a6bc
   1302c:	andeq	r0, r0, r6, ror #2
   13030:	andeq	ip, r0, r0, ror #9
   13034:	andeq	sl, r0, r4, lsl #13
   13038:	andeq	r0, r0, lr, ror r1
   1303c:	muleq	r0, r8, r6
   13040:	andeq	r0, r0, sl, ror r1
   13044:	andeq	ip, r0, r4, lsr #12
   13048:	andeq	r0, r0, r6, ror #3
   1304c:	strdeq	r0, [r0], -r6
   13050:	strdeq	r0, [r0], -lr
   13054:	andeq	r0, r0, r2, lsl #4
   13058:	andeq	r0, r0, r5, lsl #4
   1305c:	muleq	r0, r8, ip
   13060:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13064:	andeq	r0, r0, r6, ror r1
   13068:	andeq	ip, r0, r4, lsl #2
   1306c:	andeq	sl, r0, ip, asr r1
   13070:	andeq	ip, r0, ip, lsr #23
   13074:	andeq	ip, r0, ip, lsl fp
   13078:	strdeq	r0, [r0], -r2
   1307c:	andeq	ip, r0, r8, lsr #20
   13080:	ldrdeq	r0, [r0], -lr
   13084:	andeq	r0, r0, r2, ror #3
   13088:	muleq	r0, r4, r8
   1308c:	andeq	ip, r0, ip, lsl sl
   13090:	andeq	ip, r0, r8, lsr #16
   13094:	muleq	r0, r4, r7
   13098:	ldrdeq	r0, [r0], -r2
   1309c:	andeq	ip, r0, r0, asr #13
   130a0:	andeq	ip, r0, r8, ror #13
   130a4:	andeq	ip, r0, r8, asr r6
   130a8:	ldrdeq	ip, [r0], -r4
   130ac:	andeq	ip, r0, r8, lsl #17
   130b0:	andeq	ip, r0, ip, lsl #16
   130b4:	andeq	ip, r0, ip, lsr r5
   130b8:	muleq	r0, r4, r7
   130bc:	andeq	r0, r0, r2, ror #2
   130c0:	strdeq	fp, [r0], -r0
   130c4:			; <UNDEFINED> instruction: 0x0000c1b4
   130c8:	andeq	r0, r0, lr, asr r1
   130cc:	andeq	fp, r0, r4, ror ip
   130d0:	andeq	r0, r0, sl, asr r1
   130d4:	andeq	fp, r0, r4, lsl #24
   130d8:	andeq	r0, r0, r2, asr r1
   130dc:	andeq	fp, r0, r0, lsr fp
   130e0:	andeq	r0, r0, r6, asr r1
   130e4:	andeq	fp, r0, ip, asr fp
   130e8:	andeq	r0, r0, lr, asr #2
   130ec:	muleq	r0, ip, sl
   130f0:	andeq	r0, r0, sl, asr #2
   130f4:	andeq	fp, r0, r4, lsr sl
   130f8:	muleq	r0, fp, r1
   130fc:	andeq	ip, r0, r8, asr r0
   13100:	muleq	r0, r1, r1
   13104:	muleq	r0, r3, r1
   13108:	andeq	fp, r0, ip, ror #30
   1310c:	andeq	r0, r0, r6, asr #2
   13110:	andeq	fp, r0, ip, ror #18
   13114:	andeq	fp, r0, r0, lsl #31
   13118:	andeq	fp, r0, r4, asr #29
   1311c:	andeq	r0, r0, fp, lsl #3
   13120:	andeq	fp, r0, r0, asr #28
   13124:	andeq	r9, r0, ip, lsl sp
   13128:	andeq	sl, r0, ip, ror #20
   1312c:	andeq	sl, r0, r0, asr r9
   13130:	andeq	sl, r0, r8, asr #19
   13134:	muleq	r0, r8, r8
   13138:	andeq	sl, r0, r4, lsr r8
   1313c:	andeq	sl, r0, r4, lsr sl
   13140:	andeq	r9, r0, r0, asr ip
   13144:	muleq	r0, r4, r7
   13148:	andeq	fp, r0, r0, lsl r2
   1314c:	andeq	fp, r0, r4, lsr #3
   13150:	strheq	fp, [r0], -r8
   13154:	andeq	sl, r0, r8, lsr pc
   13158:	ldrdeq	fp, [r0], -r8
   1315c:	andeq	sl, r0, r4, asr #29
   13160:	andeq	sl, r0, r8, lsr lr
   13164:	andeq	sl, r0, r8, asr #26
   13168:	andeq	sl, r0, r4, lsl #27
   1316c:	andeq	sl, r0, r8, asr #25
   13170:	andeq	sl, r0, ip, ror ip
   13174:	andeq	sl, r0, r8, lsr #30
   13178:			; <UNDEFINED> instruction: 0x0000aeb4
   1317c:	andeq	sl, r0, r4, ror #23
   13180:	andeq	sl, r0, r0, lsr lr
   13184:	andeq	r0, r0, pc, lsl r2
   13188:	andeq	r0, r0, r3, lsr #4
   1318c:	andeq	r0, r0, r5, lsr #4
   13190:	andeq	ip, r0, r4, asr #14
   13194:	andeq	r0, r0, r6, lsl #5
   13198:	strdeq	ip, [r0], -r8
   1319c:	andeq	ip, r0, r0, ror r6
   131a0:	andeq	r9, r0, r8, ror r9
   131a4:	andeq	r0, r0, r2, lsl #5
   131a8:	andeq	ip, r0, r4, lsr lr
   131ac:	andeq	r0, r0, lr, ror r2
   131b0:	muleq	r0, r8, sp
   131b4:	andeq	r0, r0, r6, ror r2
   131b8:	andeq	ip, r0, ip, asr #25
   131bc:	andeq	r0, r0, r6, ror #4
   131c0:	andeq	ip, r0, r4, ror #22
   131c4:	andeq	r0, r0, sl, ror r2
   131c8:			; <UNDEFINED> instruction: 0x0000ccbc
   131cc:	andeq	r0, r0, r2, ror #4
   131d0:	andeq	ip, r0, r8, ror #21
   131d4:	andeq	r0, r0, lr, asr r2
   131d8:	andeq	ip, r0, r0, ror sl
   131dc:	andeq	r0, r0, r6, asr r2
   131e0:	andeq	ip, r0, r0, asr r9
   131e4:	andeq	r0, r0, sl, asr r2
   131e8:	muleq	r0, r4, r9
   131ec:	andeq	r0, r0, r2, asr r2
   131f0:	ldrdeq	ip, [r0], -r8
   131f4:	andeq	r0, r0, lr, asr #4
   131f8:	andeq	ip, r0, r0, asr #16
   131fc:	andeq	r0, r0, r2, ror r2
   13200:	andeq	ip, r0, ip, lsr fp
   13204:	andeq	r0, r0, lr, ror #4
   13208:	andeq	ip, r0, ip, asr #21
   1320c:	andeq	r0, r0, sl, asr #4
   13210:	andeq	ip, r0, r0, lsr #15
   13214:	andeq	r0, r0, sl, ror #4
   13218:	andeq	ip, r0, r8, lsr sl
   1321c:	andeq	r0, r0, sp, lsl r2
   13220:	ldrdeq	ip, [r0], -r0
   13224:	andeq	r0, r0, r3, lsl r2
   13228:	andeq	r0, r0, r5, lsl r2
   1322c:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13230:	andeq	ip, r0, r0, lsr r3
   13234:	andeq	ip, r0, ip, ror r2
   13238:	andeq	r0, r0, sp, lsl #4
   1323c:	andeq	ip, r0, ip, ror #3
   13240:	andeq	r0, r0, sl, asr #5
   13244:			; <UNDEFINED> instruction: 0x000002b9
   13248:	andeq	r0, r0, r1, asr #5
   1324c:	andeq	r0, r0, r5, asr #5
   13250:	andeq	r0, r0, r7, asr #5
   13254:	strheq	sp, [r0], -ip
   13258:	andeq	r0, r0, sp, lsl #7
   1325c:	andeq	r0, r0, fp, lsr r3
   13260:	andeq	r0, r0, r3, asr #6
   13264:	andeq	r0, r0, r7, asr #6
   13268:	andeq	r0, r0, r9, asr #6
   1326c:	andeq	sp, r0, r8, ror #20
   13270:	andeq	ip, r0, r0, ror r0
   13274:	andeq	r9, r0, ip, asr #10
   13278:			; <UNDEFINED> instruction: 0x0000d9bc
   1327c:	andeq	r0, r0, r1, asr #6
   13280:	andeq	sp, r0, r0, lsr r9
   13284:	andeq	r0, r0, r7, lsr r3
   13288:	andeq	r0, r0, r9, lsr r3
   1328c:	ldr	r3, [pc, #-588]	; 13048 <close@plt+0x20b8>
   13290:	cmp	r0, r3
   13294:	beq	17f30 <close@plt+0x6fa0>
   13298:	ble	133b8 <close@plt+0x2428>
   1329c:	ldr	r3, [pc, #-600]	; 1304c <close@plt+0x20bc>
   132a0:	cmp	r0, r3
   132a4:	beq	17e88 <close@plt+0x6ef8>
   132a8:	ble	13380 <close@plt+0x23f0>
   132ac:	ldr	r3, [pc, #-612]	; 13050 <close@plt+0x20c0>
   132b0:	cmp	r0, r3
   132b4:	beq	17d20 <close@plt+0x6d90>
   132b8:	ble	13358 <close@plt+0x23c8>
   132bc:	ldr	r3, [pc, #-624]	; 13054 <close@plt+0x20c4>
   132c0:	cmp	r0, r3
   132c4:	beq	17a08 <close@plt+0x6a78>
   132c8:	ble	13340 <close@plt+0x23b0>
   132cc:	cmp	r0, #516	; 0x204
   132d0:	beq	173d8 <close@plt+0x6448>
   132d4:	blt	16d60 <close@plt+0x5dd0>
   132d8:	ldr	r3, [pc, #-648]	; 13058 <close@plt+0x20c8>
   132dc:	cmp	r0, r3
   132e0:	beq	15da8 <close@plt+0x4e18>
   132e4:	add	r3, r3, #1
   132e8:	cmp	r0, r3
   132ec:	bne	13334 <close@plt+0x23a4>
   132f0:	ldr	r0, [pc, #-668]	; 1305c <close@plt+0x20cc>
   132f4:	add	r0, pc, r0
   132f8:	bx	lr
   132fc:	sub	r3, r3, #2
   13300:	cmp	r0, r3
   13304:	beq	16d54 <close@plt+0x5dc4>
   13308:	bgt	15d9c <close@plt+0x4e0c>
   1330c:	ldr	r0, [pc, #-692]	; 13060 <close@plt+0x20d0>
   13310:	add	r0, pc, r0
   13314:	bx	lr
   13318:	ldr	r3, [pc, #-700]	; 13064 <close@plt+0x20d4>
   1331c:	cmp	r0, r3
   13320:	beq	16d78 <close@plt+0x5de8>
   13324:	bgt	15d90 <close@plt+0x4e00>
   13328:	ldr	r0, [pc, #-712]	; 13068 <close@plt+0x20d8>
   1332c:	add	r0, pc, r0
   13330:	bx	lr
   13334:	ldr	r0, [pc, #-720]	; 1306c <close@plt+0x20dc>
   13338:	add	r0, pc, r0
   1333c:	bx	lr
   13340:	cmp	r0, #512	; 0x200
   13344:	beq	16d6c <close@plt+0x5ddc>
   13348:	bgt	15d84 <close@plt+0x4df4>
   1334c:	ldr	r0, [pc, #-740]	; 13070 <close@plt+0x20e0>
   13350:	add	r0, pc, r0
   13354:	bx	lr
   13358:	sub	r3, r3, #4
   1335c:	cmp	r0, r3
   13360:	beq	17654 <close@plt+0x66c4>
   13364:	ble	13400 <close@plt+0x2470>
   13368:	cmp	r0, #508	; 0x1fc
   1336c:	beq	16d9c <close@plt+0x5e0c>
   13370:	bgt	15d78 <close@plt+0x4de8>
   13374:	ldr	r0, [pc, #-776]	; 13074 <close@plt+0x20e4>
   13378:	add	r0, pc, r0
   1337c:	bx	lr
   13380:	sub	r3, r3, #8
   13384:	cmp	r0, r3
   13388:	beq	17a74 <close@plt+0x6ae4>
   1338c:	ble	13500 <close@plt+0x2570>
   13390:	ldr	r3, [pc, #-800]	; 13078 <close@plt+0x20e8>
   13394:	cmp	r0, r3
   13398:	beq	1763c <close@plt+0x66ac>
   1339c:	ble	134e8 <close@plt+0x2558>
   133a0:	cmp	r0, #500	; 0x1f4
   133a4:	beq	16d30 <close@plt+0x5da0>
   133a8:	bgt	15d6c <close@plt+0x4ddc>
   133ac:	ldr	r0, [pc, #-824]	; 1307c <close@plt+0x20ec>
   133b0:	add	r0, pc, r0
   133b4:	bx	lr
   133b8:	sub	r3, r3, #16
   133bc:	cmp	r0, r3
   133c0:	beq	17d80 <close@plt+0x6df0>
   133c4:	ble	13458 <close@plt+0x24c8>
   133c8:	ldr	r3, [pc, #-848]	; 13080 <close@plt+0x20f0>
   133cc:	cmp	r0, r3
   133d0:	beq	17c60 <close@plt+0x6cd0>
   133d4:	ble	13430 <close@plt+0x24a0>
   133d8:	ldr	r3, [pc, #-860]	; 13084 <close@plt+0x20f4>
   133dc:	cmp	r0, r3
   133e0:	beq	17648 <close@plt+0x66b8>
   133e4:	ble	13418 <close@plt+0x2488>
   133e8:	cmp	r0, #484	; 0x1e4
   133ec:	beq	16d48 <close@plt+0x5db8>
   133f0:	bgt	15d60 <close@plt+0x4dd0>
   133f4:	ldr	r0, [pc, #-884]	; 13088 <close@plt+0x20f8>
   133f8:	add	r0, pc, r0
   133fc:	bx	lr
   13400:	cmp	r0, #504	; 0x1f8
   13404:	beq	16d3c <close@plt+0x5dac>
   13408:	bgt	15d54 <close@plt+0x4dc4>
   1340c:	ldr	r0, [pc, #-904]	; 1308c <close@plt+0x20fc>
   13410:	add	r0, pc, r0
   13414:	bx	lr
   13418:	cmp	r0, #480	; 0x1e0
   1341c:	beq	16d24 <close@plt+0x5d94>
   13420:	bgt	15d48 <close@plt+0x4db8>
   13424:	ldr	r0, [pc, #-924]	; 13090 <close@plt+0x2100>
   13428:	add	r0, pc, r0
   1342c:	bx	lr
   13430:	sub	r3, r3, #4
   13434:	cmp	r0, r3
   13438:	beq	17660 <close@plt+0x66d0>
   1343c:	ble	13490 <close@plt+0x2500>
   13440:	cmp	r0, #476	; 0x1dc
   13444:	beq	16d90 <close@plt+0x5e00>
   13448:	bgt	15d3c <close@plt+0x4dac>
   1344c:	ldr	r0, [pc, #-960]	; 13094 <close@plt+0x2104>
   13450:	add	r0, pc, r0
   13454:	bx	lr
   13458:	sub	r3, r3, #8
   1345c:	cmp	r0, r3
   13460:	beq	17b40 <close@plt+0x6bb0>
   13464:	ble	134c0 <close@plt+0x2530>
   13468:	ldr	r3, [pc, #-984]	; 13098 <close@plt+0x2108>
   1346c:	cmp	r0, r3
   13470:	beq	176fc <close@plt+0x676c>
   13474:	ble	134a8 <close@plt+0x2518>
   13478:	cmp	r0, #468	; 0x1d4
   1347c:	beq	16618 <close@plt+0x5688>
   13480:	bgt	15d30 <close@plt+0x4da0>
   13484:	ldr	r0, [pc, #-1008]	; 1309c <close@plt+0x210c>
   13488:	add	r0, pc, r0
   1348c:	bx	lr
   13490:	cmp	r0, #472	; 0x1d8
   13494:	beq	1660c <close@plt+0x567c>
   13498:	bgt	15d24 <close@plt+0x4d94>
   1349c:	ldr	r0, [pc, #-1028]	; 130a0 <close@plt+0x2110>
   134a0:	add	r0, pc, r0
   134a4:	bx	lr
   134a8:	cmp	r0, #464	; 0x1d0
   134ac:	beq	16600 <close@plt+0x5670>
   134b0:	bgt	15d18 <close@plt+0x4d88>
   134b4:	ldr	r0, [pc, #-1048]	; 130a4 <close@plt+0x2114>
   134b8:	add	r0, pc, r0
   134bc:	bx	lr
   134c0:	sub	r3, r3, #4
   134c4:	cmp	r0, r3
   134c8:	beq	17630 <close@plt+0x66a0>
   134cc:	ble	13528 <close@plt+0x2598>
   134d0:	cmp	r0, #460	; 0x1cc
   134d4:	beq	16d84 <close@plt+0x5df4>
   134d8:	bgt	15d0c <close@plt+0x4d7c>
   134dc:	ldr	r0, [pc, #-1084]	; 130a8 <close@plt+0x2118>
   134e0:	add	r0, pc, r0
   134e4:	bx	lr
   134e8:	cmp	r0, #496	; 0x1f0
   134ec:	beq	16ca0 <close@plt+0x5d10>
   134f0:	bgt	15d00 <close@plt+0x4d70>
   134f4:	ldr	r0, [pc, #-1104]	; 130ac <close@plt+0x211c>
   134f8:	add	r0, pc, r0
   134fc:	bx	lr
   13500:	sub	r3, r3, #4
   13504:	cmp	r0, r3
   13508:	beq	17744 <close@plt+0x67b4>
   1350c:	ble	13540 <close@plt+0x25b0>
   13510:	cmp	r0, #492	; 0x1ec
   13514:	beq	16624 <close@plt+0x5694>
   13518:	bgt	15cf4 <close@plt+0x4d64>
   1351c:	ldr	r0, [pc, #-1140]	; 130b0 <close@plt+0x2120>
   13520:	add	r0, pc, r0
   13524:	bx	lr
   13528:	cmp	r0, #456	; 0x1c8
   1352c:	beq	16630 <close@plt+0x56a0>
   13530:	bgt	15ce8 <close@plt+0x4d58>
   13534:	ldr	r0, [pc, #-1160]	; 130b4 <close@plt+0x2124>
   13538:	add	r0, pc, r0
   1353c:	bx	lr
   13540:	cmp	r0, #488	; 0x1e8
   13544:	beq	164bc <close@plt+0x552c>
   13548:	bgt	15cdc <close@plt+0x4d4c>
   1354c:	ldr	r0, [pc, #-1180]	; 130b8 <close@plt+0x2128>
   13550:	add	r0, pc, r0
   13554:	bx	lr
   13558:	cmp	r0, #340	; 0x154
   1355c:	beq	17d5c <close@plt+0x6dcc>
   13560:	ble	135f8 <close@plt+0x2668>
   13564:	cmp	r0, #348	; 0x15c
   13568:	beq	17be8 <close@plt+0x6c58>
   1356c:	ble	135d0 <close@plt+0x2640>
   13570:	cmp	r0, #352	; 0x160
   13574:	beq	177d4 <close@plt+0x6844>
   13578:	ble	135b4 <close@plt+0x2624>
   1357c:	ldr	r3, [pc, #-1224]	; 130bc <close@plt+0x212c>
   13580:	cmp	r0, r3
   13584:	beq	164e0 <close@plt+0x5550>
   13588:	bgt	15cd0 <close@plt+0x4d40>
   1358c:	ldr	r0, [pc, #-1236]	; 130c0 <close@plt+0x2130>
   13590:	add	r0, pc, r0
   13594:	bx	lr
   13598:	sub	r3, r3, #2
   1359c:	cmp	r0, r3
   135a0:	beq	164d4 <close@plt+0x5544>
   135a4:	bgt	15cc4 <close@plt+0x4d34>
   135a8:	ldr	r0, [pc, #-1260]	; 130c4 <close@plt+0x2134>
   135ac:	add	r0, pc, r0
   135b0:	bx	lr
   135b4:	ldr	r3, [pc, #-1268]	; 130c8 <close@plt+0x2138>
   135b8:	cmp	r0, r3
   135bc:	beq	164c8 <close@plt+0x5538>
   135c0:	bgt	15cb8 <close@plt+0x4d28>
   135c4:	ldr	r0, [pc, #-1280]	; 130cc <close@plt+0x213c>
   135c8:	add	r0, pc, r0
   135cc:	bx	lr
   135d0:	cmp	r0, #344	; 0x158
   135d4:	beq	177a4 <close@plt+0x6814>
   135d8:	ble	1362c <close@plt+0x269c>
   135dc:	ldr	r3, [pc, #-1300]	; 130d0 <close@plt+0x2140>
   135e0:	cmp	r0, r3
   135e4:	beq	1651c <close@plt+0x558c>
   135e8:	bgt	15cac <close@plt+0x4d1c>
   135ec:	ldr	r0, [pc, #-1312]	; 130d4 <close@plt+0x2144>
   135f0:	add	r0, pc, r0
   135f4:	bx	lr
   135f8:	cmp	r0, #332	; 0x14c
   135fc:	beq	17bdc <close@plt+0x6c4c>
   13600:	ble	13664 <close@plt+0x26d4>
   13604:	cmp	r0, #336	; 0x150
   13608:	beq	177c8 <close@plt+0x6838>
   1360c:	ble	13648 <close@plt+0x26b8>
   13610:	ldr	r3, [pc, #-1344]	; 130d8 <close@plt+0x2148>
   13614:	cmp	r0, r3
   13618:	beq	16504 <close@plt+0x5574>
   1361c:	bgt	15ca0 <close@plt+0x4d10>
   13620:	ldr	r0, [pc, #-1356]	; 130dc <close@plt+0x214c>
   13624:	add	r0, pc, r0
   13628:	bx	lr
   1362c:	ldr	r3, [pc, #-1364]	; 130e0 <close@plt+0x2150>
   13630:	cmp	r0, r3
   13634:	beq	164f8 <close@plt+0x5568>
   13638:	bgt	15c94 <close@plt+0x4d04>
   1363c:	ldr	r0, [pc, #-1376]	; 130e4 <close@plt+0x2154>
   13640:	add	r0, pc, r0
   13644:	bx	lr
   13648:	ldr	r3, [pc, #-1384]	; 130e8 <close@plt+0x2158>
   1364c:	cmp	r0, r3
   13650:	beq	164ec <close@plt+0x555c>
   13654:	bgt	15c88 <close@plt+0x4cf8>
   13658:	ldr	r0, [pc, #-1396]	; 130ec <close@plt+0x215c>
   1365c:	add	r0, pc, r0
   13660:	bx	lr
   13664:	cmp	r0, #328	; 0x148
   13668:	beq	177bc <close@plt+0x682c>
   1366c:	ble	136f4 <close@plt+0x2764>
   13670:	ldr	r3, [pc, #-1416]	; 130f0 <close@plt+0x2160>
   13674:	cmp	r0, r3
   13678:	beq	16510 <close@plt+0x5580>
   1367c:	bgt	15c7c <close@plt+0x4cec>
   13680:	ldr	r0, [pc, #-1428]	; 130f4 <close@plt+0x2164>
   13684:	add	r0, pc, r0
   13688:	bx	lr
   1368c:	sub	r3, r3, #4
   13690:	cmp	r0, r3
   13694:	beq	17738 <close@plt+0x67a8>
   13698:	ble	13710 <close@plt+0x2780>
   1369c:	ldr	r3, [pc, #-1452]	; 130f8 <close@plt+0x2168>
   136a0:	cmp	r0, r3
   136a4:	beq	16cc4 <close@plt+0x5d34>
   136a8:	bgt	15c70 <close@plt+0x4ce0>
   136ac:	ldr	r0, [pc, #-1464]	; 130fc <close@plt+0x216c>
   136b0:	add	r0, pc, r0
   136b4:	bx	lr
   136b8:	sub	r3, r3, #8
   136bc:	cmp	r0, r3
   136c0:	beq	17b10 <close@plt+0x6b80>
   136c4:	ble	13748 <close@plt+0x27b8>
   136c8:	ldr	r3, [pc, #-1488]	; 13100 <close@plt+0x2170>
   136cc:	cmp	r0, r3
   136d0:	beq	17750 <close@plt+0x67c0>
   136d4:	ble	1372c <close@plt+0x279c>
   136d8:	ldr	r3, [pc, #-1500]	; 13104 <close@plt+0x2174>
   136dc:	cmp	r0, r3
   136e0:	beq	16cdc <close@plt+0x5d4c>
   136e4:	bgt	15c64 <close@plt+0x4cd4>
   136e8:	ldr	r0, [pc, #-1512]	; 13108 <close@plt+0x2178>
   136ec:	add	r0, pc, r0
   136f0:	bx	lr
   136f4:	ldr	r3, [pc, #-1520]	; 1310c <close@plt+0x217c>
   136f8:	cmp	r0, r3
   136fc:	beq	16cd0 <close@plt+0x5d40>
   13700:	bgt	15c58 <close@plt+0x4cc8>
   13704:	ldr	r0, [pc, #-1532]	; 13110 <close@plt+0x2180>
   13708:	add	r0, pc, r0
   1370c:	bx	lr
   13710:	sub	r3, r3, #2
   13714:	cmp	r0, r3
   13718:	beq	16cb8 <close@plt+0x5d28>
   1371c:	bgt	15c4c <close@plt+0x4cbc>
   13720:	ldr	r0, [pc, #-1556]	; 13114 <close@plt+0x2184>
   13724:	add	r0, pc, r0
   13728:	bx	lr
   1372c:	sub	r3, r3, #2
   13730:	cmp	r0, r3
   13734:	beq	16cac <close@plt+0x5d1c>
   13738:	bgt	15c40 <close@plt+0x4cb0>
   1373c:	ldr	r0, [pc, #-1580]	; 13118 <close@plt+0x2188>
   13740:	add	r0, pc, r0
   13744:	bx	lr
   13748:	sub	r3, r3, #4
   1374c:	cmp	r0, r3
   13750:	beq	17780 <close@plt+0x67f0>
   13754:	ble	1499c <close@plt+0x3a0c>
   13758:	ldr	r3, [pc, #-1604]	; 1311c <close@plt+0x218c>
   1375c:	cmp	r0, r3
   13760:	beq	1654c <close@plt+0x55bc>
   13764:	bgt	15c34 <close@plt+0x4ca4>
   13768:	ldr	r0, [pc, #-1616]	; 13120 <close@plt+0x2190>
   1376c:	add	r0, pc, r0
   13770:	bx	lr
   13774:	ldr	r0, [pc, #-1624]	; 13124 <close@plt+0x2194>
   13778:	add	r0, pc, r0
   1377c:	bx	lr
   13780:	cmp	r0, #149	; 0x95
   13784:	beq	1778c <close@plt+0x67fc>
   13788:	ble	137d4 <close@plt+0x2844>
   1378c:	cmp	r0, #151	; 0x97
   13790:	beq	16540 <close@plt+0x55b0>
   13794:	bgt	15c28 <close@plt+0x4c98>
   13798:	ldr	r0, [pc, #-1656]	; 13128 <close@plt+0x2198>
   1379c:	add	r0, pc, r0
   137a0:	bx	lr
   137a4:	cmp	r0, #137	; 0x89
   137a8:	beq	17bd0 <close@plt+0x6c40>
   137ac:	ble	13804 <close@plt+0x2874>
   137b0:	cmp	r0, #141	; 0x8d
   137b4:	beq	17798 <close@plt+0x6808>
   137b8:	ble	137ec <close@plt+0x285c>
   137bc:	cmp	r0, #143	; 0x8f
   137c0:	beq	16534 <close@plt+0x55a4>
   137c4:	bgt	15c1c <close@plt+0x4c8c>
   137c8:	ldr	r0, [pc, #-1700]	; 1312c <close@plt+0x219c>
   137cc:	add	r0, pc, r0
   137d0:	bx	lr
   137d4:	cmp	r0, #147	; 0x93
   137d8:	beq	16528 <close@plt+0x5598>
   137dc:	bgt	15c10 <close@plt+0x4c80>
   137e0:	ldr	r0, [pc, #-1720]	; 13130 <close@plt+0x21a0>
   137e4:	add	r0, pc, r0
   137e8:	bx	lr
   137ec:	cmp	r0, #139	; 0x8b
   137f0:	beq	16570 <close@plt+0x55e0>
   137f4:	bgt	15c04 <close@plt+0x4c74>
   137f8:	ldr	r0, [pc, #-1740]	; 13134 <close@plt+0x21a4>
   137fc:	add	r0, pc, r0
   13800:	bx	lr
   13804:	cmp	r0, #133	; 0x85
   13808:	beq	17774 <close@plt+0x67e4>
   1380c:	ble	1384c <close@plt+0x28bc>
   13810:	cmp	r0, #135	; 0x87
   13814:	beq	16564 <close@plt+0x55d4>
   13818:	bgt	15bf8 <close@plt+0x4c68>
   1381c:	ldr	r0, [pc, #-1772]	; 13138 <close@plt+0x21a8>
   13820:	add	r0, pc, r0
   13824:	bx	lr
   13828:	cmp	r0, #155	; 0x9b
   1382c:	beq	16558 <close@plt+0x55c8>
   13830:	bgt	15bec <close@plt+0x4c5c>
   13834:	ldr	r0, [pc, #-1792]	; 1313c <close@plt+0x21ac>
   13838:	add	r0, pc, r0
   1383c:	bx	lr
   13840:	ldr	r0, [pc, #-1800]	; 13140 <close@plt+0x21b0>
   13844:	add	r0, pc, r0
   13848:	bx	lr
   1384c:	cmp	r0, #131	; 0x83
   13850:	beq	16594 <close@plt+0x5604>
   13854:	bgt	15be0 <close@plt+0x4c50>
   13858:	ldr	r0, [pc, #-1820]	; 13144 <close@plt+0x21b4>
   1385c:	add	r0, pc, r0
   13860:	bx	lr
   13864:	cmp	r0, #252	; 0xfc
   13868:	beq	16588 <close@plt+0x55f8>
   1386c:	bgt	15bd4 <close@plt+0x4c44>
   13870:	ldr	r0, [pc, #-1840]	; 13148 <close@plt+0x21b8>
   13874:	add	r0, pc, r0
   13878:	bx	lr
   1387c:	cmp	r0, #246	; 0xf6
   13880:	beq	17768 <close@plt+0x67d8>
   13884:	ble	1390c <close@plt+0x297c>
   13888:	cmp	r0, #248	; 0xf8
   1388c:	beq	1657c <close@plt+0x55ec>
   13890:	bgt	15bc8 <close@plt+0x4c38>
   13894:	ldr	r0, [pc, #-1872]	; 1314c <close@plt+0x21bc>
   13898:	add	r0, pc, r0
   1389c:	bx	lr
   138a0:	cmp	r0, #234	; 0xea
   138a4:	beq	17c0c <close@plt+0x6c7c>
   138a8:	ble	139fc <close@plt+0x2a6c>
   138ac:	cmp	r0, #238	; 0xee
   138b0:	beq	17828 <close@plt+0x6898>
   138b4:	ble	139e4 <close@plt+0x2a54>
   138b8:	cmp	r0, #240	; 0xf0
   138bc:	beq	163f0 <close@plt+0x5460>
   138c0:	bgt	15bbc <close@plt+0x4c2c>
   138c4:	ldr	r0, [pc, #-1916]	; 13150 <close@plt+0x21c0>
   138c8:	add	r0, pc, r0
   138cc:	bx	lr
   138d0:	cmp	r0, #210	; 0xd2
   138d4:	beq	17de0 <close@plt+0x6e50>
   138d8:	ble	13960 <close@plt+0x29d0>
   138dc:	cmp	r0, #218	; 0xda
   138e0:	beq	17c78 <close@plt+0x6ce8>
   138e4:	ble	1393c <close@plt+0x29ac>
   138e8:	cmp	r0, #222	; 0xde
   138ec:	beq	1781c <close@plt+0x688c>
   138f0:	ble	13924 <close@plt+0x2994>
   138f4:	cmp	r0, #224	; 0xe0
   138f8:	beq	16408 <close@plt+0x5478>
   138fc:	bgt	15bb0 <close@plt+0x4c20>
   13900:	ldr	r0, [pc, #-1972]	; 13154 <close@plt+0x21c4>
   13904:	add	r0, pc, r0
   13908:	bx	lr
   1390c:	cmp	r0, #244	; 0xf4
   13910:	beq	163fc <close@plt+0x546c>
   13914:	bgt	15ba4 <close@plt+0x4c14>
   13918:	ldr	r0, [pc, #-1992]	; 13158 <close@plt+0x21c8>
   1391c:	add	r0, pc, r0
   13920:	bx	lr
   13924:	cmp	r0, #220	; 0xdc
   13928:	beq	16438 <close@plt+0x54a8>
   1392c:	bgt	15b98 <close@plt+0x4c08>
   13930:	ldr	r0, [pc, #-2012]	; 1315c <close@plt+0x21cc>
   13934:	add	r0, pc, r0
   13938:	bx	lr
   1393c:	cmp	r0, #214	; 0xd6
   13940:	beq	17810 <close@plt+0x6880>
   13944:	ble	13990 <close@plt+0x2a00>
   13948:	cmp	r0, #216	; 0xd8
   1394c:	beq	16444 <close@plt+0x54b4>
   13950:	bgt	15b8c <close@plt+0x4bfc>
   13954:	ldr	r0, [pc, #-2044]	; 13160 <close@plt+0x21d0>
   13958:	add	r0, pc, r0
   1395c:	bx	lr
   13960:	cmp	r0, #202	; 0xca
   13964:	beq	17bf4 <close@plt+0x6c64>
   13968:	ble	139c0 <close@plt+0x2a30>
   1396c:	cmp	r0, #206	; 0xce
   13970:	beq	177f8 <close@plt+0x6868>
   13974:	ble	139a8 <close@plt+0x2a18>
   13978:	cmp	r0, #208	; 0xd0
   1397c:	beq	1642c <close@plt+0x549c>
   13980:	bgt	15b80 <close@plt+0x4bf0>
   13984:	ldr	r0, [pc, #-2088]	; 13164 <close@plt+0x21d4>
   13988:	add	r0, pc, r0
   1398c:	bx	lr
   13990:	cmp	r0, #212	; 0xd4
   13994:	beq	16420 <close@plt+0x5490>
   13998:	bgt	15b74 <close@plt+0x4be4>
   1399c:	ldr	r0, [pc, #-2108]	; 13168 <close@plt+0x21d8>
   139a0:	add	r0, pc, r0
   139a4:	bx	lr
   139a8:	cmp	r0, #204	; 0xcc
   139ac:	beq	16414 <close@plt+0x5484>
   139b0:	bgt	15b68 <close@plt+0x4bd8>
   139b4:	ldr	r0, [pc, #-2128]	; 1316c <close@plt+0x21dc>
   139b8:	add	r0, pc, r0
   139bc:	bx	lr
   139c0:	cmp	r0, #198	; 0xc6
   139c4:	beq	177e0 <close@plt+0x6850>
   139c8:	ble	13a20 <close@plt+0x2a90>
   139cc:	cmp	r0, #200	; 0xc8
   139d0:	beq	16480 <close@plt+0x54f0>
   139d4:	bgt	15b5c <close@plt+0x4bcc>
   139d8:	ldr	r0, [pc, #-2160]	; 13170 <close@plt+0x21e0>
   139dc:	add	r0, pc, r0
   139e0:	bx	lr
   139e4:	cmp	r0, #236	; 0xec
   139e8:	beq	164a4 <close@plt+0x5514>
   139ec:	bgt	15b50 <close@plt+0x4bc0>
   139f0:	ldr	r0, [pc, #-2180]	; 13174 <close@plt+0x21e4>
   139f4:	add	r0, pc, r0
   139f8:	bx	lr
   139fc:	cmp	r0, #230	; 0xe6
   13a00:	beq	177b0 <close@plt+0x6820>
   13a04:	ble	13a38 <close@plt+0x2aa8>
   13a08:	cmp	r0, #232	; 0xe8
   13a0c:	beq	164b0 <close@plt+0x5520>
   13a10:	bgt	15b44 <close@plt+0x4bb4>
   13a14:	ldr	r0, [pc, #-2212]	; 13178 <close@plt+0x21e8>
   13a18:	add	r0, pc, r0
   13a1c:	bx	lr
   13a20:	cmp	r0, #196	; 0xc4
   13a24:	beq	16498 <close@plt+0x5508>
   13a28:	bgt	15b38 <close@plt+0x4ba8>
   13a2c:	ldr	r0, [pc, #-2232]	; 1317c <close@plt+0x21ec>
   13a30:	add	r0, pc, r0
   13a34:	bx	lr
   13a38:	cmp	r0, #228	; 0xe4
   13a3c:	beq	1648c <close@plt+0x54fc>
   13a40:	bgt	15b2c <close@plt+0x4b9c>
   13a44:	ldr	r0, [pc, #-2252]	; 13180 <close@plt+0x21f0>
   13a48:	add	r0, pc, r0
   13a4c:	bx	lr
   13a50:	sub	r3, r3, #16
   13a54:	cmp	r0, r3
   13a58:	beq	17d68 <close@plt+0x6dd8>
   13a5c:	ble	13d78 <close@plt+0x2de8>
   13a60:	ldr	r3, [pc, #-2276]	; 13184 <close@plt+0x21f4>
   13a64:	cmp	r0, r3
   13a68:	beq	17a68 <close@plt+0x6ad8>
   13a6c:	ble	13d4c <close@plt+0x2dbc>
   13a70:	ldr	r3, [pc, #-2288]	; 13188 <close@plt+0x21f8>
   13a74:	cmp	r0, r3
   13a78:	beq	17558 <close@plt+0x65c8>
   13a7c:	ble	13afc <close@plt+0x2b6c>
   13a80:	ldr	r3, [pc, #-2300]	; 1318c <close@plt+0x21fc>
   13a84:	cmp	r0, r3
   13a88:	beq	17120 <close@plt+0x6190>
   13a8c:	bgt	15b20 <close@plt+0x4b90>
   13a90:	ldr	r0, [pc, #-2312]	; 13190 <close@plt+0x2200>
   13a94:	add	r0, pc, r0
   13a98:	bx	lr
   13a9c:	cmp	r0, #616	; 0x268
   13aa0:	beq	17ef4 <close@plt+0x6f64>
   13aa4:	ble	13b9c <close@plt+0x2c0c>
   13aa8:	cmp	r0, #632	; 0x278
   13aac:	beq	17e10 <close@plt+0x6e80>
   13ab0:	ble	13b68 <close@plt+0x2bd8>
   13ab4:	cmp	r0, #640	; 0x280
   13ab8:	beq	17cf0 <close@plt+0x6d60>
   13abc:	ble	13b40 <close@plt+0x2bb0>
   13ac0:	cmp	r0, #644	; 0x284
   13ac4:	beq	17a20 <close@plt+0x6a90>
   13ac8:	ble	13b24 <close@plt+0x2b94>
   13acc:	ldr	r3, [pc, #-2368]	; 13194 <close@plt+0x2204>
   13ad0:	cmp	r0, r3
   13ad4:	beq	173c0 <close@plt+0x6430>
   13ad8:	blt	1712c <close@plt+0x619c>
   13adc:	add	r3, r3, #1
   13ae0:	cmp	r0, r3
   13ae4:	beq	15b14 <close@plt+0x4b84>
   13ae8:	cmp	r0, #648	; 0x288
   13aec:	bne	13b18 <close@plt+0x2b88>
   13af0:	ldr	r0, [pc, #-2400]	; 13198 <close@plt+0x2208>
   13af4:	add	r0, pc, r0
   13af8:	bx	lr
   13afc:	sub	r3, r3, #2
   13b00:	cmp	r0, r3
   13b04:	beq	17114 <close@plt+0x6184>
   13b08:	bgt	15b08 <close@plt+0x4b78>
   13b0c:	ldr	r0, [pc, #-2424]	; 1319c <close@plt+0x220c>
   13b10:	add	r0, pc, r0
   13b14:	bx	lr
   13b18:	ldr	r0, [pc, #-2432]	; 131a0 <close@plt+0x2210>
   13b1c:	add	r0, pc, r0
   13b20:	bx	lr
   13b24:	ldr	r3, [pc, #-2440]	; 131a4 <close@plt+0x2214>
   13b28:	cmp	r0, r3
   13b2c:	beq	17108 <close@plt+0x6178>
   13b30:	bgt	15afc <close@plt+0x4b6c>
   13b34:	ldr	r0, [pc, #-2452]	; 131a8 <close@plt+0x2218>
   13b38:	add	r0, pc, r0
   13b3c:	bx	lr
   13b40:	cmp	r0, #636	; 0x27c
   13b44:	beq	17624 <close@plt+0x6694>
   13b48:	ble	13bdc <close@plt+0x2c4c>
   13b4c:	ldr	r3, [pc, #-2472]	; 131ac <close@plt+0x221c>
   13b50:	cmp	r0, r3
   13b54:	beq	170fc <close@plt+0x616c>
   13b58:	bgt	15af0 <close@plt+0x4b60>
   13b5c:	ldr	r0, [pc, #-2484]	; 131b0 <close@plt+0x2220>
   13b60:	add	r0, pc, r0
   13b64:	bx	lr
   13b68:	cmp	r0, #624	; 0x270
   13b6c:	beq	17ac8 <close@plt+0x6b38>
   13b70:	ble	13cec <close@plt+0x2d5c>
   13b74:	cmp	r0, #628	; 0x274
   13b78:	beq	17528 <close@plt+0x6598>
   13b7c:	ble	13cd0 <close@plt+0x2d40>
   13b80:	ldr	r3, [pc, #-2516]	; 131b4 <close@plt+0x2224>
   13b84:	cmp	r0, r3
   13b88:	beq	170f0 <close@plt+0x6160>
   13b8c:	bgt	15ae4 <close@plt+0x4b54>
   13b90:	ldr	r0, [pc, #-2528]	; 131b8 <close@plt+0x2228>
   13b94:	add	r0, pc, r0
   13b98:	bx	lr
   13b9c:	cmp	r0, #600	; 0x258
   13ba0:	beq	17d50 <close@plt+0x6dc0>
   13ba4:	ble	13c3c <close@plt+0x2cac>
   13ba8:	cmp	r0, #608	; 0x260
   13bac:	beq	17c00 <close@plt+0x6c70>
   13bb0:	ble	13c14 <close@plt+0x2c84>
   13bb4:	cmp	r0, #612	; 0x264
   13bb8:	beq	177ec <close@plt+0x685c>
   13bbc:	ble	13bf8 <close@plt+0x2c68>
   13bc0:	ldr	r3, [pc, #-2572]	; 131bc <close@plt+0x222c>
   13bc4:	cmp	r0, r3
   13bc8:	beq	16474 <close@plt+0x54e4>
   13bcc:	bgt	15ad8 <close@plt+0x4b48>
   13bd0:	ldr	r0, [pc, #-2584]	; 131c0 <close@plt+0x2230>
   13bd4:	add	r0, pc, r0
   13bd8:	bx	lr
   13bdc:	ldr	r3, [pc, #-2592]	; 131c4 <close@plt+0x2234>
   13be0:	cmp	r0, r3
   13be4:	beq	1645c <close@plt+0x54cc>
   13be8:	bgt	15acc <close@plt+0x4b3c>
   13bec:	ldr	r0, [pc, #-2604]	; 131c8 <close@plt+0x2238>
   13bf0:	add	r0, pc, r0
   13bf4:	bx	lr
   13bf8:	ldr	r3, [pc, #-2612]	; 131cc <close@plt+0x223c>
   13bfc:	cmp	r0, r3
   13c00:	beq	16450 <close@plt+0x54c0>
   13c04:	bgt	15ac0 <close@plt+0x4b30>
   13c08:	ldr	r0, [pc, #-2624]	; 131d0 <close@plt+0x2240>
   13c0c:	add	r0, pc, r0
   13c10:	bx	lr
   13c14:	cmp	r0, #604	; 0x25c
   13c18:	beq	17804 <close@plt+0x6874>
   13c1c:	ble	13c70 <close@plt+0x2ce0>
   13c20:	ldr	r3, [pc, #-2644]	; 131d4 <close@plt+0x2244>
   13c24:	cmp	r0, r3
   13c28:	beq	16468 <close@plt+0x54d8>
   13c2c:	bgt	15ab4 <close@plt+0x4b24>
   13c30:	ldr	r0, [pc, #-2656]	; 131d8 <close@plt+0x2248>
   13c34:	add	r0, pc, r0
   13c38:	bx	lr
   13c3c:	cmp	r0, #592	; 0x250
   13c40:	beq	17ad4 <close@plt+0x6b44>
   13c44:	ble	13ca8 <close@plt+0x2d18>
   13c48:	cmp	r0, #596	; 0x254
   13c4c:	beq	174ec <close@plt+0x655c>
   13c50:	ble	13c8c <close@plt+0x2cfc>
   13c54:	ldr	r3, [pc, #-2688]	; 131dc <close@plt+0x224c>
   13c58:	cmp	r0, r3
   13c5c:	beq	17180 <close@plt+0x61f0>
   13c60:	bgt	15aa8 <close@plt+0x4b18>
   13c64:	ldr	r0, [pc, #-2700]	; 131e0 <close@plt+0x2250>
   13c68:	add	r0, pc, r0
   13c6c:	bx	lr
   13c70:	ldr	r3, [pc, #-2708]	; 131e4 <close@plt+0x2254>
   13c74:	cmp	r0, r3
   13c78:	beq	17174 <close@plt+0x61e4>
   13c7c:	bgt	15a9c <close@plt+0x4b0c>
   13c80:	ldr	r0, [pc, #-2720]	; 131e8 <close@plt+0x2258>
   13c84:	add	r0, pc, r0
   13c88:	bx	lr
   13c8c:	ldr	r3, [pc, #-2728]	; 131ec <close@plt+0x225c>
   13c90:	cmp	r0, r3
   13c94:	beq	171a4 <close@plt+0x6214>
   13c98:	bgt	15a90 <close@plt+0x4b00>
   13c9c:	ldr	r0, [pc, #-2740]	; 131f0 <close@plt+0x2260>
   13ca0:	add	r0, pc, r0
   13ca4:	bx	lr
   13ca8:	cmp	r0, #588	; 0x24c
   13cac:	beq	174d4 <close@plt+0x6544>
   13cb0:	ble	13d14 <close@plt+0x2d84>
   13cb4:	ldr	r3, [pc, #-2760]	; 131f4 <close@plt+0x2264>
   13cb8:	cmp	r0, r3
   13cbc:	beq	1718c <close@plt+0x61fc>
   13cc0:	bgt	15a84 <close@plt+0x4af4>
   13cc4:	ldr	r0, [pc, #-2772]	; 131f8 <close@plt+0x2268>
   13cc8:	add	r0, pc, r0
   13ccc:	bx	lr
   13cd0:	ldr	r3, [pc, #-2780]	; 131fc <close@plt+0x226c>
   13cd4:	cmp	r0, r3
   13cd8:	beq	17198 <close@plt+0x6208>
   13cdc:	bgt	15a78 <close@plt+0x4ae8>
   13ce0:	ldr	r0, [pc, #-2792]	; 13200 <close@plt+0x2270>
   13ce4:	add	r0, pc, r0
   13ce8:	bx	lr
   13cec:	cmp	r0, #620	; 0x26c
   13cf0:	beq	174e0 <close@plt+0x6550>
   13cf4:	ble	13d30 <close@plt+0x2da0>
   13cf8:	ldr	r3, [pc, #-2812]	; 13204 <close@plt+0x2274>
   13cfc:	cmp	r0, r3
   13d00:	beq	17150 <close@plt+0x61c0>
   13d04:	bgt	15a6c <close@plt+0x4adc>
   13d08:	ldr	r0, [pc, #-2824]	; 13208 <close@plt+0x2278>
   13d0c:	add	r0, pc, r0
   13d10:	bx	lr
   13d14:	ldr	r3, [pc, #-2832]	; 1320c <close@plt+0x227c>
   13d18:	cmp	r0, r3
   13d1c:	beq	17168 <close@plt+0x61d8>
   13d20:	bgt	15a60 <close@plt+0x4ad0>
   13d24:	ldr	r0, [pc, #-2844]	; 13210 <close@plt+0x2280>
   13d28:	add	r0, pc, r0
   13d2c:	bx	lr
   13d30:	ldr	r3, [pc, #-2852]	; 13214 <close@plt+0x2284>
   13d34:	cmp	r0, r3
   13d38:	beq	1715c <close@plt+0x61cc>
   13d3c:	bgt	15a54 <close@plt+0x4ac4>
   13d40:	ldr	r0, [pc, #-2864]	; 13218 <close@plt+0x2288>
   13d44:	add	r0, pc, r0
   13d48:	bx	lr
   13d4c:	sub	r3, r3, #4
   13d50:	cmp	r0, r3
   13d54:	beq	174f8 <close@plt+0x6568>
   13d58:	ble	13db4 <close@plt+0x2e24>
   13d5c:	ldr	r3, [pc, #-2888]	; 1321c <close@plt+0x228c>
   13d60:	cmp	r0, r3
   13d64:	beq	17144 <close@plt+0x61b4>
   13d68:	bgt	15a48 <close@plt+0x4ab8>
   13d6c:	ldr	r0, [pc, #-2900]	; 13220 <close@plt+0x2290>
   13d70:	add	r0, pc, r0
   13d74:	bx	lr
   13d78:	sub	r3, r3, #8
   13d7c:	cmp	r0, r3
   13d80:	beq	17ae0 <close@plt+0x6b50>
   13d84:	ble	13dec <close@plt+0x2e5c>
   13d88:	ldr	r3, [pc, #-2924]	; 13224 <close@plt+0x2294>
   13d8c:	cmp	r0, r3
   13d90:	beq	17468 <close@plt+0x64d8>
   13d94:	ble	13dd0 <close@plt+0x2e40>
   13d98:	ldr	r3, [pc, #-2936]	; 13228 <close@plt+0x2298>
   13d9c:	cmp	r0, r3
   13da0:	beq	17258 <close@plt+0x62c8>
   13da4:	bgt	15a3c <close@plt+0x4aac>
   13da8:	ldr	r0, [pc, #-2948]	; 1322c <close@plt+0x229c>
   13dac:	add	r0, pc, r0
   13db0:	bx	lr
   13db4:	sub	r3, r3, #2
   13db8:	cmp	r0, r3
   13dbc:	beq	17138 <close@plt+0x61a8>
   13dc0:	bgt	15a30 <close@plt+0x4aa0>
   13dc4:	ldr	r0, [pc, #-2972]	; 13230 <close@plt+0x22a0>
   13dc8:	add	r0, pc, r0
   13dcc:	bx	lr
   13dd0:	sub	r3, r3, #2
   13dd4:	cmp	r0, r3
   13dd8:	beq	1724c <close@plt+0x62bc>
   13ddc:	bgt	15a24 <close@plt+0x4a94>
   13de0:	ldr	r0, [pc, #-2996]	; 13234 <close@plt+0x22a4>
   13de4:	add	r0, pc, r0
   13de8:	bx	lr
   13dec:	sub	r3, r3, #4
   13df0:	cmp	r0, r3
   13df4:	beq	17450 <close@plt+0x64c0>
   13df8:	ble	13f28 <close@plt+0x2f98>
   13dfc:	ldr	r3, [pc, #-3020]	; 13238 <close@plt+0x22a8>
   13e00:	cmp	r0, r3
   13e04:	beq	17294 <close@plt+0x6304>
   13e08:	bgt	15a18 <close@plt+0x4a88>
   13e0c:	ldr	r0, [pc, #-3032]	; 1323c <close@plt+0x22ac>
   13e10:	add	r0, pc, r0
   13e14:	bx	lr
   13e18:	ldr	r3, [pc, #-3040]	; 13240 <close@plt+0x22b0>
   13e1c:	cmp	r0, r3
   13e20:	beq	17fb4 <close@plt+0x7024>
   13e24:	bgt	14448 <close@plt+0x34b8>
   13e28:	sub	r3, r3, #33	; 0x21
   13e2c:	cmp	r0, r3
   13e30:	beq	17ee8 <close@plt+0x6f58>
   13e34:	ble	143fc <close@plt+0x346c>
   13e38:	ldr	r3, [pc, #-3068]	; 13244 <close@plt+0x22b4>
   13e3c:	cmp	r0, r3
   13e40:	beq	17e04 <close@plt+0x6e74>
   13e44:	ble	149d4 <close@plt+0x3a44>
   13e48:	ldr	r3, [pc, #-3080]	; 13248 <close@plt+0x22b8>
   13e4c:	cmp	r0, r3
   13e50:	beq	17c84 <close@plt+0x6cf4>
   13e54:	ble	143d0 <close@plt+0x3440>
   13e58:	ldr	r3, [pc, #-3092]	; 1324c <close@plt+0x22bc>
   13e5c:	cmp	r0, r3
   13e60:	beq	17984 <close@plt+0x69f4>
   13e64:	ble	14898 <close@plt+0x3908>
   13e68:	ldr	r3, [pc, #-3104]	; 13250 <close@plt+0x22c0>
   13e6c:	cmp	r0, r3
   13e70:	beq	1739c <close@plt+0x640c>
   13e74:	blt	17288 <close@plt+0x62f8>
   13e78:	cmp	r0, #712	; 0x2c8
   13e7c:	beq	15a0c <close@plt+0x4a7c>
   13e80:	add	r3, r3, #2
   13e84:	cmp	r0, r3
   13e88:	bne	1488c <close@plt+0x38fc>
   13e8c:	ldr	r0, [pc, #-3136]	; 13254 <close@plt+0x22c4>
   13e90:	add	r0, pc, r0
   13e94:	bx	lr
   13e98:	ldr	r3, [pc, #-3144]	; 13258 <close@plt+0x22c8>
   13e9c:	cmp	r0, r3
   13ea0:	beq	18350 <close@plt+0x73c0>
   13ea4:	bgt	14204 <close@plt+0x3274>
   13ea8:	cmp	r0, #844	; 0x34c
   13eac:	beq	18320 <close@plt+0x7390>
   13eb0:	bgt	141a4 <close@plt+0x3214>
   13eb4:	sub	r3, r3, #98	; 0x62
   13eb8:	cmp	r0, r3
   13ebc:	beq	17f24 <close@plt+0x6f94>
   13ec0:	ble	13fd4 <close@plt+0x3044>
   13ec4:	ldr	r3, [pc, #-3184]	; 1325c <close@plt+0x22cc>
   13ec8:	cmp	r0, r3
   13ecc:	beq	17e64 <close@plt+0x6ed4>
   13ed0:	ble	13f98 <close@plt+0x3008>
   13ed4:	ldr	r3, [pc, #-3196]	; 13260 <close@plt+0x22d0>
   13ed8:	cmp	r0, r3
   13edc:	beq	17ce4 <close@plt+0x6d54>
   13ee0:	ble	13f6c <close@plt+0x2fdc>
   13ee4:	ldr	r3, [pc, #-3208]	; 13264 <close@plt+0x22d4>
   13ee8:	cmp	r0, r3
   13eec:	beq	17a14 <close@plt+0x6a84>
   13ef0:	ble	13f50 <close@plt+0x2fc0>
   13ef4:	ldr	r3, [pc, #-3220]	; 13268 <close@plt+0x22d8>
   13ef8:	cmp	r0, r3
   13efc:	beq	17390 <close@plt+0x6400>
   13f00:	blt	1727c <close@plt+0x62ec>
   13f04:	add	r3, r3, #1
   13f08:	cmp	r0, r3
   13f0c:	beq	15a00 <close@plt+0x4a70>
   13f10:	add	r3, r3, #1
   13f14:	cmp	r0, r3
   13f18:	bne	13f44 <close@plt+0x2fb4>
   13f1c:	ldr	r0, [pc, #-3256]	; 1326c <close@plt+0x22dc>
   13f20:	add	r0, pc, r0
   13f24:	bx	lr
   13f28:	sub	r3, r3, #2
   13f2c:	cmp	r0, r3
   13f30:	beq	17270 <close@plt+0x62e0>
   13f34:	bgt	159f4 <close@plt+0x4a64>
   13f38:	ldr	r0, [pc, #-3280]	; 13270 <close@plt+0x22e0>
   13f3c:	add	r0, pc, r0
   13f40:	bx	lr
   13f44:	ldr	r0, [pc, #-3288]	; 13274 <close@plt+0x22e4>
   13f48:	add	r0, pc, r0
   13f4c:	bx	lr
   13f50:	sub	r3, r3, #2
   13f54:	cmp	r0, r3
   13f58:	beq	17264 <close@plt+0x62d4>
   13f5c:	bgt	159e8 <close@plt+0x4a58>
   13f60:	ldr	r0, [pc, #-3312]	; 13278 <close@plt+0x22e8>
   13f64:	add	r0, pc, r0
   13f68:	bx	lr
   13f6c:	sub	r3, r3, #4
   13f70:	cmp	r0, r3
   13f74:	beq	174b0 <close@plt+0x6520>
   13f78:	ble	14020 <close@plt+0x3090>
   13f7c:	ldr	r3, [pc, #-3336]	; 1327c <close@plt+0x22ec>
   13f80:	cmp	r0, r3
   13f84:	beq	172a0 <close@plt+0x6310>
   13f88:	bgt	159dc <close@plt+0x4a4c>
   13f8c:	ldr	r0, [pc, #-3348]	; 13280 <close@plt+0x22f0>
   13f90:	add	r0, pc, r0
   13f94:	bx	lr
   13f98:	sub	r3, r3, #8
   13f9c:	cmp	r0, r3
   13fa0:	beq	17b70 <close@plt+0x6be0>
   13fa4:	ble	14140 <close@plt+0x31b0>
   13fa8:	ldr	r3, [pc, #-3372]	; 13284 <close@plt+0x22f4>
   13fac:	cmp	r0, r3
   13fb0:	beq	17498 <close@plt+0x6508>
   13fb4:	ble	14124 <close@plt+0x3194>
   13fb8:	ldr	r3, [pc, #-3384]	; 13288 <close@plt+0x22f8>
   13fbc:	cmp	r0, r3
   13fc0:	beq	172e8 <close@plt+0x6358>
   13fc4:	bgt	159d0 <close@plt+0x4a40>
   13fc8:	ldr	r0, [pc, #3384]	; 14d08 <close@plt+0x3d78>
   13fcc:	add	r0, pc, r0
   13fd0:	bx	lr
   13fd4:	sub	r3, r3, #16
   13fd8:	cmp	r0, r3
   13fdc:	beq	17d8c <close@plt+0x6dfc>
   13fe0:	ble	14084 <close@plt+0x30f4>
   13fe4:	ldr	r3, [pc, #3360]	; 14d0c <close@plt+0x3d7c>
   13fe8:	cmp	r0, r3
   13fec:	beq	17b58 <close@plt+0x6bc8>
   13ff0:	ble	14058 <close@plt+0x30c8>
   13ff4:	ldr	r3, [pc, #3348]	; 14d10 <close@plt+0x3d80>
   13ff8:	cmp	r0, r3
   13ffc:	beq	17678 <close@plt+0x66e8>
   14000:	ble	1403c <close@plt+0x30ac>
   14004:	ldr	r3, [pc, #3336]	; 14d14 <close@plt+0x3d84>
   14008:	cmp	r0, r3
   1400c:	beq	172d0 <close@plt+0x6340>
   14010:	bgt	159c4 <close@plt+0x4a34>
   14014:	ldr	r0, [pc, #3324]	; 14d18 <close@plt+0x3d88>
   14018:	add	r0, pc, r0
   1401c:	bx	lr
   14020:	sub	r3, r3, #2
   14024:	cmp	r0, r3
   14028:	beq	172dc <close@plt+0x634c>
   1402c:	bgt	159b8 <close@plt+0x4a28>
   14030:	ldr	r0, [pc, #3300]	; 14d1c <close@plt+0x3d8c>
   14034:	add	r0, pc, r0
   14038:	bx	lr
   1403c:	sub	r3, r3, #2
   14040:	cmp	r0, r3
   14044:	beq	1730c <close@plt+0x637c>
   14048:	bgt	159ac <close@plt+0x4a1c>
   1404c:	ldr	r0, [pc, #3276]	; 14d20 <close@plt+0x3d90>
   14050:	add	r0, pc, r0
   14054:	bx	lr
   14058:	sub	r3, r3, #4
   1405c:	cmp	r0, r3
   14060:	beq	1766c <close@plt+0x66dc>
   14064:	ble	140c0 <close@plt+0x3130>
   14068:	ldr	r3, [pc, #3252]	; 14d24 <close@plt+0x3d94>
   1406c:	cmp	r0, r3
   14070:	beq	17300 <close@plt+0x6370>
   14074:	bgt	159a0 <close@plt+0x4a10>
   14078:	ldr	r0, [pc, #3240]	; 14d28 <close@plt+0x3d98>
   1407c:	add	r0, pc, r0
   14080:	bx	lr
   14084:	sub	r3, r3, #8
   14088:	cmp	r0, r3
   1408c:	beq	17b64 <close@plt+0x6bd4>
   14090:	ble	140f8 <close@plt+0x3168>
   14094:	ldr	r3, [pc, #3216]	; 14d2c <close@plt+0x3d9c>
   14098:	cmp	r0, r3
   1409c:	beq	1748c <close@plt+0x64fc>
   140a0:	ble	140dc <close@plt+0x314c>
   140a4:	ldr	r3, [pc, #3204]	; 14d30 <close@plt+0x3da0>
   140a8:	cmp	r0, r3
   140ac:	beq	172f4 <close@plt+0x6364>
   140b0:	bgt	15994 <close@plt+0x4a04>
   140b4:	ldr	r0, [pc, #3192]	; 14d34 <close@plt+0x3da4>
   140b8:	add	r0, pc, r0
   140bc:	bx	lr
   140c0:	sub	r3, r3, #2
   140c4:	cmp	r0, r3
   140c8:	beq	17324 <close@plt+0x6394>
   140cc:	bgt	15988 <close@plt+0x49f8>
   140d0:	ldr	r0, [pc, #3168]	; 14d38 <close@plt+0x3da8>
   140d4:	add	r0, pc, r0
   140d8:	bx	lr
   140dc:	sub	r3, r3, #2
   140e0:	cmp	r0, r3
   140e4:	beq	17318 <close@plt+0x6388>
   140e8:	bgt	1597c <close@plt+0x49ec>
   140ec:	ldr	r0, [pc, #3144]	; 14d3c <close@plt+0x3dac>
   140f0:	add	r0, pc, r0
   140f4:	bx	lr
   140f8:	sub	r3, r3, #4
   140fc:	cmp	r0, r3
   14100:	beq	174bc <close@plt+0x652c>
   14104:	ble	1416c <close@plt+0x31dc>
   14108:	ldr	r3, [pc, #3120]	; 14d40 <close@plt+0x3db0>
   1410c:	cmp	r0, r3
   14110:	beq	172b8 <close@plt+0x6328>
   14114:	bgt	15970 <close@plt+0x49e0>
   14118:	ldr	r0, [pc, #3108]	; 14d44 <close@plt+0x3db4>
   1411c:	add	r0, pc, r0
   14120:	bx	lr
   14124:	sub	r3, r3, #2
   14128:	cmp	r0, r3
   1412c:	beq	172ac <close@plt+0x631c>
   14130:	bgt	15964 <close@plt+0x49d4>
   14134:	ldr	r0, [pc, #3084]	; 14d48 <close@plt+0x3db8>
   14138:	add	r0, pc, r0
   1413c:	bx	lr
   14140:	sub	r3, r3, #4
   14144:	cmp	r0, r3
   14148:	beq	174a4 <close@plt+0x6514>
   1414c:	ble	14188 <close@plt+0x31f8>
   14150:	ldr	r3, [pc, #3060]	; 14d4c <close@plt+0x3dbc>
   14154:	cmp	r0, r3
   14158:	beq	171bc <close@plt+0x622c>
   1415c:	bgt	15958 <close@plt+0x49c8>
   14160:	ldr	r0, [pc, #3048]	; 14d50 <close@plt+0x3dc0>
   14164:	add	r0, pc, r0
   14168:	bx	lr
   1416c:	sub	r3, r3, #2
   14170:	cmp	r0, r3
   14174:	beq	171b0 <close@plt+0x6220>
   14178:	bgt	1594c <close@plt+0x49bc>
   1417c:	ldr	r0, [pc, #3024]	; 14d54 <close@plt+0x3dc4>
   14180:	add	r0, pc, r0
   14184:	bx	lr
   14188:	sub	r3, r3, #2
   1418c:	cmp	r0, r3
   14190:	beq	171c8 <close@plt+0x6238>
   14194:	bgt	15940 <close@plt+0x49b0>
   14198:	ldr	r0, [pc, #3000]	; 14d58 <close@plt+0x3dc8>
   1419c:	add	r0, pc, r0
   141a0:	bx	lr
   141a4:	cmp	r0, #876	; 0x36c
   141a8:	beq	17ed0 <close@plt+0x6f40>
   141ac:	ble	14830 <close@plt+0x38a0>
   141b0:	cmp	r0, #892	; 0x37c
   141b4:	beq	17e70 <close@plt+0x6ee0>
   141b8:	ble	147fc <close@plt+0x386c>
   141bc:	cmp	r0, #900	; 0x384
   141c0:	beq	17d38 <close@plt+0x6da8>
   141c4:	ble	1525c <close@plt+0x42cc>
   141c8:	cmp	r0, #904	; 0x388
   141cc:	beq	17a38 <close@plt+0x6aa8>
   141d0:	ble	14b5c <close@plt+0x3bcc>
   141d4:	ldr	r3, [pc, #2944]	; 14d5c <close@plt+0x3dcc>
   141d8:	cmp	r0, r3
   141dc:	beq	173b4 <close@plt+0x6424>
   141e0:	blt	172c4 <close@plt+0x6334>
   141e4:	add	r3, r3, #1
   141e8:	cmp	r0, r3
   141ec:	beq	15934 <close@plt+0x49a4>
   141f0:	cmp	r0, #908	; 0x38c
   141f4:	bne	14284 <close@plt+0x32f4>
   141f8:	ldr	r0, [pc, #2912]	; 14d60 <close@plt+0x3dd0>
   141fc:	add	r0, pc, r0
   14200:	bx	lr
   14204:	ldr	r3, [pc, #2904]	; 14d64 <close@plt+0x3dd4>
   14208:	cmp	r0, r3
   1420c:	beq	17f9c <close@plt+0x700c>
   14210:	bgt	14c94 <close@plt+0x3d04>
   14214:	sub	r3, r3, #33	; 0x21
   14218:	cmp	r0, r3
   1421c:	beq	17edc <close@plt+0x6f4c>
   14220:	ble	14384 <close@plt+0x33f4>
   14224:	ldr	r3, [pc, #2876]	; 14d68 <close@plt+0x3dd8>
   14228:	cmp	r0, r3
   1422c:	beq	17e7c <close@plt+0x6eec>
   14230:	ble	142e4 <close@plt+0x3354>
   14234:	ldr	r3, [pc, #2864]	; 14d6c <close@plt+0x3ddc>
   14238:	cmp	r0, r3
   1423c:	beq	17d2c <close@plt+0x6d9c>
   14240:	ble	142b8 <close@plt+0x3328>
   14244:	ldr	r3, [pc, #2852]	; 14d70 <close@plt+0x3de0>
   14248:	cmp	r0, r3
   1424c:	beq	17a2c <close@plt+0x6a9c>
   14250:	ble	1429c <close@plt+0x330c>
   14254:	ldr	r3, [pc, #2840]	; 14d74 <close@plt+0x3de4>
   14258:	cmp	r0, r3
   1425c:	beq	173a8 <close@plt+0x6418>
   14260:	blt	1721c <close@plt+0x628c>
   14264:	cmp	r0, #972	; 0x3cc
   14268:	beq	15928 <close@plt+0x4998>
   1426c:	add	r3, r3, #2
   14270:	cmp	r0, r3
   14274:	bne	14290 <close@plt+0x3300>
   14278:	ldr	r0, [pc, #2808]	; 14d78 <close@plt+0x3de8>
   1427c:	add	r0, pc, r0
   14280:	bx	lr
   14284:	ldr	r0, [pc, #2800]	; 14d7c <close@plt+0x3dec>
   14288:	add	r0, pc, r0
   1428c:	bx	lr
   14290:	ldr	r0, [pc, #2792]	; 14d80 <close@plt+0x3df0>
   14294:	add	r0, pc, r0
   14298:	bx	lr
   1429c:	sub	r3, r3, #2
   142a0:	cmp	r0, r3
   142a4:	beq	171f8 <close@plt+0x6268>
   142a8:	bgt	1591c <close@plt+0x498c>
   142ac:	ldr	r0, [pc, #2768]	; 14d84 <close@plt+0x3df4>
   142b0:	add	r0, pc, r0
   142b4:	bx	lr
   142b8:	sub	r3, r3, #4
   142bc:	cmp	r0, r3
   142c0:	beq	174c8 <close@plt+0x6538>
   142c4:	ble	14320 <close@plt+0x3390>
   142c8:	ldr	r3, [pc, #2744]	; 14d88 <close@plt+0x3df8>
   142cc:	cmp	r0, r3
   142d0:	beq	17234 <close@plt+0x62a4>
   142d4:	bgt	15910 <close@plt+0x4980>
   142d8:	ldr	r0, [pc, #2732]	; 14d8c <close@plt+0x3dfc>
   142dc:	add	r0, pc, r0
   142e0:	bx	lr
   142e4:	sub	r3, r3, #8
   142e8:	cmp	r0, r3
   142ec:	beq	17abc <close@plt+0x6b2c>
   142f0:	ble	14358 <close@plt+0x33c8>
   142f4:	ldr	r3, [pc, #2708]	; 14d90 <close@plt+0x3e00>
   142f8:	cmp	r0, r3
   142fc:	beq	17480 <close@plt+0x64f0>
   14300:	ble	1433c <close@plt+0x33ac>
   14304:	ldr	r3, [pc, #2696]	; 14d94 <close@plt+0x3e04>
   14308:	cmp	r0, r3
   1430c:	beq	17228 <close@plt+0x6298>
   14310:	bgt	15904 <close@plt+0x4974>
   14314:	ldr	r0, [pc, #2684]	; 14d98 <close@plt+0x3e08>
   14318:	add	r0, pc, r0
   1431c:	bx	lr
   14320:	sub	r3, r3, #2
   14324:	cmp	r0, r3
   14328:	beq	17210 <close@plt+0x6280>
   1432c:	bgt	158f8 <close@plt+0x4968>
   14330:	ldr	r0, [pc, #2660]	; 14d9c <close@plt+0x3e0c>
   14334:	add	r0, pc, r0
   14338:	bx	lr
   1433c:	sub	r3, r3, #2
   14340:	cmp	r0, r3
   14344:	beq	17204 <close@plt+0x6274>
   14348:	bgt	158ec <close@plt+0x495c>
   1434c:	ldr	r0, [pc, #2636]	; 14da0 <close@plt+0x3e10>
   14350:	add	r0, pc, r0
   14354:	bx	lr
   14358:	sub	r3, r3, #4
   1435c:	cmp	r0, r3
   14360:	beq	1751c <close@plt+0x658c>
   14364:	ble	15284 <close@plt+0x42f4>
   14368:	ldr	r3, [pc, #2612]	; 14da4 <close@plt+0x3e14>
   1436c:	cmp	r0, r3
   14370:	beq	171e0 <close@plt+0x6250>
   14374:	bgt	158e0 <close@plt+0x4950>
   14378:	ldr	r0, [pc, #2600]	; 14da8 <close@plt+0x3e18>
   1437c:	add	r0, pc, r0
   14380:	bx	lr
   14384:	sub	r3, r3, #16
   14388:	cmp	r0, r3
   1438c:	beq	17d74 <close@plt+0x6de4>
   14390:	ble	14aa0 <close@plt+0x3b10>
   14394:	ldr	r3, [pc, #2576]	; 14dac <close@plt+0x3e1c>
   14398:	cmp	r0, r3
   1439c:	beq	17aec <close@plt+0x6b5c>
   143a0:	ble	14a74 <close@plt+0x3ae4>
   143a4:	ldr	r3, [pc, #2564]	; 14db0 <close@plt+0x3e20>
   143a8:	cmp	r0, r3
   143ac:	beq	17510 <close@plt+0x6580>
   143b0:	ble	14a10 <close@plt+0x3a80>
   143b4:	ldr	r3, [pc, #2552]	; 14db4 <close@plt+0x3e24>
   143b8:	cmp	r0, r3
   143bc:	beq	171ec <close@plt+0x625c>
   143c0:	bgt	158d4 <close@plt+0x4944>
   143c4:	ldr	r0, [pc, #2540]	; 14db8 <close@plt+0x3e28>
   143c8:	add	r0, pc, r0
   143cc:	bx	lr
   143d0:	sub	r3, r3, #4
   143d4:	cmp	r0, r3
   143d8:	beq	17504 <close@plt+0x6574>
   143dc:	ble	144b8 <close@plt+0x3528>
   143e0:	ldr	r3, [pc, #2516]	; 14dbc <close@plt+0x3e2c>
   143e4:	cmp	r0, r3
   143e8:	beq	171d4 <close@plt+0x6244>
   143ec:	bgt	158c8 <close@plt+0x4938>
   143f0:	ldr	r0, [pc, #2504]	; 14dc0 <close@plt+0x3e30>
   143f4:	add	r0, pc, r0
   143f8:	bx	lr
   143fc:	sub	r3, r3, #16
   14400:	cmp	r0, r3
   14404:	beq	17da4 <close@plt+0x6e14>
   14408:	ble	14500 <close@plt+0x3570>
   1440c:	ldr	r3, [pc, #2480]	; 14dc4 <close@plt+0x3e34>
   14410:	cmp	r0, r3
   14414:	beq	17ab0 <close@plt+0x6b20>
   14418:	ble	144d4 <close@plt+0x3544>
   1441c:	ldr	r3, [pc, #2468]	; 14dc8 <close@plt+0x3e38>
   14420:	cmp	r0, r3
   14424:	beq	17474 <close@plt+0x64e4>
   14428:	ble	145a0 <close@plt+0x3610>
   1442c:	ldr	r3, [pc, #2456]	; 14dcc <close@plt+0x3e3c>
   14430:	cmp	r0, r3
   14434:	beq	17240 <close@plt+0x62b0>
   14438:	bgt	158bc <close@plt+0x492c>
   1443c:	ldr	r0, [pc, #2444]	; 14dd0 <close@plt+0x3e40>
   14440:	add	r0, pc, r0
   14444:	bx	lr
   14448:	ldr	r3, [pc, #2436]	; 14dd4 <close@plt+0x3e44>
   1444c:	cmp	r0, r3
   14450:	beq	17f60 <close@plt+0x6fd0>
   14454:	ble	1465c <close@plt+0x36cc>
   14458:	ldr	r3, [pc, #2424]	; 14dd8 <close@plt+0x3e48>
   1445c:	cmp	r0, r3
   14460:	beq	17e28 <close@plt+0x6e98>
   14464:	ble	14624 <close@plt+0x3694>
   14468:	ldr	r3, [pc, #2412]	; 14ddc <close@plt+0x3e4c>
   1446c:	cmp	r0, r3
   14470:	beq	17d08 <close@plt+0x6d78>
   14474:	ble	145fc <close@plt+0x366c>
   14478:	ldr	r3, [pc, #2400]	; 14de0 <close@plt+0x3e50>
   1447c:	cmp	r0, r3
   14480:	beq	179e4 <close@plt+0x6a54>
   14484:	ble	145e4 <close@plt+0x3654>
   14488:	cmp	r0, #776	; 0x308
   1448c:	beq	17384 <close@plt+0x63f4>
   14490:	blt	1733c <close@plt+0x63ac>
   14494:	ldr	r3, [pc, #2376]	; 14de4 <close@plt+0x3e54>
   14498:	cmp	r0, r3
   1449c:	beq	158b0 <close@plt+0x4920>
   144a0:	add	r3, r3, #1
   144a4:	cmp	r0, r3
   144a8:	bne	145bc <close@plt+0x362c>
   144ac:	ldr	r0, [pc, #2356]	; 14de8 <close@plt+0x3e58>
   144b0:	add	r0, pc, r0
   144b4:	bx	lr
   144b8:	sub	r3, r3, #2
   144bc:	cmp	r0, r3
   144c0:	beq	17330 <close@plt+0x63a0>
   144c4:	bgt	158a4 <close@plt+0x4914>
   144c8:	ldr	r0, [pc, #2332]	; 14dec <close@plt+0x3e5c>
   144cc:	add	r0, pc, r0
   144d0:	bx	lr
   144d4:	sub	r3, r3, #4
   144d8:	cmp	r0, r3
   144dc:	beq	17684 <close@plt+0x66f4>
   144e0:	ble	1453c <close@plt+0x35ac>
   144e4:	ldr	r3, [pc, #2308]	; 14df0 <close@plt+0x3e60>
   144e8:	cmp	r0, r3
   144ec:	beq	17378 <close@plt+0x63e8>
   144f0:	bgt	15898 <close@plt+0x4908>
   144f4:	ldr	r0, [pc, #2296]	; 14df4 <close@plt+0x3e64>
   144f8:	add	r0, pc, r0
   144fc:	bx	lr
   14500:	sub	r3, r3, #8
   14504:	cmp	r0, r3
   14508:	beq	17b7c <close@plt+0x6bec>
   1450c:	ble	14574 <close@plt+0x35e4>
   14510:	ldr	r3, [pc, #2272]	; 14df8 <close@plt+0x3e68>
   14514:	cmp	r0, r3
   14518:	beq	1745c <close@plt+0x64cc>
   1451c:	ble	14558 <close@plt+0x35c8>
   14520:	ldr	r3, [pc, #2260]	; 14dfc <close@plt+0x3e6c>
   14524:	cmp	r0, r3
   14528:	beq	1736c <close@plt+0x63dc>
   1452c:	bgt	1588c <close@plt+0x48fc>
   14530:	ldr	r0, [pc, #2248]	; 14e00 <close@plt+0x3e70>
   14534:	add	r0, pc, r0
   14538:	bx	lr
   1453c:	sub	r3, r3, #2
   14540:	cmp	r0, r3
   14544:	beq	17360 <close@plt+0x63d0>
   14548:	bgt	15880 <close@plt+0x48f0>
   1454c:	ldr	r0, [pc, #2224]	; 14e04 <close@plt+0x3e74>
   14550:	add	r0, pc, r0
   14554:	bx	lr
   14558:	sub	r3, r3, #2
   1455c:	cmp	r0, r3
   14560:	beq	17354 <close@plt+0x63c4>
   14564:	bgt	15874 <close@plt+0x48e4>
   14568:	ldr	r0, [pc, #2200]	; 14e08 <close@plt+0x3e78>
   1456c:	add	r0, pc, r0
   14570:	bx	lr
   14574:	sub	r3, r3, #4
   14578:	cmp	r0, r3
   1457c:	beq	17690 <close@plt+0x6700>
   14580:	ble	145c8 <close@plt+0x3638>
   14584:	ldr	r3, [pc, #2176]	; 14e0c <close@plt+0x3e7c>
   14588:	cmp	r0, r3
   1458c:	beq	17348 <close@plt+0x63b8>
   14590:	bgt	15868 <close@plt+0x48d8>
   14594:	ldr	r0, [pc, #2164]	; 14e10 <close@plt+0x3e80>
   14598:	add	r0, pc, r0
   1459c:	bx	lr
   145a0:	sub	r3, r3, #2
   145a4:	cmp	r0, r3
   145a8:	beq	16f58 <close@plt+0x5fc8>
   145ac:	bgt	1585c <close@plt+0x48cc>
   145b0:	ldr	r0, [pc, #2140]	; 14e14 <close@plt+0x3e84>
   145b4:	add	r0, pc, r0
   145b8:	bx	lr
   145bc:	ldr	r0, [pc, #2132]	; 14e18 <close@plt+0x3e88>
   145c0:	add	r0, pc, r0
   145c4:	bx	lr
   145c8:	sub	r3, r3, #2
   145cc:	cmp	r0, r3
   145d0:	beq	16f4c <close@plt+0x5fbc>
   145d4:	bgt	15850 <close@plt+0x48c0>
   145d8:	ldr	r0, [pc, #2108]	; 14e1c <close@plt+0x3e8c>
   145dc:	add	r0, pc, r0
   145e0:	bx	lr
   145e4:	cmp	r0, #772	; 0x304
   145e8:	beq	16f64 <close@plt+0x5fd4>
   145ec:	bgt	15844 <close@plt+0x48b4>
   145f0:	ldr	r0, [pc, #2088]	; 14e20 <close@plt+0x3e90>
   145f4:	add	r0, pc, r0
   145f8:	bx	lr
   145fc:	sub	r3, r3, #4
   14600:	cmp	r0, r3
   14604:	beq	17564 <close@plt+0x65d4>
   14608:	ble	146a4 <close@plt+0x3714>
   1460c:	cmp	r0, #768	; 0x300
   14610:	beq	16f34 <close@plt+0x5fa4>
   14614:	bgt	15838 <close@plt+0x48a8>
   14618:	ldr	r0, [pc, #2052]	; 14e24 <close@plt+0x3e94>
   1461c:	add	r0, pc, r0
   14620:	bx	lr
   14624:	sub	r3, r3, #8
   14628:	cmp	r0, r3
   1462c:	beq	17c54 <close@plt+0x6cc4>
   14630:	ble	147a4 <close@plt+0x3814>
   14634:	ldr	r3, [pc, #2028]	; 14e28 <close@plt+0x3e98>
   14638:	cmp	r0, r3
   1463c:	beq	175f4 <close@plt+0x6664>
   14640:	ble	1478c <close@plt+0x37fc>
   14644:	cmp	r0, #760	; 0x2f8
   14648:	beq	16f28 <close@plt+0x5f98>
   1464c:	bgt	1582c <close@plt+0x489c>
   14650:	ldr	r0, [pc, #2004]	; 14e2c <close@plt+0x3e9c>
   14654:	add	r0, pc, r0
   14658:	bx	lr
   1465c:	sub	r3, r3, #16
   14660:	cmp	r0, r3
   14664:	beq	17dec <close@plt+0x6e5c>
   14668:	ble	146fc <close@plt+0x376c>
   1466c:	ldr	r3, [pc, #1980]	; 14e30 <close@plt+0x3ea0>
   14670:	cmp	r0, r3
   14674:	beq	17c48 <close@plt+0x6cb8>
   14678:	ble	146d4 <close@plt+0x3744>
   1467c:	ldr	r3, [pc, #1968]	; 14e34 <close@plt+0x3ea4>
   14680:	cmp	r0, r3
   14684:	beq	17588 <close@plt+0x65f8>
   14688:	ble	146bc <close@plt+0x372c>
   1468c:	cmp	r0, #744	; 0x2e8
   14690:	beq	16f88 <close@plt+0x5ff8>
   14694:	bgt	15820 <close@plt+0x4890>
   14698:	ldr	r0, [pc, #1944]	; 14e38 <close@plt+0x3ea8>
   1469c:	add	r0, pc, r0
   146a0:	bx	lr
   146a4:	cmp	r0, #764	; 0x2fc
   146a8:	beq	16f7c <close@plt+0x5fec>
   146ac:	bgt	15814 <close@plt+0x4884>
   146b0:	ldr	r0, [pc, #1924]	; 14e3c <close@plt+0x3eac>
   146b4:	add	r0, pc, r0
   146b8:	bx	lr
   146bc:	cmp	r0, #740	; 0x2e4
   146c0:	beq	16f70 <close@plt+0x5fe0>
   146c4:	bgt	15808 <close@plt+0x4878>
   146c8:	ldr	r0, [pc, #1904]	; 14e40 <close@plt+0x3eb0>
   146cc:	add	r0, pc, r0
   146d0:	bx	lr
   146d4:	sub	r3, r3, #4
   146d8:	cmp	r0, r3
   146dc:	beq	17570 <close@plt+0x65e0>
   146e0:	ble	14734 <close@plt+0x37a4>
   146e4:	cmp	r0, #736	; 0x2e0
   146e8:	beq	16f40 <close@plt+0x5fb0>
   146ec:	bgt	157fc <close@plt+0x486c>
   146f0:	ldr	r0, [pc, #1868]	; 14e44 <close@plt+0x3eb4>
   146f4:	add	r0, pc, r0
   146f8:	bx	lr
   146fc:	sub	r3, r3, #8
   14700:	cmp	r0, r3
   14704:	beq	17a8c <close@plt+0x6afc>
   14708:	ble	14764 <close@plt+0x37d4>
   1470c:	ldr	r3, [pc, #1844]	; 14e48 <close@plt+0x3eb8>
   14710:	cmp	r0, r3
   14714:	beq	175d0 <close@plt+0x6640>
   14718:	ble	1474c <close@plt+0x37bc>
   1471c:	cmp	r0, #728	; 0x2d8
   14720:	beq	17018 <close@plt+0x6088>
   14724:	bgt	157f0 <close@plt+0x4860>
   14728:	ldr	r0, [pc, #1820]	; 14e4c <close@plt+0x3ebc>
   1472c:	add	r0, pc, r0
   14730:	bx	lr
   14734:	cmp	r0, #732	; 0x2dc
   14738:	beq	1700c <close@plt+0x607c>
   1473c:	bgt	157e4 <close@plt+0x4854>
   14740:	ldr	r0, [pc, #1800]	; 14e50 <close@plt+0x3ec0>
   14744:	add	r0, pc, r0
   14748:	bx	lr
   1474c:	cmp	r0, #724	; 0x2d4
   14750:	beq	1703c <close@plt+0x60ac>
   14754:	bgt	157d8 <close@plt+0x4848>
   14758:	ldr	r0, [pc, #1780]	; 14e54 <close@plt+0x3ec4>
   1475c:	add	r0, pc, r0
   14760:	bx	lr
   14764:	sub	r3, r3, #4
   14768:	cmp	r0, r3
   1476c:	beq	175e8 <close@plt+0x6658>
   14770:	ble	147cc <close@plt+0x383c>
   14774:	cmp	r0, #720	; 0x2d0
   14778:	beq	17048 <close@plt+0x60b8>
   1477c:	bgt	157cc <close@plt+0x483c>
   14780:	ldr	r0, [pc, #1744]	; 14e58 <close@plt+0x3ec8>
   14784:	add	r0, pc, r0
   14788:	bx	lr
   1478c:	cmp	r0, #756	; 0x2f4
   14790:	beq	17030 <close@plt+0x60a0>
   14794:	bgt	157c0 <close@plt+0x4830>
   14798:	ldr	r0, [pc, #1724]	; 14e5c <close@plt+0x3ecc>
   1479c:	add	r0, pc, r0
   147a0:	bx	lr
   147a4:	sub	r3, r3, #4
   147a8:	cmp	r0, r3
   147ac:	beq	175dc <close@plt+0x664c>
   147b0:	ble	147e4 <close@plt+0x3854>
   147b4:	cmp	r0, #752	; 0x2f0
   147b8:	beq	1706c <close@plt+0x60dc>
   147bc:	bgt	157b4 <close@plt+0x4824>
   147c0:	ldr	r0, [pc, #1688]	; 14e60 <close@plt+0x3ed0>
   147c4:	add	r0, pc, r0
   147c8:	bx	lr
   147cc:	cmp	r0, #716	; 0x2cc
   147d0:	beq	17060 <close@plt+0x60d0>
   147d4:	bgt	157a8 <close@plt+0x4818>
   147d8:	ldr	r0, [pc, #1668]	; 14e64 <close@plt+0x3ed4>
   147dc:	add	r0, pc, r0
   147e0:	bx	lr
   147e4:	cmp	r0, #748	; 0x2ec
   147e8:	beq	17054 <close@plt+0x60c4>
   147ec:	bgt	1579c <close@plt+0x480c>
   147f0:	ldr	r0, [pc, #1648]	; 14e68 <close@plt+0x3ed8>
   147f4:	add	r0, pc, r0
   147f8:	bx	lr
   147fc:	cmp	r0, #884	; 0x374
   14800:	beq	17a80 <close@plt+0x6af0>
   14804:	ble	14b78 <close@plt+0x3be8>
   14808:	cmp	r0, #888	; 0x378
   1480c:	beq	175ac <close@plt+0x661c>
   14810:	ble	14870 <close@plt+0x38e0>
   14814:	ldr	r3, [pc, #1616]	; 14e6c <close@plt+0x3edc>
   14818:	cmp	r0, r3
   1481c:	beq	170c0 <close@plt+0x6130>
   14820:	bgt	15790 <close@plt+0x4800>
   14824:	ldr	r0, [pc, #1604]	; 14e70 <close@plt+0x3ee0>
   14828:	add	r0, pc, r0
   1482c:	bx	lr
   14830:	cmp	r0, #860	; 0x35c
   14834:	beq	17dc8 <close@plt+0x6e38>
   14838:	ble	14c00 <close@plt+0x3c70>
   1483c:	cmp	r0, #868	; 0x364
   14840:	beq	17a50 <close@plt+0x6ac0>
   14844:	ble	14bd8 <close@plt+0x3c48>
   14848:	cmp	r0, #872	; 0x368
   1484c:	beq	175b8 <close@plt+0x6628>
   14850:	ble	14ba0 <close@plt+0x3c10>
   14854:	ldr	r3, [pc, #1560]	; 14e74 <close@plt+0x3ee4>
   14858:	cmp	r0, r3
   1485c:	beq	17024 <close@plt+0x6094>
   14860:	bgt	15784 <close@plt+0x47f4>
   14864:	ldr	r0, [pc, #1548]	; 14e78 <close@plt+0x3ee8>
   14868:	add	r0, pc, r0
   1486c:	bx	lr
   14870:	ldr	r3, [pc, #1540]	; 14e7c <close@plt+0x3eec>
   14874:	cmp	r0, r3
   14878:	beq	170b4 <close@plt+0x6124>
   1487c:	bgt	15778 <close@plt+0x47e8>
   14880:	ldr	r0, [pc, #1528]	; 14e80 <close@plt+0x3ef0>
   14884:	add	r0, pc, r0
   14888:	bx	lr
   1488c:	ldr	r0, [pc, #1520]	; 14e84 <close@plt+0x3ef4>
   14890:	add	r0, pc, r0
   14894:	bx	lr
   14898:	sub	r3, r3, #2
   1489c:	cmp	r0, r3
   148a0:	beq	17078 <close@plt+0x60e8>
   148a4:	bgt	1576c <close@plt+0x47dc>
   148a8:	ldr	r0, [pc, #1496]	; 14e88 <close@plt+0x3ef8>
   148ac:	add	r0, pc, r0
   148b0:	bx	lr
   148b4:	sub	r3, r3, #4
   148b8:	cmp	r0, r3
   148bc:	beq	17540 <close@plt+0x65b0>
   148c0:	ble	1491c <close@plt+0x398c>
   148c4:	ldr	r3, [pc, #1472]	; 14e8c <close@plt+0x3efc>
   148c8:	cmp	r0, r3
   148cc:	beq	170a8 <close@plt+0x6118>
   148d0:	bgt	15760 <close@plt+0x47d0>
   148d4:	ldr	r0, [pc, #1460]	; 14e90 <close@plt+0x3f00>
   148d8:	add	r0, pc, r0
   148dc:	bx	lr
   148e0:	sub	r3, r3, #8
   148e4:	cmp	r0, r3
   148e8:	beq	17a5c <close@plt+0x6acc>
   148ec:	ble	14954 <close@plt+0x39c4>
   148f0:	ldr	r3, [pc, #1436]	; 14e94 <close@plt+0x3f04>
   148f4:	cmp	r0, r3
   148f8:	beq	1754c <close@plt+0x65bc>
   148fc:	ble	14938 <close@plt+0x39a8>
   14900:	ldr	r3, [pc, #1424]	; 14e98 <close@plt+0x3f08>
   14904:	cmp	r0, r3
   14908:	beq	1709c <close@plt+0x610c>
   1490c:	bgt	15754 <close@plt+0x47c4>
   14910:	ldr	r0, [pc, #1412]	; 14e9c <close@plt+0x3f0c>
   14914:	add	r0, pc, r0
   14918:	bx	lr
   1491c:	sub	r3, r3, #2
   14920:	cmp	r0, r3
   14924:	beq	17090 <close@plt+0x6100>
   14928:	bgt	15748 <close@plt+0x47b8>
   1492c:	ldr	r0, [pc, #1388]	; 14ea0 <close@plt+0x3f10>
   14930:	add	r0, pc, r0
   14934:	bx	lr
   14938:	sub	r3, r3, #2
   1493c:	cmp	r0, r3
   14940:	beq	17084 <close@plt+0x60f4>
   14944:	bgt	1573c <close@plt+0x47ac>
   14948:	ldr	r0, [pc, #1364]	; 14ea4 <close@plt+0x3f14>
   1494c:	add	r0, pc, r0
   14950:	bx	lr
   14954:	sub	r3, r3, #4
   14958:	cmp	r0, r3
   1495c:	beq	17534 <close@plt+0x65a4>
   14960:	ble	149b8 <close@plt+0x3a28>
   14964:	ldr	r3, [pc, #1340]	; 14ea8 <close@plt+0x3f18>
   14968:	cmp	r0, r3
   1496c:	beq	170e4 <close@plt+0x6154>
   14970:	bgt	15730 <close@plt+0x47a0>
   14974:	ldr	r0, [pc, #1328]	; 14eac <close@plt+0x3f1c>
   14978:	add	r0, pc, r0
   1497c:	bx	lr
   14980:	sub	r3, r3, #2
   14984:	cmp	r0, r3
   14988:	beq	170d8 <close@plt+0x6148>
   1498c:	bgt	15724 <close@plt+0x4794>
   14990:	ldr	r0, [pc, #1304]	; 14eb0 <close@plt+0x3f20>
   14994:	add	r0, pc, r0
   14998:	bx	lr
   1499c:	sub	r3, r3, #2
   149a0:	cmp	r0, r3
   149a4:	beq	170cc <close@plt+0x613c>
   149a8:	bgt	15718 <close@plt+0x4788>
   149ac:	ldr	r0, [pc, #1280]	; 14eb4 <close@plt+0x3f24>
   149b0:	add	r0, pc, r0
   149b4:	bx	lr
   149b8:	sub	r3, r3, #2
   149bc:	cmp	r0, r3
   149c0:	beq	16fb8 <close@plt+0x6028>
   149c4:	bgt	1570c <close@plt+0x477c>
   149c8:	ldr	r0, [pc, #1256]	; 14eb8 <close@plt+0x3f28>
   149cc:	add	r0, pc, r0
   149d0:	bx	lr
   149d4:	sub	r3, r3, #8
   149d8:	cmp	r0, r3
   149dc:	beq	17aa4 <close@plt+0x6b14>
   149e0:	ble	14a48 <close@plt+0x3ab8>
   149e4:	ldr	r3, [pc, #1232]	; 14ebc <close@plt+0x3f2c>
   149e8:	cmp	r0, r3
   149ec:	beq	1757c <close@plt+0x65ec>
   149f0:	ble	14a2c <close@plt+0x3a9c>
   149f4:	ldr	r3, [pc, #1220]	; 14ec0 <close@plt+0x3f30>
   149f8:	cmp	r0, r3
   149fc:	beq	16fac <close@plt+0x601c>
   14a00:	bgt	15700 <close@plt+0x4770>
   14a04:	ldr	r0, [pc, #1208]	; 14ec4 <close@plt+0x3f34>
   14a08:	add	r0, pc, r0
   14a0c:	bx	lr
   14a10:	sub	r3, r3, #2
   14a14:	cmp	r0, r3
   14a18:	beq	16fa0 <close@plt+0x6010>
   14a1c:	bgt	156f4 <close@plt+0x4764>
   14a20:	ldr	r0, [pc, #1184]	; 14ec8 <close@plt+0x3f38>
   14a24:	add	r0, pc, r0
   14a28:	bx	lr
   14a2c:	sub	r3, r3, #2
   14a30:	cmp	r0, r3
   14a34:	beq	16f94 <close@plt+0x6004>
   14a38:	bgt	156e8 <close@plt+0x4758>
   14a3c:	ldr	r0, [pc, #1160]	; 14ecc <close@plt+0x3f3c>
   14a40:	add	r0, pc, r0
   14a44:	bx	lr
   14a48:	sub	r3, r3, #4
   14a4c:	cmp	r0, r3
   14a50:	beq	175a0 <close@plt+0x6610>
   14a54:	ble	14adc <close@plt+0x3b4c>
   14a58:	ldr	r3, [pc, #1136]	; 14ed0 <close@plt+0x3f40>
   14a5c:	cmp	r0, r3
   14a60:	beq	16fc4 <close@plt+0x6034>
   14a64:	bgt	156dc <close@plt+0x474c>
   14a68:	ldr	r0, [pc, #1124]	; 14ed4 <close@plt+0x3f44>
   14a6c:	add	r0, pc, r0
   14a70:	bx	lr
   14a74:	sub	r3, r3, #4
   14a78:	cmp	r0, r3
   14a7c:	beq	176a8 <close@plt+0x6718>
   14a80:	ble	14af8 <close@plt+0x3b68>
   14a84:	ldr	r3, [pc, #1100]	; 14ed8 <close@plt+0x3f48>
   14a88:	cmp	r0, r3
   14a8c:	beq	16e74 <close@plt+0x5ee4>
   14a90:	bgt	156d0 <close@plt+0x4740>
   14a94:	ldr	r0, [pc, #1088]	; 14edc <close@plt+0x3f4c>
   14a98:	add	r0, pc, r0
   14a9c:	bx	lr
   14aa0:	sub	r3, r3, #8
   14aa4:	cmp	r0, r3
   14aa8:	beq	17b34 <close@plt+0x6ba4>
   14aac:	ble	14b30 <close@plt+0x3ba0>
   14ab0:	ldr	r3, [pc, #1064]	; 14ee0 <close@plt+0x3f50>
   14ab4:	cmp	r0, r3
   14ab8:	beq	176c0 <close@plt+0x6730>
   14abc:	ble	14b14 <close@plt+0x3b84>
   14ac0:	ldr	r3, [pc, #1052]	; 14ee4 <close@plt+0x3f54>
   14ac4:	cmp	r0, r3
   14ac8:	beq	16e8c <close@plt+0x5efc>
   14acc:	bgt	156c4 <close@plt+0x4734>
   14ad0:	ldr	r0, [pc, #1040]	; 14ee8 <close@plt+0x3f58>
   14ad4:	add	r0, pc, r0
   14ad8:	bx	lr
   14adc:	sub	r3, r3, #2
   14ae0:	cmp	r0, r3
   14ae4:	beq	16e80 <close@plt+0x5ef0>
   14ae8:	bgt	156b8 <close@plt+0x4728>
   14aec:	ldr	r0, [pc, #1016]	; 14eec <close@plt+0x3f5c>
   14af0:	add	r0, pc, r0
   14af4:	bx	lr
   14af8:	sub	r3, r3, #2
   14afc:	cmp	r0, r3
   14b00:	beq	16e68 <close@plt+0x5ed8>
   14b04:	bgt	156ac <close@plt+0x471c>
   14b08:	ldr	r0, [pc, #992]	; 14ef0 <close@plt+0x3f60>
   14b0c:	add	r0, pc, r0
   14b10:	bx	lr
   14b14:	sub	r3, r3, #2
   14b18:	cmp	r0, r3
   14b1c:	beq	16e5c <close@plt+0x5ecc>
   14b20:	bgt	156a0 <close@plt+0x4710>
   14b24:	ldr	r0, [pc, #968]	; 14ef4 <close@plt+0x3f64>
   14b28:	add	r0, pc, r0
   14b2c:	bx	lr
   14b30:	sub	r3, r3, #4
   14b34:	cmp	r0, r3
   14b38:	beq	17618 <close@plt+0x6688>
   14b3c:	ble	154c0 <close@plt+0x4530>
   14b40:	ldr	r3, [pc, #944]	; 14ef8 <close@plt+0x3f68>
   14b44:	cmp	r0, r3
   14b48:	beq	16ec8 <close@plt+0x5f38>
   14b4c:	bgt	15694 <close@plt+0x4704>
   14b50:	ldr	r0, [pc, #932]	; 14efc <close@plt+0x3f6c>
   14b54:	add	r0, pc, r0
   14b58:	bx	lr
   14b5c:	ldr	r3, [pc, #924]	; 14f00 <close@plt+0x3f70>
   14b60:	cmp	r0, r3
   14b64:	beq	16ebc <close@plt+0x5f2c>
   14b68:	bgt	15688 <close@plt+0x46f8>
   14b6c:	ldr	r0, [pc, #912]	; 14f04 <close@plt+0x3f74>
   14b70:	add	r0, pc, r0
   14b74:	bx	lr
   14b78:	cmp	r0, #880	; 0x370
   14b7c:	beq	17600 <close@plt+0x6670>
   14b80:	ble	14bbc <close@plt+0x3c2c>
   14b84:	ldr	r3, [pc, #892]	; 14f08 <close@plt+0x3f78>
   14b88:	cmp	r0, r3
   14b8c:	beq	16ea4 <close@plt+0x5f14>
   14b90:	bgt	1567c <close@plt+0x46ec>
   14b94:	ldr	r0, [pc, #880]	; 14f0c <close@plt+0x3f7c>
   14b98:	add	r0, pc, r0
   14b9c:	bx	lr
   14ba0:	ldr	r3, [pc, #872]	; 14f10 <close@plt+0x3f80>
   14ba4:	cmp	r0, r3
   14ba8:	beq	16eb0 <close@plt+0x5f20>
   14bac:	bgt	15670 <close@plt+0x46e0>
   14bb0:	ldr	r0, [pc, #860]	; 14f14 <close@plt+0x3f84>
   14bb4:	add	r0, pc, r0
   14bb8:	bx	lr
   14bbc:	ldr	r3, [pc, #852]	; 14f18 <close@plt+0x3f88>
   14bc0:	cmp	r0, r3
   14bc4:	beq	16e98 <close@plt+0x5f08>
   14bc8:	bgt	15664 <close@plt+0x46d4>
   14bcc:	ldr	r0, [pc, #840]	; 14f1c <close@plt+0x3f8c>
   14bd0:	add	r0, pc, r0
   14bd4:	bx	lr
   14bd8:	cmp	r0, #864	; 0x360
   14bdc:	beq	1760c <close@plt+0x667c>
   14be0:	ble	14c34 <close@plt+0x3ca4>
   14be4:	ldr	r3, [pc, #820]	; 14f20 <close@plt+0x3f90>
   14be8:	cmp	r0, r3
   14bec:	beq	17000 <close@plt+0x6070>
   14bf0:	bgt	15658 <close@plt+0x46c8>
   14bf4:	ldr	r0, [pc, #808]	; 14f24 <close@plt+0x3f94>
   14bf8:	add	r0, pc, r0
   14bfc:	bx	lr
   14c00:	cmp	r0, #852	; 0x354
   14c04:	beq	17a98 <close@plt+0x6b08>
   14c08:	ble	14c6c <close@plt+0x3cdc>
   14c0c:	cmp	r0, #856	; 0x358
   14c10:	beq	17594 <close@plt+0x6604>
   14c14:	ble	14c50 <close@plt+0x3cc0>
   14c18:	ldr	r3, [pc, #776]	; 14f28 <close@plt+0x3f98>
   14c1c:	cmp	r0, r3
   14c20:	beq	16ff4 <close@plt+0x6064>
   14c24:	bgt	1564c <close@plt+0x46bc>
   14c28:	ldr	r0, [pc, #764]	; 14f2c <close@plt+0x3f9c>
   14c2c:	add	r0, pc, r0
   14c30:	bx	lr
   14c34:	ldr	r3, [pc, #756]	; 14f30 <close@plt+0x3fa0>
   14c38:	cmp	r0, r3
   14c3c:	beq	16fe8 <close@plt+0x6058>
   14c40:	bgt	15640 <close@plt+0x46b0>
   14c44:	ldr	r0, [pc, #744]	; 14f34 <close@plt+0x3fa4>
   14c48:	add	r0, pc, r0
   14c4c:	bx	lr
   14c50:	ldr	r3, [pc, #736]	; 14f38 <close@plt+0x3fa8>
   14c54:	cmp	r0, r3
   14c58:	beq	16fdc <close@plt+0x604c>
   14c5c:	bgt	15634 <close@plt+0x46a4>
   14c60:	ldr	r0, [pc, #724]	; 14f3c <close@plt+0x3fac>
   14c64:	add	r0, pc, r0
   14c68:	bx	lr
   14c6c:	cmp	r0, #848	; 0x350
   14c70:	beq	175c4 <close@plt+0x6634>
   14c74:	ble	154e8 <close@plt+0x4558>
   14c78:	ldr	r3, [pc, #704]	; 14f40 <close@plt+0x3fb0>
   14c7c:	cmp	r0, r3
   14c80:	beq	16fd0 <close@plt+0x6040>
   14c84:	bgt	15628 <close@plt+0x4698>
   14c88:	ldr	r0, [pc, #692]	; 14f44 <close@plt+0x3fb4>
   14c8c:	add	r0, pc, r0
   14c90:	bx	lr
   14c94:	ldr	r3, [pc, #684]	; 14f48 <close@plt+0x3fb8>
   14c98:	cmp	r0, r3
   14c9c:	beq	17f48 <close@plt+0x6fb8>
   14ca0:	ble	15320 <close@plt+0x4390>
   14ca4:	ldr	r3, [pc, #672]	; 14f4c <close@plt+0x3fbc>
   14ca8:	cmp	r0, r3
   14cac:	beq	17e94 <close@plt+0x6f04>
   14cb0:	ble	152e8 <close@plt+0x4358>
   14cb4:	ldr	r3, [pc, #660]	; 14f50 <close@plt+0x3fc0>
   14cb8:	cmp	r0, r3
   14cbc:	beq	17cfc <close@plt+0x6d6c>
   14cc0:	ble	152bc <close@plt+0x432c>
   14cc4:	ldr	r3, [pc, #648]	; 14f54 <close@plt+0x3fc4>
   14cc8:	cmp	r0, r3
   14ccc:	beq	179fc <close@plt+0x6a6c>
   14cd0:	ble	152a0 <close@plt+0x4310>
   14cd4:	ldr	r3, [pc, #636]	; 14f58 <close@plt+0x3fc8>
   14cd8:	cmp	r0, r3
   14cdc:	beq	173e4 <close@plt+0x6454>
   14ce0:	blt	16dd8 <close@plt+0x5e48>
   14ce4:	add	r3, r3, #1
   14ce8:	cmp	r0, r3
   14cec:	beq	1561c <close@plt+0x468c>
   14cf0:	ldr	r3, [pc, #612]	; 14f5c <close@plt+0x3fcc>
   14cf4:	cmp	r0, r3
   14cf8:	bne	154dc <close@plt+0x454c>
   14cfc:	ldr	r0, [pc, #604]	; 14f60 <close@plt+0x3fd0>
   14d00:	add	r0, pc, r0
   14d04:	bx	lr
   14d08:	andeq	sp, r0, r0, ror r8
   14d0c:	andeq	r0, r0, r3, lsr #6
   14d10:	andeq	r0, r0, r7, lsr #6
   14d14:	andeq	r0, r0, r9, lsr #6
   14d18:	andeq	sp, r0, r4, lsl r7
   14d1c:	andeq	sp, r0, r0, asr #16
   14d20:	andeq	sp, r0, r0, lsl #13
   14d24:	andeq	r0, r0, r1, lsr #6
   14d28:	andeq	sp, r0, r0, lsl #12
   14d2c:	andeq	r0, r0, r7, lsl r3
   14d30:	andeq	r0, r0, r9, lsl r3
   14d34:	andeq	sp, r0, r4, lsr r5
   14d38:	andeq	sp, r0, r0, ror #10
   14d3c:	muleq	r0, r4, r4
   14d40:	andeq	r0, r0, r1, lsl r3
   14d44:	andeq	sp, r0, ip, lsl r4
   14d48:	andeq	sp, r0, r8, asr #13
   14d4c:	andeq	r0, r0, r1, lsr r3
   14d50:	andeq	sp, r0, r4, asr #12
   14d54:	andeq	sp, r0, r0, lsl #7
   14d58:	andeq	sp, r0, ip, asr #11
   14d5c:	andeq	r0, r0, sl, lsl #7
   14d60:			; <UNDEFINED> instruction: 0x0000dcb0
   14d64:	andeq	r0, r0, lr, asr #7
   14d68:			; <UNDEFINED> instruction: 0x000003bd
   14d6c:	andeq	r0, r0, r5, asr #7
   14d70:	andeq	r0, r0, r9, asr #7
   14d74:	andeq	r0, r0, fp, asr #7
   14d78:	andeq	lr, r0, ip, lsr r1
   14d7c:	andeq	r9, r0, ip, lsl #4
   14d80:	andeq	r9, r0, r0, lsl #4
   14d84:	andeq	lr, r0, r4, ror r0
   14d88:	andeq	r0, r0, r3, asr #7
   14d8c:	strdeq	sp, [r0], -r0
   14d90:			; <UNDEFINED> instruction: 0x000003b9
   14d94:			; <UNDEFINED> instruction: 0x000003bb
   14d98:	strdeq	sp, [r0], -r8
   14d9c:	andeq	sp, r0, r8, lsr pc
   14da0:	andeq	sp, r0, r4, lsl #29
   14da4:			; <UNDEFINED> instruction: 0x000003b3
   14da8:	strdeq	sp, [r0], -r8
   14dac:	andeq	r0, r0, r5, lsr #7
   14db0:	andeq	r0, r0, r9, lsr #7
   14db4:	andeq	r0, r0, fp, lsr #7
   14db8:	andeq	sp, r0, r0, lsl sp
   14dbc:			; <UNDEFINED> instruction: 0x000002bf
   14dc0:	andeq	ip, r0, ip, lsl #20
   14dc4:	andeq	r0, r0, r1, lsr #5
   14dc8:	andeq	r0, r0, r5, lsr #5
   14dcc:	andeq	r0, r0, r7, lsr #5
   14dd0:	andeq	ip, r0, r4, ror #15
   14dd4:	andeq	r0, r0, sl, ror #5
   14dd8:	strdeq	r0, [r0], -sl
   14ddc:	andeq	r0, r0, r2, lsl #6
   14de0:	andeq	r0, r0, r6, lsl #6
   14de4:	andeq	r0, r0, r9, lsl #6
   14de8:	andeq	sp, r0, r8, lsr #32
   14dec:	strdeq	ip, [r0], -r0
   14df0:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   14df4:	andeq	ip, r0, r8, ror #12
   14df8:	muleq	r0, r5, r2
   14dfc:	muleq	r0, r7, r2
   14e00:	muleq	r0, r4, r5
   14e04:			; <UNDEFINED> instruction: 0x0000c5b8
   14e08:	andeq	ip, r0, r4, lsr #10
   14e0c:	andeq	r0, r0, pc, lsl #5
   14e10:			; <UNDEFINED> instruction: 0x0000c4b0
   14e14:	andeq	ip, r0, r8, lsl #12
   14e18:	ldrdeq	r8, [r0], -r4
   14e1c:	andeq	ip, r0, r8, lsr r4
   14e20:	andeq	ip, r0, r4, ror #28
   14e24:	andeq	ip, r0, r8, ror #27
   14e28:	strdeq	r0, [r0], -r6
   14e2c:	ldrdeq	ip, [r0], -r0
   14e30:	andeq	r0, r0, r2, ror #5
   14e34:	andeq	r0, r0, r6, ror #5
   14e38:	andeq	ip, r0, r0, asr #22
   14e3c:	andeq	ip, r0, ip, asr #25
   14e40:	muleq	r0, r8, sl
   14e44:	andeq	ip, r0, ip, lsl sl
   14e48:	ldrdeq	r0, [r0], -r6
   14e4c:	andeq	ip, r0, r4, lsr #18
   14e50:	andeq	ip, r0, r8, asr r9
   14e54:	andeq	ip, r0, ip, lsr #17
   14e58:	andeq	ip, r0, ip, asr r8
   14e5c:	andeq	ip, r0, r4, asr #22
   14e60:	ldrdeq	ip, [r0], -r0
   14e64:	muleq	r0, r4, r7
   14e68:	andeq	ip, r0, ip, asr #20
   14e6c:	andeq	r0, r0, sl, ror r3
   14e70:	andeq	sp, r0, r8, ror #9
   14e74:	andeq	r0, r0, sl, ror #6
   14e78:	muleq	r0, r4, r3
   14e7c:	andeq	r0, r0, r6, ror r3
   14e80:	andeq	sp, r0, r8, lsr r4
   14e84:	andeq	r8, r0, r4, lsl #24
   14e88:			; <UNDEFINED> instruction: 0x0000c5b4
   14e8c:	andeq	r0, r0, sp, lsr r2
   14e90:	andeq	fp, r0, r0, lsl fp
   14e94:	andeq	r0, r0, r3, lsr r2
   14e98:	andeq	r0, r0, r5, lsr r2
   14e9c:	andeq	fp, r0, r4, lsr #20
   14ea0:	andeq	fp, r0, ip, asr sl
   14ea4:	andeq	fp, r0, r8, lsl #19
   14ea8:	andeq	r0, r0, sp, lsr #4
   14eac:	andeq	fp, r0, r0, lsl #18
   14eb0:	muleq	r0, ip, sl
   14eb4:	andeq	sl, r0, ip, lsr #23
   14eb8:	andeq	fp, r0, r8, asr r8
   14ebc:			; <UNDEFINED> instruction: 0x000002b5
   14ec0:			; <UNDEFINED> instruction: 0x000002b7
   14ec4:	andeq	ip, r0, r0, ror #6
   14ec8:	andeq	sp, r0, ip, ror r6
   14ecc:	ldrdeq	ip, [r0], -r8
   14ed0:	andeq	r0, r0, pc, lsr #5
   14ed4:	andeq	ip, r0, r8, asr r2
   14ed8:	andeq	r0, r0, r3, lsr #7
   14edc:	muleq	r0, ip, r5
   14ee0:	muleq	r0, r9, r3
   14ee4:	muleq	r0, fp, r3
   14ee8:	andeq	sp, r0, ip, lsr #9
   14eec:	andeq	ip, r0, r4, lsl #3
   14ef0:	ldrdeq	sp, [r0], -r8
   14ef4:	andeq	sp, r0, r4, lsl r4
   14ef8:	muleq	r0, r3, r3
   14efc:	andeq	sp, r0, ip, lsr #7
   14f00:	andeq	r0, r0, r6, lsl #7
   14f04:	muleq	r0, r8, r2
   14f08:	andeq	r0, r0, r2, ror r3
   14f0c:	andeq	sp, r0, r4, ror #1
   14f10:	andeq	r0, r0, r6, ror #6
   14f14:	andeq	ip, r0, r4, ror #31
   14f18:	andeq	r0, r0, lr, ror #6
   14f1c:	andeq	sp, r0, ip, rrx
   14f20:	andeq	r0, r0, r2, ror #6
   14f24:	andeq	ip, r0, r8, asr pc
   14f28:	andeq	r0, r0, sl, asr r3
   14f2c:	muleq	r0, r8, lr
   14f30:	andeq	r0, r0, lr, asr r3
   14f34:	ldrdeq	ip, [r0], -r4
   14f38:	andeq	r0, r0, r6, asr r3
   14f3c:	andeq	ip, r0, r0, lsl lr
   14f40:	andeq	r0, r0, r2, asr r3
   14f44:	andeq	ip, r0, r4, lsl #27
   14f48:	andeq	r0, r0, lr, ror #7
   14f4c:	strdeq	r0, [r0], -lr
   14f50:	andeq	r0, r0, r6, lsl #8
   14f54:	andeq	r0, r0, sl, lsl #8
   14f58:	andeq	r0, r0, ip, lsl #8
   14f5c:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   14f60:	andeq	sp, r0, r8, asr #23
   14f64:	andeq	r0, r0, r2, lsl #7
   14f68:	andeq	ip, r0, r8, lsr fp
   14f6c:	andeq	ip, r0, ip, ror lr
   14f70:	muleq	r0, ip, r5
   14f74:	andeq	r0, r0, r4, lsl #8
   14f78:	andeq	sp, r0, r4, lsr #10
   14f7c:	strdeq	r0, [r0], -sl
   14f80:	andeq	sp, r0, r4, asr #8
   14f84:	andeq	r0, r0, r6, ror #7
   14f88:	andeq	r0, r0, sl, ror #7
   14f8c:	andeq	sp, r0, r0, asr #5
   14f90:	andeq	sp, r0, r4, lsr #8
   14f94:	andeq	sp, r0, r0, lsr #4
   14f98:			; <UNDEFINED> instruction: 0x0000d1bc
   14f9c:	ldrdeq	r0, [r0], -sl
   14fa0:	andeq	sp, r0, ip, asr #1
   14fa4:	andeq	sp, r0, r0, lsl #2
   14fa8:	andeq	sp, r0, ip, asr r0
   14fac:	andeq	ip, r0, r0, ror #31
   14fb0:	andeq	sp, r0, r4, lsr #5
   14fb4:	andeq	sp, r0, r0, lsr r2
   14fb8:	andeq	ip, r0, r0, asr #30
   14fbc:			; <UNDEFINED> instruction: 0x0000d1b4
   14fc0:	strdeq	ip, [r0], -r0
   14fc4:			; <UNDEFINED> instruction: 0x00007fb4
   14fc8:	andeq	r0, r0, lr, asr #6
   14fcc:			; <UNDEFINED> instruction: 0x0000c4b4
   14fd0:	andeq	r0, r0, lr, ror r3
   14fd4:	andeq	ip, r0, r8, asr r8
   14fd8:	andeq	r8, r0, r8, lsr #9
   14fdc:	andeq	ip, r0, r0, ror #16
   14fe0:	andeq	ip, r0, r0, lsr #9
   14fe4:	muleq	r0, r8, r9
   14fe8:	andeq	sp, r0, r4, lsr r1
   14fec:	muleq	r0, r8, lr
   14ff0:	andeq	sp, r0, r4, ror r1
   14ff4:	andeq	sp, r0, ip, lsr #3
   14ff8:	andeq	ip, r0, ip, asr #29
   14ffc:	andeq	ip, r0, r8, lsl #30
   15000:			; <UNDEFINED> instruction: 0x0000cfb0
   15004:	andeq	ip, r0, r0, lsr pc
   15008:	andeq	ip, r0, r0, ror #31
   1500c:	andeq	sp, r0, ip, lsr #32
   15010:	strdeq	sp, [r0], -r8
   15014:	andeq	sp, r0, r8, rrx
   15018:	muleq	r0, r4, r1
   1501c:	andeq	sp, r0, ip, lsr r2
   15020:	andeq	sp, r0, r4, ror r2
   15024:	andeq	ip, r0, ip, lsr fp
   15028:	andeq	ip, r0, ip, asr #15
   1502c:	andeq	sp, r0, r8, lsl #5
   15030:	andeq	ip, r0, r4, lsl r4
   15034:	andeq	ip, r0, r8, ror #8
   15038:	strdeq	ip, [r0], -r0
   1503c:	andeq	ip, r0, ip, lsr #9
   15040:	andeq	ip, r0, r8, lsl r5
   15044:	strdeq	ip, [r0], -r4
   15048:	andeq	ip, r0, r4, ror #10
   1504c:	andeq	ip, r0, r8, lsl r6
   15050:	andeq	ip, r0, r0, asr #15
   15054:	andeq	ip, r0, ip, ror r8
   15058:			; <UNDEFINED> instruction: 0x0000c8b4
   1505c:	andeq	ip, r0, ip, asr r9
   15060:	ldrdeq	fp, [r0], -r4
   15064:	andeq	ip, r0, r8, ror #17
   15068:	muleq	r0, r4, r9
   1506c:	andeq	fp, r0, r0, lsl r6
   15070:	andeq	fp, r0, r8, asr #12
   15074:	andeq	ip, r0, r0, asr #19
   15078:	muleq	r0, r0, r6
   1507c:	andeq	sl, r0, ip, lsr fp
   15080:	andeq	r9, r0, r8, ror #28
   15084:	andeq	sl, r0, ip, lsr #26
   15088:	andeq	sl, r0, r4, ror #22
   1508c:			; <UNDEFINED> instruction: 0x0000abbc
   15090:	andeq	sl, r0, r8, asr ip
   15094:	andeq	sl, r0, r4, lsl ip
   15098:	andeq	sl, r0, r0, lsr #25
   1509c:	andeq	fp, r0, r4, lsr r7
   150a0:	andeq	ip, r0, r4, ror r5
   150a4:	muleq	r0, r4, r4
   150a8:			; <UNDEFINED> instruction: 0x0000c5b0
   150ac:	andeq	fp, r0, r8, asr #21
   150b0:	strdeq	fp, [r0], -r0
   150b4:	andeq	fp, r0, r8, lsl #22
   150b8:	andeq	fp, r0, r8, lsr fp
   150bc:	andeq	fp, r0, ip, lsl r8
   150c0:	andeq	fp, r0, r0, asr r8
   150c4:	andeq	fp, r0, ip, ror #17
   150c8:	andeq	fp, r0, r0, lsl #17
   150cc:	andeq	fp, r0, r4, asr #18
   150d0:	andeq	fp, r0, r4, lsl #19
   150d4:			; <UNDEFINED> instruction: 0x0000bbb0
   150d8:	andeq	fp, r0, ip, ror #19
   150dc:	andeq	fp, r0, ip, lsl fp
   150e0:	strdeq	fp, [r0], -r0
   150e4:	andeq	fp, r0, r4, lsr ip
   150e8:	ldrdeq	fp, [r0], -ip
   150ec:	andeq	fp, r0, r0, ror r3
   150f0:	andeq	fp, r0, r8, lsl #4
   150f4:	andeq	fp, r0, r4, lsr r2
   150f8:	andeq	fp, r0, ip, lsr #5
   150fc:	andeq	fp, r0, r0, asr r2
   15100:	strdeq	fp, [r0], -r0
   15104:	andeq	fp, r0, r0, asr #10
   15108:	andeq	fp, r0, r8, lsl ip
   1510c:	muleq	r0, r8, r3
   15110:	andeq	fp, r0, r0, ror r5
   15114:	andeq	ip, r0, ip, lsr #16
   15118:	andeq	ip, r0, ip, asr #17
   1511c:	strdeq	ip, [r0], -r8
   15120:	andeq	ip, r0, r0, lsr #19
   15124:	andeq	ip, r0, ip, asr #18
   15128:	andeq	ip, r0, r0, ror #19
   1512c:	andeq	ip, r0, r0, lsr sl
   15130:	andeq	ip, r0, r4, ror sl
   15134:	andeq	ip, r0, ip, ror #10
   15138:	andeq	fp, r0, ip, asr #28
   1513c:	andeq	fp, r0, ip, asr #23
   15140:	andeq	fp, r0, r0, lsl #29
   15144:			; <UNDEFINED> instruction: 0x0000beb8
   15148:	andeq	fp, r0, r4, ror #23
   1514c:	andeq	fp, r0, r4, lsr ip
   15150:	ldrdeq	fp, [r0], -r0
   15154:	andeq	fp, r0, r0, lsl #25
   15158:	andeq	fp, r0, r0, lsl #26
   1515c:	andeq	fp, r0, r0, asr #26
   15160:	ldrdeq	fp, [r0], -ip
   15164:	andeq	fp, r0, r0, lsl #27
   15168:	andeq	fp, r0, r4, ror lr
   1516c:	andeq	fp, r0, ip, lsl #30
   15170:	andeq	fp, r0, r4, asr pc
   15174:	ldrdeq	sl, [r0], -r8
   15178:	andeq	fp, r0, ip, ror pc
   1517c:	andeq	fp, r0, r4, lsl r5
   15180:	andeq	sl, r0, r8, lsl r6
   15184:	andeq	sl, r0, r0, ror #12
   15188:	andeq	sl, r0, r0, ror #13
   1518c:	andeq	sl, r0, r0, lsr #13
   15190:	andeq	sl, r0, ip, lsl #14
   15194:	andeq	sl, r0, r0, asr #26
   15198:	andeq	sl, r0, r4, lsl #21
   1519c:	andeq	sl, r0, r8, lsl #27
   151a0:	andeq	sl, r0, r8, asr #27
   151a4:			; <UNDEFINED> instruction: 0x0000aab8
   151a8:	andeq	sl, r0, ip, lsl #22
   151ac:	andeq	sl, r0, r0, asr #23
   151b0:	andeq	sl, r0, r0, asr #22
   151b4:	andeq	sl, r0, ip, lsl ip
   151b8:	andeq	sl, r0, r8, asr ip
   151bc:	andeq	sl, r0, r0, lsl lr
   151c0:	andeq	sl, r0, r8, lsl #25
   151c4:	andeq	sl, r0, r0, lsr #27
   151c8:	andeq	sl, r0, r0, asr lr
   151cc:	andeq	sl, r0, r0, lsl #29
   151d0:	andeq	sl, r0, r0, lsr #13
   151d4:	andeq	sl, r0, r0, asr #29
   151d8:	ldrdeq	sl, [r0], -r8
   151dc:	andeq	r8, r0, r0, ror sp
   151e0:	strdeq	r8, [r0], -r4
   151e4:	andeq	r8, r0, r8, lsr #27
   151e8:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   151ec:	andeq	r8, r0, r0, lsl fp
   151f0:	andeq	r8, r0, r4, lsr fp
   151f4:	andeq	r8, r0, r0, ror #23
   151f8:	andeq	r8, r0, r8, ror #22
   151fc:	andeq	r8, r0, r4, asr #24
   15200:	andeq	r8, r0, r0, lsl #25
   15204:	andeq	r8, r0, r0, ror lr
   15208:	andeq	r8, r0, r8, lsr #25
   1520c:	andeq	r8, r0, r4, ror #27
   15210:	muleq	r0, ip, lr
   15214:	ldrdeq	r8, [r0], -r0
   15218:	andeq	r8, r0, r8, asr #8
   1521c:			; <UNDEFINED> instruction: 0x000086b8
   15220:	andeq	r8, r0, r0, lsl #9
   15224:			; <UNDEFINED> instruction: 0x000084b4
   15228:	andeq	r8, r0, r8, asr #11
   1522c:	andeq	r8, r0, r8, asr #10
   15230:	andeq	r8, r0, r8, lsl #12
   15234:	andeq	r9, r0, ip, lsr #19
   15238:	andeq	r9, r0, r4, ror #19
   1523c:	andeq	r9, r0, r8, ror sl
   15240:	andeq	r9, r0, r4, lsr r4
   15244:	andeq	r9, r0, r8, lsl sl
   15248:	andeq	r9, r0, ip, asr #21
   1524c:	andeq	r9, r0, ip, asr r4
   15250:	andeq	r9, r0, r4, lsr #9
   15254:	andeq	r9, r0, ip, lsl r5
   15258:	ldrdeq	r9, [r0], -r8
   1525c:	cmp	r0, #896	; 0x380
   15260:	beq	176d8 <close@plt+0x6748>
   15264:	ble	15504 <close@plt+0x4574>
   15268:	ldr	r3, [pc, #-780]	; 14f64 <close@plt+0x3fd4>
   1526c:	cmp	r0, r3
   15270:	beq	16e08 <close@plt+0x5e78>
   15274:	bgt	15610 <close@plt+0x4680>
   15278:	ldr	r0, [pc, #-792]	; 14f68 <close@plt+0x3fd8>
   1527c:	add	r0, pc, r0
   15280:	bx	lr
   15284:	sub	r3, r3, #2
   15288:	cmp	r0, r3
   1528c:	beq	16dfc <close@plt+0x5e6c>
   15290:	bgt	15604 <close@plt+0x4674>
   15294:	ldr	r0, [pc, #-816]	; 14f6c <close@plt+0x3fdc>
   15298:	add	r0, pc, r0
   1529c:	bx	lr
   152a0:	sub	r3, r3, #2
   152a4:	cmp	r0, r3
   152a8:	beq	16df0 <close@plt+0x5e60>
   152ac:	bgt	155f8 <close@plt+0x4668>
   152b0:	ldr	r0, [pc, #-840]	; 14f70 <close@plt+0x3fe0>
   152b4:	add	r0, pc, r0
   152b8:	bx	lr
   152bc:	sub	r3, r3, #4
   152c0:	cmp	r0, r3
   152c4:	beq	176e4 <close@plt+0x6754>
   152c8:	ble	15368 <close@plt+0x43d8>
   152cc:	ldr	r3, [pc, #-864]	; 14f74 <close@plt+0x3fe4>
   152d0:	cmp	r0, r3
   152d4:	beq	16de4 <close@plt+0x5e54>
   152d8:	bgt	155ec <close@plt+0x465c>
   152dc:	ldr	r0, [pc, #-876]	; 14f78 <close@plt+0x3fe8>
   152e0:	add	r0, pc, r0
   152e4:	bx	lr
   152e8:	sub	r3, r3, #8
   152ec:	cmp	r0, r3
   152f0:	beq	17b28 <close@plt+0x6b98>
   152f4:	ble	15468 <close@plt+0x44d8>
   152f8:	ldr	r3, [pc, #-900]	; 14f7c <close@plt+0x3fec>
   152fc:	cmp	r0, r3
   15300:	beq	1769c <close@plt+0x670c>
   15304:	ble	15450 <close@plt+0x44c0>
   15308:	cmp	r0, #1020	; 0x3fc
   1530c:	beq	16e50 <close@plt+0x5ec0>
   15310:	bgt	155e0 <close@plt+0x4650>
   15314:	ldr	r0, [pc, #-924]	; 14f80 <close@plt+0x3ff0>
   15318:	add	r0, pc, r0
   1531c:	bx	lr
   15320:	sub	r3, r3, #16
   15324:	cmp	r0, r3
   15328:	beq	17db0 <close@plt+0x6e20>
   1532c:	ble	153c0 <close@plt+0x4430>
   15330:	ldr	r3, [pc, #-948]	; 14f84 <close@plt+0x3ff4>
   15334:	cmp	r0, r3
   15338:	beq	17b1c <close@plt+0x6b8c>
   1533c:	ble	15398 <close@plt+0x4408>
   15340:	ldr	r3, [pc, #-960]	; 14f88 <close@plt+0x3ff8>
   15344:	cmp	r0, r3
   15348:	beq	176b4 <close@plt+0x6724>
   1534c:	ble	15380 <close@plt+0x43f0>
   15350:	cmp	r0, #1004	; 0x3ec
   15354:	beq	16e38 <close@plt+0x5ea8>
   15358:	bgt	155d4 <close@plt+0x4644>
   1535c:	ldr	r0, [pc, #-984]	; 14f8c <close@plt+0x3ffc>
   15360:	add	r0, pc, r0
   15364:	bx	lr
   15368:	cmp	r0, #1024	; 0x400
   1536c:	beq	16e44 <close@plt+0x5eb4>
   15370:	bgt	155c8 <close@plt+0x4638>
   15374:	ldr	r0, [pc, #-1004]	; 14f90 <close@plt+0x4000>
   15378:	add	r0, pc, r0
   1537c:	bx	lr
   15380:	cmp	r0, #1000	; 0x3e8
   15384:	beq	16e14 <close@plt+0x5e84>
   15388:	bgt	155bc <close@plt+0x462c>
   1538c:	ldr	r0, [pc, #-1024]	; 14f94 <close@plt+0x4004>
   15390:	add	r0, pc, r0
   15394:	bx	lr
   15398:	sub	r3, r3, #4
   1539c:	cmp	r0, r3
   153a0:	beq	176cc <close@plt+0x673c>
   153a4:	ble	153f8 <close@plt+0x4468>
   153a8:	cmp	r0, #996	; 0x3e4
   153ac:	beq	16db4 <close@plt+0x5e24>
   153b0:	bgt	155b0 <close@plt+0x4620>
   153b4:	ldr	r0, [pc, #-1060]	; 14f98 <close@plt+0x4008>
   153b8:	add	r0, pc, r0
   153bc:	bx	lr
   153c0:	sub	r3, r3, #8
   153c4:	cmp	r0, r3
   153c8:	beq	17bc4 <close@plt+0x6c34>
   153cc:	ble	15428 <close@plt+0x4498>
   153d0:	ldr	r3, [pc, #-1084]	; 14f9c <close@plt+0x400c>
   153d4:	cmp	r0, r3
   153d8:	beq	17870 <close@plt+0x68e0>
   153dc:	ble	15410 <close@plt+0x4480>
   153e0:	cmp	r0, #988	; 0x3dc
   153e4:	beq	16da8 <close@plt+0x5e18>
   153e8:	bgt	155a4 <close@plt+0x4614>
   153ec:	ldr	r0, [pc, #-1108]	; 14fa0 <close@plt+0x4010>
   153f0:	add	r0, pc, r0
   153f4:	bx	lr
   153f8:	cmp	r0, #992	; 0x3e0
   153fc:	beq	16e2c <close@plt+0x5e9c>
   15400:	bgt	15598 <close@plt+0x4608>
   15404:	ldr	r0, [pc, #-1128]	; 14fa4 <close@plt+0x4014>
   15408:	add	r0, pc, r0
   1540c:	bx	lr
   15410:	cmp	r0, #984	; 0x3d8
   15414:	beq	16e20 <close@plt+0x5e90>
   15418:	bgt	1558c <close@plt+0x45fc>
   1541c:	ldr	r0, [pc, #-1148]	; 14fa8 <close@plt+0x4018>
   15420:	add	r0, pc, r0
   15424:	bx	lr
   15428:	sub	r3, r3, #4
   1542c:	cmp	r0, r3
   15430:	beq	1787c <close@plt+0x68ec>
   15434:	ble	15490 <close@plt+0x4500>
   15438:	cmp	r0, #980	; 0x3d4
   1543c:	beq	16dcc <close@plt+0x5e3c>
   15440:	bgt	15580 <close@plt+0x45f0>
   15444:	ldr	r0, [pc, #-1184]	; 14fac <close@plt+0x401c>
   15448:	add	r0, pc, r0
   1544c:	bx	lr
   15450:	cmp	r0, #1016	; 0x3f8
   15454:	beq	16dc0 <close@plt+0x5e30>
   15458:	bgt	15574 <close@plt+0x45e4>
   1545c:	ldr	r0, [pc, #-1204]	; 14fb0 <close@plt+0x4020>
   15460:	add	r0, pc, r0
   15464:	bx	lr
   15468:	sub	r3, r3, #4
   1546c:	cmp	r0, r3
   15470:	beq	17888 <close@plt+0x68f8>
   15474:	ble	154a8 <close@plt+0x4518>
   15478:	cmp	r0, #1012	; 0x3f4
   1547c:	beq	16f04 <close@plt+0x5f74>
   15480:	bgt	15568 <close@plt+0x45d8>
   15484:	ldr	r0, [pc, #-1240]	; 14fb4 <close@plt+0x4024>
   15488:	add	r0, pc, r0
   1548c:	bx	lr
   15490:	cmp	r0, #976	; 0x3d0
   15494:	beq	16ef8 <close@plt+0x5f68>
   15498:	bgt	1555c <close@plt+0x45cc>
   1549c:	ldr	r0, [pc, #-1260]	; 14fb8 <close@plt+0x4028>
   154a0:	add	r0, pc, r0
   154a4:	bx	lr
   154a8:	cmp	r0, #1008	; 0x3f0
   154ac:	beq	16f1c <close@plt+0x5f8c>
   154b0:	bgt	15550 <close@plt+0x45c0>
   154b4:	ldr	r0, [pc, #-1280]	; 14fbc <close@plt+0x402c>
   154b8:	add	r0, pc, r0
   154bc:	bx	lr
   154c0:	sub	r3, r3, #2
   154c4:	cmp	r0, r3
   154c8:	beq	16f10 <close@plt+0x5f80>
   154cc:	bgt	15544 <close@plt+0x45b4>
   154d0:	ldr	r0, [pc, #-1304]	; 14fc0 <close@plt+0x4030>
   154d4:	add	r0, pc, r0
   154d8:	bx	lr
   154dc:	ldr	r0, [pc, #-1312]	; 14fc4 <close@plt+0x4034>
   154e0:	add	r0, pc, r0
   154e4:	bx	lr
   154e8:	ldr	r3, [pc, #-1320]	; 14fc8 <close@plt+0x4038>
   154ec:	cmp	r0, r3
   154f0:	beq	16ee0 <close@plt+0x5f50>
   154f4:	bgt	15538 <close@plt+0x45a8>
   154f8:	ldr	r0, [pc, #-1332]	; 14fcc <close@plt+0x403c>
   154fc:	add	r0, pc, r0
   15500:	bx	lr
   15504:	ldr	r3, [pc, #-1340]	; 14fd0 <close@plt+0x4040>
   15508:	cmp	r0, r3
   1550c:	beq	16ed4 <close@plt+0x5f44>
   15510:	bgt	1552c <close@plt+0x459c>
   15514:	ldr	r0, [pc, #-1352]	; 14fd4 <close@plt+0x4044>
   15518:	add	r0, pc, r0
   1551c:	bx	lr
   15520:	ldr	r0, [pc, #-1360]	; 14fd8 <close@plt+0x4048>
   15524:	add	r0, pc, r0
   15528:	bx	lr
   1552c:	ldr	r0, [pc, #-1368]	; 14fdc <close@plt+0x404c>
   15530:	add	r0, pc, r0
   15534:	bx	lr
   15538:	ldr	r0, [pc, #-1376]	; 14fe0 <close@plt+0x4050>
   1553c:	add	r0, pc, r0
   15540:	bx	lr
   15544:	ldr	r0, [pc, #-1384]	; 14fe4 <close@plt+0x4054>
   15548:	add	r0, pc, r0
   1554c:	bx	lr
   15550:	ldr	r0, [pc, #-1392]	; 14fe8 <close@plt+0x4058>
   15554:	add	r0, pc, r0
   15558:	bx	lr
   1555c:	ldr	r0, [pc, #-1400]	; 14fec <close@plt+0x405c>
   15560:	add	r0, pc, r0
   15564:	bx	lr
   15568:	ldr	r0, [pc, #-1408]	; 14ff0 <close@plt+0x4060>
   1556c:	add	r0, pc, r0
   15570:	bx	lr
   15574:	ldr	r0, [pc, #-1416]	; 14ff4 <close@plt+0x4064>
   15578:	add	r0, pc, r0
   1557c:	bx	lr
   15580:	ldr	r0, [pc, #-1424]	; 14ff8 <close@plt+0x4068>
   15584:	add	r0, pc, r0
   15588:	bx	lr
   1558c:	ldr	r0, [pc, #-1432]	; 14ffc <close@plt+0x406c>
   15590:	add	r0, pc, r0
   15594:	bx	lr
   15598:	ldr	r0, [pc, #-1440]	; 15000 <close@plt+0x4070>
   1559c:	add	r0, pc, r0
   155a0:	bx	lr
   155a4:	ldr	r0, [pc, #-1448]	; 15004 <close@plt+0x4074>
   155a8:	add	r0, pc, r0
   155ac:	bx	lr
   155b0:	ldr	r0, [pc, #-1456]	; 15008 <close@plt+0x4078>
   155b4:	add	r0, pc, r0
   155b8:	bx	lr
   155bc:	ldr	r0, [pc, #-1464]	; 1500c <close@plt+0x407c>
   155c0:	add	r0, pc, r0
   155c4:	bx	lr
   155c8:	ldr	r0, [pc, #-1472]	; 15010 <close@plt+0x4080>
   155cc:	add	r0, pc, r0
   155d0:	bx	lr
   155d4:	ldr	r0, [pc, #-1480]	; 15014 <close@plt+0x4084>
   155d8:	add	r0, pc, r0
   155dc:	bx	lr
   155e0:	ldr	r0, [pc, #-1488]	; 15018 <close@plt+0x4088>
   155e4:	add	r0, pc, r0
   155e8:	bx	lr
   155ec:	ldr	r0, [pc, #-1496]	; 1501c <close@plt+0x408c>
   155f0:	add	r0, pc, r0
   155f4:	bx	lr
   155f8:	ldr	r0, [pc, #-1504]	; 15020 <close@plt+0x4090>
   155fc:	add	r0, pc, r0
   15600:	bx	lr
   15604:	ldr	r0, [pc, #-1512]	; 15024 <close@plt+0x4094>
   15608:	add	r0, pc, r0
   1560c:	bx	lr
   15610:	ldr	r0, [pc, #-1520]	; 15028 <close@plt+0x4098>
   15614:	add	r0, pc, r0
   15618:	bx	lr
   1561c:	ldr	r0, [pc, #-1528]	; 1502c <close@plt+0x409c>
   15620:	add	r0, pc, r0
   15624:	bx	lr
   15628:	ldr	r0, [pc, #-1536]	; 15030 <close@plt+0x40a0>
   1562c:	add	r0, pc, r0
   15630:	bx	lr
   15634:	ldr	r0, [pc, #-1544]	; 15034 <close@plt+0x40a4>
   15638:	add	r0, pc, r0
   1563c:	bx	lr
   15640:	ldr	r0, [pc, #-1552]	; 15038 <close@plt+0x40a8>
   15644:	add	r0, pc, r0
   15648:	bx	lr
   1564c:	ldr	r0, [pc, #-1560]	; 1503c <close@plt+0x40ac>
   15650:	add	r0, pc, r0
   15654:	bx	lr
   15658:	ldr	r0, [pc, #-1568]	; 15040 <close@plt+0x40b0>
   1565c:	add	r0, pc, r0
   15660:	bx	lr
   15664:	ldr	r0, [pc, #-1576]	; 15044 <close@plt+0x40b4>
   15668:	add	r0, pc, r0
   1566c:	bx	lr
   15670:	ldr	r0, [pc, #-1584]	; 15048 <close@plt+0x40b8>
   15674:	add	r0, pc, r0
   15678:	bx	lr
   1567c:	ldr	r0, [pc, #-1592]	; 1504c <close@plt+0x40bc>
   15680:	add	r0, pc, r0
   15684:	bx	lr
   15688:	ldr	r0, [pc, #-1600]	; 15050 <close@plt+0x40c0>
   1568c:	add	r0, pc, r0
   15690:	bx	lr
   15694:	ldr	r0, [pc, #-1608]	; 15054 <close@plt+0x40c4>
   15698:	add	r0, pc, r0
   1569c:	bx	lr
   156a0:	ldr	r0, [pc, #-1616]	; 15058 <close@plt+0x40c8>
   156a4:	add	r0, pc, r0
   156a8:	bx	lr
   156ac:	ldr	r0, [pc, #-1624]	; 1505c <close@plt+0x40cc>
   156b0:	add	r0, pc, r0
   156b4:	bx	lr
   156b8:	ldr	r0, [pc, #-1632]	; 15060 <close@plt+0x40d0>
   156bc:	add	r0, pc, r0
   156c0:	bx	lr
   156c4:	ldr	r0, [pc, #-1640]	; 15064 <close@plt+0x40d4>
   156c8:	add	r0, pc, r0
   156cc:	bx	lr
   156d0:	ldr	r0, [pc, #-1648]	; 15068 <close@plt+0x40d8>
   156d4:	add	r0, pc, r0
   156d8:	bx	lr
   156dc:	ldr	r0, [pc, #-1656]	; 1506c <close@plt+0x40dc>
   156e0:	add	r0, pc, r0
   156e4:	bx	lr
   156e8:	ldr	r0, [pc, #-1664]	; 15070 <close@plt+0x40e0>
   156ec:	add	r0, pc, r0
   156f0:	bx	lr
   156f4:	ldr	r0, [pc, #-1672]	; 15074 <close@plt+0x40e4>
   156f8:	add	r0, pc, r0
   156fc:	bx	lr
   15700:	ldr	r0, [pc, #-1680]	; 15078 <close@plt+0x40e8>
   15704:	add	r0, pc, r0
   15708:	bx	lr
   1570c:	ldr	r0, [pc, #-1688]	; 1507c <close@plt+0x40ec>
   15710:	add	r0, pc, r0
   15714:	bx	lr
   15718:	ldr	r0, [pc, #-1696]	; 15080 <close@plt+0x40f0>
   1571c:	add	r0, pc, r0
   15720:	bx	lr
   15724:	ldr	r0, [pc, #-1704]	; 15084 <close@plt+0x40f4>
   15728:	add	r0, pc, r0
   1572c:	bx	lr
   15730:	ldr	r0, [pc, #-1712]	; 15088 <close@plt+0x40f8>
   15734:	add	r0, pc, r0
   15738:	bx	lr
   1573c:	ldr	r0, [pc, #-1720]	; 1508c <close@plt+0x40fc>
   15740:	add	r0, pc, r0
   15744:	bx	lr
   15748:	ldr	r0, [pc, #-1728]	; 15090 <close@plt+0x4100>
   1574c:	add	r0, pc, r0
   15750:	bx	lr
   15754:	ldr	r0, [pc, #-1736]	; 15094 <close@plt+0x4104>
   15758:	add	r0, pc, r0
   1575c:	bx	lr
   15760:	ldr	r0, [pc, #-1744]	; 15098 <close@plt+0x4108>
   15764:	add	r0, pc, r0
   15768:	bx	lr
   1576c:	ldr	r0, [pc, #-1752]	; 1509c <close@plt+0x410c>
   15770:	add	r0, pc, r0
   15774:	bx	lr
   15778:	ldr	r0, [pc, #-1760]	; 150a0 <close@plt+0x4110>
   1577c:	add	r0, pc, r0
   15780:	bx	lr
   15784:	ldr	r0, [pc, #-1768]	; 150a4 <close@plt+0x4114>
   15788:	add	r0, pc, r0
   1578c:	bx	lr
   15790:	ldr	r0, [pc, #-1776]	; 150a8 <close@plt+0x4118>
   15794:	add	r0, pc, r0
   15798:	bx	lr
   1579c:	ldr	r0, [pc, #-1784]	; 150ac <close@plt+0x411c>
   157a0:	add	r0, pc, r0
   157a4:	bx	lr
   157a8:	ldr	r0, [pc, #-1792]	; 150b0 <close@plt+0x4120>
   157ac:	add	r0, pc, r0
   157b0:	bx	lr
   157b4:	ldr	r0, [pc, #-1800]	; 150b4 <close@plt+0x4124>
   157b8:	add	r0, pc, r0
   157bc:	bx	lr
   157c0:	ldr	r0, [pc, #-1808]	; 150b8 <close@plt+0x4128>
   157c4:	add	r0, pc, r0
   157c8:	bx	lr
   157cc:	ldr	r0, [pc, #-1816]	; 150bc <close@plt+0x412c>
   157d0:	add	r0, pc, r0
   157d4:	bx	lr
   157d8:	ldr	r0, [pc, #-1824]	; 150c0 <close@plt+0x4130>
   157dc:	add	r0, pc, r0
   157e0:	bx	lr
   157e4:	ldr	r0, [pc, #-1832]	; 150c4 <close@plt+0x4134>
   157e8:	add	r0, pc, r0
   157ec:	bx	lr
   157f0:	ldr	r0, [pc, #-1840]	; 150c8 <close@plt+0x4138>
   157f4:	add	r0, pc, r0
   157f8:	bx	lr
   157fc:	ldr	r0, [pc, #-1848]	; 150cc <close@plt+0x413c>
   15800:	add	r0, pc, r0
   15804:	bx	lr
   15808:	ldr	r0, [pc, #-1856]	; 150d0 <close@plt+0x4140>
   1580c:	add	r0, pc, r0
   15810:	bx	lr
   15814:	ldr	r0, [pc, #-1864]	; 150d4 <close@plt+0x4144>
   15818:	add	r0, pc, r0
   1581c:	bx	lr
   15820:	ldr	r0, [pc, #-1872]	; 150d8 <close@plt+0x4148>
   15824:	add	r0, pc, r0
   15828:	bx	lr
   1582c:	ldr	r0, [pc, #-1880]	; 150dc <close@plt+0x414c>
   15830:	add	r0, pc, r0
   15834:	bx	lr
   15838:	ldr	r0, [pc, #-1888]	; 150e0 <close@plt+0x4150>
   1583c:	add	r0, pc, r0
   15840:	bx	lr
   15844:	ldr	r0, [pc, #-1896]	; 150e4 <close@plt+0x4154>
   15848:	add	r0, pc, r0
   1584c:	bx	lr
   15850:	ldr	r0, [pc, #-1904]	; 150e8 <close@plt+0x4158>
   15854:	add	r0, pc, r0
   15858:	bx	lr
   1585c:	ldr	r0, [pc, #-1912]	; 150ec <close@plt+0x415c>
   15860:	add	r0, pc, r0
   15864:	bx	lr
   15868:	ldr	r0, [pc, #-1920]	; 150f0 <close@plt+0x4160>
   1586c:	add	r0, pc, r0
   15870:	bx	lr
   15874:	ldr	r0, [pc, #-1928]	; 150f4 <close@plt+0x4164>
   15878:	add	r0, pc, r0
   1587c:	bx	lr
   15880:	ldr	r0, [pc, #-1936]	; 150f8 <close@plt+0x4168>
   15884:	add	r0, pc, r0
   15888:	bx	lr
   1588c:	ldr	r0, [pc, #-1944]	; 150fc <close@plt+0x416c>
   15890:	add	r0, pc, r0
   15894:	bx	lr
   15898:	ldr	r0, [pc, #-1952]	; 15100 <close@plt+0x4170>
   1589c:	add	r0, pc, r0
   158a0:	bx	lr
   158a4:	ldr	r0, [pc, #-1960]	; 15104 <close@plt+0x4174>
   158a8:	add	r0, pc, r0
   158ac:	bx	lr
   158b0:	ldr	r0, [pc, #-1968]	; 15108 <close@plt+0x4178>
   158b4:	add	r0, pc, r0
   158b8:	bx	lr
   158bc:	ldr	r0, [pc, #-1976]	; 1510c <close@plt+0x417c>
   158c0:	add	r0, pc, r0
   158c4:	bx	lr
   158c8:	ldr	r0, [pc, #-1984]	; 15110 <close@plt+0x4180>
   158cc:	add	r0, pc, r0
   158d0:	bx	lr
   158d4:	ldr	r0, [pc, #-1992]	; 15114 <close@plt+0x4184>
   158d8:	add	r0, pc, r0
   158dc:	bx	lr
   158e0:	ldr	r0, [pc, #-2000]	; 15118 <close@plt+0x4188>
   158e4:	add	r0, pc, r0
   158e8:	bx	lr
   158ec:	ldr	r0, [pc, #-2008]	; 1511c <close@plt+0x418c>
   158f0:	add	r0, pc, r0
   158f4:	bx	lr
   158f8:	ldr	r0, [pc, #-2016]	; 15120 <close@plt+0x4190>
   158fc:	add	r0, pc, r0
   15900:	bx	lr
   15904:	ldr	r0, [pc, #-2024]	; 15124 <close@plt+0x4194>
   15908:	add	r0, pc, r0
   1590c:	bx	lr
   15910:	ldr	r0, [pc, #-2032]	; 15128 <close@plt+0x4198>
   15914:	add	r0, pc, r0
   15918:	bx	lr
   1591c:	ldr	r0, [pc, #-2040]	; 1512c <close@plt+0x419c>
   15920:	add	r0, pc, r0
   15924:	bx	lr
   15928:	ldr	r0, [pc, #-2048]	; 15130 <close@plt+0x41a0>
   1592c:	add	r0, pc, r0
   15930:	bx	lr
   15934:	ldr	r0, [pc, #-2056]	; 15134 <close@plt+0x41a4>
   15938:	add	r0, pc, r0
   1593c:	bx	lr
   15940:	ldr	r0, [pc, #-2064]	; 15138 <close@plt+0x41a8>
   15944:	add	r0, pc, r0
   15948:	bx	lr
   1594c:	ldr	r0, [pc, #-2072]	; 1513c <close@plt+0x41ac>
   15950:	add	r0, pc, r0
   15954:	bx	lr
   15958:	ldr	r0, [pc, #-2080]	; 15140 <close@plt+0x41b0>
   1595c:	add	r0, pc, r0
   15960:	bx	lr
   15964:	ldr	r0, [pc, #-2088]	; 15144 <close@plt+0x41b4>
   15968:	add	r0, pc, r0
   1596c:	bx	lr
   15970:	ldr	r0, [pc, #-2096]	; 15148 <close@plt+0x41b8>
   15974:	add	r0, pc, r0
   15978:	bx	lr
   1597c:	ldr	r0, [pc, #-2104]	; 1514c <close@plt+0x41bc>
   15980:	add	r0, pc, r0
   15984:	bx	lr
   15988:	ldr	r0, [pc, #-2112]	; 15150 <close@plt+0x41c0>
   1598c:	add	r0, pc, r0
   15990:	bx	lr
   15994:	ldr	r0, [pc, #-2120]	; 15154 <close@plt+0x41c4>
   15998:	add	r0, pc, r0
   1599c:	bx	lr
   159a0:	ldr	r0, [pc, #-2128]	; 15158 <close@plt+0x41c8>
   159a4:	add	r0, pc, r0
   159a8:	bx	lr
   159ac:	ldr	r0, [pc, #-2136]	; 1515c <close@plt+0x41cc>
   159b0:	add	r0, pc, r0
   159b4:	bx	lr
   159b8:	ldr	r0, [pc, #-2144]	; 15160 <close@plt+0x41d0>
   159bc:	add	r0, pc, r0
   159c0:	bx	lr
   159c4:	ldr	r0, [pc, #-2152]	; 15164 <close@plt+0x41d4>
   159c8:	add	r0, pc, r0
   159cc:	bx	lr
   159d0:	ldr	r0, [pc, #-2160]	; 15168 <close@plt+0x41d8>
   159d4:	add	r0, pc, r0
   159d8:	bx	lr
   159dc:	ldr	r0, [pc, #-2168]	; 1516c <close@plt+0x41dc>
   159e0:	add	r0, pc, r0
   159e4:	bx	lr
   159e8:	ldr	r0, [pc, #-2176]	; 15170 <close@plt+0x41e0>
   159ec:	add	r0, pc, r0
   159f0:	bx	lr
   159f4:	ldr	r0, [pc, #-2184]	; 15174 <close@plt+0x41e4>
   159f8:	add	r0, pc, r0
   159fc:	bx	lr
   15a00:	ldr	r0, [pc, #-2192]	; 15178 <close@plt+0x41e8>
   15a04:	add	r0, pc, r0
   15a08:	bx	lr
   15a0c:	ldr	r0, [pc, #-2200]	; 1517c <close@plt+0x41ec>
   15a10:	add	r0, pc, r0
   15a14:	bx	lr
   15a18:	ldr	r0, [pc, #-2208]	; 15180 <close@plt+0x41f0>
   15a1c:	add	r0, pc, r0
   15a20:	bx	lr
   15a24:	ldr	r0, [pc, #-2216]	; 15184 <close@plt+0x41f4>
   15a28:	add	r0, pc, r0
   15a2c:	bx	lr
   15a30:	ldr	r0, [pc, #-2224]	; 15188 <close@plt+0x41f8>
   15a34:	add	r0, pc, r0
   15a38:	bx	lr
   15a3c:	ldr	r0, [pc, #-2232]	; 1518c <close@plt+0x41fc>
   15a40:	add	r0, pc, r0
   15a44:	bx	lr
   15a48:	ldr	r0, [pc, #-2240]	; 15190 <close@plt+0x4200>
   15a4c:	add	r0, pc, r0
   15a50:	bx	lr
   15a54:	ldr	r0, [pc, #-2248]	; 15194 <close@plt+0x4204>
   15a58:	add	r0, pc, r0
   15a5c:	bx	lr
   15a60:	ldr	r0, [pc, #-2256]	; 15198 <close@plt+0x4208>
   15a64:	add	r0, pc, r0
   15a68:	bx	lr
   15a6c:	ldr	r0, [pc, #-2264]	; 1519c <close@plt+0x420c>
   15a70:	add	r0, pc, r0
   15a74:	bx	lr
   15a78:	ldr	r0, [pc, #-2272]	; 151a0 <close@plt+0x4210>
   15a7c:	add	r0, pc, r0
   15a80:	bx	lr
   15a84:	ldr	r0, [pc, #-2280]	; 151a4 <close@plt+0x4214>
   15a88:	add	r0, pc, r0
   15a8c:	bx	lr
   15a90:	ldr	r0, [pc, #-2288]	; 151a8 <close@plt+0x4218>
   15a94:	add	r0, pc, r0
   15a98:	bx	lr
   15a9c:	ldr	r0, [pc, #-2296]	; 151ac <close@plt+0x421c>
   15aa0:	add	r0, pc, r0
   15aa4:	bx	lr
   15aa8:	ldr	r0, [pc, #-2304]	; 151b0 <close@plt+0x4220>
   15aac:	add	r0, pc, r0
   15ab0:	bx	lr
   15ab4:	ldr	r0, [pc, #-2312]	; 151b4 <close@plt+0x4224>
   15ab8:	add	r0, pc, r0
   15abc:	bx	lr
   15ac0:	ldr	r0, [pc, #-2320]	; 151b8 <close@plt+0x4228>
   15ac4:	add	r0, pc, r0
   15ac8:	bx	lr
   15acc:	ldr	r0, [pc, #-2328]	; 151bc <close@plt+0x422c>
   15ad0:	add	r0, pc, r0
   15ad4:	bx	lr
   15ad8:	ldr	r0, [pc, #-2336]	; 151c0 <close@plt+0x4230>
   15adc:	add	r0, pc, r0
   15ae0:	bx	lr
   15ae4:	ldr	r0, [pc, #-2344]	; 151c4 <close@plt+0x4234>
   15ae8:	add	r0, pc, r0
   15aec:	bx	lr
   15af0:	ldr	r0, [pc, #-2352]	; 151c8 <close@plt+0x4238>
   15af4:	add	r0, pc, r0
   15af8:	bx	lr
   15afc:	ldr	r0, [pc, #-2360]	; 151cc <close@plt+0x423c>
   15b00:	add	r0, pc, r0
   15b04:	bx	lr
   15b08:	ldr	r0, [pc, #-2368]	; 151d0 <close@plt+0x4240>
   15b0c:	add	r0, pc, r0
   15b10:	bx	lr
   15b14:	ldr	r0, [pc, #-2376]	; 151d4 <close@plt+0x4244>
   15b18:	add	r0, pc, r0
   15b1c:	bx	lr
   15b20:	ldr	r0, [pc, #-2384]	; 151d8 <close@plt+0x4248>
   15b24:	add	r0, pc, r0
   15b28:	bx	lr
   15b2c:	ldr	r0, [pc, #-2392]	; 151dc <close@plt+0x424c>
   15b30:	add	r0, pc, r0
   15b34:	bx	lr
   15b38:	ldr	r0, [pc, #-2400]	; 151e0 <close@plt+0x4250>
   15b3c:	add	r0, pc, r0
   15b40:	bx	lr
   15b44:	ldr	r0, [pc, #-2408]	; 151e4 <close@plt+0x4254>
   15b48:	add	r0, pc, r0
   15b4c:	bx	lr
   15b50:	ldr	r0, [pc, #-2416]	; 151e8 <close@plt+0x4258>
   15b54:	add	r0, pc, r0
   15b58:	bx	lr
   15b5c:	ldr	r0, [pc, #-2424]	; 151ec <close@plt+0x425c>
   15b60:	add	r0, pc, r0
   15b64:	bx	lr
   15b68:	ldr	r0, [pc, #-2432]	; 151f0 <close@plt+0x4260>
   15b6c:	add	r0, pc, r0
   15b70:	bx	lr
   15b74:	ldr	r0, [pc, #-2440]	; 151f4 <close@plt+0x4264>
   15b78:	add	r0, pc, r0
   15b7c:	bx	lr
   15b80:	ldr	r0, [pc, #-2448]	; 151f8 <close@plt+0x4268>
   15b84:	add	r0, pc, r0
   15b88:	bx	lr
   15b8c:	ldr	r0, [pc, #-2456]	; 151fc <close@plt+0x426c>
   15b90:	add	r0, pc, r0
   15b94:	bx	lr
   15b98:	ldr	r0, [pc, #-2464]	; 15200 <close@plt+0x4270>
   15b9c:	add	r0, pc, r0
   15ba0:	bx	lr
   15ba4:	ldr	r0, [pc, #-2472]	; 15204 <close@plt+0x4274>
   15ba8:	add	r0, pc, r0
   15bac:	bx	lr
   15bb0:	ldr	r0, [pc, #-2480]	; 15208 <close@plt+0x4278>
   15bb4:	add	r0, pc, r0
   15bb8:	bx	lr
   15bbc:	ldr	r0, [pc, #-2488]	; 1520c <close@plt+0x427c>
   15bc0:	add	r0, pc, r0
   15bc4:	bx	lr
   15bc8:	ldr	r0, [pc, #-2496]	; 15210 <close@plt+0x4280>
   15bcc:	add	r0, pc, r0
   15bd0:	bx	lr
   15bd4:	ldr	r0, [pc, #-2504]	; 15214 <close@plt+0x4284>
   15bd8:	add	r0, pc, r0
   15bdc:	bx	lr
   15be0:	ldr	r0, [pc, #-2512]	; 15218 <close@plt+0x4288>
   15be4:	add	r0, pc, r0
   15be8:	bx	lr
   15bec:	ldr	r0, [pc, #-2520]	; 1521c <close@plt+0x428c>
   15bf0:	add	r0, pc, r0
   15bf4:	bx	lr
   15bf8:	ldr	r0, [pc, #-2528]	; 15220 <close@plt+0x4290>
   15bfc:	add	r0, pc, r0
   15c00:	bx	lr
   15c04:	ldr	r0, [pc, #-2536]	; 15224 <close@plt+0x4294>
   15c08:	add	r0, pc, r0
   15c0c:	bx	lr
   15c10:	ldr	r0, [pc, #-2544]	; 15228 <close@plt+0x4298>
   15c14:	add	r0, pc, r0
   15c18:	bx	lr
   15c1c:	ldr	r0, [pc, #-2552]	; 1522c <close@plt+0x429c>
   15c20:	add	r0, pc, r0
   15c24:	bx	lr
   15c28:	ldr	r0, [pc, #-2560]	; 15230 <close@plt+0x42a0>
   15c2c:	add	r0, pc, r0
   15c30:	bx	lr
   15c34:	ldr	r0, [pc, #-2568]	; 15234 <close@plt+0x42a4>
   15c38:	add	r0, pc, r0
   15c3c:	bx	lr
   15c40:	ldr	r0, [pc, #-2576]	; 15238 <close@plt+0x42a8>
   15c44:	add	r0, pc, r0
   15c48:	bx	lr
   15c4c:	ldr	r0, [pc, #-2584]	; 1523c <close@plt+0x42ac>
   15c50:	add	r0, pc, r0
   15c54:	bx	lr
   15c58:	ldr	r0, [pc, #-2592]	; 15240 <close@plt+0x42b0>
   15c5c:	add	r0, pc, r0
   15c60:	bx	lr
   15c64:	ldr	r0, [pc, #-2600]	; 15244 <close@plt+0x42b4>
   15c68:	add	r0, pc, r0
   15c6c:	bx	lr
   15c70:	ldr	r0, [pc, #-2608]	; 15248 <close@plt+0x42b8>
   15c74:	add	r0, pc, r0
   15c78:	bx	lr
   15c7c:	ldr	r0, [pc, #-2616]	; 1524c <close@plt+0x42bc>
   15c80:	add	r0, pc, r0
   15c84:	bx	lr
   15c88:	ldr	r0, [pc, #-2624]	; 15250 <close@plt+0x42c0>
   15c8c:	add	r0, pc, r0
   15c90:	bx	lr
   15c94:	ldr	r0, [pc, #-2632]	; 15254 <close@plt+0x42c4>
   15c98:	add	r0, pc, r0
   15c9c:	bx	lr
   15ca0:	ldr	r0, [pc, #-2640]	; 15258 <close@plt+0x42c8>
   15ca4:	add	r0, pc, r0
   15ca8:	bx	lr
   15cac:	ldr	r0, [pc, #2440]	; 1663c <close@plt+0x56ac>
   15cb0:	add	r0, pc, r0
   15cb4:	bx	lr
   15cb8:	ldr	r0, [pc, #2432]	; 16640 <close@plt+0x56b0>
   15cbc:	add	r0, pc, r0
   15cc0:	bx	lr
   15cc4:	ldr	r0, [pc, #2424]	; 16644 <close@plt+0x56b4>
   15cc8:	add	r0, pc, r0
   15ccc:	bx	lr
   15cd0:	ldr	r0, [pc, #2416]	; 16648 <close@plt+0x56b8>
   15cd4:	add	r0, pc, r0
   15cd8:	bx	lr
   15cdc:	ldr	r0, [pc, #2408]	; 1664c <close@plt+0x56bc>
   15ce0:	add	r0, pc, r0
   15ce4:	bx	lr
   15ce8:	ldr	r0, [pc, #2400]	; 16650 <close@plt+0x56c0>
   15cec:	add	r0, pc, r0
   15cf0:	bx	lr
   15cf4:	ldr	r0, [pc, #2392]	; 16654 <close@plt+0x56c4>
   15cf8:	add	r0, pc, r0
   15cfc:	bx	lr
   15d00:	ldr	r0, [pc, #2384]	; 16658 <close@plt+0x56c8>
   15d04:	add	r0, pc, r0
   15d08:	bx	lr
   15d0c:	ldr	r0, [pc, #2376]	; 1665c <close@plt+0x56cc>
   15d10:	add	r0, pc, r0
   15d14:	bx	lr
   15d18:	ldr	r0, [pc, #2368]	; 16660 <close@plt+0x56d0>
   15d1c:	add	r0, pc, r0
   15d20:	bx	lr
   15d24:	ldr	r0, [pc, #2360]	; 16664 <close@plt+0x56d4>
   15d28:	add	r0, pc, r0
   15d2c:	bx	lr
   15d30:	ldr	r0, [pc, #2352]	; 16668 <close@plt+0x56d8>
   15d34:	add	r0, pc, r0
   15d38:	bx	lr
   15d3c:	ldr	r0, [pc, #2344]	; 1666c <close@plt+0x56dc>
   15d40:	add	r0, pc, r0
   15d44:	bx	lr
   15d48:	ldr	r0, [pc, #2336]	; 16670 <close@plt+0x56e0>
   15d4c:	add	r0, pc, r0
   15d50:	bx	lr
   15d54:	ldr	r0, [pc, #2328]	; 16674 <close@plt+0x56e4>
   15d58:	add	r0, pc, r0
   15d5c:	bx	lr
   15d60:	ldr	r0, [pc, #2320]	; 16678 <close@plt+0x56e8>
   15d64:	add	r0, pc, r0
   15d68:	bx	lr
   15d6c:	ldr	r0, [pc, #2312]	; 1667c <close@plt+0x56ec>
   15d70:	add	r0, pc, r0
   15d74:	bx	lr
   15d78:	ldr	r0, [pc, #2304]	; 16680 <close@plt+0x56f0>
   15d7c:	add	r0, pc, r0
   15d80:	bx	lr
   15d84:	ldr	r0, [pc, #2296]	; 16684 <close@plt+0x56f4>
   15d88:	add	r0, pc, r0
   15d8c:	bx	lr
   15d90:	ldr	r0, [pc, #2288]	; 16688 <close@plt+0x56f8>
   15d94:	add	r0, pc, r0
   15d98:	bx	lr
   15d9c:	ldr	r0, [pc, #2280]	; 1668c <close@plt+0x56fc>
   15da0:	add	r0, pc, r0
   15da4:	bx	lr
   15da8:	ldr	r0, [pc, #2272]	; 16690 <close@plt+0x5700>
   15dac:	add	r0, pc, r0
   15db0:	bx	lr
   15db4:	ldr	r0, [pc, #2264]	; 16694 <close@plt+0x5704>
   15db8:	add	r0, pc, r0
   15dbc:	bx	lr
   15dc0:	ldr	r0, [pc, #2256]	; 16698 <close@plt+0x5708>
   15dc4:	add	r0, pc, r0
   15dc8:	bx	lr
   15dcc:	ldr	r0, [pc, #2248]	; 1669c <close@plt+0x570c>
   15dd0:	add	r0, pc, r0
   15dd4:	bx	lr
   15dd8:	ldr	r0, [pc, #2240]	; 166a0 <close@plt+0x5710>
   15ddc:	add	r0, pc, r0
   15de0:	bx	lr
   15de4:	ldr	r0, [pc, #2232]	; 166a4 <close@plt+0x5714>
   15de8:	add	r0, pc, r0
   15dec:	bx	lr
   15df0:	ldr	r0, [pc, #2224]	; 166a8 <close@plt+0x5718>
   15df4:	add	r0, pc, r0
   15df8:	bx	lr
   15dfc:	ldr	r0, [pc, #2216]	; 166ac <close@plt+0x571c>
   15e00:	add	r0, pc, r0
   15e04:	bx	lr
   15e08:	ldr	r0, [pc, #2208]	; 166b0 <close@plt+0x5720>
   15e0c:	add	r0, pc, r0
   15e10:	bx	lr
   15e14:	ldr	r0, [pc, #2200]	; 166b4 <close@plt+0x5724>
   15e18:	add	r0, pc, r0
   15e1c:	bx	lr
   15e20:	ldr	r0, [pc, #2192]	; 166b8 <close@plt+0x5728>
   15e24:	add	r0, pc, r0
   15e28:	bx	lr
   15e2c:	ldr	r0, [pc, #2184]	; 166bc <close@plt+0x572c>
   15e30:	add	r0, pc, r0
   15e34:	bx	lr
   15e38:	ldr	r0, [pc, #2176]	; 166c0 <close@plt+0x5730>
   15e3c:	add	r0, pc, r0
   15e40:	bx	lr
   15e44:	ldr	r0, [pc, #2168]	; 166c4 <close@plt+0x5734>
   15e48:	add	r0, pc, r0
   15e4c:	bx	lr
   15e50:	ldr	r0, [pc, #2160]	; 166c8 <close@plt+0x5738>
   15e54:	add	r0, pc, r0
   15e58:	bx	lr
   15e5c:	ldr	r0, [pc, #2152]	; 166cc <close@plt+0x573c>
   15e60:	add	r0, pc, r0
   15e64:	bx	lr
   15e68:	ldr	r0, [pc, #2144]	; 166d0 <close@plt+0x5740>
   15e6c:	add	r0, pc, r0
   15e70:	bx	lr
   15e74:	ldr	r0, [pc, #2136]	; 166d4 <close@plt+0x5744>
   15e78:	add	r0, pc, r0
   15e7c:	bx	lr
   15e80:	ldr	r0, [pc, #2128]	; 166d8 <close@plt+0x5748>
   15e84:	add	r0, pc, r0
   15e88:	bx	lr
   15e8c:	ldr	r0, [pc, #2120]	; 166dc <close@plt+0x574c>
   15e90:	add	r0, pc, r0
   15e94:	bx	lr
   15e98:	ldr	r0, [pc, #2112]	; 166e0 <close@plt+0x5750>
   15e9c:	add	r0, pc, r0
   15ea0:	bx	lr
   15ea4:	ldr	r0, [pc, #2104]	; 166e4 <close@plt+0x5754>
   15ea8:	add	r0, pc, r0
   15eac:	bx	lr
   15eb0:	ldr	r0, [pc, #2096]	; 166e8 <close@plt+0x5758>
   15eb4:	add	r0, pc, r0
   15eb8:	bx	lr
   15ebc:	ldr	r0, [pc, #2088]	; 166ec <close@plt+0x575c>
   15ec0:	add	r0, pc, r0
   15ec4:	bx	lr
   15ec8:	ldr	r0, [pc, #2080]	; 166f0 <close@plt+0x5760>
   15ecc:	add	r0, pc, r0
   15ed0:	bx	lr
   15ed4:	ldr	r0, [pc, #2072]	; 166f4 <close@plt+0x5764>
   15ed8:	add	r0, pc, r0
   15edc:	bx	lr
   15ee0:	ldr	r0, [pc, #2064]	; 166f8 <close@plt+0x5768>
   15ee4:	add	r0, pc, r0
   15ee8:	bx	lr
   15eec:	ldr	r0, [pc, #2056]	; 166fc <close@plt+0x576c>
   15ef0:	add	r0, pc, r0
   15ef4:	bx	lr
   15ef8:	ldr	r0, [pc, #2048]	; 16700 <close@plt+0x5770>
   15efc:	add	r0, pc, r0
   15f00:	bx	lr
   15f04:	ldr	r0, [pc, #2040]	; 16704 <close@plt+0x5774>
   15f08:	add	r0, pc, r0
   15f0c:	bx	lr
   15f10:	ldr	r0, [pc, #2032]	; 16708 <close@plt+0x5778>
   15f14:	add	r0, pc, r0
   15f18:	bx	lr
   15f1c:	ldr	r0, [pc, #2024]	; 1670c <close@plt+0x577c>
   15f20:	add	r0, pc, r0
   15f24:	bx	lr
   15f28:	ldr	r0, [pc, #2016]	; 16710 <close@plt+0x5780>
   15f2c:	add	r0, pc, r0
   15f30:	bx	lr
   15f34:	ldr	r0, [pc, #2008]	; 16714 <close@plt+0x5784>
   15f38:	add	r0, pc, r0
   15f3c:	bx	lr
   15f40:	ldr	r0, [pc, #2000]	; 16718 <close@plt+0x5788>
   15f44:	add	r0, pc, r0
   15f48:	bx	lr
   15f4c:	ldr	r0, [pc, #1992]	; 1671c <close@plt+0x578c>
   15f50:	add	r0, pc, r0
   15f54:	bx	lr
   15f58:	ldr	r0, [pc, #1984]	; 16720 <close@plt+0x5790>
   15f5c:	add	r0, pc, r0
   15f60:	bx	lr
   15f64:	ldr	r0, [pc, #1976]	; 16724 <close@plt+0x5794>
   15f68:	add	r0, pc, r0
   15f6c:	bx	lr
   15f70:	ldr	r0, [pc, #1968]	; 16728 <close@plt+0x5798>
   15f74:	add	r0, pc, r0
   15f78:	bx	lr
   15f7c:	ldr	r0, [pc, #1960]	; 1672c <close@plt+0x579c>
   15f80:	add	r0, pc, r0
   15f84:	bx	lr
   15f88:	ldr	r0, [pc, #1952]	; 16730 <close@plt+0x57a0>
   15f8c:	add	r0, pc, r0
   15f90:	bx	lr
   15f94:	ldr	r0, [pc, #1944]	; 16734 <close@plt+0x57a4>
   15f98:	add	r0, pc, r0
   15f9c:	bx	lr
   15fa0:	ldr	r0, [pc, #1936]	; 16738 <close@plt+0x57a8>
   15fa4:	add	r0, pc, r0
   15fa8:	bx	lr
   15fac:	ldr	r0, [pc, #1928]	; 1673c <close@plt+0x57ac>
   15fb0:	add	r0, pc, r0
   15fb4:	bx	lr
   15fb8:	ldr	r0, [pc, #1920]	; 16740 <close@plt+0x57b0>
   15fbc:	add	r0, pc, r0
   15fc0:	bx	lr
   15fc4:	ldr	r0, [pc, #1912]	; 16744 <close@plt+0x57b4>
   15fc8:	add	r0, pc, r0
   15fcc:	bx	lr
   15fd0:	ldr	r0, [pc, #1904]	; 16748 <close@plt+0x57b8>
   15fd4:	add	r0, pc, r0
   15fd8:	bx	lr
   15fdc:	ldr	r0, [pc, #1896]	; 1674c <close@plt+0x57bc>
   15fe0:	add	r0, pc, r0
   15fe4:	bx	lr
   15fe8:	ldr	r0, [pc, #1888]	; 16750 <close@plt+0x57c0>
   15fec:	add	r0, pc, r0
   15ff0:	bx	lr
   15ff4:	ldr	r0, [pc, #1880]	; 16754 <close@plt+0x57c4>
   15ff8:	add	r0, pc, r0
   15ffc:	bx	lr
   16000:	ldr	r0, [pc, #1872]	; 16758 <close@plt+0x57c8>
   16004:	add	r0, pc, r0
   16008:	bx	lr
   1600c:	ldr	r0, [pc, #1864]	; 1675c <close@plt+0x57cc>
   16010:	add	r0, pc, r0
   16014:	bx	lr
   16018:	ldr	r0, [pc, #1856]	; 16760 <close@plt+0x57d0>
   1601c:	add	r0, pc, r0
   16020:	bx	lr
   16024:	ldr	r0, [pc, #1848]	; 16764 <close@plt+0x57d4>
   16028:	add	r0, pc, r0
   1602c:	bx	lr
   16030:	ldr	r0, [pc, #1840]	; 16768 <close@plt+0x57d8>
   16034:	add	r0, pc, r0
   16038:	bx	lr
   1603c:	ldr	r0, [pc, #1832]	; 1676c <close@plt+0x57dc>
   16040:	add	r0, pc, r0
   16044:	bx	lr
   16048:	ldr	r0, [pc, #1824]	; 16770 <close@plt+0x57e0>
   1604c:	add	r0, pc, r0
   16050:	bx	lr
   16054:	ldr	r0, [pc, #1816]	; 16774 <close@plt+0x57e4>
   16058:	add	r0, pc, r0
   1605c:	bx	lr
   16060:	ldr	r0, [pc, #1808]	; 16778 <close@plt+0x57e8>
   16064:	add	r0, pc, r0
   16068:	bx	lr
   1606c:	ldr	r0, [pc, #1800]	; 1677c <close@plt+0x57ec>
   16070:	add	r0, pc, r0
   16074:	bx	lr
   16078:	ldr	r0, [pc, #1792]	; 16780 <close@plt+0x57f0>
   1607c:	add	r0, pc, r0
   16080:	bx	lr
   16084:	ldr	r0, [pc, #1784]	; 16784 <close@plt+0x57f4>
   16088:	add	r0, pc, r0
   1608c:	bx	lr
   16090:	ldr	r0, [pc, #1776]	; 16788 <close@plt+0x57f8>
   16094:	add	r0, pc, r0
   16098:	bx	lr
   1609c:	ldr	r0, [pc, #1768]	; 1678c <close@plt+0x57fc>
   160a0:	add	r0, pc, r0
   160a4:	bx	lr
   160a8:	ldr	r0, [pc, #1760]	; 16790 <close@plt+0x5800>
   160ac:	add	r0, pc, r0
   160b0:	bx	lr
   160b4:	ldr	r0, [pc, #1752]	; 16794 <close@plt+0x5804>
   160b8:	add	r0, pc, r0
   160bc:	bx	lr
   160c0:	ldr	r0, [pc, #1744]	; 16798 <close@plt+0x5808>
   160c4:	add	r0, pc, r0
   160c8:	bx	lr
   160cc:	ldr	r0, [pc, #1736]	; 1679c <close@plt+0x580c>
   160d0:	add	r0, pc, r0
   160d4:	bx	lr
   160d8:	ldr	r0, [pc, #1728]	; 167a0 <close@plt+0x5810>
   160dc:	add	r0, pc, r0
   160e0:	bx	lr
   160e4:	ldr	r0, [pc, #1720]	; 167a4 <close@plt+0x5814>
   160e8:	add	r0, pc, r0
   160ec:	bx	lr
   160f0:	ldr	r0, [pc, #1712]	; 167a8 <close@plt+0x5818>
   160f4:	add	r0, pc, r0
   160f8:	bx	lr
   160fc:	ldr	r0, [pc, #1704]	; 167ac <close@plt+0x581c>
   16100:	add	r0, pc, r0
   16104:	bx	lr
   16108:	ldr	r0, [pc, #1696]	; 167b0 <close@plt+0x5820>
   1610c:	add	r0, pc, r0
   16110:	bx	lr
   16114:	ldr	r0, [pc, #1688]	; 167b4 <close@plt+0x5824>
   16118:	add	r0, pc, r0
   1611c:	bx	lr
   16120:	ldr	r0, [pc, #1680]	; 167b8 <close@plt+0x5828>
   16124:	add	r0, pc, r0
   16128:	bx	lr
   1612c:	ldr	r0, [pc, #1672]	; 167bc <close@plt+0x582c>
   16130:	add	r0, pc, r0
   16134:	bx	lr
   16138:	ldr	r0, [pc, #1664]	; 167c0 <close@plt+0x5830>
   1613c:	add	r0, pc, r0
   16140:	bx	lr
   16144:	ldr	r0, [pc, #1656]	; 167c4 <close@plt+0x5834>
   16148:	add	r0, pc, r0
   1614c:	bx	lr
   16150:	ldr	r0, [pc, #1648]	; 167c8 <close@plt+0x5838>
   16154:	add	r0, pc, r0
   16158:	bx	lr
   1615c:	ldr	r0, [pc, #1640]	; 167cc <close@plt+0x583c>
   16160:	add	r0, pc, r0
   16164:	bx	lr
   16168:	ldr	r0, [pc, #1632]	; 167d0 <close@plt+0x5840>
   1616c:	add	r0, pc, r0
   16170:	bx	lr
   16174:	ldr	r0, [pc, #1624]	; 167d4 <close@plt+0x5844>
   16178:	add	r0, pc, r0
   1617c:	bx	lr
   16180:	ldr	r0, [pc, #1616]	; 167d8 <close@plt+0x5848>
   16184:	add	r0, pc, r0
   16188:	bx	lr
   1618c:	ldr	r0, [pc, #1608]	; 167dc <close@plt+0x584c>
   16190:	add	r0, pc, r0
   16194:	bx	lr
   16198:	ldr	r0, [pc, #1600]	; 167e0 <close@plt+0x5850>
   1619c:	add	r0, pc, r0
   161a0:	bx	lr
   161a4:	ldr	r0, [pc, #1592]	; 167e4 <close@plt+0x5854>
   161a8:	add	r0, pc, r0
   161ac:	bx	lr
   161b0:	ldr	r0, [pc, #1584]	; 167e8 <close@plt+0x5858>
   161b4:	add	r0, pc, r0
   161b8:	bx	lr
   161bc:	ldr	r0, [pc, #1576]	; 167ec <close@plt+0x585c>
   161c0:	add	r0, pc, r0
   161c4:	bx	lr
   161c8:	ldr	r0, [pc, #1568]	; 167f0 <close@plt+0x5860>
   161cc:	add	r0, pc, r0
   161d0:	bx	lr
   161d4:	ldr	r0, [pc, #1560]	; 167f4 <close@plt+0x5864>
   161d8:	add	r0, pc, r0
   161dc:	bx	lr
   161e0:	ldr	r0, [pc, #1552]	; 167f8 <close@plt+0x5868>
   161e4:	add	r0, pc, r0
   161e8:	bx	lr
   161ec:	ldr	r0, [pc, #1544]	; 167fc <close@plt+0x586c>
   161f0:	add	r0, pc, r0
   161f4:	bx	lr
   161f8:	ldr	r0, [pc, #1536]	; 16800 <close@plt+0x5870>
   161fc:	add	r0, pc, r0
   16200:	bx	lr
   16204:	ldr	r0, [pc, #1528]	; 16804 <close@plt+0x5874>
   16208:	add	r0, pc, r0
   1620c:	bx	lr
   16210:	ldr	r0, [pc, #1520]	; 16808 <close@plt+0x5878>
   16214:	add	r0, pc, r0
   16218:	bx	lr
   1621c:	ldr	r0, [pc, #1512]	; 1680c <close@plt+0x587c>
   16220:	add	r0, pc, r0
   16224:	bx	lr
   16228:	ldr	r0, [pc, #1504]	; 16810 <close@plt+0x5880>
   1622c:	add	r0, pc, r0
   16230:	bx	lr
   16234:	ldr	r0, [pc, #1496]	; 16814 <close@plt+0x5884>
   16238:	add	r0, pc, r0
   1623c:	bx	lr
   16240:	ldr	r0, [pc, #1488]	; 16818 <close@plt+0x5888>
   16244:	add	r0, pc, r0
   16248:	bx	lr
   1624c:	ldr	r0, [pc, #1480]	; 1681c <close@plt+0x588c>
   16250:	add	r0, pc, r0
   16254:	bx	lr
   16258:	ldr	r0, [pc, #1472]	; 16820 <close@plt+0x5890>
   1625c:	add	r0, pc, r0
   16260:	bx	lr
   16264:	ldr	r0, [pc, #1464]	; 16824 <close@plt+0x5894>
   16268:	add	r0, pc, r0
   1626c:	bx	lr
   16270:	ldr	r0, [pc, #1456]	; 16828 <close@plt+0x5898>
   16274:	add	r0, pc, r0
   16278:	bx	lr
   1627c:	ldr	r0, [pc, #1448]	; 1682c <close@plt+0x589c>
   16280:	add	r0, pc, r0
   16284:	bx	lr
   16288:	ldr	r0, [pc, #1440]	; 16830 <close@plt+0x58a0>
   1628c:	add	r0, pc, r0
   16290:	bx	lr
   16294:	ldr	r0, [pc, #1432]	; 16834 <close@plt+0x58a4>
   16298:	add	r0, pc, r0
   1629c:	bx	lr
   162a0:	ldr	r0, [pc, #1424]	; 16838 <close@plt+0x58a8>
   162a4:	add	r0, pc, r0
   162a8:	bx	lr
   162ac:	ldr	r0, [pc, #1416]	; 1683c <close@plt+0x58ac>
   162b0:	add	r0, pc, r0
   162b4:	bx	lr
   162b8:	ldr	r0, [pc, #1408]	; 16840 <close@plt+0x58b0>
   162bc:	add	r0, pc, r0
   162c0:	bx	lr
   162c4:	ldr	r0, [pc, #1400]	; 16844 <close@plt+0x58b4>
   162c8:	add	r0, pc, r0
   162cc:	bx	lr
   162d0:	ldr	r0, [pc, #1392]	; 16848 <close@plt+0x58b8>
   162d4:	add	r0, pc, r0
   162d8:	bx	lr
   162dc:	ldr	r0, [pc, #1384]	; 1684c <close@plt+0x58bc>
   162e0:	add	r0, pc, r0
   162e4:	bx	lr
   162e8:	ldr	r0, [pc, #1376]	; 16850 <close@plt+0x58c0>
   162ec:	add	r0, pc, r0
   162f0:	bx	lr
   162f4:	ldr	r0, [pc, #1368]	; 16854 <close@plt+0x58c4>
   162f8:	add	r0, pc, r0
   162fc:	bx	lr
   16300:	ldr	r0, [pc, #1360]	; 16858 <close@plt+0x58c8>
   16304:	add	r0, pc, r0
   16308:	bx	lr
   1630c:	ldr	r0, [pc, #1352]	; 1685c <close@plt+0x58cc>
   16310:	add	r0, pc, r0
   16314:	bx	lr
   16318:	ldr	r0, [pc, #1344]	; 16860 <close@plt+0x58d0>
   1631c:	add	r0, pc, r0
   16320:	bx	lr
   16324:	ldr	r0, [pc, #1336]	; 16864 <close@plt+0x58d4>
   16328:	add	r0, pc, r0
   1632c:	bx	lr
   16330:	ldr	r0, [pc, #1328]	; 16868 <close@plt+0x58d8>
   16334:	add	r0, pc, r0
   16338:	bx	lr
   1633c:	ldr	r0, [pc, #1320]	; 1686c <close@plt+0x58dc>
   16340:	add	r0, pc, r0
   16344:	bx	lr
   16348:	ldr	r0, [pc, #1312]	; 16870 <close@plt+0x58e0>
   1634c:	add	r0, pc, r0
   16350:	bx	lr
   16354:	ldr	r0, [pc, #1304]	; 16874 <close@plt+0x58e4>
   16358:	add	r0, pc, r0
   1635c:	bx	lr
   16360:	ldr	r0, [pc, #1296]	; 16878 <close@plt+0x58e8>
   16364:	add	r0, pc, r0
   16368:	bx	lr
   1636c:	ldr	r0, [pc, #1288]	; 1687c <close@plt+0x58ec>
   16370:	add	r0, pc, r0
   16374:	bx	lr
   16378:	ldr	r0, [pc, #1280]	; 16880 <close@plt+0x58f0>
   1637c:	add	r0, pc, r0
   16380:	bx	lr
   16384:	ldr	r0, [pc, #1272]	; 16884 <close@plt+0x58f4>
   16388:	add	r0, pc, r0
   1638c:	bx	lr
   16390:	ldr	r0, [pc, #1264]	; 16888 <close@plt+0x58f8>
   16394:	add	r0, pc, r0
   16398:	bx	lr
   1639c:	ldr	r0, [pc, #1256]	; 1688c <close@plt+0x58fc>
   163a0:	add	r0, pc, r0
   163a4:	bx	lr
   163a8:	ldr	r0, [pc, #1248]	; 16890 <close@plt+0x5900>
   163ac:	add	r0, pc, r0
   163b0:	bx	lr
   163b4:	ldr	r0, [pc, #1240]	; 16894 <close@plt+0x5904>
   163b8:	add	r0, pc, r0
   163bc:	bx	lr
   163c0:	ldr	r0, [pc, #1232]	; 16898 <close@plt+0x5908>
   163c4:	add	r0, pc, r0
   163c8:	bx	lr
   163cc:	ldr	r0, [pc, #1224]	; 1689c <close@plt+0x590c>
   163d0:	add	r0, pc, r0
   163d4:	bx	lr
   163d8:	ldr	r0, [pc, #1216]	; 168a0 <close@plt+0x5910>
   163dc:	add	r0, pc, r0
   163e0:	bx	lr
   163e4:	ldr	r0, [pc, #1208]	; 168a4 <close@plt+0x5914>
   163e8:	add	r0, pc, r0
   163ec:	bx	lr
   163f0:	ldr	r0, [pc, #1200]	; 168a8 <close@plt+0x5918>
   163f4:	add	r0, pc, r0
   163f8:	bx	lr
   163fc:	ldr	r0, [pc, #1192]	; 168ac <close@plt+0x591c>
   16400:	add	r0, pc, r0
   16404:	bx	lr
   16408:	ldr	r0, [pc, #1184]	; 168b0 <close@plt+0x5920>
   1640c:	add	r0, pc, r0
   16410:	bx	lr
   16414:	ldr	r0, [pc, #1176]	; 168b4 <close@plt+0x5924>
   16418:	add	r0, pc, r0
   1641c:	bx	lr
   16420:	ldr	r0, [pc, #1168]	; 168b8 <close@plt+0x5928>
   16424:	add	r0, pc, r0
   16428:	bx	lr
   1642c:	ldr	r0, [pc, #1160]	; 168bc <close@plt+0x592c>
   16430:	add	r0, pc, r0
   16434:	bx	lr
   16438:	ldr	r0, [pc, #1152]	; 168c0 <close@plt+0x5930>
   1643c:	add	r0, pc, r0
   16440:	bx	lr
   16444:	ldr	r0, [pc, #1144]	; 168c4 <close@plt+0x5934>
   16448:	add	r0, pc, r0
   1644c:	bx	lr
   16450:	ldr	r0, [pc, #1136]	; 168c8 <close@plt+0x5938>
   16454:	add	r0, pc, r0
   16458:	bx	lr
   1645c:	ldr	r0, [pc, #1128]	; 168cc <close@plt+0x593c>
   16460:	add	r0, pc, r0
   16464:	bx	lr
   16468:	ldr	r0, [pc, #1120]	; 168d0 <close@plt+0x5940>
   1646c:	add	r0, pc, r0
   16470:	bx	lr
   16474:	ldr	r0, [pc, #1112]	; 168d4 <close@plt+0x5944>
   16478:	add	r0, pc, r0
   1647c:	bx	lr
   16480:	ldr	r0, [pc, #1104]	; 168d8 <close@plt+0x5948>
   16484:	add	r0, pc, r0
   16488:	bx	lr
   1648c:	ldr	r0, [pc, #1096]	; 168dc <close@plt+0x594c>
   16490:	add	r0, pc, r0
   16494:	bx	lr
   16498:	ldr	r0, [pc, #1088]	; 168e0 <close@plt+0x5950>
   1649c:	add	r0, pc, r0
   164a0:	bx	lr
   164a4:	ldr	r0, [pc, #1080]	; 168e4 <close@plt+0x5954>
   164a8:	add	r0, pc, r0
   164ac:	bx	lr
   164b0:	ldr	r0, [pc, #1072]	; 168e8 <close@plt+0x5958>
   164b4:	add	r0, pc, r0
   164b8:	bx	lr
   164bc:	ldr	r0, [pc, #1064]	; 168ec <close@plt+0x595c>
   164c0:	add	r0, pc, r0
   164c4:	bx	lr
   164c8:	ldr	r0, [pc, #1056]	; 168f0 <close@plt+0x5960>
   164cc:	add	r0, pc, r0
   164d0:	bx	lr
   164d4:	ldr	r0, [pc, #1048]	; 168f4 <close@plt+0x5964>
   164d8:	add	r0, pc, r0
   164dc:	bx	lr
   164e0:	ldr	r0, [pc, #1040]	; 168f8 <close@plt+0x5968>
   164e4:	add	r0, pc, r0
   164e8:	bx	lr
   164ec:	ldr	r0, [pc, #1032]	; 168fc <close@plt+0x596c>
   164f0:	add	r0, pc, r0
   164f4:	bx	lr
   164f8:	ldr	r0, [pc, #1024]	; 16900 <close@plt+0x5970>
   164fc:	add	r0, pc, r0
   16500:	bx	lr
   16504:	ldr	r0, [pc, #1016]	; 16904 <close@plt+0x5974>
   16508:	add	r0, pc, r0
   1650c:	bx	lr
   16510:	ldr	r0, [pc, #1008]	; 16908 <close@plt+0x5978>
   16514:	add	r0, pc, r0
   16518:	bx	lr
   1651c:	ldr	r0, [pc, #1000]	; 1690c <close@plt+0x597c>
   16520:	add	r0, pc, r0
   16524:	bx	lr
   16528:	ldr	r0, [pc, #992]	; 16910 <close@plt+0x5980>
   1652c:	add	r0, pc, r0
   16530:	bx	lr
   16534:	ldr	r0, [pc, #984]	; 16914 <close@plt+0x5984>
   16538:	add	r0, pc, r0
   1653c:	bx	lr
   16540:	ldr	r0, [pc, #976]	; 16918 <close@plt+0x5988>
   16544:	add	r0, pc, r0
   16548:	bx	lr
   1654c:	ldr	r0, [pc, #968]	; 1691c <close@plt+0x598c>
   16550:	add	r0, pc, r0
   16554:	bx	lr
   16558:	ldr	r0, [pc, #960]	; 16920 <close@plt+0x5990>
   1655c:	add	r0, pc, r0
   16560:	bx	lr
   16564:	ldr	r0, [pc, #952]	; 16924 <close@plt+0x5994>
   16568:	add	r0, pc, r0
   1656c:	bx	lr
   16570:	ldr	r0, [pc, #944]	; 16928 <close@plt+0x5998>
   16574:	add	r0, pc, r0
   16578:	bx	lr
   1657c:	ldr	r0, [pc, #936]	; 1692c <close@plt+0x599c>
   16580:	add	r0, pc, r0
   16584:	bx	lr
   16588:	ldr	r0, [pc, #928]	; 16930 <close@plt+0x59a0>
   1658c:	add	r0, pc, r0
   16590:	bx	lr
   16594:	ldr	r0, [pc, #920]	; 16934 <close@plt+0x59a4>
   16598:	add	r0, pc, r0
   1659c:	bx	lr
   165a0:	ldr	r0, [pc, #912]	; 16938 <close@plt+0x59a8>
   165a4:	add	r0, pc, r0
   165a8:	bx	lr
   165ac:	ldr	r0, [pc, #904]	; 1693c <close@plt+0x59ac>
   165b0:	add	r0, pc, r0
   165b4:	bx	lr
   165b8:	ldr	r0, [pc, #896]	; 16940 <close@plt+0x59b0>
   165bc:	add	r0, pc, r0
   165c0:	bx	lr
   165c4:	ldr	r0, [pc, #888]	; 16944 <close@plt+0x59b4>
   165c8:	add	r0, pc, r0
   165cc:	bx	lr
   165d0:	ldr	r0, [pc, #880]	; 16948 <close@plt+0x59b8>
   165d4:	add	r0, pc, r0
   165d8:	bx	lr
   165dc:	ldr	r0, [pc, #872]	; 1694c <close@plt+0x59bc>
   165e0:	add	r0, pc, r0
   165e4:	bx	lr
   165e8:	ldr	r0, [pc, #864]	; 16950 <close@plt+0x59c0>
   165ec:	add	r0, pc, r0
   165f0:	bx	lr
   165f4:	ldr	r0, [pc, #856]	; 16954 <close@plt+0x59c4>
   165f8:	add	r0, pc, r0
   165fc:	bx	lr
   16600:	ldr	r0, [pc, #848]	; 16958 <close@plt+0x59c8>
   16604:	add	r0, pc, r0
   16608:	bx	lr
   1660c:	ldr	r0, [pc, #840]	; 1695c <close@plt+0x59cc>
   16610:	add	r0, pc, r0
   16614:	bx	lr
   16618:	ldr	r0, [pc, #832]	; 16960 <close@plt+0x59d0>
   1661c:	add	r0, pc, r0
   16620:	bx	lr
   16624:	ldr	r0, [pc, #824]	; 16964 <close@plt+0x59d4>
   16628:	add	r0, pc, r0
   1662c:	bx	lr
   16630:	ldr	r0, [pc, #816]	; 16968 <close@plt+0x59d8>
   16634:	add	r0, pc, r0
   16638:	bx	lr
   1663c:	andeq	r9, r0, r0, ror #10
   16640:	andeq	r9, r0, ip, lsr #11
   16644:			; <UNDEFINED> instruction: 0x00009ab0
   16648:	andeq	r9, r0, r8, asr #11
   1664c:	andeq	sl, r0, ip, lsl r0
   16650:	andeq	r9, r0, ip, lsr #27
   16654:	andeq	sl, r0, r8, rrx
   16658:	andeq	sl, r0, r8, lsr #1
   1665c:	andeq	r9, r0, r4, asr #27
   16660:	andeq	r9, r0, r0, lsl lr
   16664:	andeq	r9, r0, ip, lsl #29
   16668:	andeq	r9, r0, r4, lsr lr
   1666c:	andeq	r9, r0, r8, asr #29
   16670:	andeq	r9, r0, r4, lsr #30
   16674:	andeq	sl, r0, r0, lsr #2
   16678:	andeq	r9, r0, ip, asr #30
   1667c:	muleq	r0, r8, r0
   16680:	andeq	sl, r0, r0, asr #2
   16684:			; <UNDEFINED> instruction: 0x0000a1bc
   16688:			; <UNDEFINED> instruction: 0x000096bc
   1668c:	andeq	r9, r0, r4, ror sl
   16690:	andeq	sl, r0, ip, asr #3
   16694:	strdeq	r9, [r0], -r4
   16698:	andeq	r9, r0, r8, lsl r7
   1669c:	andeq	r9, r0, r8, asr r5
   166a0:	andeq	r7, r0, r8, ror #13
   166a4:	andeq	r9, r0, ip, lsl #11
   166a8:			; <UNDEFINED> instruction: 0x000095b0
   166ac:	strdeq	r7, [r0], -r4
   166b0:	andeq	r7, r0, r4, lsr #14
   166b4:	ldrdeq	r7, [r0], -r8
   166b8:	andeq	r7, r0, ip, asr r7
   166bc:	andeq	r7, r0, r0, lsl r8
   166c0:	ldrdeq	r9, [r0], -r4
   166c4:	andeq	r9, r0, r4, ror r9
   166c8:	andeq	r9, r0, r0, lsl #20
   166cc:	andeq	r9, r0, r8, asr sl
   166d0:	andeq	r9, r0, r8, ror #21
   166d4:	andeq	r9, r0, r8, lsl #21
   166d8:	andeq	r9, r0, r0, lsr #22
   166dc:	andeq	r9, r0, r4, ror fp
   166e0:	andeq	r9, r0, r4, lsr #23
   166e4:	andeq	r9, r0, ip, lsl #13
   166e8:	andeq	r8, r0, r4, lsl pc
   166ec:			; <UNDEFINED> instruction: 0x00008cb4
   166f0:	andeq	r8, r0, r0, asr pc
   166f4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   166f8:	strdeq	r8, [r0], -r4
   166fc:	andeq	r8, r0, r0, lsr sp
   16700:			; <UNDEFINED> instruction: 0x00008dbc
   16704:	andeq	r8, r0, ip, ror #26
   16708:	andeq	r8, r0, r4, lsl #28
   1670c:	andeq	r8, r0, r0, lsr lr
   16710:	strdeq	r8, [r0], -r4
   16714:	andeq	r8, r0, r0, ror #28
   16718:	andeq	r8, r0, ip, lsl #31
   1671c:	andeq	r9, r0, ip, lsr r0
   16720:	andeq	r9, r0, r8, lsl #1
   16724:	andeq	r7, r0, ip, lsr #14
   16728:	andeq	r9, r0, ip, asr #1
   1672c:	ldrdeq	r8, [r0], -r0
   16730:	andeq	r8, r0, r8, ror #22
   16734:	andeq	r8, r0, r0, asr r3
   16738:	strdeq	r8, [r0], -r4
   1673c:	andeq	r8, r0, r8, asr #8
   16740:	andeq	r8, r0, ip, ror #9
   16744:	andeq	r8, r0, ip, ror r4
   16748:	andeq	r8, r0, r0, lsr #10
   1674c:	andeq	r7, r0, r4, ror #26
   16750:	andeq	r7, r0, r4, ror sl
   16754:	andeq	r7, r0, r0, lsr #27
   16758:	ldrdeq	r7, [r0], -ip
   1675c:	muleq	r0, ip, sl
   16760:	andeq	r7, r0, ip, ror #21
   16764:	muleq	r0, r0, fp
   16768:	andeq	r7, r0, r4, lsr fp
   1676c:	ldrdeq	r7, [r0], -r4
   16770:	andeq	r7, r0, r4, lsr ip
   16774:	andeq	r7, r0, r8, asr #28
   16778:	muleq	r0, r4, ip
   1677c:	strdeq	r8, [r0], -ip
   16780:	andeq	r7, r0, ip, asr #27
   16784:	andeq	r7, r0, r4, ror lr
   16788:			; <UNDEFINED> instruction: 0x00007eb0
   1678c:	andeq	r7, r0, ip, ror r6
   16790:	andeq	r7, r0, r0, lsl #30
   16794:	andeq	r8, r0, r4, lsl #10
   16798:	andeq	r7, r0, r0, lsr #12
   1679c:			; <UNDEFINED> instruction: 0x000076bc
   167a0:	strdeq	r7, [r0], -r0
   167a4:	andeq	r7, r0, r8, lsl #15
   167a8:	andeq	r7, r0, r0, lsr r7
   167ac:	andeq	r7, r0, r4, ror #15
   167b0:	andeq	r7, r0, ip, lsr r8
   167b4:	andeq	sl, r0, r0, ror r3
   167b8:	andeq	sl, r0, r8, asr #6
   167bc:	strdeq	r7, [r0], -r4
   167c0:	andeq	r7, r0, r8, lsl r6
   167c4:	andeq	r7, r0, r0, lsl #15
   167c8:	andeq	r8, r0, r8, lsl #3
   167cc:	andeq	r8, r0, r4, lsr #4
   167d0:	andeq	r7, r0, r8, asr #23
   167d4:	andeq	r8, r0, ip, asr r2
   167d8:	andeq	r8, r0, r4, lsl #6
   167dc:	andeq	r8, r0, ip, lsr #5
   167e0:	andeq	r8, r0, ip, asr #6
   167e4:	andeq	r7, r0, r8, lsl r6
   167e8:	andeq	r7, r0, ip, lsr #13
   167ec:	andeq	r7, r0, r0, asr r6
   167f0:	andeq	r8, r0, r4, asr #7
   167f4:	andeq	r7, r0, r0, lsl #10
   167f8:	andeq	r7, r0, r8, lsl #18
   167fc:			; <UNDEFINED> instruction: 0x000079b8
   16800:	andeq	r7, r0, r8, asr r9
   16804:	andeq	r7, r0, r0, lsl #23
   16808:	andeq	r7, r0, r8, lsr #16
   1680c:			; <UNDEFINED> instruction: 0x00007bb0
   16810:	andeq	r7, r0, r0, ror #9
   16814:	andeq	r7, r0, r4, lsr sp
   16818:	andeq	r7, r0, r0, ror #23
   1681c:	ldrdeq	r7, [r0], -r8
   16820:	andeq	r7, r0, r4, lsl #25
   16824:	andeq	r7, r0, r4, lsr r8
   16828:	andeq	r7, r0, ip, ror r9
   1682c:	ldrdeq	r8, [r0], -r0
   16830:	ldrdeq	r7, [r0], -r8
   16834:	ldrdeq	r7, [r0], -ip
   16838:	andeq	r7, r0, ip, lsr sl
   1683c:	andeq	r8, r0, ip, asr #21
   16840:	strdeq	r8, [r0], -r0
   16844:	andeq	r8, r0, r8, lsr #25
   16848:	andeq	r9, r0, r0, lsr r2
   1684c:	andeq	r8, r0, r4, ror #20
   16850:	andeq	r8, r0, r4, lsr #24
   16854:	andeq	r8, r0, ip, ror #18
   16858:	andeq	r8, r0, r8, lsr #19
   1685c:	andeq	r8, r0, ip, ror #19
   16860:	andeq	r8, r0, r4, lsr #21
   16864:	andeq	r8, r0, r0, lsr #16
   16868:	ldrdeq	r8, [r0], -r4
   1686c:	andeq	r8, r0, ip, asr #17
   16870:	andeq	r8, r0, r4, lsl fp
   16874:	andeq	r8, r0, r8, ror r8
   16878:	andeq	r9, r0, r8, lsr r5
   1687c:	andeq	r9, r0, r4, asr #8
   16880:	andeq	r9, r0, r0, ror #12
   16884:	muleq	r0, ip, r6
   16888:	andeq	r9, r0, r0, ror #10
   1688c:	muleq	r0, r8, r5
   16890:	ldrdeq	r9, [r0], -r4
   16894:	andeq	r7, r0, r8, lsl #31
   16898:	andeq	r8, r0, r0, lsl ip
   1689c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   168a0:	muleq	r0, r8, r2
   168a4:	andeq	r8, r0, r4, lsr #24
   168a8:	andeq	r8, r0, r0, lsr #11
   168ac:	andeq	r8, r0, r8, lsl #12
   168b0:	andeq	r8, r0, r8, asr #8
   168b4:	andeq	r8, r0, r4, ror r2
   168b8:	andeq	r8, r0, r8, lsr #6
   168bc:	andeq	r8, r0, ip, lsr #5
   168c0:	andeq	r8, r0, ip, asr #7
   168c4:	andeq	r8, r0, r4, ror #6
   168c8:	andeq	sl, r0, ip, lsr #5
   168cc:	andeq	sl, r0, r0, ror r4
   168d0:	andeq	sl, r0, r4, asr r2
   168d4:	ldrdeq	sl, [r0], -r0
   168d8:	andeq	r8, r0, r0, ror #3
   168dc:	strdeq	r8, [r0], -ip
   168e0:	andeq	r8, r0, r4, lsl #3
   168e4:	andeq	r8, r0, ip, lsl #9
   168e8:	andeq	r8, r0, r8, lsr #8
   168ec:	andeq	r9, r0, r4, lsr r8
   168f0:	andeq	r8, r0, r0, lsl #27
   168f4:	muleq	r0, r0, r2
   168f8:	andeq	r8, r0, r4, lsr #27
   168fc:	andeq	r8, r0, r0, lsr ip
   16900:	andeq	r8, r0, r8, lsr #25
   16904:	andeq	r8, r0, r4, asr ip
   16908:			; <UNDEFINED> instruction: 0x00008bb4
   1690c:	andeq	r8, r0, r4, ror #25
   16910:	muleq	r0, r4, ip
   16914:	strdeq	r7, [r0], -r4
   16918:	ldrdeq	r7, [r0], -ip
   1691c:	andeq	r9, r0, ip, ror r0
   16920:	andeq	r7, r0, r8, lsl sp
   16924:	strdeq	r7, [r0], -r8
   16928:	andeq	r7, r0, r8, lsr #22
   1692c:	ldrdeq	r8, [r0], -r4
   16930:	andeq	r8, r0, r8, lsl #10
   16934:	andeq	r7, r0, r8, ror sl
   16938:	andeq	r7, r0, ip, lsl #1
   1693c:	andeq	r8, r0, r8, lsr lr
   16940:	andeq	r7, r0, r4, lsr #32
   16944:	andeq	r6, r0, r0, lsr #31
   16948:	andeq	r9, r0, r0, ror r2
   1694c:			; <UNDEFINED> instruction: 0x00008db8
   16950:	andeq	r6, r0, r8, lsr #30
   16954:	strdeq	r6, [r0], -r4
   16958:	andeq	r9, r0, r0, lsl r5
   1695c:	muleq	r0, r0, r5
   16960:	andeq	r9, r0, ip, lsr r5
   16964:	andeq	r9, r0, r0, lsl r7
   16968:	andeq	r9, r0, r0, asr r4
   1696c:	strdeq	r9, [r0], -ip
   16970:	andeq	r8, r0, r4, ror #18
   16974:	strdeq	r8, [r0], -ip
   16978:	andeq	r8, r0, r8, ror #20
   1697c:			; <UNDEFINED> instruction: 0x000083b4
   16980:	andeq	r8, r0, r8, lsl #19
   16984:	andeq	r8, r0, ip, lsr #12
   16988:	andeq	fp, r0, r0, ror #23
   1698c:	andeq	r8, r0, r4, asr r6
   16990:	andeq	r8, r0, r8, lsl #15
   16994:			; <UNDEFINED> instruction: 0x000087b4
   16998:	andeq	r8, r0, ip, lsr pc
   1699c:	strheq	r9, [r0], -ip
   169a0:	andeq	r9, r0, r0, lsl #2
   169a4:	andeq	r8, r0, r0, asr pc
   169a8:	andeq	r8, r0, r4, lsr #21
   169ac:	strdeq	r9, [r0], -r8
   169b0:	andeq	r9, r0, ip, lsr #3
   169b4:	andeq	r8, r0, r8, asr #13
   169b8:	andeq	r8, r0, ip, lsr sp
   169bc:	andeq	r8, r0, r4, ror #28
   169c0:	andeq	r9, r0, r8, lsl #2
   169c4:	andeq	fp, r0, r0, lsr #14
   169c8:	ldrdeq	fp, [r0], -r0
   169cc:	andeq	fp, r0, r0, asr r9
   169d0:	andeq	fp, r0, r0, ror r6
   169d4:	andeq	fp, r0, r8, lsr #21
   169d8:	andeq	fp, r0, r4, lsr sl
   169dc:	andeq	fp, r0, ip, ror #20
   169e0:	andeq	fp, r0, r4, lsr #6
   169e4:			; <UNDEFINED> instruction: 0x0000afbc
   169e8:			; <UNDEFINED> instruction: 0x0000b7b0
   169ec:	andeq	fp, r0, r4, ror #12
   169f0:	strdeq	fp, [r0], -r0
   169f4:	strdeq	fp, [r0], -r4
   169f8:	andeq	fp, r0, r0, ror #18
   169fc:	andeq	fp, r0, r4, lsl r9
   16a00:	andeq	fp, r0, r8, ror #1
   16a04:	andeq	fp, r0, ip, lsl #3
   16a08:	ldrdeq	fp, [r0], -r0
   16a0c:	strdeq	r9, [r0], -ip
   16a10:	strdeq	fp, [r0], -r8
   16a14:			; <UNDEFINED> instruction: 0x0000adb0
   16a18:	ldrdeq	sl, [r0], -ip
   16a1c:	strdeq	sl, [r0], -r8
   16a20:	andeq	sl, r0, ip, ror pc
   16a24:	andeq	fp, r0, r8, lsr r0
   16a28:	andeq	sl, r0, r8, lsr #29
   16a2c:	andeq	sl, r0, r8, ror #21
   16a30:	muleq	r0, r8, sl
   16a34:	strdeq	fp, [r0], -r0
   16a38:	andeq	fp, r0, r0, asr #15
   16a3c:	andeq	sl, r0, r0, asr #31
   16a40:	andeq	fp, r0, r0, ror #14
   16a44:	andeq	sl, r0, r0, lsl r4
   16a48:	andeq	sl, r0, r4, ror #9
   16a4c:	andeq	sl, r0, r8, ror #3
   16a50:	ldrdeq	r9, [r0], -r0
   16a54:	andeq	r9, r0, ip, ror #24
   16a58:	andeq	sl, r0, r4, lsl #10
   16a5c:	andeq	sl, r0, ip, lsl #4
   16a60:	andeq	sl, r0, ip, lsl r4
   16a64:	andeq	sl, r0, r8, ror #4
   16a68:	andeq	r9, r0, ip, lsl #27
   16a6c:	andeq	fp, r0, r8, lsl #2
   16a70:	andeq	r9, r0, ip, asr #27
   16a74:	andeq	r9, r0, ip, ror r2
   16a78:	andeq	r9, r0, r0, lsl sp
   16a7c:	andeq	sl, r0, r8, asr #20
   16a80:	andeq	sl, r0, r8, lsr #21
   16a84:	andeq	sl, r0, r4, lsr fp
   16a88:	andeq	sl, r0, r4, ror #21
   16a8c:	andeq	sl, r0, ip, asr fp
   16a90:	andeq	sl, r0, r8, lsr #1
   16a94:	andeq	sl, r0, r0, asr r0
   16a98:	andeq	sl, r0, r0, ror #23
   16a9c:			; <UNDEFINED> instruction: 0x0000a2bc
   16aa0:	andeq	r9, r0, r0, ror #31
   16aa4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   16aa8:	strdeq	sl, [r0], -ip
   16aac:	andeq	r9, r0, r0, lsr #30
   16ab0:	andeq	sl, r0, ip, lsr r2
   16ab4:	strdeq	r9, [r0], -ip
   16ab8:	andeq	r9, r0, ip, ror #4
   16abc:	andeq	r9, r0, r4, lsl #6
   16ac0:	andeq	r9, r0, r0, asr #5
   16ac4:	andeq	r9, r0, r8, asr #6
   16ac8:	andeq	sl, r0, r0, lsl ip
   16acc:	andeq	sl, r0, r8, ror ip
   16ad0:	andeq	r8, r0, r0, lsr #9
   16ad4:	andeq	r9, r0, ip, ror #6
   16ad8:	andeq	r9, r0, r8, lsr #3
   16adc:	andeq	r9, r0, r4, ror r7
   16ae0:	andeq	r9, r0, r4, lsr r8
   16ae4:	andeq	r9, r0, r8, ror #16
   16ae8:	andeq	r9, r0, ip, ror r0
   16aec:	andeq	r9, r0, r0, asr #1
   16af0:	andeq	r9, r0, ip, ror r8
   16af4:	andeq	r8, r0, r8, asr #31
   16af8:	andeq	r9, r0, r8
   16afc:	muleq	r0, r4, r6
   16b00:	andeq	r9, r0, r0, lsr r6
   16b04:	andeq	r9, r0, r0, ror r3
   16b08:	andeq	r9, r0, r8, lsr #9
   16b0c:	andeq	r9, r0, r4, asr r4
   16b10:	muleq	r0, r0, r3
   16b14:	muleq	r0, r0, r6
   16b18:	andeq	r9, r0, r4, ror #7
   16b1c:	andeq	sl, r0, r8, asr r3
   16b20:	andeq	sl, r0, r0, lsl #12
   16b24:			; <UNDEFINED> instruction: 0x0000a5b0
   16b28:	andeq	r9, r0, r8, asr #24
   16b2c:	andeq	sl, r0, ip, lsr #31
   16b30:	strdeq	sl, [r0], -r8
   16b34:	andeq	fp, r0, r4, lsr r1
   16b38:	ldrdeq	sl, [r0], -r4
   16b3c:	andeq	fp, r0, r0, ror r0
   16b40:	andeq	fp, r0, r4, asr r1
   16b44:	andeq	fp, r0, r0, lsl r0
   16b48:	andeq	fp, r0, r4, lsr #1
   16b4c:	strdeq	r9, [r0], -r4
   16b50:	andeq	r8, r0, r8, lsl lr
   16b54:	andeq	r8, r0, ip, ror #28
   16b58:	andeq	sl, r0, r4, asr #13
   16b5c:	andeq	r8, r0, r8, asr #26
   16b60:	strdeq	sl, [r0], -r0
   16b64:	andeq	r9, r0, r8, ror #24
   16b68:	andeq	r8, r0, r0, lsl #27
   16b6c:	andeq	sl, r0, ip, lsr #12
   16b70:	andeq	sl, r0, r0, ror #10
   16b74:	muleq	r0, r0, r2
   16b78:			; <UNDEFINED> instruction: 0x0000abb0
   16b7c:	andeq	sl, r0, r8, ror #8
   16b80:	andeq	sl, r0, r0, lsr #11
   16b84:	andeq	r9, r0, r4, asr #16
   16b88:	andeq	sl, r0, ip, lsl #6
   16b8c:	muleq	r0, r4, r3
   16b90:	andeq	sl, r0, ip, asr #7
   16b94:	andeq	sl, r0, ip, ror r2
   16b98:	andeq	sl, r0, r4, lsr #6
   16b9c:	andeq	r9, r0, r4, lsr #21
   16ba0:	andeq	sl, r0, r0, ror #2
   16ba4:	andeq	r9, r0, ip, lsl #14
   16ba8:	andeq	r9, r0, r8, asr #14
   16bac:			; <UNDEFINED> instruction: 0x000097b4
   16bb0:	andeq	r9, r0, r0, ror #14
   16bb4:	strdeq	r9, [r0], -r8
   16bb8:	andeq	sl, r0, r4, lsr r1
   16bbc:	andeq	sl, r0, r4, ror #11
   16bc0:	andeq	r9, r0, r4, ror #22
   16bc4:	andeq	sl, r0, r8, ror #31
   16bc8:	ldrdeq	sl, [r0], -r8
   16bcc:	andeq	r9, r0, r4, lsl #12
   16bd0:	andeq	r6, r0, ip, ror #11
   16bd4:	andeq	r8, r0, ip, lsl #23
   16bd8:	andeq	fp, r0, ip, lsr #9
   16bdc:	andeq	r7, r0, ip, lsr ip
   16be0:	ldrdeq	r7, [r0], -ip
   16be4:	andeq	r8, r0, r8, lsl r1
   16be8:	andeq	r6, r0, r0, ror fp
   16bec:	andeq	r8, r0, r4, lsl r6
   16bf0:	andeq	r9, r0, r8, asr #32
   16bf4:	andeq	r7, r0, r4, ror #2
   16bf8:	andeq	r6, r0, r0, lsr #7
   16bfc:	andeq	r8, r0, ip, lsl #23
   16c00:	andeq	r9, r0, r8, asr r6
   16c04:	andeq	r8, r0, r0, lsr ip
   16c08:	andeq	r9, r0, r0, ror r7
   16c0c:	andeq	sl, r0, r4, ror sp
   16c10:	andeq	sl, r0, r0, asr #2
   16c14:	andeq	sl, r0, ip, lsl #7
   16c18:	strdeq	sl, [r0], -r4
   16c1c:	strdeq	sl, [r0], -r0
   16c20:	andeq	sl, r0, r8, rrx
   16c24:	andeq	sl, r0, r4, ror #27
   16c28:	andeq	r9, r0, ip, lsl r0
   16c2c:	ldrdeq	r9, [r0], -r8
   16c30:	strheq	r9, [r0], -ip
   16c34:	andeq	r8, r0, r0, lsr ip
   16c38:	andeq	r9, r0, ip, ror #17
   16c3c:			; <UNDEFINED> instruction: 0x0000abb4
   16c40:	andeq	sl, r0, r4, lsr ip
   16c44:	andeq	r9, r0, r4, lsr #6
   16c48:	andeq	r8, r0, r0, lsr sp
   16c4c:	andeq	r8, r0, r4, ror lr
   16c50:	andeq	r8, r0, r4, asr #27
   16c54:	andeq	r8, r0, r0, ror #24
   16c58:	andeq	r9, r0, r0, ror lr
   16c5c:	andeq	r9, r0, r4, lsl #23
   16c60:	andeq	r9, r0, r4, asr #15
   16c64:	andeq	r9, r0, r8, asr #24
   16c68:	andeq	sl, r0, ip, lsl r5
   16c6c:	andeq	r9, r0, ip, lsl #14
   16c70:	andeq	sl, r0, ip, asr #14
   16c74:	andeq	sl, r0, r0, lsr r6
   16c78:	andeq	sl, r0, r0, lsr r4
   16c7c:	andeq	r9, r0, ip, ror #20
   16c80:	muleq	r0, r8, ip
   16c84:	andeq	r9, r0, r4, asr #19
   16c88:	andeq	r9, r0, r8, lsl sp
   16c8c:	andeq	sl, r0, r4, ror #12
   16c90:	andeq	sl, r0, ip, lsr #10
   16c94:	ldrdeq	sl, [r0], -r4
   16c98:	andeq	r9, r0, r0, asr #5
   16c9c:	andeq	r8, r0, ip, ror #8
   16ca0:	ldr	r0, [pc, #-828]	; 1696c <close@plt+0x59dc>
   16ca4:	add	r0, pc, r0
   16ca8:	bx	lr
   16cac:	ldr	r0, [pc, #-836]	; 16970 <close@plt+0x59e0>
   16cb0:	add	r0, pc, r0
   16cb4:	bx	lr
   16cb8:	ldr	r0, [pc, #-844]	; 16974 <close@plt+0x59e4>
   16cbc:	add	r0, pc, r0
   16cc0:	bx	lr
   16cc4:	ldr	r0, [pc, #-852]	; 16978 <close@plt+0x59e8>
   16cc8:	add	r0, pc, r0
   16ccc:	bx	lr
   16cd0:	ldr	r0, [pc, #-860]	; 1697c <close@plt+0x59ec>
   16cd4:	add	r0, pc, r0
   16cd8:	bx	lr
   16cdc:	ldr	r0, [pc, #-868]	; 16980 <close@plt+0x59f0>
   16ce0:	add	r0, pc, r0
   16ce4:	bx	lr
   16ce8:	ldr	r0, [pc, #-876]	; 16984 <close@plt+0x59f4>
   16cec:	add	r0, pc, r0
   16cf0:	bx	lr
   16cf4:	ldr	r0, [pc, #-884]	; 16988 <close@plt+0x59f8>
   16cf8:	add	r0, pc, r0
   16cfc:	bx	lr
   16d00:	ldr	r0, [pc, #-892]	; 1698c <close@plt+0x59fc>
   16d04:	add	r0, pc, r0
   16d08:	bx	lr
   16d0c:	ldr	r0, [pc, #-900]	; 16990 <close@plt+0x5a00>
   16d10:	add	r0, pc, r0
   16d14:	bx	lr
   16d18:	ldr	r0, [pc, #-908]	; 16994 <close@plt+0x5a04>
   16d1c:	add	r0, pc, r0
   16d20:	bx	lr
   16d24:	ldr	r0, [pc, #-916]	; 16998 <close@plt+0x5a08>
   16d28:	add	r0, pc, r0
   16d2c:	bx	lr
   16d30:	ldr	r0, [pc, #-924]	; 1699c <close@plt+0x5a0c>
   16d34:	add	r0, pc, r0
   16d38:	bx	lr
   16d3c:	ldr	r0, [pc, #-932]	; 169a0 <close@plt+0x5a10>
   16d40:	add	r0, pc, r0
   16d44:	bx	lr
   16d48:	ldr	r0, [pc, #-940]	; 169a4 <close@plt+0x5a14>
   16d4c:	add	r0, pc, r0
   16d50:	bx	lr
   16d54:	ldr	r0, [pc, #-948]	; 169a8 <close@plt+0x5a18>
   16d58:	add	r0, pc, r0
   16d5c:	bx	lr
   16d60:	ldr	r0, [pc, #-956]	; 169ac <close@plt+0x5a1c>
   16d64:	add	r0, pc, r0
   16d68:	bx	lr
   16d6c:	ldr	r0, [pc, #-964]	; 169b0 <close@plt+0x5a20>
   16d70:	add	r0, pc, r0
   16d74:	bx	lr
   16d78:	ldr	r0, [pc, #-972]	; 169b4 <close@plt+0x5a24>
   16d7c:	add	r0, pc, r0
   16d80:	bx	lr
   16d84:	ldr	r0, [pc, #-980]	; 169b8 <close@plt+0x5a28>
   16d88:	add	r0, pc, r0
   16d8c:	bx	lr
   16d90:	ldr	r0, [pc, #-988]	; 169bc <close@plt+0x5a2c>
   16d94:	add	r0, pc, r0
   16d98:	bx	lr
   16d9c:	ldr	r0, [pc, #-996]	; 169c0 <close@plt+0x5a30>
   16da0:	add	r0, pc, r0
   16da4:	bx	lr
   16da8:	ldr	r0, [pc, #-1004]	; 169c4 <close@plt+0x5a34>
   16dac:	add	r0, pc, r0
   16db0:	bx	lr
   16db4:	ldr	r0, [pc, #-1012]	; 169c8 <close@plt+0x5a38>
   16db8:	add	r0, pc, r0
   16dbc:	bx	lr
   16dc0:	ldr	r0, [pc, #-1020]	; 169cc <close@plt+0x5a3c>
   16dc4:	add	r0, pc, r0
   16dc8:	bx	lr
   16dcc:	ldr	r0, [pc, #-1028]	; 169d0 <close@plt+0x5a40>
   16dd0:	add	r0, pc, r0
   16dd4:	bx	lr
   16dd8:	ldr	r0, [pc, #-1036]	; 169d4 <close@plt+0x5a44>
   16ddc:	add	r0, pc, r0
   16de0:	bx	lr
   16de4:	ldr	r0, [pc, #-1044]	; 169d8 <close@plt+0x5a48>
   16de8:	add	r0, pc, r0
   16dec:	bx	lr
   16df0:	ldr	r0, [pc, #-1052]	; 169dc <close@plt+0x5a4c>
   16df4:	add	r0, pc, r0
   16df8:	bx	lr
   16dfc:	ldr	r0, [pc, #-1060]	; 169e0 <close@plt+0x5a50>
   16e00:	add	r0, pc, r0
   16e04:	bx	lr
   16e08:	ldr	r0, [pc, #-1068]	; 169e4 <close@plt+0x5a54>
   16e0c:	add	r0, pc, r0
   16e10:	bx	lr
   16e14:	ldr	r0, [pc, #-1076]	; 169e8 <close@plt+0x5a58>
   16e18:	add	r0, pc, r0
   16e1c:	bx	lr
   16e20:	ldr	r0, [pc, #-1084]	; 169ec <close@plt+0x5a5c>
   16e24:	add	r0, pc, r0
   16e28:	bx	lr
   16e2c:	ldr	r0, [pc, #-1092]	; 169f0 <close@plt+0x5a60>
   16e30:	add	r0, pc, r0
   16e34:	bx	lr
   16e38:	ldr	r0, [pc, #-1100]	; 169f4 <close@plt+0x5a64>
   16e3c:	add	r0, pc, r0
   16e40:	bx	lr
   16e44:	ldr	r0, [pc, #-1108]	; 169f8 <close@plt+0x5a68>
   16e48:	add	r0, pc, r0
   16e4c:	bx	lr
   16e50:	ldr	r0, [pc, #-1116]	; 169fc <close@plt+0x5a6c>
   16e54:	add	r0, pc, r0
   16e58:	bx	lr
   16e5c:	ldr	r0, [pc, #-1124]	; 16a00 <close@plt+0x5a70>
   16e60:	add	r0, pc, r0
   16e64:	bx	lr
   16e68:	ldr	r0, [pc, #-1132]	; 16a04 <close@plt+0x5a74>
   16e6c:	add	r0, pc, r0
   16e70:	bx	lr
   16e74:	ldr	r0, [pc, #-1140]	; 16a08 <close@plt+0x5a78>
   16e78:	add	r0, pc, r0
   16e7c:	bx	lr
   16e80:	ldr	r0, [pc, #-1148]	; 16a0c <close@plt+0x5a7c>
   16e84:	add	r0, pc, r0
   16e88:	bx	lr
   16e8c:	ldr	r0, [pc, #-1156]	; 16a10 <close@plt+0x5a80>
   16e90:	add	r0, pc, r0
   16e94:	bx	lr
   16e98:	ldr	r0, [pc, #-1164]	; 16a14 <close@plt+0x5a84>
   16e9c:	add	r0, pc, r0
   16ea0:	bx	lr
   16ea4:	ldr	r0, [pc, #-1172]	; 16a18 <close@plt+0x5a88>
   16ea8:	add	r0, pc, r0
   16eac:	bx	lr
   16eb0:	ldr	r0, [pc, #-1180]	; 16a1c <close@plt+0x5a8c>
   16eb4:	add	r0, pc, r0
   16eb8:	bx	lr
   16ebc:	ldr	r0, [pc, #-1188]	; 16a20 <close@plt+0x5a90>
   16ec0:	add	r0, pc, r0
   16ec4:	bx	lr
   16ec8:	ldr	r0, [pc, #-1196]	; 16a24 <close@plt+0x5a94>
   16ecc:	add	r0, pc, r0
   16ed0:	bx	lr
   16ed4:	ldr	r0, [pc, #-1204]	; 16a28 <close@plt+0x5a98>
   16ed8:	add	r0, pc, r0
   16edc:	bx	lr
   16ee0:	ldr	r0, [pc, #-1212]	; 16a2c <close@plt+0x5a9c>
   16ee4:	add	r0, pc, r0
   16ee8:	bx	lr
   16eec:	ldr	r0, [pc, #-1220]	; 16a30 <close@plt+0x5aa0>
   16ef0:	add	r0, pc, r0
   16ef4:	bx	lr
   16ef8:	ldr	r0, [pc, #-1228]	; 16a34 <close@plt+0x5aa4>
   16efc:	add	r0, pc, r0
   16f00:	bx	lr
   16f04:	ldr	r0, [pc, #-1236]	; 16a38 <close@plt+0x5aa8>
   16f08:	add	r0, pc, r0
   16f0c:	bx	lr
   16f10:	ldr	r0, [pc, #-1244]	; 16a3c <close@plt+0x5aac>
   16f14:	add	r0, pc, r0
   16f18:	bx	lr
   16f1c:	ldr	r0, [pc, #-1252]	; 16a40 <close@plt+0x5ab0>
   16f20:	add	r0, pc, r0
   16f24:	bx	lr
   16f28:	ldr	r0, [pc, #-1260]	; 16a44 <close@plt+0x5ab4>
   16f2c:	add	r0, pc, r0
   16f30:	bx	lr
   16f34:	ldr	r0, [pc, #-1268]	; 16a48 <close@plt+0x5ab8>
   16f38:	add	r0, pc, r0
   16f3c:	bx	lr
   16f40:	ldr	r0, [pc, #-1276]	; 16a4c <close@plt+0x5abc>
   16f44:	add	r0, pc, r0
   16f48:	bx	lr
   16f4c:	ldr	r0, [pc, #-1284]	; 16a50 <close@plt+0x5ac0>
   16f50:	add	r0, pc, r0
   16f54:	bx	lr
   16f58:	ldr	r0, [pc, #-1292]	; 16a54 <close@plt+0x5ac4>
   16f5c:	add	r0, pc, r0
   16f60:	bx	lr
   16f64:	ldr	r0, [pc, #-1300]	; 16a58 <close@plt+0x5ac8>
   16f68:	add	r0, pc, r0
   16f6c:	bx	lr
   16f70:	ldr	r0, [pc, #-1308]	; 16a5c <close@plt+0x5acc>
   16f74:	add	r0, pc, r0
   16f78:	bx	lr
   16f7c:	ldr	r0, [pc, #-1316]	; 16a60 <close@plt+0x5ad0>
   16f80:	add	r0, pc, r0
   16f84:	bx	lr
   16f88:	ldr	r0, [pc, #-1324]	; 16a64 <close@plt+0x5ad4>
   16f8c:	add	r0, pc, r0
   16f90:	bx	lr
   16f94:	ldr	r0, [pc, #-1332]	; 16a68 <close@plt+0x5ad8>
   16f98:	add	r0, pc, r0
   16f9c:	bx	lr
   16fa0:	ldr	r0, [pc, #-1340]	; 16a6c <close@plt+0x5adc>
   16fa4:	add	r0, pc, r0
   16fa8:	bx	lr
   16fac:	ldr	r0, [pc, #-1348]	; 16a70 <close@plt+0x5ae0>
   16fb0:	add	r0, pc, r0
   16fb4:	bx	lr
   16fb8:	ldr	r0, [pc, #-1356]	; 16a74 <close@plt+0x5ae4>
   16fbc:	add	r0, pc, r0
   16fc0:	bx	lr
   16fc4:	ldr	r0, [pc, #-1364]	; 16a78 <close@plt+0x5ae8>
   16fc8:	add	r0, pc, r0
   16fcc:	bx	lr
   16fd0:	ldr	r0, [pc, #-1372]	; 16a7c <close@plt+0x5aec>
   16fd4:	add	r0, pc, r0
   16fd8:	bx	lr
   16fdc:	ldr	r0, [pc, #-1380]	; 16a80 <close@plt+0x5af0>
   16fe0:	add	r0, pc, r0
   16fe4:	bx	lr
   16fe8:	ldr	r0, [pc, #-1388]	; 16a84 <close@plt+0x5af4>
   16fec:	add	r0, pc, r0
   16ff0:	bx	lr
   16ff4:	ldr	r0, [pc, #-1396]	; 16a88 <close@plt+0x5af8>
   16ff8:	add	r0, pc, r0
   16ffc:	bx	lr
   17000:	ldr	r0, [pc, #-1404]	; 16a8c <close@plt+0x5afc>
   17004:	add	r0, pc, r0
   17008:	bx	lr
   1700c:	ldr	r0, [pc, #-1412]	; 16a90 <close@plt+0x5b00>
   17010:	add	r0, pc, r0
   17014:	bx	lr
   17018:	ldr	r0, [pc, #-1420]	; 16a94 <close@plt+0x5b04>
   1701c:	add	r0, pc, r0
   17020:	bx	lr
   17024:	ldr	r0, [pc, #-1428]	; 16a98 <close@plt+0x5b08>
   17028:	add	r0, pc, r0
   1702c:	bx	lr
   17030:	ldr	r0, [pc, #-1436]	; 16a9c <close@plt+0x5b0c>
   17034:	add	r0, pc, r0
   17038:	bx	lr
   1703c:	ldr	r0, [pc, #-1444]	; 16aa0 <close@plt+0x5b10>
   17040:	add	r0, pc, r0
   17044:	bx	lr
   17048:	ldr	r0, [pc, #-1452]	; 16aa4 <close@plt+0x5b14>
   1704c:	add	r0, pc, r0
   17050:	bx	lr
   17054:	ldr	r0, [pc, #-1460]	; 16aa8 <close@plt+0x5b18>
   17058:	add	r0, pc, r0
   1705c:	bx	lr
   17060:	ldr	r0, [pc, #-1468]	; 16aac <close@plt+0x5b1c>
   17064:	add	r0, pc, r0
   17068:	bx	lr
   1706c:	ldr	r0, [pc, #-1476]	; 16ab0 <close@plt+0x5b20>
   17070:	add	r0, pc, r0
   17074:	bx	lr
   17078:	ldr	r0, [pc, #-1484]	; 16ab4 <close@plt+0x5b24>
   1707c:	add	r0, pc, r0
   17080:	bx	lr
   17084:	ldr	r0, [pc, #-1492]	; 16ab8 <close@plt+0x5b28>
   17088:	add	r0, pc, r0
   1708c:	bx	lr
   17090:	ldr	r0, [pc, #-1500]	; 16abc <close@plt+0x5b2c>
   17094:	add	r0, pc, r0
   17098:	bx	lr
   1709c:	ldr	r0, [pc, #-1508]	; 16ac0 <close@plt+0x5b30>
   170a0:	add	r0, pc, r0
   170a4:	bx	lr
   170a8:	ldr	r0, [pc, #-1516]	; 16ac4 <close@plt+0x5b34>
   170ac:	add	r0, pc, r0
   170b0:	bx	lr
   170b4:	ldr	r0, [pc, #-1524]	; 16ac8 <close@plt+0x5b38>
   170b8:	add	r0, pc, r0
   170bc:	bx	lr
   170c0:	ldr	r0, [pc, #-1532]	; 16acc <close@plt+0x5b3c>
   170c4:	add	r0, pc, r0
   170c8:	bx	lr
   170cc:	ldr	r0, [pc, #-1540]	; 16ad0 <close@plt+0x5b40>
   170d0:	add	r0, pc, r0
   170d4:	bx	lr
   170d8:	ldr	r0, [pc, #-1548]	; 16ad4 <close@plt+0x5b44>
   170dc:	add	r0, pc, r0
   170e0:	bx	lr
   170e4:	ldr	r0, [pc, #-1556]	; 16ad8 <close@plt+0x5b48>
   170e8:	add	r0, pc, r0
   170ec:	bx	lr
   170f0:	ldr	r0, [pc, #-1564]	; 16adc <close@plt+0x5b4c>
   170f4:	add	r0, pc, r0
   170f8:	bx	lr
   170fc:	ldr	r0, [pc, #-1572]	; 16ae0 <close@plt+0x5b50>
   17100:	add	r0, pc, r0
   17104:	bx	lr
   17108:	ldr	r0, [pc, #-1580]	; 16ae4 <close@plt+0x5b54>
   1710c:	add	r0, pc, r0
   17110:	bx	lr
   17114:	ldr	r0, [pc, #-1588]	; 16ae8 <close@plt+0x5b58>
   17118:	add	r0, pc, r0
   1711c:	bx	lr
   17120:	ldr	r0, [pc, #-1596]	; 16aec <close@plt+0x5b5c>
   17124:	add	r0, pc, r0
   17128:	bx	lr
   1712c:	ldr	r0, [pc, #-1604]	; 16af0 <close@plt+0x5b60>
   17130:	add	r0, pc, r0
   17134:	bx	lr
   17138:	ldr	r0, [pc, #-1612]	; 16af4 <close@plt+0x5b64>
   1713c:	add	r0, pc, r0
   17140:	bx	lr
   17144:	ldr	r0, [pc, #-1620]	; 16af8 <close@plt+0x5b68>
   17148:	add	r0, pc, r0
   1714c:	bx	lr
   17150:	ldr	r0, [pc, #-1628]	; 16afc <close@plt+0x5b6c>
   17154:	add	r0, pc, r0
   17158:	bx	lr
   1715c:	ldr	r0, [pc, #-1636]	; 16b00 <close@plt+0x5b70>
   17160:	add	r0, pc, r0
   17164:	bx	lr
   17168:	ldr	r0, [pc, #-1644]	; 16b04 <close@plt+0x5b74>
   1716c:	add	r0, pc, r0
   17170:	bx	lr
   17174:	ldr	r0, [pc, #-1652]	; 16b08 <close@plt+0x5b78>
   17178:	add	r0, pc, r0
   1717c:	bx	lr
   17180:	ldr	r0, [pc, #-1660]	; 16b0c <close@plt+0x5b7c>
   17184:	add	r0, pc, r0
   17188:	bx	lr
   1718c:	ldr	r0, [pc, #-1668]	; 16b10 <close@plt+0x5b80>
   17190:	add	r0, pc, r0
   17194:	bx	lr
   17198:	ldr	r0, [pc, #-1676]	; 16b14 <close@plt+0x5b84>
   1719c:	add	r0, pc, r0
   171a0:	bx	lr
   171a4:	ldr	r0, [pc, #-1684]	; 16b18 <close@plt+0x5b88>
   171a8:	add	r0, pc, r0
   171ac:	bx	lr
   171b0:	ldr	r0, [pc, #-1692]	; 16b1c <close@plt+0x5b8c>
   171b4:	add	r0, pc, r0
   171b8:	bx	lr
   171bc:	ldr	r0, [pc, #-1700]	; 16b20 <close@plt+0x5b90>
   171c0:	add	r0, pc, r0
   171c4:	bx	lr
   171c8:	ldr	r0, [pc, #-1708]	; 16b24 <close@plt+0x5b94>
   171cc:	add	r0, pc, r0
   171d0:	bx	lr
   171d4:	ldr	r0, [pc, #-1716]	; 16b28 <close@plt+0x5b98>
   171d8:	add	r0, pc, r0
   171dc:	bx	lr
   171e0:	ldr	r0, [pc, #-1724]	; 16b2c <close@plt+0x5b9c>
   171e4:	add	r0, pc, r0
   171e8:	bx	lr
   171ec:	ldr	r0, [pc, #-1732]	; 16b30 <close@plt+0x5ba0>
   171f0:	add	r0, pc, r0
   171f4:	bx	lr
   171f8:	ldr	r0, [pc, #-1740]	; 16b34 <close@plt+0x5ba4>
   171fc:	add	r0, pc, r0
   17200:	bx	lr
   17204:	ldr	r0, [pc, #-1748]	; 16b38 <close@plt+0x5ba8>
   17208:	add	r0, pc, r0
   1720c:	bx	lr
   17210:	ldr	r0, [pc, #-1756]	; 16b3c <close@plt+0x5bac>
   17214:	add	r0, pc, r0
   17218:	bx	lr
   1721c:	ldr	r0, [pc, #-1764]	; 16b40 <close@plt+0x5bb0>
   17220:	add	r0, pc, r0
   17224:	bx	lr
   17228:	ldr	r0, [pc, #-1772]	; 16b44 <close@plt+0x5bb4>
   1722c:	add	r0, pc, r0
   17230:	bx	lr
   17234:	ldr	r0, [pc, #-1780]	; 16b48 <close@plt+0x5bb8>
   17238:	add	r0, pc, r0
   1723c:	bx	lr
   17240:	ldr	r0, [pc, #-1788]	; 16b4c <close@plt+0x5bbc>
   17244:	add	r0, pc, r0
   17248:	bx	lr
   1724c:	ldr	r0, [pc, #-1796]	; 16b50 <close@plt+0x5bc0>
   17250:	add	r0, pc, r0
   17254:	bx	lr
   17258:	ldr	r0, [pc, #-1804]	; 16b54 <close@plt+0x5bc4>
   1725c:	add	r0, pc, r0
   17260:	bx	lr
   17264:	ldr	r0, [pc, #-1812]	; 16b58 <close@plt+0x5bc8>
   17268:	add	r0, pc, r0
   1726c:	bx	lr
   17270:	ldr	r0, [pc, #-1820]	; 16b5c <close@plt+0x5bcc>
   17274:	add	r0, pc, r0
   17278:	bx	lr
   1727c:	ldr	r0, [pc, #-1828]	; 16b60 <close@plt+0x5bd0>
   17280:	add	r0, pc, r0
   17284:	bx	lr
   17288:	ldr	r0, [pc, #-1836]	; 16b64 <close@plt+0x5bd4>
   1728c:	add	r0, pc, r0
   17290:	bx	lr
   17294:	ldr	r0, [pc, #-1844]	; 16b68 <close@plt+0x5bd8>
   17298:	add	r0, pc, r0
   1729c:	bx	lr
   172a0:	ldr	r0, [pc, #-1852]	; 16b6c <close@plt+0x5bdc>
   172a4:	add	r0, pc, r0
   172a8:	bx	lr
   172ac:	ldr	r0, [pc, #-1860]	; 16b70 <close@plt+0x5be0>
   172b0:	add	r0, pc, r0
   172b4:	bx	lr
   172b8:	ldr	r0, [pc, #-1868]	; 16b74 <close@plt+0x5be4>
   172bc:	add	r0, pc, r0
   172c0:	bx	lr
   172c4:	ldr	r0, [pc, #-1876]	; 16b78 <close@plt+0x5be8>
   172c8:	add	r0, pc, r0
   172cc:	bx	lr
   172d0:	ldr	r0, [pc, #-1884]	; 16b7c <close@plt+0x5bec>
   172d4:	add	r0, pc, r0
   172d8:	bx	lr
   172dc:	ldr	r0, [pc, #-1892]	; 16b80 <close@plt+0x5bf0>
   172e0:	add	r0, pc, r0
   172e4:	bx	lr
   172e8:	ldr	r0, [pc, #-1900]	; 16b84 <close@plt+0x5bf4>
   172ec:	add	r0, pc, r0
   172f0:	bx	lr
   172f4:	ldr	r0, [pc, #-1908]	; 16b88 <close@plt+0x5bf8>
   172f8:	add	r0, pc, r0
   172fc:	bx	lr
   17300:	ldr	r0, [pc, #-1916]	; 16b8c <close@plt+0x5bfc>
   17304:	add	r0, pc, r0
   17308:	bx	lr
   1730c:	ldr	r0, [pc, #-1924]	; 16b90 <close@plt+0x5c00>
   17310:	add	r0, pc, r0
   17314:	bx	lr
   17318:	ldr	r0, [pc, #-1932]	; 16b94 <close@plt+0x5c04>
   1731c:	add	r0, pc, r0
   17320:	bx	lr
   17324:	ldr	r0, [pc, #-1940]	; 16b98 <close@plt+0x5c08>
   17328:	add	r0, pc, r0
   1732c:	bx	lr
   17330:	ldr	r0, [pc, #-1948]	; 16b9c <close@plt+0x5c0c>
   17334:	add	r0, pc, r0
   17338:	bx	lr
   1733c:	ldr	r0, [pc, #-1956]	; 16ba0 <close@plt+0x5c10>
   17340:	add	r0, pc, r0
   17344:	bx	lr
   17348:	ldr	r0, [pc, #-1964]	; 16ba4 <close@plt+0x5c14>
   1734c:	add	r0, pc, r0
   17350:	bx	lr
   17354:	ldr	r0, [pc, #-1972]	; 16ba8 <close@plt+0x5c18>
   17358:	add	r0, pc, r0
   1735c:	bx	lr
   17360:	ldr	r0, [pc, #-1980]	; 16bac <close@plt+0x5c1c>
   17364:	add	r0, pc, r0
   17368:	bx	lr
   1736c:	ldr	r0, [pc, #-1988]	; 16bb0 <close@plt+0x5c20>
   17370:	add	r0, pc, r0
   17374:	bx	lr
   17378:	ldr	r0, [pc, #-1996]	; 16bb4 <close@plt+0x5c24>
   1737c:	add	r0, pc, r0
   17380:	bx	lr
   17384:	ldr	r0, [pc, #-2004]	; 16bb8 <close@plt+0x5c28>
   17388:	add	r0, pc, r0
   1738c:	bx	lr
   17390:	ldr	r0, [pc, #-2012]	; 16bbc <close@plt+0x5c2c>
   17394:	add	r0, pc, r0
   17398:	bx	lr
   1739c:	ldr	r0, [pc, #-2020]	; 16bc0 <close@plt+0x5c30>
   173a0:	add	r0, pc, r0
   173a4:	bx	lr
   173a8:	ldr	r0, [pc, #-2028]	; 16bc4 <close@plt+0x5c34>
   173ac:	add	r0, pc, r0
   173b0:	bx	lr
   173b4:	ldr	r0, [pc, #-2036]	; 16bc8 <close@plt+0x5c38>
   173b8:	add	r0, pc, r0
   173bc:	bx	lr
   173c0:	ldr	r0, [pc, #-2044]	; 16bcc <close@plt+0x5c3c>
   173c4:	add	r0, pc, r0
   173c8:	bx	lr
   173cc:	ldr	r0, [pc, #-2052]	; 16bd0 <close@plt+0x5c40>
   173d0:	add	r0, pc, r0
   173d4:	bx	lr
   173d8:	ldr	r0, [pc, #-2060]	; 16bd4 <close@plt+0x5c44>
   173dc:	add	r0, pc, r0
   173e0:	bx	lr
   173e4:	ldr	r0, [pc, #-2068]	; 16bd8 <close@plt+0x5c48>
   173e8:	add	r0, pc, r0
   173ec:	bx	lr
   173f0:	ldr	r0, [pc, #-2076]	; 16bdc <close@plt+0x5c4c>
   173f4:	add	r0, pc, r0
   173f8:	bx	lr
   173fc:	ldr	r0, [pc, #-2084]	; 16be0 <close@plt+0x5c50>
   17400:	add	r0, pc, r0
   17404:	bx	lr
   17408:	ldr	r0, [pc, #-2092]	; 16be4 <close@plt+0x5c54>
   1740c:	add	r0, pc, r0
   17410:	bx	lr
   17414:	ldr	r0, [pc, #-2100]	; 16be8 <close@plt+0x5c58>
   17418:	add	r0, pc, r0
   1741c:	bx	lr
   17420:	ldr	r0, [pc, #-2108]	; 16bec <close@plt+0x5c5c>
   17424:	add	r0, pc, r0
   17428:	bx	lr
   1742c:	ldr	r0, [pc, #-2116]	; 16bf0 <close@plt+0x5c60>
   17430:	add	r0, pc, r0
   17434:	bx	lr
   17438:	ldr	r0, [pc, #-2124]	; 16bf4 <close@plt+0x5c64>
   1743c:	add	r0, pc, r0
   17440:	bx	lr
   17444:	ldr	r0, [pc, #-2132]	; 16bf8 <close@plt+0x5c68>
   17448:	add	r0, pc, r0
   1744c:	bx	lr
   17450:	ldr	r0, [pc, #-2140]	; 16bfc <close@plt+0x5c6c>
   17454:	add	r0, pc, r0
   17458:	bx	lr
   1745c:	ldr	r0, [pc, #-2148]	; 16c00 <close@plt+0x5c70>
   17460:	add	r0, pc, r0
   17464:	bx	lr
   17468:	ldr	r0, [pc, #-2156]	; 16c04 <close@plt+0x5c74>
   1746c:	add	r0, pc, r0
   17470:	bx	lr
   17474:	ldr	r0, [pc, #-2164]	; 16c08 <close@plt+0x5c78>
   17478:	add	r0, pc, r0
   1747c:	bx	lr
   17480:	ldr	r0, [pc, #-2172]	; 16c0c <close@plt+0x5c7c>
   17484:	add	r0, pc, r0
   17488:	bx	lr
   1748c:	ldr	r0, [pc, #-2180]	; 16c10 <close@plt+0x5c80>
   17490:	add	r0, pc, r0
   17494:	bx	lr
   17498:	ldr	r0, [pc, #-2188]	; 16c14 <close@plt+0x5c84>
   1749c:	add	r0, pc, r0
   174a0:	bx	lr
   174a4:	ldr	r0, [pc, #-2196]	; 16c18 <close@plt+0x5c88>
   174a8:	add	r0, pc, r0
   174ac:	bx	lr
   174b0:	ldr	r0, [pc, #-2204]	; 16c1c <close@plt+0x5c8c>
   174b4:	add	r0, pc, r0
   174b8:	bx	lr
   174bc:	ldr	r0, [pc, #-2212]	; 16c20 <close@plt+0x5c90>
   174c0:	add	r0, pc, r0
   174c4:	bx	lr
   174c8:	ldr	r0, [pc, #-2220]	; 16c24 <close@plt+0x5c94>
   174cc:	add	r0, pc, r0
   174d0:	bx	lr
   174d4:	ldr	r0, [pc, #-2228]	; 16c28 <close@plt+0x5c98>
   174d8:	add	r0, pc, r0
   174dc:	bx	lr
   174e0:	ldr	r0, [pc, #-2236]	; 16c2c <close@plt+0x5c9c>
   174e4:	add	r0, pc, r0
   174e8:	bx	lr
   174ec:	ldr	r0, [pc, #-2244]	; 16c30 <close@plt+0x5ca0>
   174f0:	add	r0, pc, r0
   174f4:	bx	lr
   174f8:	ldr	r0, [pc, #-2252]	; 16c34 <close@plt+0x5ca4>
   174fc:	add	r0, pc, r0
   17500:	bx	lr
   17504:	ldr	r0, [pc, #-2260]	; 16c38 <close@plt+0x5ca8>
   17508:	add	r0, pc, r0
   1750c:	bx	lr
   17510:	ldr	r0, [pc, #-2268]	; 16c3c <close@plt+0x5cac>
   17514:	add	r0, pc, r0
   17518:	bx	lr
   1751c:	ldr	r0, [pc, #-2276]	; 16c40 <close@plt+0x5cb0>
   17520:	add	r0, pc, r0
   17524:	bx	lr
   17528:	ldr	r0, [pc, #-2284]	; 16c44 <close@plt+0x5cb4>
   1752c:	add	r0, pc, r0
   17530:	bx	lr
   17534:	ldr	r0, [pc, #-2292]	; 16c48 <close@plt+0x5cb8>
   17538:	add	r0, pc, r0
   1753c:	bx	lr
   17540:	ldr	r0, [pc, #-2300]	; 16c4c <close@plt+0x5cbc>
   17544:	add	r0, pc, r0
   17548:	bx	lr
   1754c:	ldr	r0, [pc, #-2308]	; 16c50 <close@plt+0x5cc0>
   17550:	add	r0, pc, r0
   17554:	bx	lr
   17558:	ldr	r0, [pc, #-2316]	; 16c54 <close@plt+0x5cc4>
   1755c:	add	r0, pc, r0
   17560:	bx	lr
   17564:	ldr	r0, [pc, #-2324]	; 16c58 <close@plt+0x5cc8>
   17568:	add	r0, pc, r0
   1756c:	bx	lr
   17570:	ldr	r0, [pc, #-2332]	; 16c5c <close@plt+0x5ccc>
   17574:	add	r0, pc, r0
   17578:	bx	lr
   1757c:	ldr	r0, [pc, #-2340]	; 16c60 <close@plt+0x5cd0>
   17580:	add	r0, pc, r0
   17584:	bx	lr
   17588:	ldr	r0, [pc, #-2348]	; 16c64 <close@plt+0x5cd4>
   1758c:	add	r0, pc, r0
   17590:	bx	lr
   17594:	ldr	r0, [pc, #-2356]	; 16c68 <close@plt+0x5cd8>
   17598:	add	r0, pc, r0
   1759c:	bx	lr
   175a0:	ldr	r0, [pc, #-2364]	; 16c6c <close@plt+0x5cdc>
   175a4:	add	r0, pc, r0
   175a8:	bx	lr
   175ac:	ldr	r0, [pc, #-2372]	; 16c70 <close@plt+0x5ce0>
   175b0:	add	r0, pc, r0
   175b4:	bx	lr
   175b8:	ldr	r0, [pc, #-2380]	; 16c74 <close@plt+0x5ce4>
   175bc:	add	r0, pc, r0
   175c0:	bx	lr
   175c4:	ldr	r0, [pc, #-2388]	; 16c78 <close@plt+0x5ce8>
   175c8:	add	r0, pc, r0
   175cc:	bx	lr
   175d0:	ldr	r0, [pc, #-2396]	; 16c7c <close@plt+0x5cec>
   175d4:	add	r0, pc, r0
   175d8:	bx	lr
   175dc:	ldr	r0, [pc, #-2404]	; 16c80 <close@plt+0x5cf0>
   175e0:	add	r0, pc, r0
   175e4:	bx	lr
   175e8:	ldr	r0, [pc, #-2412]	; 16c84 <close@plt+0x5cf4>
   175ec:	add	r0, pc, r0
   175f0:	bx	lr
   175f4:	ldr	r0, [pc, #-2420]	; 16c88 <close@plt+0x5cf8>
   175f8:	add	r0, pc, r0
   175fc:	bx	lr
   17600:	ldr	r0, [pc, #-2428]	; 16c8c <close@plt+0x5cfc>
   17604:	add	r0, pc, r0
   17608:	bx	lr
   1760c:	ldr	r0, [pc, #-2436]	; 16c90 <close@plt+0x5d00>
   17610:	add	r0, pc, r0
   17614:	bx	lr
   17618:	ldr	r0, [pc, #-2444]	; 16c94 <close@plt+0x5d04>
   1761c:	add	r0, pc, r0
   17620:	bx	lr
   17624:	ldr	r0, [pc, #-2452]	; 16c98 <close@plt+0x5d08>
   17628:	add	r0, pc, r0
   1762c:	bx	lr
   17630:	ldr	r0, [pc, #-2460]	; 16c9c <close@plt+0x5d0c>
   17634:	add	r0, pc, r0
   17638:	bx	lr
   1763c:	ldr	r0, [pc, #2440]	; 17fcc <close@plt+0x703c>
   17640:	add	r0, pc, r0
   17644:	bx	lr
   17648:	ldr	r0, [pc, #2432]	; 17fd0 <close@plt+0x7040>
   1764c:	add	r0, pc, r0
   17650:	bx	lr
   17654:	ldr	r0, [pc, #2424]	; 17fd4 <close@plt+0x7044>
   17658:	add	r0, pc, r0
   1765c:	bx	lr
   17660:	ldr	r0, [pc, #2416]	; 17fd8 <close@plt+0x7048>
   17664:	add	r0, pc, r0
   17668:	bx	lr
   1766c:	ldr	r0, [pc, #2408]	; 17fdc <close@plt+0x704c>
   17670:	add	r0, pc, r0
   17674:	bx	lr
   17678:	ldr	r0, [pc, #2400]	; 17fe0 <close@plt+0x7050>
   1767c:	add	r0, pc, r0
   17680:	bx	lr
   17684:	ldr	r0, [pc, #2392]	; 17fe4 <close@plt+0x7054>
   17688:	add	r0, pc, r0
   1768c:	bx	lr
   17690:	ldr	r0, [pc, #2384]	; 17fe8 <close@plt+0x7058>
   17694:	add	r0, pc, r0
   17698:	bx	lr
   1769c:	ldr	r0, [pc, #2376]	; 17fec <close@plt+0x705c>
   176a0:	add	r0, pc, r0
   176a4:	bx	lr
   176a8:	ldr	r0, [pc, #2368]	; 17ff0 <close@plt+0x7060>
   176ac:	add	r0, pc, r0
   176b0:	bx	lr
   176b4:	ldr	r0, [pc, #2360]	; 17ff4 <close@plt+0x7064>
   176b8:	add	r0, pc, r0
   176bc:	bx	lr
   176c0:	ldr	r0, [pc, #2352]	; 17ff8 <close@plt+0x7068>
   176c4:	add	r0, pc, r0
   176c8:	bx	lr
   176cc:	ldr	r0, [pc, #2344]	; 17ffc <close@plt+0x706c>
   176d0:	add	r0, pc, r0
   176d4:	bx	lr
   176d8:	ldr	r0, [pc, #2336]	; 18000 <close@plt+0x7070>
   176dc:	add	r0, pc, r0
   176e0:	bx	lr
   176e4:	ldr	r0, [pc, #2328]	; 18004 <close@plt+0x7074>
   176e8:	add	r0, pc, r0
   176ec:	bx	lr
   176f0:	ldr	r0, [pc, #2320]	; 18008 <close@plt+0x7078>
   176f4:	add	r0, pc, r0
   176f8:	bx	lr
   176fc:	ldr	r0, [pc, #2312]	; 1800c <close@plt+0x707c>
   17700:	add	r0, pc, r0
   17704:	bx	lr
   17708:	ldr	r0, [pc, #2304]	; 18010 <close@plt+0x7080>
   1770c:	add	r0, pc, r0
   17710:	bx	lr
   17714:	ldr	r0, [pc, #2296]	; 18014 <close@plt+0x7084>
   17718:	add	r0, pc, r0
   1771c:	bx	lr
   17720:	ldr	r0, [pc, #2288]	; 18018 <close@plt+0x7088>
   17724:	add	r0, pc, r0
   17728:	bx	lr
   1772c:	ldr	r0, [pc, #2280]	; 1801c <close@plt+0x708c>
   17730:	add	r0, pc, r0
   17734:	bx	lr
   17738:	ldr	r0, [pc, #2272]	; 18020 <close@plt+0x7090>
   1773c:	add	r0, pc, r0
   17740:	bx	lr
   17744:	ldr	r0, [pc, #2264]	; 18024 <close@plt+0x7094>
   17748:	add	r0, pc, r0
   1774c:	bx	lr
   17750:	ldr	r0, [pc, #2256]	; 18028 <close@plt+0x7098>
   17754:	add	r0, pc, r0
   17758:	bx	lr
   1775c:	ldr	r0, [pc, #2248]	; 1802c <close@plt+0x709c>
   17760:	add	r0, pc, r0
   17764:	bx	lr
   17768:	ldr	r0, [pc, #2240]	; 18030 <close@plt+0x70a0>
   1776c:	add	r0, pc, r0
   17770:	bx	lr
   17774:	ldr	r0, [pc, #2232]	; 18034 <close@plt+0x70a4>
   17778:	add	r0, pc, r0
   1777c:	bx	lr
   17780:	ldr	r0, [pc, #2224]	; 18038 <close@plt+0x70a8>
   17784:	add	r0, pc, r0
   17788:	bx	lr
   1778c:	ldr	r0, [pc, #2216]	; 1803c <close@plt+0x70ac>
   17790:	add	r0, pc, r0
   17794:	bx	lr
   17798:	ldr	r0, [pc, #2208]	; 18040 <close@plt+0x70b0>
   1779c:	add	r0, pc, r0
   177a0:	bx	lr
   177a4:	ldr	r0, [pc, #2200]	; 18044 <close@plt+0x70b4>
   177a8:	add	r0, pc, r0
   177ac:	bx	lr
   177b0:	ldr	r0, [pc, #2192]	; 18048 <close@plt+0x70b8>
   177b4:	add	r0, pc, r0
   177b8:	bx	lr
   177bc:	ldr	r0, [pc, #2184]	; 1804c <close@plt+0x70bc>
   177c0:	add	r0, pc, r0
   177c4:	bx	lr
   177c8:	ldr	r0, [pc, #2176]	; 18050 <close@plt+0x70c0>
   177cc:	add	r0, pc, r0
   177d0:	bx	lr
   177d4:	ldr	r0, [pc, #2168]	; 18054 <close@plt+0x70c4>
   177d8:	add	r0, pc, r0
   177dc:	bx	lr
   177e0:	ldr	r0, [pc, #2160]	; 18058 <close@plt+0x70c8>
   177e4:	add	r0, pc, r0
   177e8:	bx	lr
   177ec:	ldr	r0, [pc, #2152]	; 1805c <close@plt+0x70cc>
   177f0:	add	r0, pc, r0
   177f4:	bx	lr
   177f8:	ldr	r0, [pc, #2144]	; 18060 <close@plt+0x70d0>
   177fc:	add	r0, pc, r0
   17800:	bx	lr
   17804:	ldr	r0, [pc, #2136]	; 18064 <close@plt+0x70d4>
   17808:	add	r0, pc, r0
   1780c:	bx	lr
   17810:	ldr	r0, [pc, #2128]	; 18068 <close@plt+0x70d8>
   17814:	add	r0, pc, r0
   17818:	bx	lr
   1781c:	ldr	r0, [pc, #2120]	; 1806c <close@plt+0x70dc>
   17820:	add	r0, pc, r0
   17824:	bx	lr
   17828:	ldr	r0, [pc, #2112]	; 18070 <close@plt+0x70e0>
   1782c:	add	r0, pc, r0
   17830:	bx	lr
   17834:	ldr	r0, [pc, #2104]	; 18074 <close@plt+0x70e4>
   17838:	add	r0, pc, r0
   1783c:	bx	lr
   17840:	ldr	r0, [pc, #2096]	; 18078 <close@plt+0x70e8>
   17844:	add	r0, pc, r0
   17848:	bx	lr
   1784c:	ldr	r0, [pc, #2088]	; 1807c <close@plt+0x70ec>
   17850:	add	r0, pc, r0
   17854:	bx	lr
   17858:	ldr	r0, [pc, #2080]	; 18080 <close@plt+0x70f0>
   1785c:	add	r0, pc, r0
   17860:	bx	lr
   17864:	ldr	r0, [pc, #2072]	; 18084 <close@plt+0x70f4>
   17868:	add	r0, pc, r0
   1786c:	bx	lr
   17870:	ldr	r0, [pc, #2064]	; 18088 <close@plt+0x70f8>
   17874:	add	r0, pc, r0
   17878:	bx	lr
   1787c:	ldr	r0, [pc, #2056]	; 1808c <close@plt+0x70fc>
   17880:	add	r0, pc, r0
   17884:	bx	lr
   17888:	ldr	r0, [pc, #2048]	; 18090 <close@plt+0x7100>
   1788c:	add	r0, pc, r0
   17890:	bx	lr
   17894:	ldr	r0, [pc, #2040]	; 18094 <close@plt+0x7104>
   17898:	add	r0, pc, r0
   1789c:	bx	lr
   178a0:	ldr	r0, [pc, #2032]	; 18098 <close@plt+0x7108>
   178a4:	add	r0, pc, r0
   178a8:	bx	lr
   178ac:	ldr	r0, [pc, #2024]	; 1809c <close@plt+0x710c>
   178b0:	add	r0, pc, r0
   178b4:	bx	lr
   178b8:	ldr	r0, [pc, #2016]	; 180a0 <close@plt+0x7110>
   178bc:	add	r0, pc, r0
   178c0:	bx	lr
   178c4:	ldr	r0, [pc, #2008]	; 180a4 <close@plt+0x7114>
   178c8:	add	r0, pc, r0
   178cc:	bx	lr
   178d0:	ldr	r0, [pc, #2000]	; 180a8 <close@plt+0x7118>
   178d4:	add	r0, pc, r0
   178d8:	bx	lr
   178dc:	ldr	r0, [pc, #1992]	; 180ac <close@plt+0x711c>
   178e0:	add	r0, pc, r0
   178e4:	bx	lr
   178e8:	ldr	r0, [pc, #1984]	; 180b0 <close@plt+0x7120>
   178ec:	add	r0, pc, r0
   178f0:	bx	lr
   178f4:	ldr	r0, [pc, #1976]	; 180b4 <close@plt+0x7124>
   178f8:	add	r0, pc, r0
   178fc:	bx	lr
   17900:	ldr	r0, [pc, #1968]	; 180b8 <close@plt+0x7128>
   17904:	add	r0, pc, r0
   17908:	bx	lr
   1790c:	ldr	r0, [pc, #1960]	; 180bc <close@plt+0x712c>
   17910:	add	r0, pc, r0
   17914:	bx	lr
   17918:	ldr	r0, [pc, #1952]	; 180c0 <close@plt+0x7130>
   1791c:	add	r0, pc, r0
   17920:	bx	lr
   17924:	ldr	r0, [pc, #1944]	; 180c4 <close@plt+0x7134>
   17928:	add	r0, pc, r0
   1792c:	bx	lr
   17930:	ldr	r0, [pc, #1936]	; 180c8 <close@plt+0x7138>
   17934:	add	r0, pc, r0
   17938:	bx	lr
   1793c:	ldr	r0, [pc, #1928]	; 180cc <close@plt+0x713c>
   17940:	add	r0, pc, r0
   17944:	bx	lr
   17948:	ldr	r0, [pc, #1920]	; 180d0 <close@plt+0x7140>
   1794c:	add	r0, pc, r0
   17950:	bx	lr
   17954:	ldr	r0, [pc, #1912]	; 180d4 <close@plt+0x7144>
   17958:	add	r0, pc, r0
   1795c:	bx	lr
   17960:	ldr	r0, [pc, #1904]	; 180d8 <close@plt+0x7148>
   17964:	add	r0, pc, r0
   17968:	bx	lr
   1796c:	ldr	r0, [pc, #1896]	; 180dc <close@plt+0x714c>
   17970:	add	r0, pc, r0
   17974:	bx	lr
   17978:	ldr	r0, [pc, #1888]	; 180e0 <close@plt+0x7150>
   1797c:	add	r0, pc, r0
   17980:	bx	lr
   17984:	ldr	r0, [pc, #1880]	; 180e4 <close@plt+0x7154>
   17988:	add	r0, pc, r0
   1798c:	bx	lr
   17990:	ldr	r0, [pc, #1872]	; 180e8 <close@plt+0x7158>
   17994:	add	r0, pc, r0
   17998:	bx	lr
   1799c:	ldr	r0, [pc, #1864]	; 180ec <close@plt+0x715c>
   179a0:	add	r0, pc, r0
   179a4:	bx	lr
   179a8:	ldr	r0, [pc, #1856]	; 180f0 <close@plt+0x7160>
   179ac:	add	r0, pc, r0
   179b0:	bx	lr
   179b4:	ldr	r0, [pc, #1848]	; 180f4 <close@plt+0x7164>
   179b8:	add	r0, pc, r0
   179bc:	bx	lr
   179c0:	ldr	r0, [pc, #1840]	; 180f8 <close@plt+0x7168>
   179c4:	add	r0, pc, r0
   179c8:	bx	lr
   179cc:	ldr	r0, [pc, #1832]	; 180fc <close@plt+0x716c>
   179d0:	add	r0, pc, r0
   179d4:	bx	lr
   179d8:	ldr	r0, [pc, #1824]	; 18100 <close@plt+0x7170>
   179dc:	add	r0, pc, r0
   179e0:	bx	lr
   179e4:	ldr	r0, [pc, #1816]	; 18104 <close@plt+0x7174>
   179e8:	add	r0, pc, r0
   179ec:	bx	lr
   179f0:	ldr	r0, [pc, #1808]	; 18108 <close@plt+0x7178>
   179f4:	add	r0, pc, r0
   179f8:	bx	lr
   179fc:	ldr	r0, [pc, #1800]	; 1810c <close@plt+0x717c>
   17a00:	add	r0, pc, r0
   17a04:	bx	lr
   17a08:	ldr	r0, [pc, #1792]	; 18110 <close@plt+0x7180>
   17a0c:	add	r0, pc, r0
   17a10:	bx	lr
   17a14:	ldr	r0, [pc, #1784]	; 18114 <close@plt+0x7184>
   17a18:	add	r0, pc, r0
   17a1c:	bx	lr
   17a20:	ldr	r0, [pc, #1776]	; 18118 <close@plt+0x7188>
   17a24:	add	r0, pc, r0
   17a28:	bx	lr
   17a2c:	ldr	r0, [pc, #1768]	; 1811c <close@plt+0x718c>
   17a30:	add	r0, pc, r0
   17a34:	bx	lr
   17a38:	ldr	r0, [pc, #1760]	; 18120 <close@plt+0x7190>
   17a3c:	add	r0, pc, r0
   17a40:	bx	lr
   17a44:	ldr	r0, [pc, #1752]	; 18124 <close@plt+0x7194>
   17a48:	add	r0, pc, r0
   17a4c:	bx	lr
   17a50:	ldr	r0, [pc, #1744]	; 18128 <close@plt+0x7198>
   17a54:	add	r0, pc, r0
   17a58:	bx	lr
   17a5c:	ldr	r0, [pc, #1736]	; 1812c <close@plt+0x719c>
   17a60:	add	r0, pc, r0
   17a64:	bx	lr
   17a68:	ldr	r0, [pc, #1728]	; 18130 <close@plt+0x71a0>
   17a6c:	add	r0, pc, r0
   17a70:	bx	lr
   17a74:	ldr	r0, [pc, #1720]	; 18134 <close@plt+0x71a4>
   17a78:	add	r0, pc, r0
   17a7c:	bx	lr
   17a80:	ldr	r0, [pc, #1712]	; 18138 <close@plt+0x71a8>
   17a84:	add	r0, pc, r0
   17a88:	bx	lr
   17a8c:	ldr	r0, [pc, #1704]	; 1813c <close@plt+0x71ac>
   17a90:	add	r0, pc, r0
   17a94:	bx	lr
   17a98:	ldr	r0, [pc, #1696]	; 18140 <close@plt+0x71b0>
   17a9c:	add	r0, pc, r0
   17aa0:	bx	lr
   17aa4:	ldr	r0, [pc, #1688]	; 18144 <close@plt+0x71b4>
   17aa8:	add	r0, pc, r0
   17aac:	bx	lr
   17ab0:	ldr	r0, [pc, #1680]	; 18148 <close@plt+0x71b8>
   17ab4:	add	r0, pc, r0
   17ab8:	bx	lr
   17abc:	ldr	r0, [pc, #1672]	; 1814c <close@plt+0x71bc>
   17ac0:	add	r0, pc, r0
   17ac4:	bx	lr
   17ac8:	ldr	r0, [pc, #1664]	; 18150 <close@plt+0x71c0>
   17acc:	add	r0, pc, r0
   17ad0:	bx	lr
   17ad4:	ldr	r0, [pc, #1656]	; 18154 <close@plt+0x71c4>
   17ad8:	add	r0, pc, r0
   17adc:	bx	lr
   17ae0:	ldr	r0, [pc, #1648]	; 18158 <close@plt+0x71c8>
   17ae4:	add	r0, pc, r0
   17ae8:	bx	lr
   17aec:	ldr	r0, [pc, #1640]	; 1815c <close@plt+0x71cc>
   17af0:	add	r0, pc, r0
   17af4:	bx	lr
   17af8:	ldr	r0, [pc, #1632]	; 18160 <close@plt+0x71d0>
   17afc:	add	r0, pc, r0
   17b00:	bx	lr
   17b04:	ldr	r0, [pc, #1624]	; 18164 <close@plt+0x71d4>
   17b08:	add	r0, pc, r0
   17b0c:	bx	lr
   17b10:	ldr	r0, [pc, #1616]	; 18168 <close@plt+0x71d8>
   17b14:	add	r0, pc, r0
   17b18:	bx	lr
   17b1c:	ldr	r0, [pc, #1608]	; 1816c <close@plt+0x71dc>
   17b20:	add	r0, pc, r0
   17b24:	bx	lr
   17b28:	ldr	r0, [pc, #1600]	; 18170 <close@plt+0x71e0>
   17b2c:	add	r0, pc, r0
   17b30:	bx	lr
   17b34:	ldr	r0, [pc, #1592]	; 18174 <close@plt+0x71e4>
   17b38:	add	r0, pc, r0
   17b3c:	bx	lr
   17b40:	ldr	r0, [pc, #1584]	; 18178 <close@plt+0x71e8>
   17b44:	add	r0, pc, r0
   17b48:	bx	lr
   17b4c:	ldr	r0, [pc, #1576]	; 1817c <close@plt+0x71ec>
   17b50:	add	r0, pc, r0
   17b54:	bx	lr
   17b58:	ldr	r0, [pc, #1568]	; 18180 <close@plt+0x71f0>
   17b5c:	add	r0, pc, r0
   17b60:	bx	lr
   17b64:	ldr	r0, [pc, #1560]	; 18184 <close@plt+0x71f4>
   17b68:	add	r0, pc, r0
   17b6c:	bx	lr
   17b70:	ldr	r0, [pc, #1552]	; 18188 <close@plt+0x71f8>
   17b74:	add	r0, pc, r0
   17b78:	bx	lr
   17b7c:	ldr	r0, [pc, #1544]	; 1818c <close@plt+0x71fc>
   17b80:	add	r0, pc, r0
   17b84:	bx	lr
   17b88:	ldr	r0, [pc, #1536]	; 18190 <close@plt+0x7200>
   17b8c:	add	r0, pc, r0
   17b90:	bx	lr
   17b94:	ldr	r0, [pc, #1528]	; 18194 <close@plt+0x7204>
   17b98:	add	r0, pc, r0
   17b9c:	bx	lr
   17ba0:	ldr	r0, [pc, #1520]	; 18198 <close@plt+0x7208>
   17ba4:	add	r0, pc, r0
   17ba8:	bx	lr
   17bac:	ldr	r0, [pc, #1512]	; 1819c <close@plt+0x720c>
   17bb0:	add	r0, pc, r0
   17bb4:	bx	lr
   17bb8:	ldr	r0, [pc, #1504]	; 181a0 <close@plt+0x7210>
   17bbc:	add	r0, pc, r0
   17bc0:	bx	lr
   17bc4:	ldr	r0, [pc, #1496]	; 181a4 <close@plt+0x7214>
   17bc8:	add	r0, pc, r0
   17bcc:	bx	lr
   17bd0:	ldr	r0, [pc, #1488]	; 181a8 <close@plt+0x7218>
   17bd4:	add	r0, pc, r0
   17bd8:	bx	lr
   17bdc:	ldr	r0, [pc, #1480]	; 181ac <close@plt+0x721c>
   17be0:	add	r0, pc, r0
   17be4:	bx	lr
   17be8:	ldr	r0, [pc, #1472]	; 181b0 <close@plt+0x7220>
   17bec:	add	r0, pc, r0
   17bf0:	bx	lr
   17bf4:	ldr	r0, [pc, #1464]	; 181b4 <close@plt+0x7224>
   17bf8:	add	r0, pc, r0
   17bfc:	bx	lr
   17c00:	ldr	r0, [pc, #1456]	; 181b8 <close@plt+0x7228>
   17c04:	add	r0, pc, r0
   17c08:	bx	lr
   17c0c:	ldr	r0, [pc, #1448]	; 181bc <close@plt+0x722c>
   17c10:	add	r0, pc, r0
   17c14:	bx	lr
   17c18:	ldr	r0, [pc, #1440]	; 181c0 <close@plt+0x7230>
   17c1c:	add	r0, pc, r0
   17c20:	bx	lr
   17c24:	ldr	r0, [pc, #1432]	; 181c4 <close@plt+0x7234>
   17c28:	add	r0, pc, r0
   17c2c:	bx	lr
   17c30:	ldr	r0, [pc, #1424]	; 181c8 <close@plt+0x7238>
   17c34:	add	r0, pc, r0
   17c38:	bx	lr
   17c3c:	ldr	r0, [pc, #1416]	; 181cc <close@plt+0x723c>
   17c40:	add	r0, pc, r0
   17c44:	bx	lr
   17c48:	ldr	r0, [pc, #1408]	; 181d0 <close@plt+0x7240>
   17c4c:	add	r0, pc, r0
   17c50:	bx	lr
   17c54:	ldr	r0, [pc, #1400]	; 181d4 <close@plt+0x7244>
   17c58:	add	r0, pc, r0
   17c5c:	bx	lr
   17c60:	ldr	r0, [pc, #1392]	; 181d8 <close@plt+0x7248>
   17c64:	add	r0, pc, r0
   17c68:	bx	lr
   17c6c:	ldr	r0, [pc, #1384]	; 181dc <close@plt+0x724c>
   17c70:	add	r0, pc, r0
   17c74:	bx	lr
   17c78:	ldr	r0, [pc, #1376]	; 181e0 <close@plt+0x7250>
   17c7c:	add	r0, pc, r0
   17c80:	bx	lr
   17c84:	ldr	r0, [pc, #1368]	; 181e4 <close@plt+0x7254>
   17c88:	add	r0, pc, r0
   17c8c:	bx	lr
   17c90:	ldr	r0, [pc, #1360]	; 181e8 <close@plt+0x7258>
   17c94:	add	r0, pc, r0
   17c98:	bx	lr
   17c9c:	ldr	r0, [pc, #1352]	; 181ec <close@plt+0x725c>
   17ca0:	add	r0, pc, r0
   17ca4:	bx	lr
   17ca8:	ldr	r0, [pc, #1344]	; 181f0 <close@plt+0x7260>
   17cac:	add	r0, pc, r0
   17cb0:	bx	lr
   17cb4:	ldr	r0, [pc, #1336]	; 181f4 <close@plt+0x7264>
   17cb8:	add	r0, pc, r0
   17cbc:	bx	lr
   17cc0:	ldr	r0, [pc, #1328]	; 181f8 <close@plt+0x7268>
   17cc4:	add	r0, pc, r0
   17cc8:	bx	lr
   17ccc:	ldr	r0, [pc, #1320]	; 181fc <close@plt+0x726c>
   17cd0:	add	r0, pc, r0
   17cd4:	bx	lr
   17cd8:	ldr	r0, [pc, #1312]	; 18200 <close@plt+0x7270>
   17cdc:	add	r0, pc, r0
   17ce0:	bx	lr
   17ce4:	ldr	r0, [pc, #1304]	; 18204 <close@plt+0x7274>
   17ce8:	add	r0, pc, r0
   17cec:	bx	lr
   17cf0:	ldr	r0, [pc, #1296]	; 18208 <close@plt+0x7278>
   17cf4:	add	r0, pc, r0
   17cf8:	bx	lr
   17cfc:	ldr	r0, [pc, #1288]	; 1820c <close@plt+0x727c>
   17d00:	add	r0, pc, r0
   17d04:	bx	lr
   17d08:	ldr	r0, [pc, #1280]	; 18210 <close@plt+0x7280>
   17d0c:	add	r0, pc, r0
   17d10:	bx	lr
   17d14:	ldr	r0, [pc, #1272]	; 18214 <close@plt+0x7284>
   17d18:	add	r0, pc, r0
   17d1c:	bx	lr
   17d20:	ldr	r0, [pc, #1264]	; 18218 <close@plt+0x7288>
   17d24:	add	r0, pc, r0
   17d28:	bx	lr
   17d2c:	ldr	r0, [pc, #1256]	; 1821c <close@plt+0x728c>
   17d30:	add	r0, pc, r0
   17d34:	bx	lr
   17d38:	ldr	r0, [pc, #1248]	; 18220 <close@plt+0x7290>
   17d3c:	add	r0, pc, r0
   17d40:	bx	lr
   17d44:	ldr	r0, [pc, #1240]	; 18224 <close@plt+0x7294>
   17d48:	add	r0, pc, r0
   17d4c:	bx	lr
   17d50:	ldr	r0, [pc, #1232]	; 18228 <close@plt+0x7298>
   17d54:	add	r0, pc, r0
   17d58:	bx	lr
   17d5c:	ldr	r0, [pc, #1224]	; 1822c <close@plt+0x729c>
   17d60:	add	r0, pc, r0
   17d64:	bx	lr
   17d68:	ldr	r0, [pc, #1216]	; 18230 <close@plt+0x72a0>
   17d6c:	add	r0, pc, r0
   17d70:	bx	lr
   17d74:	ldr	r0, [pc, #1208]	; 18234 <close@plt+0x72a4>
   17d78:	add	r0, pc, r0
   17d7c:	bx	lr
   17d80:	ldr	r0, [pc, #1200]	; 18238 <close@plt+0x72a8>
   17d84:	add	r0, pc, r0
   17d88:	bx	lr
   17d8c:	ldr	r0, [pc, #1192]	; 1823c <close@plt+0x72ac>
   17d90:	add	r0, pc, r0
   17d94:	bx	lr
   17d98:	ldr	r0, [pc, #1184]	; 18240 <close@plt+0x72b0>
   17d9c:	add	r0, pc, r0
   17da0:	bx	lr
   17da4:	ldr	r0, [pc, #1176]	; 18244 <close@plt+0x72b4>
   17da8:	add	r0, pc, r0
   17dac:	bx	lr
   17db0:	ldr	r0, [pc, #1168]	; 18248 <close@plt+0x72b8>
   17db4:	add	r0, pc, r0
   17db8:	bx	lr
   17dbc:	ldr	r0, [pc, #1160]	; 1824c <close@plt+0x72bc>
   17dc0:	add	r0, pc, r0
   17dc4:	bx	lr
   17dc8:	ldr	r0, [pc, #1152]	; 18250 <close@plt+0x72c0>
   17dcc:	add	r0, pc, r0
   17dd0:	bx	lr
   17dd4:	ldr	r0, [pc, #1144]	; 18254 <close@plt+0x72c4>
   17dd8:	add	r0, pc, r0
   17ddc:	bx	lr
   17de0:	ldr	r0, [pc, #1136]	; 18258 <close@plt+0x72c8>
   17de4:	add	r0, pc, r0
   17de8:	bx	lr
   17dec:	ldr	r0, [pc, #1128]	; 1825c <close@plt+0x72cc>
   17df0:	add	r0, pc, r0
   17df4:	bx	lr
   17df8:	ldr	r0, [pc, #1120]	; 18260 <close@plt+0x72d0>
   17dfc:	add	r0, pc, r0
   17e00:	bx	lr
   17e04:	ldr	r0, [pc, #1112]	; 18264 <close@plt+0x72d4>
   17e08:	add	r0, pc, r0
   17e0c:	bx	lr
   17e10:	ldr	r0, [pc, #1104]	; 18268 <close@plt+0x72d8>
   17e14:	add	r0, pc, r0
   17e18:	bx	lr
   17e1c:	ldr	r0, [pc, #1096]	; 1826c <close@plt+0x72dc>
   17e20:	add	r0, pc, r0
   17e24:	bx	lr
   17e28:	ldr	r0, [pc, #1088]	; 18270 <close@plt+0x72e0>
   17e2c:	add	r0, pc, r0
   17e30:	bx	lr
   17e34:	ldr	r0, [pc, #1080]	; 18274 <close@plt+0x72e4>
   17e38:	add	r0, pc, r0
   17e3c:	bx	lr
   17e40:	ldr	r0, [pc, #1072]	; 18278 <close@plt+0x72e8>
   17e44:	add	r0, pc, r0
   17e48:	bx	lr
   17e4c:	ldr	r0, [pc, #1064]	; 1827c <close@plt+0x72ec>
   17e50:	add	r0, pc, r0
   17e54:	bx	lr
   17e58:	ldr	r0, [pc, #1056]	; 18280 <close@plt+0x72f0>
   17e5c:	add	r0, pc, r0
   17e60:	bx	lr
   17e64:	ldr	r0, [pc, #1048]	; 18284 <close@plt+0x72f4>
   17e68:	add	r0, pc, r0
   17e6c:	bx	lr
   17e70:	ldr	r0, [pc, #1040]	; 18288 <close@plt+0x72f8>
   17e74:	add	r0, pc, r0
   17e78:	bx	lr
   17e7c:	ldr	r0, [pc, #1032]	; 1828c <close@plt+0x72fc>
   17e80:	add	r0, pc, r0
   17e84:	bx	lr
   17e88:	ldr	r0, [pc, #1024]	; 18290 <close@plt+0x7300>
   17e8c:	add	r0, pc, r0
   17e90:	bx	lr
   17e94:	ldr	r0, [pc, #1016]	; 18294 <close@plt+0x7304>
   17e98:	add	r0, pc, r0
   17e9c:	bx	lr
   17ea0:	ldr	r0, [pc, #1008]	; 18298 <close@plt+0x7308>
   17ea4:	add	r0, pc, r0
   17ea8:	bx	lr
   17eac:	ldr	r0, [pc, #1000]	; 1829c <close@plt+0x730c>
   17eb0:	add	r0, pc, r0
   17eb4:	bx	lr
   17eb8:	ldr	r0, [pc, #992]	; 182a0 <close@plt+0x7310>
   17ebc:	add	r0, pc, r0
   17ec0:	bx	lr
   17ec4:	ldr	r0, [pc, #984]	; 182a4 <close@plt+0x7314>
   17ec8:	add	r0, pc, r0
   17ecc:	bx	lr
   17ed0:	ldr	r0, [pc, #976]	; 182a8 <close@plt+0x7318>
   17ed4:	add	r0, pc, r0
   17ed8:	bx	lr
   17edc:	ldr	r0, [pc, #968]	; 182ac <close@plt+0x731c>
   17ee0:	add	r0, pc, r0
   17ee4:	bx	lr
   17ee8:	ldr	r0, [pc, #960]	; 182b0 <close@plt+0x7320>
   17eec:	add	r0, pc, r0
   17ef0:	bx	lr
   17ef4:	ldr	r0, [pc, #952]	; 182b4 <close@plt+0x7324>
   17ef8:	add	r0, pc, r0
   17efc:	bx	lr
   17f00:	ldr	r0, [pc, #944]	; 182b8 <close@plt+0x7328>
   17f04:	add	r0, pc, r0
   17f08:	bx	lr
   17f0c:	ldr	r0, [pc, #936]	; 182bc <close@plt+0x732c>
   17f10:	add	r0, pc, r0
   17f14:	bx	lr
   17f18:	ldr	r0, [pc, #928]	; 182c0 <close@plt+0x7330>
   17f1c:	add	r0, pc, r0
   17f20:	bx	lr
   17f24:	ldr	r0, [pc, #920]	; 182c4 <close@plt+0x7334>
   17f28:	add	r0, pc, r0
   17f2c:	bx	lr
   17f30:	ldr	r0, [pc, #912]	; 182c8 <close@plt+0x7338>
   17f34:	add	r0, pc, r0
   17f38:	bx	lr
   17f3c:	ldr	r0, [pc, #904]	; 182cc <close@plt+0x733c>
   17f40:	add	r0, pc, r0
   17f44:	bx	lr
   17f48:	ldr	r0, [pc, #896]	; 182d0 <close@plt+0x7340>
   17f4c:	add	r0, pc, r0
   17f50:	bx	lr
   17f54:	ldr	r0, [pc, #888]	; 182d4 <close@plt+0x7344>
   17f58:	add	r0, pc, r0
   17f5c:	bx	lr
   17f60:	ldr	r0, [pc, #880]	; 182d8 <close@plt+0x7348>
   17f64:	add	r0, pc, r0
   17f68:	bx	lr
   17f6c:	ldr	r0, [pc, #872]	; 182dc <close@plt+0x734c>
   17f70:	add	r0, pc, r0
   17f74:	bx	lr
   17f78:	ldr	r0, [pc, #864]	; 182e0 <close@plt+0x7350>
   17f7c:	add	r0, pc, r0
   17f80:	bx	lr
   17f84:	ldr	r0, [pc, #856]	; 182e4 <close@plt+0x7354>
   17f88:	add	r0, pc, r0
   17f8c:	bx	lr
   17f90:	ldr	r0, [pc, #848]	; 182e8 <close@plt+0x7358>
   17f94:	add	r0, pc, r0
   17f98:	bx	lr
   17f9c:	ldr	r0, [pc, #840]	; 182ec <close@plt+0x735c>
   17fa0:	add	r0, pc, r0
   17fa4:	bx	lr
   17fa8:	ldr	r0, [pc, #832]	; 182f0 <close@plt+0x7360>
   17fac:	add	r0, pc, r0
   17fb0:	bx	lr
   17fb4:	ldr	r0, [pc, #824]	; 182f4 <close@plt+0x7364>
   17fb8:	add	r0, pc, r0
   17fbc:	bx	lr
   17fc0:	ldr	r0, [pc, #816]	; 182f8 <close@plt+0x7368>
   17fc4:	add	r0, pc, r0
   17fc8:	bx	lr
   17fcc:	andeq	r8, r0, ip, lsl #15
   17fd0:	andeq	r8, r0, r0, lsr r6
   17fd4:	andeq	r8, r0, r0, lsr r8
   17fd8:	andeq	r8, r0, r4, ror #10
   17fdc:	strdeq	r9, [r0], -r8
   17fe0:	muleq	r0, ip, r0
   17fe4:	andeq	r9, r0, r4, asr #9
   17fe8:	andeq	r9, r0, ip, lsr #7
   17fec:	andeq	fp, r0, r0, lsr #1
   17ff0:	andeq	sl, r0, r8, ror r9
   17ff4:	andeq	sl, r0, ip, asr pc
   17ff8:	andeq	sl, r0, r8, lsr #17
   17ffc:	muleq	r0, r8, lr
   18000:	andeq	sl, r0, r0, asr #13
   18004:	andeq	fp, r0, r0, lsl #2
   18008:	andeq	r5, r0, r4, asr lr
   1800c:	andeq	r8, r0, r4, lsr r4
   18010:	andeq	r5, r0, r4, asr #27
   18014:	muleq	r0, ip, ip
   18018:	andeq	r7, r0, r8, lsr sp
   1801c:	andeq	r7, r0, ip, lsl #24
   18020:			; <UNDEFINED> instruction: 0x00007fb8
   18024:	andeq	r8, r0, r0, asr #11
   18028:	strdeq	r7, [r0], -r4
   1802c:	muleq	r0, ip, lr
   18030:			; <UNDEFINED> instruction: 0x000072bc
   18034:	andeq	r6, r0, r8, asr #17
   18038:	andeq	r7, r0, ip, lsl #28
   1803c:	andeq	r6, r0, r4, ror #20
   18040:	andeq	r6, r0, r0, ror r9
   18044:	andeq	r7, r0, ip, lsr sl
   18048:	andeq	r7, r0, ip, lsl #2
   1804c:	andeq	r7, r0, r4, ror #17
   18050:	andeq	r7, r0, r4, ror r9
   18054:	andeq	r7, r0, r0, lsr #21
   18058:	andeq	r6, r0, r8, ror #28
   1805c:	andeq	r8, r0, ip, lsr pc
   18060:	andeq	r6, r0, r0, asr #29
   18064:	andeq	r8, r0, r8, ror lr
   18068:	andeq	r6, r0, r4, ror #30
   1806c:	andeq	r7, r0, r0, lsl r0
   18070:	andeq	r7, r0, r4, lsr r1
   18074:	andeq	r6, r0, r8, ror #8
   18078:	andeq	r7, r0, ip, lsr r6
   1807c:	andeq	r6, r0, r8, ror r3
   18080:	andeq	r6, r0, r0, lsl r2
   18084:	andeq	r7, r0, r4, ror #13
   18088:	andeq	sl, r0, r8, lsr ip
   1808c:	andeq	sl, r0, r8, lsl #23
   18090:	andeq	sl, r0, r8, lsl lr
   18094:	andeq	r6, r0, ip, asr r5
   18098:			; <UNDEFINED> instruction: 0x000064b0
   1809c:	andeq	r6, r0, r4, lsl #12
   180a0:	andeq	r7, r0, ip, ror #6
   180a4:	muleq	r0, r8, r4
   180a8:	andeq	r8, r0, r0
   180ac:			; <UNDEFINED> instruction: 0x00007eb8
   180b0:	andeq	r8, r0, r4, ror r0
   180b4:	andeq	r7, r0, r4, lsr #30
   180b8:	muleq	r0, r0, r2
   180bc:	andeq	r7, r0, r8, asr #9
   180c0:			; <UNDEFINED> instruction: 0x000073b0
   180c4:	muleq	r0, r0, r9
   180c8:	andeq	r5, r0, r8, asr pc
   180cc:	andeq	r5, r0, ip, ror #27
   180d0:	andeq	r6, r0, r4, asr #21
   180d4:	andeq	r6, r0, ip, ror #22
   180d8:	strdeq	r6, [r0], -r8
   180dc:			; <UNDEFINED> instruction: 0x000061b8
   180e0:	andeq	r5, r0, r8, lsr #26
   180e4:	andeq	r9, r0, r4, lsr r5
   180e8:	andeq	r8, r0, ip, asr #21
   180ec:	andeq	r8, r0, r4, ror r0
   180f0:	ldrdeq	r6, [r0], -r0
   180f4:	andeq	r7, r0, r4, lsl #2
   180f8:	muleq	r0, r8, r5
   180fc:	andeq	r7, r0, r8, lsl fp
   18100:	andeq	r7, r0, r4, lsl r6
   18104:	andeq	r9, r0, r0, lsr #21
   18108:	andeq	r5, r0, r0, lsl #31
   1810c:	andeq	sl, r0, r8, ror lr
   18110:	andeq	r8, r0, r4, asr #10
   18114:	andeq	r9, r0, r4, asr #30
   18118:	andeq	r8, r0, r4, ror pc
   1811c:	andeq	sl, r0, r4, lsr r9
   18120:	andeq	sl, r0, r4, lsr #8
   18124:	andeq	r5, r0, ip, lsl #24
   18128:	andeq	sl, r0, ip, lsr #2
   1812c:	andeq	r8, r0, r4, asr #16
   18130:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   18134:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   18138:	andeq	sl, r0, r4, lsr #4
   1813c:	andeq	r9, r0, ip, ror #10
   18140:	andeq	r9, r0, r0, asr #31
   18144:	andeq	r9, r0, r4, ror #4
   18148:	strdeq	r9, [r0], -r0
   1814c:	andeq	sl, r0, r4, lsl #14
   18150:	andeq	r8, r0, r0, asr #26
   18154:	andeq	r8, r0, r8, lsl #21
   18158:	andeq	r8, r0, ip, ror #10
   1815c:	andeq	sl, r0, r8, lsl #11
   18160:	andeq	r7, r0, r8, asr ip
   18164:	andeq	r7, r0, r4, ror r8
   18168:	ldrdeq	r7, [r0], -r8
   1816c:	andeq	sl, r0, ip, ror sl
   18170:	andeq	sl, r0, r0, asr #23
   18174:	strdeq	sl, [r0], -r8
   18178:			; <UNDEFINED> instruction: 0x00007fb0
   1817c:			; <UNDEFINED> instruction: 0x000059b0
   18180:	andeq	r9, r0, ip, asr fp
   18184:	andeq	r9, r0, ip, lsl #20
   18188:	andeq	r9, r0, r0, lsl #25
   1818c:	andeq	r8, r0, r0, lsl #30
   18190:	andeq	r5, r0, r0, lsl ip
   18194:	andeq	r6, r0, r4, lsl r8
   18198:	andeq	r5, r0, r4, lsl pc
   1819c:	strdeq	r6, [r0], -r8
   181a0:	andeq	r7, r0, ip, lsr #32
   181a4:	andeq	sl, r0, r0, lsr #17
   181a8:			; <UNDEFINED> instruction: 0x000064b0
   181ac:	andeq	r7, r0, r8, lsl #10
   181b0:	andeq	r7, r0, r0, asr #12
   181b4:	andeq	r6, r0, r0, lsl #21
   181b8:	andeq	r8, r0, r8, ror #21
   181bc:	strdeq	r6, [r0], -r0
   181c0:	andeq	r6, r0, r0, lsr #32
   181c4:	andeq	r7, r0, r4, lsl #2
   181c8:	andeq	r7, r0, r8, lsr ip
   181cc:	andeq	r6, r0, r4, lsl #12
   181d0:	andeq	r9, r0, ip, lsl #10
   181d4:	andeq	r9, r0, ip, ror r6
   181d8:	andeq	r7, r0, ip, asr #31
   181dc:	ldrdeq	r7, [r0], -r0
   181e0:	andeq	r6, r0, r0, ror fp
   181e4:	andeq	r9, r0, r4, asr #3
   181e8:	andeq	r7, r0, r4, lsl r3
   181ec:	andeq	r8, r0, r8, ror r7
   181f0:	andeq	r6, r0, r8, asr #27
   181f4:	andeq	r6, r0, r8, asr r2
   181f8:	andeq	r6, r0, r8, asr r8
   181fc:	andeq	r7, r0, r4, ror #25
   18200:	ldrdeq	r7, [r0], -ip
   18204:	andeq	r9, r0, r8, lsl ip
   18208:	andeq	r8, r0, r4, ror #24
   1820c:	andeq	sl, r0, r8, asr #22
   18210:	andeq	r9, r0, r8, lsr r7
   18214:	andeq	r5, r0, ip, ror #23
   18218:			; <UNDEFINED> instruction: 0x000081bc
   1821c:	ldrdeq	sl, [r0], -ip
   18220:	strheq	sl, [r0], -r8
   18224:	andeq	r5, r0, ip, ror #16
   18228:			; <UNDEFINED> instruction: 0x000088b8
   1822c:	andeq	r7, r0, r8, lsr #8
   18230:	andeq	r8, r0, ip, ror r3
   18234:	andeq	sl, r0, ip, asr #4
   18238:	strdeq	r7, [r0], -r0
   1823c:	muleq	r0, ip, r8
   18240:	andeq	r5, r0, r0, ror #27
   18244:	andeq	r8, r0, r4, asr #26
   18248:	andeq	sl, r0, r0, asr #14
   1824c:	ldrdeq	r7, [r0], -ip
   18250:	andeq	r9, r0, ip, lsr sp
   18254:	andeq	r6, r0, r8, lsr #29
   18258:	andeq	r6, r0, r4, lsr #18
   1825c:	andeq	r9, r0, r0, lsr #5
   18260:	andeq	r6, r0, r8, lsl #7
   18264:	andeq	r8, r0, r0, lsr #31
   18268:	andeq	r8, r0, r0, lsl #21
   1826c:	andeq	r5, r0, r4, lsl sl
   18270:	andeq	r9, r0, r0, asr #10
   18274:	andeq	r8, r0, r4, asr #10
   18278:	andeq	r6, r0, ip, ror fp
   1827c:	ldrdeq	r7, [r0], -r0
   18280:			; <UNDEFINED> instruction: 0x00007ab8
   18284:	strdeq	r9, [r0], -r4
   18288:	andeq	r9, r0, r4, ror #29
   1828c:	andeq	sl, r0, r4, ror #7
   18290:	muleq	r0, r4, pc	; <UNPREDICTABLE>
   18294:	strdeq	sl, [r0], -r8
   18298:	andeq	r7, r0, r8, lsr r0
   1829c:	andeq	r5, r0, r4, lsr #31
   182a0:	andeq	r6, r0, r4, lsr #11
   182a4:	andeq	r6, r0, r4, asr #8
   182a8:	andeq	r9, r0, r0, ror #26
   182ac:	andeq	sl, r0, r0, lsr r2
   182b0:	andeq	r8, r0, ip, ror sp
   182b4:	andeq	r8, r0, ip, ror r8
   182b8:	andeq	r5, r0, ip, ror #15
   182bc:	muleq	r0, r8, lr
   182c0:	andeq	r6, r0, ip, asr #18
   182c4:	andeq	r9, r0, r8, lsr r8
   182c8:	muleq	r0, r0, sp
   182cc:	andeq	r7, r0, r0, ror r3
   182d0:	andeq	sl, r0, ip, lsl #14
   182d4:	andeq	r7, r0, ip, ror r8
   182d8:	andeq	r9, r0, ip, asr #5
   182dc:	muleq	r0, r8, sp
   182e0:	muleq	r0, r0, r2
   182e4:	andeq	r8, r0, r8, lsr #10
   182e8:	andeq	r6, r0, r4, ror r6
   182ec:	andeq	sl, r0, r0, lsr r4
   182f0:			; <UNDEFINED> instruction: 0x00007ab8
   182f4:	andeq	r8, r0, r4, lsr #31
   182f8:	andeq	r7, r0, r0, lsr #1
   182fc:	andeq	r9, r0, r4, ror r6
   18300:	andeq	r5, r0, r8, asr #13
   18304:	andeq	r5, r0, r4, lsr #25
   18308:	andeq	r7, r0, r4, lsl #4
   1830c:	andeq	r9, r0, r4, ror #22
   18310:	andeq	r8, r0, r8, lsr #13
   18314:	andeq	r9, r0, r4, ror r1
   18318:	muleq	r0, ip, r7
   1831c:	andeq	r7, r0, ip, lsl ip
   18320:	ldr	r0, [pc, #-44]	; 182fc <close@plt+0x736c>
   18324:	add	r0, pc, r0
   18328:	bx	lr
   1832c:	ldr	r0, [pc, #-52]	; 18300 <close@plt+0x7370>
   18330:	add	r0, pc, r0
   18334:	bx	lr
   18338:	ldr	r0, [pc, #-60]	; 18304 <close@plt+0x7374>
   1833c:	add	r0, pc, r0
   18340:	bx	lr
   18344:	ldr	r0, [pc, #-68]	; 18308 <close@plt+0x7378>
   18348:	add	r0, pc, r0
   1834c:	bx	lr
   18350:	ldr	r0, [pc, #-76]	; 1830c <close@plt+0x737c>
   18354:	add	r0, pc, r0
   18358:	bx	lr
   1835c:	ldr	r0, [pc, #-84]	; 18310 <close@plt+0x7380>
   18360:	add	r0, pc, r0
   18364:	bx	lr
   18368:	ldr	r0, [pc, #-92]	; 18314 <close@plt+0x7384>
   1836c:	add	r0, pc, r0
   18370:	bx	lr
   18374:	ldr	r0, [pc, #-100]	; 18318 <close@plt+0x7388>
   18378:	add	r0, pc, r0
   1837c:	bx	lr
   18380:	ldr	r0, [pc, #-108]	; 1831c <close@plt+0x738c>
   18384:	add	r0, pc, r0
   18388:	bx	lr
   1838c:	push	{r4, r5, r6, r7, r8, lr}
   18390:	mov	r4, r0
   18394:	sub	sp, sp, #8
   18398:	mov	r0, #120	; 0x78
   1839c:	mov	r5, r1
   183a0:	bl	10e40 <malloc@plt>
   183a4:	subs	r7, r0, #0
   183a8:	beq	18410 <close@plt+0x7480>
   183ac:	ldr	r3, [r4]
   183b0:	mov	r2, #0
   183b4:	cmp	r3, r2
   183b8:	strb	r2, [r7]
   183bc:	beq	18410 <close@plt+0x7480>
   183c0:	ldr	r8, [pc, #84]	; 1841c <close@plt+0x748c>
   183c4:	mov	r6, r7
   183c8:	add	r8, pc, r8
   183cc:	b	183dc <close@plt+0x744c>
   183d0:	ldr	r3, [r4, #8]!
   183d4:	cmp	r3, #0
   183d8:	beq	18410 <close@plt+0x7480>
   183dc:	ldr	r2, [r4, #4]
   183e0:	tst	r5, r2
   183e4:	beq	183d0 <close@plt+0x7440>
   183e8:	str	r3, [sp]
   183ec:	mov	r0, r6
   183f0:	mov	r3, r8
   183f4:	mvn	r2, #0
   183f8:	mov	r1, #1
   183fc:	bl	10ed0 <__sprintf_chk@plt>
   18400:	ldr	r3, [r4, #8]!
   18404:	cmp	r3, #0
   18408:	add	r6, r6, r0
   1840c:	bne	183dc <close@plt+0x744c>
   18410:	mov	r0, r7
   18414:	add	sp, sp, #8
   18418:	pop	{r4, r5, r6, r7, r8, pc}
   1841c:	andeq	sl, r0, r4, lsr #10
   18420:	push	{r4, r5, r6, lr}
   18424:	mov	r4, r0
   18428:	sub	sp, sp, #8
   1842c:	mov	r0, #50	; 0x32
   18430:	mov	r5, r1
   18434:	bl	10e40 <malloc@plt>
   18438:	subs	r6, r0, #0
   1843c:	beq	18484 <close@plt+0x74f4>
   18440:	ldr	r3, [r4]
   18444:	mov	r2, #0
   18448:	cmp	r3, r2
   1844c:	strb	r2, [r6]
   18450:	beq	18484 <close@plt+0x74f4>
   18454:	ldr	r2, [r4, #4]
   18458:	cmp	r5, r2
   1845c:	movne	r0, r4
   18460:	bne	18474 <close@plt+0x74e4>
   18464:	b	18490 <close@plt+0x7500>
   18468:	ldr	r2, [r0, #4]
   1846c:	cmp	r2, r5
   18470:	beq	18490 <close@plt+0x7500>
   18474:	ldr	r3, [r0, #8]
   18478:	add	r0, r0, #8
   1847c:	cmp	r3, #0
   18480:	bne	18468 <close@plt+0x74d8>
   18484:	mov	r0, r6
   18488:	add	sp, sp, #8
   1848c:	pop	{r4, r5, r6, pc}
   18490:	str	r3, [sp]
   18494:	ldr	r3, [pc, #28]	; 184b8 <close@plt+0x7528>
   18498:	mov	r2, #50	; 0x32
   1849c:	add	r3, pc, r3
   184a0:	mov	r1, #1
   184a4:	mov	r0, r6
   184a8:	bl	10ed0 <__sprintf_chk@plt>
   184ac:	mov	r0, r6
   184b0:	add	sp, sp, #8
   184b4:	pop	{r4, r5, r6, pc}
   184b8:	andeq	r4, r0, r0, lsr #29
   184bc:	ldr	r3, [pc, #216]	; 1859c <close@plt+0x760c>
   184c0:	ldr	ip, [pc, #216]	; 185a0 <close@plt+0x7610>
   184c4:	add	r3, pc, r3
   184c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184cc:	mov	r7, r0
   184d0:	ldr	r0, [r3, ip]
   184d4:	sub	sp, sp, #20
   184d8:	cmp	r1, #0
   184dc:	ldr	r3, [r0]
   184e0:	mov	r6, #0
   184e4:	str	r0, [sp, #4]
   184e8:	str	r3, [sp, #12]
   184ec:	beq	18578 <close@plt+0x75e8>
   184f0:	mov	r0, r1
   184f4:	mov	r5, r2
   184f8:	bl	10da4 <strdup@plt>
   184fc:	cmp	r0, #0
   18500:	mov	fp, r0
   18504:	str	r0, [sp, #8]
   18508:	beq	18578 <close@plt+0x75e8>
   1850c:	ldr	r8, [pc, #144]	; 185a4 <close@plt+0x7614>
   18510:	add	r9, sp, #8
   18514:	add	r8, pc, r8
   18518:	str	r6, [r5]
   1851c:	mov	r1, r8
   18520:	mov	r0, r9
   18524:	bl	10e70 <strsep@plt>
   18528:	subs	r4, r0, #0
   1852c:	beq	18570 <close@plt+0x75e0>
   18530:	ldr	r0, [r7]
   18534:	cmp	r0, #0
   18538:	movne	sl, r7
   1853c:	beq	1851c <close@plt+0x758c>
   18540:	mov	r1, r4
   18544:	bl	10dbc <strcasecmp@plt>
   18548:	cmp	r0, #0
   1854c:	moveq	r6, #1
   18550:	ldreq	r1, [sl, #4]
   18554:	ldreq	r2, [r5]
   18558:	ldr	r0, [sl, #8]!
   1855c:	orreq	r2, r2, r1
   18560:	streq	r2, [r5]
   18564:	cmp	r0, #0
   18568:	bne	18540 <close@plt+0x75b0>
   1856c:	b	1851c <close@plt+0x758c>
   18570:	mov	r0, fp
   18574:	bl	10d68 <free@plt>
   18578:	ldr	r3, [sp, #4]
   1857c:	ldr	r2, [sp, #12]
   18580:	mov	r0, r6
   18584:	ldr	r3, [r3]
   18588:	cmp	r2, r3
   1858c:	bne	18598 <close@plt+0x7608>
   18590:	add	sp, sp, #20
   18594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18598:	bl	10db0 <__stack_chk_fail@plt>
   1859c:	andeq	ip, r1, r8, asr #20
   185a0:	ldrdeq	r0, [r0], -ip
   185a4:	ldrdeq	sl, [r0], -ip
   185a8:	ldr	r3, [pc, #136]	; 18638 <close@plt+0x76a8>
   185ac:	ldr	ip, [pc, #136]	; 1863c <close@plt+0x76ac>
   185b0:	add	r3, pc, r3
   185b4:	push	{r4, r5, r6, r7, lr}
   185b8:	sub	sp, sp, #100	; 0x64
   185bc:	ldr	r4, [r3, ip]
   185c0:	mov	r6, r0
   185c4:	mov	r5, r1
   185c8:	ldr	ip, [r4]
   185cc:	mov	r1, #0
   185d0:	mov	r7, r2
   185d4:	add	r0, sp, #2
   185d8:	mov	r2, #90	; 0x5a
   185dc:	str	ip, [sp, #92]	; 0x5c
   185e0:	bl	10ee8 <memset@plt>
   185e4:	mov	r0, r6
   185e8:	mov	r2, sp
   185ec:	ldr	r1, [pc, #76]	; 18640 <close@plt+0x76b0>
   185f0:	strh	r5, [sp]
   185f4:	bl	10e1c <ioctl@plt>
   185f8:	cmp	r0, #0
   185fc:	movne	r0, #0
   18600:	bne	1861c <close@plt+0x768c>
   18604:	mov	r0, r7
   18608:	mov	r2, #6
   1860c:	add	r1, sp, #10
   18610:	bl	10d8c <memcmp@plt>
   18614:	clz	r0, r0
   18618:	lsr	r0, r0, #5
   1861c:	ldr	r2, [sp, #92]	; 0x5c
   18620:	ldr	r3, [r4]
   18624:	cmp	r2, r3
   18628:	bne	18634 <close@plt+0x76a4>
   1862c:	add	sp, sp, #100	; 0x64
   18630:	pop	{r4, r5, r6, r7, pc}
   18634:	bl	10db0 <__stack_chk_fail@plt>
   18638:	andeq	ip, r1, ip, asr r9
   1863c:	ldrdeq	r0, [r0], -ip
   18640:	ldrdhi	r4, [r4], -r3
   18644:	ldr	r3, [pc, #136]	; 186d4 <close@plt+0x7744>
   18648:	ldr	ip, [pc, #136]	; 186d8 <close@plt+0x7748>
   1864c:	add	r3, pc, r3
   18650:	push	{r4, r5, r6, r7, lr}
   18654:	sub	sp, sp, #100	; 0x64
   18658:	ldr	r4, [r3, ip]
   1865c:	mov	r6, r0
   18660:	mov	r5, r1
   18664:	ldr	ip, [r4]
   18668:	mov	r1, #0
   1866c:	mov	r7, r2
   18670:	add	r0, sp, #2
   18674:	mov	r2, #90	; 0x5a
   18678:	str	ip, [sp, #92]	; 0x5c
   1867c:	bl	10ee8 <memset@plt>
   18680:	mov	r0, r6
   18684:	mov	r2, sp
   18688:	ldr	r1, [pc, #76]	; 186dc <close@plt+0x774c>
   1868c:	strh	r5, [sp]
   18690:	bl	10e1c <ioctl@plt>
   18694:	ldr	r3, [sp, #16]
   18698:	and	r3, r3, #256	; 0x100
   1869c:	orrs	r3, r3, r0
   186a0:	movne	r0, #0
   186a4:	bne	186b8 <close@plt+0x7728>
   186a8:	mov	r0, r7
   186ac:	mov	r2, #6
   186b0:	add	r1, sp, #10
   186b4:	bl	10d8c <memcmp@plt>
   186b8:	ldr	r2, [sp, #92]	; 0x5c
   186bc:	ldr	r3, [r4]
   186c0:	cmp	r2, r3
   186c4:	bne	186d0 <close@plt+0x7740>
   186c8:	add	sp, sp, #100	; 0x64
   186cc:	pop	{r4, r5, r6, r7, pc}
   186d0:	bl	10db0 <__stack_chk_fail@plt>
   186d4:	andeq	ip, r1, r0, asr #17
   186d8:	ldrdeq	r0, [r0], -ip
   186dc:	ldrdhi	r4, [r4], -r3
   186e0:	ldr	r3, [pc, #196]	; 187ac <close@plt+0x781c>
   186e4:	ldr	ip, [pc, #196]	; 187b0 <close@plt+0x7820>
   186e8:	add	r3, pc, r3
   186ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186f0:	mov	r5, r0
   186f4:	mov	r0, r1
   186f8:	ldr	r1, [r3, ip]
   186fc:	sub	sp, sp, #20
   18700:	mov	r9, r2
   18704:	ldr	r3, [r1]
   18708:	str	r1, [sp, #4]
   1870c:	str	r3, [sp, #12]
   18710:	bl	10da4 <strdup@plt>
   18714:	ldr	r6, [pc, #152]	; 187b4 <close@plt+0x7824>
   18718:	mov	r8, #0
   1871c:	add	r7, sp, #8
   18720:	add	r6, pc, r6
   18724:	mov	fp, r0
   18728:	str	r0, [sp, #8]
   1872c:	mov	r1, r6
   18730:	mov	r0, r7
   18734:	bl	10e70 <strsep@plt>
   18738:	subs	r4, r0, #0
   1873c:	beq	18780 <close@plt+0x77f0>
   18740:	ldr	r0, [r5]
   18744:	cmp	r0, #0
   18748:	movne	sl, r5
   1874c:	bne	18760 <close@plt+0x77d0>
   18750:	b	1872c <close@plt+0x779c>
   18754:	ldr	r0, [sl, #8]!
   18758:	cmp	r0, #0
   1875c:	beq	1872c <close@plt+0x779c>
   18760:	mov	r1, r4
   18764:	bl	10dbc <strcasecmp@plt>
   18768:	cmp	r0, #0
   1876c:	bne	18754 <close@plt+0x77c4>
   18770:	ldr	r3, [sl, #4]
   18774:	mov	r8, #1
   18778:	str	r3, [r9]
   1877c:	b	1872c <close@plt+0x779c>
   18780:	mov	r0, fp
   18784:	bl	10d68 <free@plt>
   18788:	ldr	r3, [sp, #4]
   1878c:	ldr	r2, [sp, #12]
   18790:	mov	r0, r8
   18794:	ldr	r3, [r3]
   18798:	cmp	r2, r3
   1879c:	bne	187a8 <close@plt+0x7818>
   187a0:	add	sp, sp, #20
   187a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   187a8:	bl	10db0 <__stack_chk_fail@plt>
   187ac:	andeq	ip, r1, r4, lsr #16
   187b0:	ldrdeq	r0, [r0], -ip
   187b4:	ldrdeq	sl, [r0], -r0
   187b8:	cmp	r0, #9
   187bc:	addls	pc, pc, r0, lsl #2
   187c0:	b	18864 <close@plt+0x78d4>
   187c4:	b	187ec <close@plt+0x785c>
   187c8:	b	187f8 <close@plt+0x7868>
   187cc:	b	18804 <close@plt+0x7874>
   187d0:	b	18810 <close@plt+0x7880>
   187d4:	b	1881c <close@plt+0x788c>
   187d8:	b	18828 <close@plt+0x7898>
   187dc:	b	18834 <close@plt+0x78a4>
   187e0:	b	18840 <close@plt+0x78b0>
   187e4:	b	1884c <close@plt+0x78bc>
   187e8:	b	18858 <close@plt+0x78c8>
   187ec:	ldr	r0, [pc, #124]	; 18870 <close@plt+0x78e0>
   187f0:	add	r0, pc, r0
   187f4:	bx	lr
   187f8:	ldr	r0, [pc, #116]	; 18874 <close@plt+0x78e4>
   187fc:	add	r0, pc, r0
   18800:	bx	lr
   18804:	ldr	r0, [pc, #108]	; 18878 <close@plt+0x78e8>
   18808:	add	r0, pc, r0
   1880c:	bx	lr
   18810:	ldr	r0, [pc, #100]	; 1887c <close@plt+0x78ec>
   18814:	add	r0, pc, r0
   18818:	bx	lr
   1881c:	ldr	r0, [pc, #92]	; 18880 <close@plt+0x78f0>
   18820:	add	r0, pc, r0
   18824:	bx	lr
   18828:	ldr	r0, [pc, #84]	; 18884 <close@plt+0x78f4>
   1882c:	add	r0, pc, r0
   18830:	bx	lr
   18834:	ldr	r0, [pc, #76]	; 18888 <close@plt+0x78f8>
   18838:	add	r0, pc, r0
   1883c:	bx	lr
   18840:	ldr	r0, [pc, #68]	; 1888c <close@plt+0x78fc>
   18844:	add	r0, pc, r0
   18848:	bx	lr
   1884c:	ldr	r0, [pc, #60]	; 18890 <close@plt+0x7900>
   18850:	add	r0, pc, r0
   18854:	bx	lr
   18858:	ldr	r0, [pc, #52]	; 18894 <close@plt+0x7904>
   1885c:	add	r0, pc, r0
   18860:	bx	lr
   18864:	ldr	r0, [pc, #44]	; 18898 <close@plt+0x7908>
   18868:	add	r0, pc, r0
   1886c:	bx	lr
   18870:	andeq	sl, r0, ip, lsl #2
   18874:	andeq	sl, r0, r8, lsr r1
   18878:	strdeq	sl, [r0], -ip
   1887c:	strdeq	sl, [r0], -r8
   18880:	strdeq	sl, [r0], -r4
   18884:	strdeq	sl, [r0], -r0
   18888:	andeq	sl, r0, r8, ror #1
   1888c:	andeq	sl, r0, r4, ror #1
   18890:	ldrdeq	sl, [r0], -ip
   18894:	ldrdeq	sl, [r0], -r4
   18898:	andeq	sl, r0, ip, lsl #1
   1889c:	and	r0, r0, #15
   188a0:	b	187b8 <close@plt+0x7828>
   188a4:	cmp	r0, #0
   188a8:	beq	188cc <close@plt+0x793c>
   188ac:	cmp	r0, #1
   188b0:	bne	188c0 <close@plt+0x7930>
   188b4:	ldr	r0, [pc, #28]	; 188d8 <close@plt+0x7948>
   188b8:	add	r0, pc, r0
   188bc:	bx	lr
   188c0:	ldr	r0, [pc, #20]	; 188dc <close@plt+0x794c>
   188c4:	add	r0, pc, r0
   188c8:	bx	lr
   188cc:	ldr	r0, [pc, #12]	; 188e0 <close@plt+0x7950>
   188d0:	add	r0, pc, r0
   188d4:	bx	lr
   188d8:	andeq	sl, r0, r8, lsl #1
   188dc:	andeq	sl, r0, r0, lsr r0
   188e0:	andeq	sl, r0, r8, rrx
   188e4:	push	{r4, r5, r6, r7, r8, lr}
   188e8:	sub	sp, sp, #16
   188ec:	str	r0, [sp, #12]
   188f0:	mov	r0, #50	; 0x32
   188f4:	bl	11fe4 <close@plt+0x1054>
   188f8:	subs	r7, r0, #0
   188fc:	beq	18990 <close@plt+0x7a00>
   18900:	ldr	r2, [sp, #12]
   18904:	mov	r3, #0
   18908:	tst	r2, #1
   1890c:	strb	r3, [r7]
   18910:	movne	r5, r7
   18914:	beq	1899c <close@plt+0x7a0c>
   18918:	ldr	r4, [pc, #156]	; 189bc <close@plt+0x7a2c>
   1891c:	add	r4, pc, r4
   18920:	ldr	r2, [r4]
   18924:	cmp	r2, #0
   18928:	beq	18990 <close@plt+0x7a00>
   1892c:	ldr	r8, [pc, #140]	; 189c0 <close@plt+0x7a30>
   18930:	mov	r6, #1
   18934:	add	r8, pc, r8
   18938:	b	18948 <close@plt+0x79b8>
   1893c:	ldr	r2, [r4, #8]!
   18940:	cmp	r2, #0
   18944:	beq	18990 <close@plt+0x7a00>
   18948:	ldr	r3, [r4, #4]
   1894c:	add	r0, sp, #16
   18950:	and	r1, r3, #31
   18954:	asr	r3, r3, #5
   18958:	add	r3, r0, r3, lsl #2
   1895c:	ldr	r3, [r3, #-4]
   18960:	ands	r3, r3, r6, lsl r1
   18964:	beq	1893c <close@plt+0x79ac>
   18968:	str	r2, [sp]
   1896c:	mov	r0, r5
   18970:	mvn	r2, #0
   18974:	mov	r3, r8
   18978:	mov	r1, #1
   1897c:	bl	10ed0 <__sprintf_chk@plt>
   18980:	ldr	r2, [r4, #8]!
   18984:	cmp	r2, #0
   18988:	add	r5, r5, r0
   1898c:	bne	18948 <close@plt+0x79b8>
   18990:	mov	r0, r7
   18994:	add	sp, sp, #16
   18998:	pop	{r4, r5, r6, r7, r8, pc}
   1899c:	ldr	r3, [pc, #32]	; 189c4 <close@plt+0x7a34>
   189a0:	add	r5, r7, #5
   189a4:	add	r3, pc, r3
   189a8:	ldrh	r2, [r3, #4]
   189ac:	ldr	r0, [r3]
   189b0:	strh	r2, [r7, #4]
   189b4:	str	r0, [r7]
   189b8:	b	18918 <close@plt+0x7988>
   189bc:	andeq	ip, r1, r4, lsr r7
   189c0:			; <UNDEFINED> instruction: 0x00009fb8
   189c4:	andeq	r9, r0, r0, lsr #31
   189c8:	ldr	r3, [pc, #12]	; 189dc <close@plt+0x7a4c>
   189cc:	mov	r1, r0
   189d0:	add	r3, pc, r3
   189d4:	add	r0, r3, #80	; 0x50
   189d8:	b	1838c <close@plt+0x73fc>
   189dc:	andeq	ip, r1, r0, lsl #13
   189e0:	ldr	r3, [pc, #16]	; 189f8 <close@plt+0x7a68>
   189e4:	mov	r2, r1
   189e8:	add	r3, pc, r3
   189ec:	mov	r1, r0
   189f0:	add	r0, r3, #80	; 0x50
   189f4:	b	184bc <close@plt+0x752c>
   189f8:	andeq	ip, r1, r8, ror #12
   189fc:	ldr	r3, [pc, #12]	; 18a10 <close@plt+0x7a80>
   18a00:	mov	r1, r0
   18a04:	add	r3, pc, r3
   18a08:	add	r0, r3, #208	; 0xd0
   18a0c:	b	1838c <close@plt+0x73fc>
   18a10:	andeq	ip, r1, ip, asr #12
   18a14:	ldr	r3, [pc, #16]	; 18a2c <close@plt+0x7a9c>
   18a18:	mov	r2, r1
   18a1c:	add	r3, pc, r3
   18a20:	mov	r1, r0
   18a24:	add	r0, r3, #208	; 0xd0
   18a28:	b	184bc <close@plt+0x752c>
   18a2c:	andeq	ip, r1, r4, lsr r6
   18a30:	ldr	r3, [pc, #12]	; 18a44 <close@plt+0x7ab4>
   18a34:	mov	r1, r0
   18a38:	add	r3, pc, r3
   18a3c:	add	r0, r3, #296	; 0x128
   18a40:	b	1838c <close@plt+0x73fc>
   18a44:	andeq	ip, r1, r8, lsl r6
   18a48:	ldr	r3, [pc, #16]	; 18a60 <close@plt+0x7ad0>
   18a4c:	mov	r2, r1
   18a50:	add	r3, pc, r3
   18a54:	mov	r1, r0
   18a58:	add	r0, r3, #296	; 0x128
   18a5c:	b	184bc <close@plt+0x752c>
   18a60:	andeq	ip, r1, r0, lsl #12
   18a64:	push	{r4, r5, r6, lr}
   18a68:	mov	r5, r0
   18a6c:	mov	r0, #50	; 0x32
   18a70:	bl	11fe4 <close@plt+0x1054>
   18a74:	subs	r4, r0, #0
   18a78:	beq	18abc <close@plt+0x7b2c>
   18a7c:	tst	r5, #1
   18a80:	beq	18ac4 <close@plt+0x7b34>
   18a84:	mov	r3, #0
   18a88:	strb	r3, [r4]
   18a8c:	ldr	r0, [pc, #100]	; 18af8 <close@plt+0x7b68>
   18a90:	mov	r1, r5
   18a94:	add	r0, pc, r0
   18a98:	add	r0, r0, #344	; 0x158
   18a9c:	bl	1838c <close@plt+0x73fc>
   18aa0:	subs	r5, r0, #0
   18aa4:	beq	18ae8 <close@plt+0x7b58>
   18aa8:	mov	r1, r5
   18aac:	mov	r0, r4
   18ab0:	bl	10e04 <strcat@plt>
   18ab4:	mov	r0, r5
   18ab8:	bl	10d68 <free@plt>
   18abc:	mov	r0, r4
   18ac0:	pop	{r4, r5, r6, pc}
   18ac4:	ldr	r3, [pc, #48]	; 18afc <close@plt+0x7b6c>
   18ac8:	add	r3, pc, r3
   18acc:	ldrh	r1, [r3, #4]
   18ad0:	ldrb	r2, [r3, #6]
   18ad4:	ldr	r0, [r3]
   18ad8:	strh	r1, [r4, #4]
   18adc:	strb	r2, [r4, #6]
   18ae0:	str	r0, [r4]
   18ae4:	b	18a8c <close@plt+0x7afc>
   18ae8:	mov	r0, r4
   18aec:	bl	120d0 <close@plt+0x1140>
   18af0:	mov	r4, r5
   18af4:	b	18abc <close@plt+0x7b2c>
   18af8:			; <UNDEFINED> instruction: 0x0001c5bc
   18afc:	andeq	r9, r0, r4, lsl #29
   18b00:	ldr	r3, [pc, #16]	; 18b18 <close@plt+0x7b88>
   18b04:	mov	r2, r1
   18b08:	add	r3, pc, r3
   18b0c:	mov	r1, r0
   18b10:	add	r0, r3, #344	; 0x158
   18b14:	b	184bc <close@plt+0x752c>
   18b18:	andeq	ip, r1, r8, asr #10
   18b1c:	ldr	r3, [pc, #12]	; 18b30 <close@plt+0x7ba0>
   18b20:	mov	r1, r0
   18b24:	add	r3, pc, r3
   18b28:	add	r0, r3, #416	; 0x1a0
   18b2c:	b	18420 <close@plt+0x7490>
   18b30:	andeq	ip, r1, ip, lsr #10
   18b34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b38:	mov	r6, r0
   18b3c:	ldr	r7, [pc, #404]	; 18cd8 <close@plt+0x7d48>
   18b40:	sub	sp, sp, #28
   18b44:	add	r7, pc, r7
   18b48:	mov	r5, r1
   18b4c:	ldr	r0, [r7, #416]	; 0x1a0
   18b50:	sub	r9, r2, #3
   18b54:	cmp	r0, #0
   18b58:	beq	18cd0 <close@plt+0x7d40>
   18b5c:	add	r7, r7, #416	; 0x1a0
   18b60:	mov	r4, #10
   18b64:	ldr	r2, [r7, #4]
   18b68:	and	r1, r2, #7
   18b6c:	ldrb	r3, [r6, r2, lsr #3]
   18b70:	mov	r2, r4
   18b74:	asr	r3, r3, r1
   18b78:	tst	r3, #1
   18b7c:	beq	18bac <close@plt+0x7c1c>
   18b80:	bl	10eb8 <strlen@plt>
   18b84:	cmp	r5, #0
   18b88:	mov	r8, r0
   18b8c:	mov	r0, r5
   18b90:	moveq	r0, r5
   18b94:	beq	18b9c <close@plt+0x7c0c>
   18b98:	bl	10eb8 <strlen@plt>
   18b9c:	add	r4, r4, #3
   18ba0:	add	r4, r4, r8
   18ba4:	add	r4, r4, r0
   18ba8:	mov	r2, r4
   18bac:	ldr	r0, [r7, #8]!
   18bb0:	cmp	r0, #0
   18bb4:	bne	18b64 <close@plt+0x7bd4>
   18bb8:	mov	r0, r2
   18bbc:	bl	11fe4 <close@plt+0x1054>
   18bc0:	subs	r4, r0, #0
   18bc4:	str	r4, [sp, #20]
   18bc8:	beq	18cbc <close@plt+0x7d2c>
   18bcc:	mov	r3, #0
   18bd0:	cmp	r5, #0
   18bd4:	strb	r3, [r4]
   18bd8:	beq	18cc8 <close@plt+0x7d38>
   18bdc:	ldr	r1, [pc, #248]	; 18cdc <close@plt+0x7d4c>
   18be0:	mov	r2, r5
   18be4:	add	r1, pc, r1
   18be8:	bl	10f48 <sprintf@plt>
   18bec:	add	r8, r4, r0
   18bf0:	ldr	r4, [pc, #232]	; 18ce0 <close@plt+0x7d50>
   18bf4:	add	r4, pc, r4
   18bf8:	ldr	sl, [r4, #416]	; 0x1a0
   18bfc:	cmp	sl, #0
   18c00:	beq	18cbc <close@plt+0x7d2c>
   18c04:	ldr	r3, [pc, #216]	; 18ce4 <close@plt+0x7d54>
   18c08:	cmp	r5, #0
   18c0c:	add	r3, pc, r3
   18c10:	ldr	fp, [pc, #208]	; 18ce8 <close@plt+0x7d58>
   18c14:	moveq	r5, r3
   18c18:	ldr	r2, [pc, #204]	; 18cec <close@plt+0x7d5c>
   18c1c:	str	r5, [sp, #16]
   18c20:	add	fp, pc, fp
   18c24:	add	r4, r4, #416	; 0x1a0
   18c28:	mov	r5, r8
   18c2c:	add	r2, pc, r2
   18c30:	str	r2, [sp, #12]
   18c34:	ldr	r1, [r4, #4]
   18c38:	mov	r0, r8
   18c3c:	and	ip, r1, #7
   18c40:	ldrb	r3, [r6, r1, lsr #3]
   18c44:	asr	r3, r3, ip
   18c48:	tst	r3, #1
   18c4c:	beq	18cb0 <close@plt+0x7d20>
   18c50:	bl	10eb8 <strlen@plt>
   18c54:	mov	r7, r0
   18c58:	mov	r0, sl
   18c5c:	bl	10eb8 <strlen@plt>
   18c60:	ldr	r3, [sp, #12]
   18c64:	mvn	r2, #0
   18c68:	mov	r1, #1
   18c6c:	add	r7, r7, r0
   18c70:	cmp	r7, r9
   18c74:	mov	r0, r5
   18c78:	bls	18c90 <close@plt+0x7d00>
   18c7c:	ldr	ip, [sp, #16]
   18c80:	str	ip, [sp]
   18c84:	bl	10ed0 <__sprintf_chk@plt>
   18c88:	add	r5, r5, r0
   18c8c:	mov	r8, r5
   18c90:	ldr	r2, [r4]
   18c94:	mov	r0, r5
   18c98:	str	r2, [sp]
   18c9c:	mov	r3, fp
   18ca0:	mvn	r2, #0
   18ca4:	mov	r1, #1
   18ca8:	bl	10ed0 <__sprintf_chk@plt>
   18cac:	add	r5, r5, r0
   18cb0:	ldr	sl, [r4, #8]!
   18cb4:	cmp	sl, #0
   18cb8:	bne	18c34 <close@plt+0x7ca4>
   18cbc:	ldr	r0, [sp, #20]
   18cc0:	add	sp, sp, #28
   18cc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18cc8:	ldr	r8, [sp, #20]
   18ccc:	b	18bf0 <close@plt+0x7c60>
   18cd0:	mov	r2, #10
   18cd4:	b	18bb8 <close@plt+0x7c28>
   18cd8:	andeq	ip, r1, ip, lsl #10
   18cdc:	andeq	r4, r0, r8, asr r7
   18ce0:	andeq	ip, r1, ip, asr r4
   18ce4:	andeq	r4, r0, r0, lsl #14
   18ce8:	andeq	r9, r0, r8, lsr sp
   18cec:	andeq	r9, r0, r8, lsr #26
   18cf0:	ldr	r3, [pc, #16]	; 18d08 <close@plt+0x7d78>
   18cf4:	mov	r1, r0
   18cf8:	add	r3, pc, r3
   18cfc:	add	r0, r3, #2272	; 0x8e0
   18d00:	add	r0, r0, #8
   18d04:	b	18420 <close@plt+0x7490>
   18d08:	andeq	ip, r1, r8, asr r3
   18d0c:	subs	r3, r0, #0
   18d10:	bxeq	lr
   18d14:	ldr	r0, [pc, #20]	; 18d30 <close@plt+0x7da0>
   18d18:	mov	r2, r1
   18d1c:	add	r0, pc, r0
   18d20:	add	r0, r0, #2272	; 0x8e0
   18d24:	mov	r1, r3
   18d28:	add	r0, r0, #8
   18d2c:	b	186e0 <close@plt+0x7750>
   18d30:	andeq	ip, r1, r4, lsr r3
   18d34:	b	18cf0 <close@plt+0x7d60>
   18d38:	b	18d0c <close@plt+0x7d7c>
   18d3c:	ldr	r3, [pc, #12]	; 18d50 <close@plt+0x7dc0>
   18d40:	mov	r1, r0
   18d44:	add	r3, pc, r3
   18d48:	add	r0, r3, #2368	; 0x940
   18d4c:	b	18420 <close@plt+0x7490>
   18d50:	andeq	ip, r1, ip, lsl #6
   18d54:	subs	r3, r0, #0
   18d58:	bxeq	lr
   18d5c:	ldr	r0, [pc, #16]	; 18d74 <close@plt+0x7de4>
   18d60:	mov	r2, r1
   18d64:	add	r0, pc, r0
   18d68:	mov	r1, r3
   18d6c:	add	r0, r0, #2368	; 0x940
   18d70:	b	186e0 <close@plt+0x7750>
   18d74:	andeq	ip, r1, ip, ror #5
   18d78:	ldr	r3, [pc, #464]	; 18f50 <close@plt+0x7fc0>
   18d7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d80:	add	r3, pc, r3
   18d84:	add	r9, r3, #2384	; 0x950
   18d88:	sub	sp, sp, #36	; 0x24
   18d8c:	mov	r5, r1
   18d90:	mov	r7, r9
   18d94:	mov	sl, r0
   18d98:	mov	r4, #10
   18d9c:	sub	r2, r2, #1
   18da0:	add	fp, r3, #2960	; 0xb90
   18da4:	str	r2, [sp, #8]
   18da8:	str	fp, [sp, #20]
   18dac:	str	r9, [sp, #12]
   18db0:	str	r0, [sp, #16]
   18db4:	ldr	r0, [r7]
   18db8:	cmp	r0, #0
   18dbc:	beq	18e08 <close@plt+0x7e78>
   18dc0:	ldrb	r6, [sl]
   18dc4:	mov	r8, r7
   18dc8:	ldr	r2, [r8, #4]
   18dcc:	tst	r6, r2
   18dd0:	beq	18dfc <close@plt+0x7e6c>
   18dd4:	bl	10eb8 <strlen@plt>
   18dd8:	cmp	r5, #0
   18ddc:	mov	r9, r0
   18de0:	mov	r0, r5
   18de4:	moveq	r0, r5
   18de8:	beq	18df0 <close@plt+0x7e60>
   18dec:	bl	10eb8 <strlen@plt>
   18df0:	add	r4, r4, #1
   18df4:	add	r4, r4, r9
   18df8:	add	r4, r4, r0
   18dfc:	ldr	r0, [r8, #8]!
   18e00:	cmp	r0, #0
   18e04:	bne	18dc8 <close@plt+0x7e38>
   18e08:	add	r7, r7, #72	; 0x48
   18e0c:	cmp	r7, fp
   18e10:	add	sl, sl, #1
   18e14:	bne	18db4 <close@plt+0x7e24>
   18e18:	mov	r0, r4
   18e1c:	ldr	r9, [sp, #12]
   18e20:	ldr	r8, [sp, #16]
   18e24:	bl	11fe4 <close@plt+0x1054>
   18e28:	subs	r4, r0, #0
   18e2c:	str	r4, [sp, #28]
   18e30:	beq	18f3c <close@plt+0x7fac>
   18e34:	mov	r3, #0
   18e38:	cmp	r5, #0
   18e3c:	strb	r3, [r4]
   18e40:	beq	18f48 <close@plt+0x7fb8>
   18e44:	ldr	r1, [pc, #264]	; 18f54 <close@plt+0x7fc4>
   18e48:	mov	r2, r5
   18e4c:	add	r1, pc, r1
   18e50:	bl	10f48 <sprintf@plt>
   18e54:	add	r7, r4, r0
   18e58:	ldr	r3, [pc, #248]	; 18f58 <close@plt+0x7fc8>
   18e5c:	cmp	r5, #0
   18e60:	add	r3, pc, r3
   18e64:	ldr	sl, [pc, #240]	; 18f5c <close@plt+0x7fcc>
   18e68:	moveq	r5, r3
   18e6c:	ldr	r2, [pc, #236]	; 18f60 <close@plt+0x7fd0>
   18e70:	str	r5, [sp, #12]
   18e74:	add	sl, pc, sl
   18e78:	mov	r5, r7
   18e7c:	add	r2, pc, r2
   18e80:	str	r2, [sp, #24]
   18e84:	ldr	fp, [r9]
   18e88:	cmp	fp, #0
   18e8c:	beq	18f28 <close@plt+0x7f98>
   18e90:	mov	r4, r9
   18e94:	str	r9, [sp, #16]
   18e98:	mov	r9, fp
   18e9c:	ldr	fp, [sp, #24]
   18ea0:	ldrb	r1, [r8]
   18ea4:	ldr	r2, [r4, #4]
   18ea8:	mov	r0, r7
   18eac:	tst	r1, r2
   18eb0:	beq	18f18 <close@plt+0x7f88>
   18eb4:	bl	10eb8 <strlen@plt>
   18eb8:	mov	r6, r0
   18ebc:	mov	r0, r9
   18ec0:	bl	10eb8 <strlen@plt>
   18ec4:	ldr	ip, [sp, #8]
   18ec8:	mov	r3, fp
   18ecc:	mvn	r2, #0
   18ed0:	mov	r1, #1
   18ed4:	add	r6, r6, r0
   18ed8:	cmp	r6, ip
   18edc:	mov	r0, r5
   18ee0:	bls	18ef8 <close@plt+0x7f68>
   18ee4:	ldr	ip, [sp, #12]
   18ee8:	str	ip, [sp]
   18eec:	bl	10ed0 <__sprintf_chk@plt>
   18ef0:	add	r5, r5, r0
   18ef4:	mov	r7, r5
   18ef8:	ldr	r2, [r4]
   18efc:	mov	r0, r5
   18f00:	str	r2, [sp]
   18f04:	mov	r3, sl
   18f08:	mvn	r2, #0
   18f0c:	mov	r1, #1
   18f10:	bl	10ed0 <__sprintf_chk@plt>
   18f14:	add	r5, r5, r0
   18f18:	ldr	r9, [r4, #8]!
   18f1c:	cmp	r9, #0
   18f20:	bne	18ea0 <close@plt+0x7f10>
   18f24:	ldr	r9, [sp, #16]
   18f28:	ldr	r3, [sp, #20]
   18f2c:	add	r9, r9, #72	; 0x48
   18f30:	cmp	r9, r3
   18f34:	add	r8, r8, #1
   18f38:	bne	18e84 <close@plt+0x7ef4>
   18f3c:	ldr	r0, [sp, #28]
   18f40:	add	sp, sp, #36	; 0x24
   18f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f48:	ldr	r7, [sp, #28]
   18f4c:	b	18e58 <close@plt+0x7ec8>
   18f50:	ldrdeq	ip, [r1], -r0
   18f54:	strdeq	r4, [r0], -r0
   18f58:	andeq	r4, r0, ip, lsr #9
   18f5c:	andeq	r9, r0, r8, ror sl
   18f60:	ldrdeq	r9, [r0], -r8
   18f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f68:	mov	r4, r0
   18f6c:	sub	sp, sp, #12
   18f70:	mov	sl, r1
   18f74:	mov	r9, r2
   18f78:	ldr	r1, [pc, #308]	; 190b4 <close@plt+0x8124>
   18f7c:	mov	r2, #1
   18f80:	mov	r0, #31
   18f84:	bl	10f60 <socket@plt>
   18f88:	subs	r6, r0, #0
   18f8c:	blt	190ac <close@plt+0x811c>
   18f90:	mov	r0, #132	; 0x84
   18f94:	bl	10e40 <malloc@plt>
   18f98:	mov	r7, r0
   18f9c:	bl	10ec4 <__errno_location@plt>
   18fa0:	cmp	r7, #0
   18fa4:	str	r0, [sp]
   18fa8:	beq	19084 <close@plt+0x80f4>
   18fac:	mov	r2, #130	; 0x82
   18fb0:	mov	r1, #0
   18fb4:	add	r0, r7, #2
   18fb8:	bl	10ee8 <memset@plt>
   18fbc:	mov	r3, #16
   18fc0:	mov	r2, r7
   18fc4:	ldr	r1, [pc, #236]	; 190b8 <close@plt+0x8128>
   18fc8:	mov	r0, r6
   18fcc:	strh	r3, [r7]
   18fd0:	bl	10e1c <ioctl@plt>
   18fd4:	cmp	r0, #0
   18fd8:	blt	1909c <close@plt+0x810c>
   18fdc:	ldrh	ip, [r7]
   18fe0:	cmp	ip, #0
   18fe4:	beq	19048 <close@plt+0x80b8>
   18fe8:	asr	r8, r4, #5
   18fec:	mov	r3, #1
   18ff0:	and	r4, r4, #31
   18ff4:	add	r8, r7, r8, lsl #2
   18ff8:	lsl	fp, r3, r4
   18ffc:	add	r8, r8, #8
   19000:	add	r5, r7, #4
   19004:	mov	r4, #0
   19008:	ldr	r1, [r8, r4, lsl #3]
   1900c:	mov	r2, r9
   19010:	tst	fp, r1
   19014:	mov	r0, r6
   19018:	beq	19038 <close@plt+0x80a8>
   1901c:	cmp	sl, #0
   19020:	ldrh	r1, [r5]
   19024:	beq	19094 <close@plt+0x8104>
   19028:	blx	sl
   1902c:	cmp	r0, #0
   19030:	bne	19090 <close@plt+0x8100>
   19034:	ldrh	ip, [r7]
   19038:	add	r4, r4, #1
   1903c:	cmp	ip, r4
   19040:	add	r5, r5, #8
   19044:	bgt	19008 <close@plt+0x8078>
   19048:	mov	r4, #19
   1904c:	mvn	r1, #0
   19050:	mov	r0, r7
   19054:	str	r1, [sp, #4]
   19058:	bl	10d68 <free@plt>
   1905c:	ldr	r1, [sp, #4]
   19060:	mov	r0, r6
   19064:	str	r1, [sp, #4]
   19068:	bl	10f90 <close@plt>
   1906c:	ldr	r3, [sp]
   19070:	ldr	r1, [sp, #4]
   19074:	str	r4, [r3]
   19078:	mov	r0, r1
   1907c:	add	sp, sp, #12
   19080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19084:	ldr	r4, [r0]
   19088:	mvn	r1, #0
   1908c:	b	19060 <close@plt+0x80d0>
   19090:	ldrh	r1, [r5]
   19094:	mov	r4, #0
   19098:	b	19050 <close@plt+0x80c0>
   1909c:	ldr	r3, [sp]
   190a0:	mvn	r1, #0
   190a4:	ldr	r4, [r3]
   190a8:	b	19050 <close@plt+0x80c0>
   190ac:	mvn	r1, #0
   190b0:	b	19078 <close@plt+0x80e8>
   190b4:	andeq	r0, r8, r3
   190b8:	ldrdhi	r4, [r4], -r2
   190bc:	ldr	r3, [pc, #168]	; 1916c <close@plt+0x81dc>
   190c0:	ldr	r2, [pc, #168]	; 19170 <close@plt+0x81e0>
   190c4:	add	r3, pc, r3
   190c8:	push	{r4, r5, r6, lr}
   190cc:	sub	sp, sp, #24
   190d0:	ldr	r4, [r3, r2]
   190d4:	subs	r5, r0, #0
   190d8:	ldr	r3, [r4]
   190dc:	str	r3, [sp, #20]
   190e0:	beq	1911c <close@plt+0x818c>
   190e4:	ldr	r1, [pc, #136]	; 19174 <close@plt+0x81e4>
   190e8:	mov	r2, r5
   190ec:	add	r1, pc, r1
   190f0:	mov	r0, #0
   190f4:	bl	18f64 <close@plt+0x7fd4>
   190f8:	mov	r6, r5
   190fc:	cmp	r0, #0
   19100:	blt	19150 <close@plt+0x81c0>
   19104:	ldr	r2, [sp, #20]
   19108:	ldr	r3, [r4]
   1910c:	cmp	r2, r3
   19110:	bne	19168 <close@plt+0x81d8>
   19114:	add	sp, sp, #24
   19118:	pop	{r4, r5, r6, pc}
   1911c:	ldr	r1, [pc, #84]	; 19178 <close@plt+0x81e8>
   19120:	add	r3, sp, #4
   19124:	mov	r2, r3
   19128:	add	r1, pc, r1
   1912c:	str	r5, [sp, #4]
   19130:	strh	r5, [sp, #8]
   19134:	bl	18f64 <close@plt+0x7fd4>
   19138:	cmp	r0, #0
   1913c:	bge	19104 <close@plt+0x8174>
   19140:	add	r3, sp, #12
   19144:	mov	r6, r3
   19148:	str	r5, [sp, #12]
   1914c:	strh	r5, [sp, #16]
   19150:	ldr	r1, [pc, #36]	; 1917c <close@plt+0x81ec>
   19154:	mov	r2, r6
   19158:	add	r1, pc, r1
   1915c:	mov	r0, #0
   19160:	bl	18f64 <close@plt+0x7fd4>
   19164:	b	19104 <close@plt+0x8174>
   19168:	bl	10db0 <__stack_chk_fail@plt>
   1916c:	andeq	fp, r1, r8, asr #28
   19170:	ldrdeq	r0, [r0], -ip
   19174:			; <UNDEFINED> instruction: 0xfffff550
   19178:			; <UNDEFINED> instruction: 0xfffff514
   1917c:			; <UNDEFINED> instruction: 0xfffff448
   19180:	push	{r4, r5, r6, r7, r8, lr}
   19184:	mov	r2, #1
   19188:	mov	r6, r0
   1918c:	mov	r5, r1
   19190:	mov	r0, #31
   19194:	ldr	r1, [pc, #84]	; 191f0 <close@plt+0x8260>
   19198:	bl	10f60 <socket@plt>
   1919c:	subs	r4, r0, #0
   191a0:	blt	191e8 <close@plt+0x8258>
   191a4:	mov	r2, #90	; 0x5a
   191a8:	mov	r1, #0
   191ac:	add	r0, r5, #2
   191b0:	bl	10ee8 <memset@plt>
   191b4:	mov	r2, r5
   191b8:	strh	r6, [r5]
   191bc:	ldr	r1, [pc, #48]	; 191f4 <close@plt+0x8264>
   191c0:	mov	r0, r4
   191c4:	bl	10e1c <ioctl@plt>
   191c8:	mov	r7, r0
   191cc:	bl	10ec4 <__errno_location@plt>
   191d0:	mov	r5, r0
   191d4:	mov	r0, r4
   191d8:	ldr	r6, [r5]
   191dc:	mov	r4, r7
   191e0:	bl	10f90 <close@plt>
   191e4:	str	r6, [r5]
   191e8:	mov	r0, r4
   191ec:	pop	{r4, r5, r6, r7, r8, pc}
   191f0:	andeq	r0, r8, r3
   191f4:	ldrdhi	r4, [r4], -r3
   191f8:	ldr	ip, [pc, #160]	; 192a0 <close@plt+0x8310>
   191fc:	ldr	r3, [pc, #160]	; 192a4 <close@plt+0x8314>
   19200:	add	ip, pc, ip
   19204:	push	{r4, r5, r6, lr}
   19208:	sub	sp, sp, #96	; 0x60
   1920c:	ldr	r4, [ip, r3]
   19210:	mov	r3, sp
   19214:	mov	r2, #92	; 0x5c
   19218:	ldr	lr, [r4]
   1921c:	mov	r6, r0
   19220:	mov	r5, r1
   19224:	mov	r0, r3
   19228:	mov	r1, #0
   1922c:	str	lr, [sp, #92]	; 0x5c
   19230:	bl	10ee8 <memset@plt>
   19234:	mov	r1, r0
   19238:	mov	r0, r6
   1923c:	bl	19180 <close@plt+0x81f0>
   19240:	subs	r2, r0, #0
   19244:	bne	19294 <close@plt+0x8304>
   19248:	ldr	r3, [sp, #16]
   1924c:	tst	r3, #1
   19250:	beq	19280 <close@plt+0x82f0>
   19254:	ldrh	r1, [sp, #14]
   19258:	ldr	r3, [sp, #10]
   1925c:	strh	r1, [r5, #4]
   19260:	str	r3, [r5]
   19264:	ldr	r1, [sp, #92]	; 0x5c
   19268:	ldr	r3, [r4]
   1926c:	mov	r0, r2
   19270:	cmp	r1, r3
   19274:	bne	1929c <close@plt+0x830c>
   19278:	add	sp, sp, #96	; 0x60
   1927c:	pop	{r4, r5, r6, pc}
   19280:	bl	10ec4 <__errno_location@plt>
   19284:	mov	r3, #100	; 0x64
   19288:	mvn	r2, #0
   1928c:	str	r3, [r0]
   19290:	b	19264 <close@plt+0x82d4>
   19294:	mvn	r2, #0
   19298:	b	19264 <close@plt+0x82d4>
   1929c:	bl	10db0 <__stack_chk_fail@plt>
   192a0:	andeq	fp, r1, ip, lsl #26
   192a4:	ldrdeq	r0, [r0], -ip
   192a8:	ldr	r3, [pc, #192]	; 19370 <close@plt+0x83e0>
   192ac:	ldr	ip, [pc, #192]	; 19374 <close@plt+0x83e4>
   192b0:	add	r3, pc, r3
   192b4:	push	{r4, r5, r6, lr}
   192b8:	sub	sp, sp, #16
   192bc:	ldr	r5, [r3, ip]
   192c0:	ldr	r1, [pc, #176]	; 19378 <close@plt+0x83e8>
   192c4:	mov	r2, #3
   192c8:	ldr	r3, [r5]
   192cc:	add	r1, pc, r1
   192d0:	mov	r6, r0
   192d4:	str	r3, [sp, #12]
   192d8:	bl	10f6c <strncmp@plt>
   192dc:	subs	r4, r0, #0
   192e0:	bne	192f4 <close@plt+0x8364>
   192e4:	mov	r0, r6
   192e8:	bl	10eb8 <strlen@plt>
   192ec:	cmp	r0, #3
   192f0:	bhi	19344 <close@plt+0x83b4>
   192f4:	bl	10ec4 <__errno_location@plt>
   192f8:	add	r4, sp, #4
   192fc:	mov	r3, #19
   19300:	mov	r1, r4
   19304:	str	r3, [r0]
   19308:	mov	r0, r6
   1930c:	bl	11dcc <close@plt+0xe3c>
   19310:	ldr	r1, [pc, #100]	; 1937c <close@plt+0x83ec>
   19314:	mov	r2, r4
   19318:	add	r1, pc, r1
   1931c:	mov	r0, #0
   19320:	bl	18f64 <close@plt+0x7fd4>
   19324:	mov	r4, r0
   19328:	ldr	r2, [sp, #12]
   1932c:	ldr	r3, [r5]
   19330:	mov	r0, r4
   19334:	cmp	r2, r3
   19338:	bne	1936c <close@plt+0x83dc>
   1933c:	add	sp, sp, #16
   19340:	pop	{r4, r5, r6, pc}
   19344:	mov	r1, r4
   19348:	mov	r2, #10
   1934c:	add	r0, r6, #3
   19350:	bl	10d44 <strtol@plt>
   19354:	add	r1, sp, #4
   19358:	mov	r4, r0
   1935c:	bl	191f8 <close@plt+0x8268>
   19360:	cmp	r0, #0
   19364:	mvnlt	r4, #0
   19368:	b	19328 <close@plt+0x8398>
   1936c:	bl	10db0 <__stack_chk_fail@plt>
   19370:	andeq	fp, r1, ip, asr ip
   19374:	ldrdeq	r0, [r0], -ip
   19378:	muleq	r0, r4, r6
   1937c:			; <UNDEFINED> instruction: 0xfffff288
   19380:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19384:	subs	r4, r2, #0
   19388:	movle	r9, #0
   1938c:	uxtbgt	r9, r4
   19390:	movle	r4, #255	; 0xff
   19394:	cmp	r0, #0
   19398:	mov	r6, r0
   1939c:	mov	r8, r1
   193a0:	mov	r7, r3
   193a4:	blt	19480 <close@plt+0x84f0>
   193a8:	mov	r2, #1
   193ac:	ldr	r1, [pc, #280]	; 194cc <close@plt+0x853c>
   193b0:	mov	r0, #31
   193b4:	bl	10f60 <socket@plt>
   193b8:	subs	r5, r0, #0
   193bc:	blt	19478 <close@plt+0x84e8>
   193c0:	rsb	r4, r4, r4, lsl #3
   193c4:	lsl	r0, r4, #1
   193c8:	add	r0, r0, #10
   193cc:	bl	10e40 <malloc@plt>
   193d0:	subs	r4, r0, #0
   193d4:	mvneq	r6, #0
   193d8:	beq	1945c <close@plt+0x84cc>
   193dc:	cmp	r7, #0
   193e0:	ldr	r3, [sp, #36]	; 0x24
   193e4:	ldrhne	r2, [r7]
   193e8:	strh	r3, [r4, #2]
   193ec:	ldrbne	r3, [r7, #2]
   193f0:	ldreq	r2, [pc, #216]	; 194d0 <close@plt+0x8540>
   193f4:	mvneq	r3, #97	; 0x61
   193f8:	strhne	r2, [r4, #4]
   193fc:	strheq	r2, [r4, #4]
   19400:	strh	r6, [r4]
   19404:	strb	r9, [r4, #8]
   19408:	strb	r8, [r4, #7]
   1940c:	strb	r3, [r4, #6]
   19410:	mov	r2, r4
   19414:	ldr	r1, [pc, #184]	; 194d4 <close@plt+0x8544>
   19418:	mov	r0, r5
   1941c:	bl	10e1c <ioctl@plt>
   19420:	subs	r6, r0, #0
   19424:	blt	19454 <close@plt+0x84c4>
   19428:	ldrb	r2, [r4, #8]
   1942c:	ldr	r3, [sp, #32]
   19430:	ldr	r0, [r3]
   19434:	rsb	r2, r2, r2, lsl #3
   19438:	cmp	r0, #0
   1943c:	lsl	r6, r2, #1
   19440:	beq	194a4 <close@plt+0x8514>
   19444:	mov	r2, r6
   19448:	add	r1, r4, #10
   1944c:	bl	10d80 <memcpy@plt>
   19450:	ldrb	r6, [r4, #8]
   19454:	mov	r0, r4
   19458:	bl	10d68 <free@plt>
   1945c:	bl	10ec4 <__errno_location@plt>
   19460:	mov	r4, r0
   19464:	mov	r0, r5
   19468:	ldr	r7, [r4]
   1946c:	mov	r5, r6
   19470:	bl	10f90 <close@plt>
   19474:	str	r7, [r4]
   19478:	mov	r0, r5
   1947c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19480:	mov	r0, #0
   19484:	bl	190bc <close@plt+0x812c>
   19488:	subs	r6, r0, #0
   1948c:	bge	193a8 <close@plt+0x8418>
   19490:	bl	10ec4 <__errno_location@plt>
   19494:	mov	r3, #19
   19498:	mvn	r5, #0
   1949c:	str	r3, [r0]
   194a0:	b	19478 <close@plt+0x84e8>
   194a4:	mov	r0, r6
   194a8:	bl	10e40 <malloc@plt>
   194ac:	ldr	r3, [sp, #32]
   194b0:	cmp	r0, #0
   194b4:	str	r0, [r3]
   194b8:	mvneq	r6, #0
   194bc:	bne	19444 <close@plt+0x84b4>
   194c0:	mov	r0, r4
   194c4:	bl	10d68 <free@plt>
   194c8:	b	1945c <close@plt+0x84cc>
   194cc:	andeq	r0, r8, r3
   194d0:			; <UNDEFINED> instruction: 0xffff8b33
   194d4:	strdhi	r4, [r4], -r0
   194d8:	ldr	r3, [pc, #180]	; 19594 <close@plt+0x8604>
   194dc:	ldr	r2, [pc, #180]	; 19598 <close@plt+0x8608>
   194e0:	add	r3, pc, r3
   194e4:	push	{r4, r5, r6, r7, lr}
   194e8:	sub	sp, sp, #20
   194ec:	ldr	r4, [r3, r2]
   194f0:	subs	r6, r0, #0
   194f4:	ldr	r3, [r4]
   194f8:	str	r3, [sp, #12]
   194fc:	blt	1955c <close@plt+0x85cc>
   19500:	mov	r2, #1
   19504:	ldr	r1, [pc, #144]	; 1959c <close@plt+0x860c>
   19508:	mov	r0, #31
   1950c:	bl	10f60 <socket@plt>
   19510:	subs	r5, r0, #0
   19514:	blt	19540 <close@plt+0x85b0>
   19518:	mov	r1, #0
   1951c:	mov	r3, #31
   19520:	strh	r1, [sp, #8]
   19524:	mov	r2, #6
   19528:	add	r1, sp, #4
   1952c:	strh	r6, [sp, #6]
   19530:	strh	r3, [sp, #4]
   19534:	bl	10edc <bind@plt>
   19538:	cmp	r0, #0
   1953c:	blt	19570 <close@plt+0x85e0>
   19540:	ldr	r2, [sp, #12]
   19544:	ldr	r3, [r4]
   19548:	mov	r0, r5
   1954c:	cmp	r2, r3
   19550:	bne	19590 <close@plt+0x8600>
   19554:	add	sp, sp, #20
   19558:	pop	{r4, r5, r6, r7, pc}
   1955c:	bl	10ec4 <__errno_location@plt>
   19560:	mov	r3, #19
   19564:	mvn	r5, #0
   19568:	str	r3, [r0]
   1956c:	b	19540 <close@plt+0x85b0>
   19570:	bl	10ec4 <__errno_location@plt>
   19574:	mov	r6, r0
   19578:	mov	r0, r5
   1957c:	ldr	r7, [r6]
   19580:	mvn	r5, #0
   19584:	bl	10f90 <close@plt>
   19588:	str	r7, [r6]
   1958c:	b	19540 <close@plt+0x85b0>
   19590:	bl	10db0 <__stack_chk_fail@plt>
   19594:	andeq	fp, r1, ip, lsr #20
   19598:	ldrdeq	r0, [r0], -ip
   1959c:	andeq	r0, r8, r3
   195a0:	b	10f90 <close@plt>
   195a4:	ldr	ip, [pc, #192]	; 1966c <close@plt+0x86dc>
   195a8:	lsl	r2, r2, #22
   195ac:	push	{r4, r5, r6, r7, lr}
   195b0:	add	ip, pc, ip
   195b4:	ldr	lr, [pc, #180]	; 19670 <close@plt+0x86e0>
   195b8:	sub	sp, sp, #44	; 0x2c
   195bc:	lsr	r2, r2, #22
   195c0:	orr	r2, r2, r1, lsl #10
   195c4:	ldr	r7, [ip, lr]
   195c8:	strh	r2, [sp, #8]
   195cc:	add	r2, sp, #7
   195d0:	str	r2, [sp, #12]
   195d4:	add	r2, sp, #8
   195d8:	str	r2, [sp, #20]
   195dc:	ldr	r2, [sp, #64]	; 0x40
   195e0:	ldr	lr, [r7]
   195e4:	cmp	r3, #0
   195e8:	mov	r1, #1
   195ec:	mov	r4, #3
   195f0:	mov	r6, r0
   195f4:	strb	r3, [sp, #10]
   195f8:	str	lr, [sp, #36]	; 0x24
   195fc:	strb	r1, [sp, #7]
   19600:	str	r1, [sp, #16]
   19604:	str	r4, [sp, #24]
   19608:	strdne	r2, [sp, #28]
   1960c:	moveq	r4, #2
   19610:	add	r5, sp, #12
   19614:	b	1962c <close@plt+0x869c>
   19618:	bl	10ec4 <__errno_location@plt>
   1961c:	ldr	r3, [r0]
   19620:	cmp	r3, #4
   19624:	cmpne	r3, #11
   19628:	bne	19660 <close@plt+0x86d0>
   1962c:	mov	r2, r4
   19630:	mov	r1, r5
   19634:	mov	r0, r6
   19638:	bl	10f24 <writev@plt>
   1963c:	cmp	r0, #0
   19640:	blt	19618 <close@plt+0x8688>
   19644:	mov	r0, #0
   19648:	ldr	r2, [sp, #36]	; 0x24
   1964c:	ldr	r3, [r7]
   19650:	cmp	r2, r3
   19654:	bne	19668 <close@plt+0x86d8>
   19658:	add	sp, sp, #44	; 0x2c
   1965c:	pop	{r4, r5, r6, r7, pc}
   19660:	mvn	r0, #0
   19664:	b	19648 <close@plt+0x86b8>
   19668:	bl	10db0 <__stack_chk_fail@plt>
   1966c:	andeq	fp, r1, ip, asr r9
   19670:	ldrdeq	r0, [r0], -ip
   19674:	ldrh	r3, [r1, #2]
   19678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1967c:	mov	r9, r1
   19680:	ldr	lr, [pc, #864]	; 199e8 <close@plt+0x8a58>
   19684:	ldr	r1, [pc, #864]	; 199ec <close@plt+0x8a5c>
   19688:	sub	sp, sp, #340	; 0x154
   1968c:	add	lr, pc, lr
   19690:	ldrh	ip, [r9]
   19694:	add	r4, sp, #56	; 0x38
   19698:	lsl	r3, r3, #22
   1969c:	str	r4, [sp, #20]
   196a0:	ldr	r1, [lr, r1]
   196a4:	lsr	r3, r3, #22
   196a8:	orr	ip, r3, ip, lsl #10
   196ac:	ldr	r5, [r1]
   196b0:	mov	r8, r2
   196b4:	add	r2, sp, #28
   196b8:	str	r1, [sp, #16]
   196bc:	mov	r3, r4
   196c0:	str	r2, [sp]
   196c4:	uxth	ip, ip
   196c8:	mov	r4, #16
   196cc:	mov	r2, #2
   196d0:	mov	r1, #0
   196d4:	str	ip, [sp, #12]
   196d8:	str	r5, [sp, #332]	; 0x14c
   196dc:	str	r4, [sp, #28]
   196e0:	mov	r6, r0
   196e4:	bl	10e10 <getsockopt@plt>
   196e8:	cmp	r0, #0
   196ec:	blt	198cc <close@plt+0x893c>
   196f0:	ldr	r0, [r9, #4]
   196f4:	add	lr, sp, #44	; 0x2c
   196f8:	mov	r1, #0
   196fc:	asr	r2, r0, #5
   19700:	and	r2, r2, #1
   19704:	mov	r5, #49152	; 0xc000
   19708:	mov	ip, #1073741824	; 0x40000000
   1970c:	str	r1, [sp, #52]	; 0x34
   19710:	str	r5, [sp, #44]	; 0x2c
   19714:	str	ip, [sp, #48]	; 0x30
   19718:	str	r4, [sp, #40]	; 0x28
   1971c:	and	r3, r0, #31
   19720:	mov	r5, #1
   19724:	ldr	r0, [lr, r2, lsl #2]
   19728:	add	ip, sp, #40	; 0x28
   1972c:	orr	r0, r0, r5, lsl r3
   19730:	str	r4, [sp]
   19734:	str	r0, [lr, r2, lsl #2]
   19738:	ldr	lr, [sp, #12]
   1973c:	mov	r3, ip
   19740:	mov	r2, #2
   19744:	mov	r0, r6
   19748:	strh	lr, [sp, #52]	; 0x34
   1974c:	bl	10d50 <setsockopt@plt>
   19750:	cmp	r0, #0
   19754:	blt	198cc <close@plt+0x893c>
   19758:	ldr	r2, [r9, #8]
   1975c:	ldrb	r3, [r9, #12]
   19760:	mov	r0, r6
   19764:	str	r2, [sp]
   19768:	ldrh	r2, [r9, #2]
   1976c:	ldrh	r1, [r9]
   19770:	bl	195a4 <close@plt+0x8614>
   19774:	cmp	r0, #0
   19778:	movge	fp, #10
   1977c:	addge	sl, sp, #32
   19780:	addge	r7, sp, #72	; 0x48
   19784:	blt	199d4 <close@plt+0x8a44>
   19788:	cmp	r8, #0
   1978c:	movne	r3, r5
   19790:	strne	r6, [sp, #32]
   19794:	strhne	r3, [sl, #4]
   19798:	beq	197b4 <close@plt+0x8824>
   1979c:	b	19834 <close@plt+0x88a4>
   197a0:	bl	10ec4 <__errno_location@plt>
   197a4:	ldr	r4, [r0]
   197a8:	cmp	r4, #4
   197ac:	cmpne	r4, #11
   197b0:	bne	198a8 <close@plt+0x8918>
   197b4:	mov	r2, #260	; 0x104
   197b8:	mov	r1, r7
   197bc:	mov	r0, r6
   197c0:	bl	10d5c <read@plt>
   197c4:	cmp	r0, #0
   197c8:	blt	197a0 <close@plt+0x8810>
   197cc:	ldrb	r3, [sp, #73]	; 0x49
   197d0:	sub	r4, r0, #3
   197d4:	cmp	r3, #14
   197d8:	beq	19904 <close@plt+0x8974>
   197dc:	bls	1985c <close@plt+0x88cc>
   197e0:	cmp	r3, #15
   197e4:	beq	19938 <close@plt+0x89a8>
   197e8:	cmp	r3, #62	; 0x3e
   197ec:	bne	198ec <close@plt+0x895c>
   197f0:	ldrb	r2, [sp, #75]	; 0x4b
   197f4:	ldr	r3, [r9, #4]
   197f8:	cmp	r2, r3
   197fc:	beq	1997c <close@plt+0x89ec>
   19800:	subs	fp, fp, #1
   19804:	bne	19788 <close@plt+0x87f8>
   19808:	bl	10ec4 <__errno_location@plt>
   1980c:	mov	r3, #110	; 0x6e
   19810:	mov	r4, r3
   19814:	mov	r5, r0
   19818:	str	r3, [r0]
   1981c:	b	198ac <close@plt+0x891c>
   19820:	bl	10ec4 <__errno_location@plt>
   19824:	ldr	r4, [r0]
   19828:	cmp	r4, #4
   1982c:	cmpne	r4, #11
   19830:	bne	198a8 <close@plt+0x8918>
   19834:	mov	r2, r8
   19838:	mov	r1, #1
   1983c:	mov	r0, sl
   19840:	bl	10dd4 <poll@plt>
   19844:	cmp	r0, #0
   19848:	blt	19820 <close@plt+0x8890>
   1984c:	beq	199c0 <close@plt+0x8a30>
   19850:	sub	r8, r8, #10
   19854:	bic	r8, r8, r8, asr #31
   19858:	b	197b4 <close@plt+0x8824>
   1985c:	cmp	r3, #7
   19860:	bne	198ec <close@plt+0x895c>
   19864:	ldr	r3, [r9, #4]
   19868:	cmp	r3, #7
   1986c:	bne	19800 <close@plt+0x8870>
   19870:	mov	r2, #6
   19874:	ldr	r1, [r9, #8]
   19878:	add	r0, sp, #76	; 0x4c
   1987c:	bl	10d8c <memcmp@plt>
   19880:	cmp	r0, #0
   19884:	bne	19800 <close@plt+0x8870>
   19888:	ldr	r2, [r9, #20]
   1988c:	add	r1, r7, #3
   19890:	cmp	r4, r2
   19894:	movlt	r2, r4
   19898:	str	r2, [r9, #20]
   1989c:	ldr	r0, [r9, #16]
   198a0:	bl	10d80 <memcpy@plt>
   198a4:	b	1999c <close@plt+0x8a0c>
   198a8:	mov	r5, r0
   198ac:	mov	r2, #16
   198b0:	str	r2, [sp]
   198b4:	ldr	r3, [sp, #20]
   198b8:	mov	r0, r6
   198bc:	mov	r2, #2
   198c0:	mov	r1, #0
   198c4:	bl	10d50 <setsockopt@plt>
   198c8:	str	r4, [r5]
   198cc:	mvn	r0, #0
   198d0:	ldr	r3, [sp, #16]
   198d4:	ldr	r2, [sp, #332]	; 0x14c
   198d8:	ldr	r3, [r3]
   198dc:	cmp	r2, r3
   198e0:	bne	199e4 <close@plt+0x8a54>
   198e4:	add	sp, sp, #340	; 0x154
   198e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198ec:	ldr	r2, [r9, #4]
   198f0:	cmp	r3, r2
   198f4:	beq	19888 <close@plt+0x88f8>
   198f8:	subs	fp, fp, #1
   198fc:	bne	19788 <close@plt+0x87f8>
   19900:	b	19808 <close@plt+0x8878>
   19904:	ldrh	r3, [r7, #4]
   19908:	ldr	r2, [sp, #12]
   1990c:	cmp	r3, r2
   19910:	bne	19800 <close@plt+0x8870>
   19914:	ldr	r3, [r9, #20]
   19918:	sub	r2, r0, #6
   1991c:	cmp	r2, r3
   19920:	movge	r2, r3
   19924:	add	r1, r7, #6
   19928:	str	r2, [r9, #20]
   1992c:	ldr	r0, [r9, #16]
   19930:	bl	10d80 <memcpy@plt>
   19934:	b	1999c <close@plt+0x8a0c>
   19938:	ldr	r3, [r7, #4]
   1993c:	ldr	r2, [sp, #12]
   19940:	lsr	r3, r3, #8
   19944:	uxth	r3, r3
   19948:	cmp	r3, r2
   1994c:	bne	19800 <close@plt+0x8870>
   19950:	ldr	r3, [r9, #4]
   19954:	cmp	r3, #15
   19958:	beq	19888 <close@plt+0x88f8>
   1995c:	ldrb	r3, [sp, #75]	; 0x4b
   19960:	cmp	r3, #0
   19964:	beq	19800 <close@plt+0x8870>
   19968:	bl	10ec4 <__errno_location@plt>
   1996c:	mov	r4, #5
   19970:	mov	r5, r0
   19974:	str	r4, [r0]
   19978:	b	198ac <close@plt+0x891c>
   1997c:	ldr	r3, [r9, #20]
   19980:	sub	r2, r0, #4
   19984:	cmp	r2, r3
   19988:	movge	r2, r3
   1998c:	str	r2, [r9, #20]
   19990:	ldr	r0, [r9, #16]
   19994:	add	r1, sp, #76	; 0x4c
   19998:	bl	10d80 <memcpy@plt>
   1999c:	mov	r2, #16
   199a0:	str	r2, [sp]
   199a4:	ldr	r3, [sp, #20]
   199a8:	mov	r0, r6
   199ac:	mov	r2, #2
   199b0:	mov	r1, #0
   199b4:	bl	10d50 <setsockopt@plt>
   199b8:	mov	r0, #0
   199bc:	b	198d0 <close@plt+0x8940>
   199c0:	bl	10ec4 <__errno_location@plt>
   199c4:	mov	r4, #110	; 0x6e
   199c8:	mov	r5, r0
   199cc:	str	r4, [r0]
   199d0:	b	198ac <close@plt+0x891c>
   199d4:	bl	10ec4 <__errno_location@plt>
   199d8:	mov	r5, r0
   199dc:	ldr	r4, [r0]
   199e0:	b	198ac <close@plt+0x891c>
   199e4:	bl	10db0 <__stack_chk_fail@plt>
   199e8:	andeq	fp, r1, r0, lsl #17
   199ec:	ldrdeq	r0, [r0], -ip
   199f0:	ldr	ip, [pc, #240]	; 19ae8 <close@plt+0x8b58>
   199f4:	push	{r4, r5, r6, lr}
   199f8:	add	ip, pc, ip
   199fc:	ldr	lr, [pc, #232]	; 19aec <close@plt+0x8b5c>
   19a00:	sub	sp, sp, #56	; 0x38
   19a04:	mov	r6, r0
   19a08:	ldr	r4, [ip, lr]
   19a0c:	ldr	r0, [r1]
   19a10:	ldrh	r1, [r1, #4]
   19a14:	ldrb	r5, [sp, #72]	; 0x48
   19a18:	strh	r2, [sp, #42]	; 0x2a
   19a1c:	strh	r3, [sp, #46]	; 0x2e
   19a20:	ldr	r2, [pc, #200]	; 19af0 <close@plt+0x8b60>
   19a24:	add	r3, sp, #36	; 0x24
   19a28:	str	r0, [sp, #36]	; 0x24
   19a2c:	strh	r1, [sp, #40]	; 0x28
   19a30:	mov	r0, r6
   19a34:	mov	r1, #2
   19a38:	ldr	r6, [r4]
   19a3c:	str	r3, [sp, #8]
   19a40:	mov	r3, #13
   19a44:	mov	ip, #0
   19a48:	strh	ip, [sp, #44]	; 0x2c
   19a4c:	mov	lr, #3
   19a50:	mov	ip, #11
   19a54:	str	r2, [sp]
   19a58:	strb	r1, [sp, #44]	; 0x2c
   19a5c:	str	r3, [sp, #12]
   19a60:	ldr	r2, [sp, #80]	; 0x50
   19a64:	add	r3, sp, #24
   19a68:	mov	r1, sp
   19a6c:	strb	r5, [sp, #48]	; 0x30
   19a70:	str	r6, [sp, #52]	; 0x34
   19a74:	str	lr, [sp, #4]
   19a78:	str	r3, [sp, #16]
   19a7c:	str	ip, [sp, #20]
   19a80:	ldr	r5, [sp, #76]	; 0x4c
   19a84:	bl	19674 <close@plt+0x86e4>
   19a88:	cmp	r0, #0
   19a8c:	blt	19adc <close@plt+0x8b4c>
   19a90:	ldrb	r0, [sp, #24]
   19a94:	cmp	r0, #0
   19a98:	bne	19ac8 <close@plt+0x8b38>
   19a9c:	ldr	r2, [sp, #24]
   19aa0:	mov	r3, r0
   19aa4:	lsr	r2, r2, #8
   19aa8:	strh	r2, [r5]
   19aac:	ldr	r1, [sp, #52]	; 0x34
   19ab0:	ldr	r2, [r4]
   19ab4:	mov	r0, r3
   19ab8:	cmp	r1, r2
   19abc:	bne	19ae4 <close@plt+0x8b54>
   19ac0:	add	sp, sp, #56	; 0x38
   19ac4:	pop	{r4, r5, r6, pc}
   19ac8:	bl	10ec4 <__errno_location@plt>
   19acc:	mov	r2, #5
   19ad0:	mvn	r3, #0
   19ad4:	str	r2, [r0]
   19ad8:	b	19aac <close@plt+0x8b1c>
   19adc:	mvn	r3, #0
   19ae0:	b	19aac <close@plt+0x8b1c>
   19ae4:	bl	10db0 <__stack_chk_fail@plt>
   19ae8:	andeq	fp, r1, r4, lsl r5
   19aec:	ldrdeq	r0, [r0], -ip
   19af0:	andeq	r0, r5, r1
   19af4:	ldr	ip, [pc, #172]	; 19ba8 <close@plt+0x8c18>
   19af8:	push	{r4, r5, r6, lr}
   19afc:	add	ip, pc, ip
   19b00:	ldr	lr, [pc, #164]	; 19bac <close@plt+0x8c1c>
   19b04:	sub	sp, sp, #40	; 0x28
   19b08:	ldr	r6, [pc, #160]	; 19bb0 <close@plt+0x8c20>
   19b0c:	ldr	r4, [ip, lr]
   19b10:	strh	r1, [sp, #4]
   19b14:	strb	r2, [sp, #6]
   19b18:	ldr	r1, [r4]
   19b1c:	mov	r2, r3
   19b20:	str	r1, [sp, #36]	; 0x24
   19b24:	add	r3, sp, #4
   19b28:	mov	r1, #3
   19b2c:	str	r3, [sp, #20]
   19b30:	str	r1, [sp, #24]
   19b34:	add	r3, sp, #8
   19b38:	mov	r5, #5
   19b3c:	mov	ip, #4
   19b40:	add	r1, sp, #12
   19b44:	str	r6, [sp, #12]
   19b48:	str	r5, [sp, #16]
   19b4c:	str	r3, [sp, #28]
   19b50:	str	ip, [sp, #32]
   19b54:	bl	19674 <close@plt+0x86e4>
   19b58:	cmp	r0, #0
   19b5c:	blt	19b9c <close@plt+0x8c0c>
   19b60:	ldrb	r0, [sp, #8]
   19b64:	cmp	r0, #0
   19b68:	moveq	r3, r0
   19b6c:	bne	19b8c <close@plt+0x8bfc>
   19b70:	ldr	r1, [sp, #36]	; 0x24
   19b74:	ldr	r2, [r4]
   19b78:	mov	r0, r3
   19b7c:	cmp	r1, r2
   19b80:	bne	19ba4 <close@plt+0x8c14>
   19b84:	add	sp, sp, #40	; 0x28
   19b88:	pop	{r4, r5, r6, pc}
   19b8c:	bl	10ec4 <__errno_location@plt>
   19b90:	mvn	r3, #0
   19b94:	str	r5, [r0]
   19b98:	b	19b70 <close@plt+0x8be0>
   19b9c:	mvn	r3, #0
   19ba0:	b	19b70 <close@plt+0x8be0>
   19ba4:	bl	10db0 <__stack_chk_fail@plt>
   19ba8:	andeq	fp, r1, r0, lsl r4
   19bac:	ldrdeq	r0, [r0], -ip
   19bb0:	andeq	r0, r6, r1
   19bb4:	ldr	ip, [pc, #188]	; 19c78 <close@plt+0x8ce8>
   19bb8:	push	{r4, r5, lr}
   19bbc:	add	ip, pc, ip
   19bc0:	ldr	lr, [pc, #180]	; 19c7c <close@plt+0x8cec>
   19bc4:	sub	sp, sp, #44	; 0x2c
   19bc8:	ldr	r5, [pc, #176]	; 19c80 <close@plt+0x8cf0>
   19bcc:	ldr	r4, [ip, lr]
   19bd0:	ldrh	ip, [r1, #4]
   19bd4:	strb	r2, [sp, #28]
   19bd8:	ldr	r1, [r1]
   19bdc:	ldr	lr, [r4]
   19be0:	mov	r2, r3
   19be4:	mov	r3, #0
   19be8:	str	r3, [sp, #8]
   19bec:	add	r3, sp, #28
   19bf0:	str	lr, [sp, #36]	; 0x24
   19bf4:	strh	ip, [sp, #33]	; 0x21
   19bf8:	str	r1, [sp, #29]
   19bfc:	mov	lr, #7
   19c00:	mov	ip, #1
   19c04:	str	r3, [sp, #12]
   19c08:	add	r1, sp, #4
   19c0c:	add	r3, sp, #3
   19c10:	str	r5, [sp, #4]
   19c14:	str	lr, [sp, #16]
   19c18:	str	r3, [sp, #20]
   19c1c:	str	ip, [sp, #24]
   19c20:	bl	19674 <close@plt+0x86e4>
   19c24:	cmp	r0, #0
   19c28:	blt	19c6c <close@plt+0x8cdc>
   19c2c:	ldrb	r0, [sp, #3]
   19c30:	cmp	r0, #0
   19c34:	moveq	r3, r0
   19c38:	bne	19c58 <close@plt+0x8cc8>
   19c3c:	ldr	r1, [sp, #36]	; 0x24
   19c40:	ldr	r2, [r4]
   19c44:	mov	r0, r3
   19c48:	cmp	r1, r2
   19c4c:	bne	19c74 <close@plt+0x8ce4>
   19c50:	add	sp, sp, #44	; 0x2c
   19c54:	pop	{r4, r5, pc}
   19c58:	bl	10ec4 <__errno_location@plt>
   19c5c:	mov	r2, #5
   19c60:	mvn	r3, #0
   19c64:	str	r2, [r0]
   19c68:	b	19c3c <close@plt+0x8cac>
   19c6c:	mvn	r3, #0
   19c70:	b	19c3c <close@plt+0x8cac>
   19c74:	bl	10db0 <__stack_chk_fail@plt>
   19c78:	andeq	fp, r1, r0, asr r3
   19c7c:	ldrdeq	r0, [r0], -ip
   19c80:	andseq	r0, r1, r8
   19c84:	ldr	ip, [pc, #188]	; 19d48 <close@plt+0x8db8>
   19c88:	push	{r4, r5, lr}
   19c8c:	add	ip, pc, ip
   19c90:	ldr	lr, [pc, #180]	; 19d4c <close@plt+0x8dbc>
   19c94:	sub	sp, sp, #44	; 0x2c
   19c98:	ldr	r5, [pc, #176]	; 19d50 <close@plt+0x8dc0>
   19c9c:	ldr	r4, [ip, lr]
   19ca0:	ldrh	ip, [r1, #4]
   19ca4:	strb	r2, [sp, #28]
   19ca8:	ldr	r1, [r1]
   19cac:	ldr	lr, [r4]
   19cb0:	mov	r2, r3
   19cb4:	mov	r3, #0
   19cb8:	str	r3, [sp, #8]
   19cbc:	add	r3, sp, #28
   19cc0:	str	lr, [sp, #36]	; 0x24
   19cc4:	strh	ip, [sp, #33]	; 0x21
   19cc8:	str	r1, [sp, #29]
   19ccc:	mov	lr, #7
   19cd0:	mov	ip, #1
   19cd4:	str	r3, [sp, #12]
   19cd8:	add	r1, sp, #4
   19cdc:	add	r3, sp, #3
   19ce0:	str	r5, [sp, #4]
   19ce4:	str	lr, [sp, #16]
   19ce8:	str	r3, [sp, #20]
   19cec:	str	ip, [sp, #24]
   19cf0:	bl	19674 <close@plt+0x86e4>
   19cf4:	cmp	r0, #0
   19cf8:	blt	19d3c <close@plt+0x8dac>
   19cfc:	ldrb	r0, [sp, #3]
   19d00:	cmp	r0, #0
   19d04:	moveq	r3, r0
   19d08:	bne	19d28 <close@plt+0x8d98>
   19d0c:	ldr	r1, [sp, #36]	; 0x24
   19d10:	ldr	r2, [r4]
   19d14:	mov	r0, r3
   19d18:	cmp	r1, r2
   19d1c:	bne	19d44 <close@plt+0x8db4>
   19d20:	add	sp, sp, #44	; 0x2c
   19d24:	pop	{r4, r5, pc}
   19d28:	bl	10ec4 <__errno_location@plt>
   19d2c:	mov	r2, #5
   19d30:	mvn	r3, #0
   19d34:	str	r2, [r0]
   19d38:	b	19d0c <close@plt+0x8d7c>
   19d3c:	mvn	r3, #0
   19d40:	b	19d0c <close@plt+0x8d7c>
   19d44:	bl	10db0 <__stack_chk_fail@plt>
   19d48:	andeq	fp, r1, r0, lsl #5
   19d4c:	ldrdeq	r0, [r0], -ip
   19d50:	andseq	r0, r2, r8
   19d54:	ldr	r3, [pc, #180]	; 19e10 <close@plt+0x8e80>
   19d58:	ldr	ip, [pc, #180]	; 19e14 <close@plt+0x8e84>
   19d5c:	add	r3, pc, r3
   19d60:	push	{r4, r5, lr}
   19d64:	mov	r4, r1
   19d68:	ldr	r5, [r3, ip]
   19d6c:	sub	sp, sp, #36	; 0x24
   19d70:	ldr	r1, [pc, #160]	; 19e18 <close@plt+0x8e88>
   19d74:	ldr	r3, [r5]
   19d78:	str	r1, [sp, #4]
   19d7c:	mov	r1, #0
   19d80:	str	r3, [sp, #28]
   19d84:	str	r1, [sp, #12]
   19d88:	strh	r1, [sp]
   19d8c:	str	r1, [sp, #8]
   19d90:	str	r1, [sp, #16]
   19d94:	mov	ip, #2
   19d98:	mov	r3, sp
   19d9c:	add	r1, sp, #4
   19da0:	str	r3, [sp, #20]
   19da4:	str	ip, [sp, #24]
   19da8:	bl	19674 <close@plt+0x86e4>
   19dac:	cmp	r0, #0
   19db0:	blt	19e04 <close@plt+0x8e74>
   19db4:	ldrb	r0, [sp]
   19db8:	cmp	r0, #0
   19dbc:	bne	19df0 <close@plt+0x8e60>
   19dc0:	cmp	r4, #0
   19dc4:	moveq	r3, r4
   19dc8:	ldrbne	r2, [sp, #1]
   19dcc:	movne	r3, r0
   19dd0:	strbne	r2, [r4]
   19dd4:	ldr	r1, [sp, #28]
   19dd8:	ldr	r2, [r5]
   19ddc:	mov	r0, r3
   19de0:	cmp	r1, r2
   19de4:	bne	19e0c <close@plt+0x8e7c>
   19de8:	add	sp, sp, #36	; 0x24
   19dec:	pop	{r4, r5, pc}
   19df0:	bl	10ec4 <__errno_location@plt>
   19df4:	mov	r2, #5
   19df8:	mvn	r3, #0
   19dfc:	str	r2, [r0]
   19e00:	b	19dd4 <close@plt+0x8e44>
   19e04:	mvn	r3, #0
   19e08:	b	19dd4 <close@plt+0x8e44>
   19e0c:	bl	10db0 <__stack_chk_fail@plt>
   19e10:			; <UNDEFINED> instruction: 0x0001b1b0
   19e14:	ldrdeq	r0, [r0], -ip
   19e18:	andeq	r0, pc, r8
   19e1c:	ldr	r3, [pc, #160]	; 19ec4 <close@plt+0x8f34>
   19e20:	ldr	ip, [pc, #160]	; 19ec8 <close@plt+0x8f38>
   19e24:	add	r3, pc, r3
   19e28:	push	{r4, lr}
   19e2c:	mov	r2, r1
   19e30:	ldr	r4, [r3, ip]
   19e34:	sub	sp, sp, #32
   19e38:	ldr	r1, [pc, #140]	; 19ecc <close@plt+0x8f3c>
   19e3c:	ldr	r3, [r4]
   19e40:	str	r1, [sp, #4]
   19e44:	mov	r1, #0
   19e48:	str	r3, [sp, #28]
   19e4c:	str	r1, [sp, #12]
   19e50:	str	r1, [sp, #8]
   19e54:	str	r1, [sp, #16]
   19e58:	mov	ip, #1
   19e5c:	add	r3, sp, #3
   19e60:	add	r1, sp, #4
   19e64:	str	r3, [sp, #20]
   19e68:	str	ip, [sp, #24]
   19e6c:	bl	19674 <close@plt+0x86e4>
   19e70:	cmp	r0, #0
   19e74:	blt	19eb8 <close@plt+0x8f28>
   19e78:	ldrb	r0, [sp, #3]
   19e7c:	cmp	r0, #0
   19e80:	moveq	r3, r0
   19e84:	bne	19ea4 <close@plt+0x8f14>
   19e88:	ldr	r1, [sp, #28]
   19e8c:	ldr	r2, [r4]
   19e90:	mov	r0, r3
   19e94:	cmp	r1, r2
   19e98:	bne	19ec0 <close@plt+0x8f30>
   19e9c:	add	sp, sp, #32
   19ea0:	pop	{r4, pc}
   19ea4:	bl	10ec4 <__errno_location@plt>
   19ea8:	mov	r2, #5
   19eac:	mvn	r3, #0
   19eb0:	str	r2, [r0]
   19eb4:	b	19e88 <close@plt+0x8ef8>
   19eb8:	mvn	r3, #0
   19ebc:	b	19e88 <close@plt+0x8ef8>
   19ec0:	bl	10db0 <__stack_chk_fail@plt>
   19ec4:	andeq	fp, r1, r8, ror #1
   19ec8:	ldrdeq	r0, [r0], -ip
   19ecc:	andseq	r0, r0, r8
   19ed0:	ldr	ip, [pc, #304]	; 1a008 <close@plt+0x9078>
   19ed4:	push	{r4, r5, r6, r7, r8, r9, lr}
   19ed8:	add	ip, pc, ip
   19edc:	ldr	lr, [pc, #296]	; 1a00c <close@plt+0x907c>
   19ee0:	sub	sp, sp, #76	; 0x4c
   19ee4:	mov	r8, r1
   19ee8:	ldr	r6, [ip, lr]
   19eec:	mov	r9, r2
   19ef0:	mov	r7, r0
   19ef4:	ldr	lr, [r6]
   19ef8:	mov	r2, #33	; 0x21
   19efc:	mov	r1, #0
   19f00:	add	r0, sp, #34	; 0x22
   19f04:	mov	r5, r3
   19f08:	str	lr, [sp, #68]	; 0x44
   19f0c:	ldr	r4, [sp, #104]	; 0x68
   19f10:	bl	10ee8 <memset@plt>
   19f14:	ldrh	r2, [r8, #4]
   19f18:	ldr	r3, [r8]
   19f1c:	cmp	r5, #0
   19f20:	strb	r9, [sp, #28]
   19f24:	strh	r2, [sp, #33]	; 0x21
   19f28:	str	r3, [sp, #29]
   19f2c:	beq	19f50 <close@plt+0x8fc0>
   19f30:	ldr	r2, [r5, #4]
   19f34:	ldr	r0, [r5, #8]
   19f38:	str	r2, [sp, #39]	; 0x27
   19f3c:	ldr	r1, [r5, #12]
   19f40:	ldr	r2, [r5]
   19f44:	str	r0, [sp, #43]	; 0x2b
   19f48:	str	r1, [sp, #47]	; 0x2f
   19f4c:	str	r2, [sp, #35]	; 0x23
   19f50:	cmp	r4, #0
   19f54:	beq	19f78 <close@plt+0x8fe8>
   19f58:	ldr	r2, [r4, #4]
   19f5c:	ldr	r0, [r4, #8]
   19f60:	str	r2, [sp, #55]	; 0x37
   19f64:	ldr	r1, [r4, #12]
   19f68:	ldr	r2, [r4]
   19f6c:	str	r0, [sp, #59]	; 0x3b
   19f70:	str	r1, [sp, #63]	; 0x3f
   19f74:	str	r2, [sp, #51]	; 0x33
   19f78:	ldr	r2, [pc, #144]	; 1a010 <close@plt+0x9080>
   19f7c:	mov	r3, #0
   19f80:	mov	r1, #39	; 0x27
   19f84:	strd	r2, [sp, #4]
   19f88:	add	r3, sp, #28
   19f8c:	mov	ip, #1
   19f90:	str	r3, [sp, #12]
   19f94:	str	r1, [sp, #16]
   19f98:	add	r3, sp, #3
   19f9c:	mov	r0, r7
   19fa0:	ldr	r2, [sp, #108]	; 0x6c
   19fa4:	add	r1, sp, #4
   19fa8:	str	r3, [sp, #20]
   19fac:	str	ip, [sp, #24]
   19fb0:	bl	19674 <close@plt+0x86e4>
   19fb4:	cmp	r0, #0
   19fb8:	blt	19ffc <close@plt+0x906c>
   19fbc:	ldrb	r0, [sp, #3]
   19fc0:	cmp	r0, #0
   19fc4:	moveq	r3, r0
   19fc8:	bne	19fe8 <close@plt+0x9058>
   19fcc:	ldr	r1, [sp, #68]	; 0x44
   19fd0:	ldr	r2, [r6]
   19fd4:	mov	r0, r3
   19fd8:	cmp	r1, r2
   19fdc:	bne	1a004 <close@plt+0x9074>
   19fe0:	add	sp, sp, #76	; 0x4c
   19fe4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19fe8:	bl	10ec4 <__errno_location@plt>
   19fec:	mov	r2, #5
   19ff0:	mvn	r3, #0
   19ff4:	str	r2, [r0]
   19ff8:	b	19fcc <close@plt+0x903c>
   19ffc:	mvn	r3, #0
   1a000:	b	19fcc <close@plt+0x903c>
   1a004:	bl	10db0 <__stack_chk_fail@plt>
   1a008:	andeq	fp, r1, r4, lsr r0
   1a00c:	ldrdeq	r0, [r0], -ip
   1a010:	eoreq	r0, r7, r8
   1a014:	ldr	ip, [pc, #188]	; 1a0d8 <close@plt+0x9148>
   1a018:	push	{r4, r5, lr}
   1a01c:	add	ip, pc, ip
   1a020:	ldr	lr, [pc, #180]	; 1a0dc <close@plt+0x914c>
   1a024:	sub	sp, sp, #44	; 0x2c
   1a028:	ldr	r5, [pc, #176]	; 1a0e0 <close@plt+0x9150>
   1a02c:	ldr	r4, [ip, lr]
   1a030:	ldrh	ip, [r1, #4]
   1a034:	strb	r2, [sp, #28]
   1a038:	ldr	r1, [r1]
   1a03c:	ldr	lr, [r4]
   1a040:	mov	r2, r3
   1a044:	mov	r3, #0
   1a048:	str	r3, [sp, #8]
   1a04c:	add	r3, sp, #28
   1a050:	str	lr, [sp, #36]	; 0x24
   1a054:	strh	ip, [sp, #33]	; 0x21
   1a058:	str	r1, [sp, #29]
   1a05c:	mov	lr, #7
   1a060:	mov	ip, #1
   1a064:	str	r3, [sp, #12]
   1a068:	add	r1, sp, #4
   1a06c:	add	r3, sp, #3
   1a070:	str	r5, [sp, #4]
   1a074:	str	lr, [sp, #16]
   1a078:	str	r3, [sp, #20]
   1a07c:	str	ip, [sp, #24]
   1a080:	bl	19674 <close@plt+0x86e4>
   1a084:	cmp	r0, #0
   1a088:	blt	1a0cc <close@plt+0x913c>
   1a08c:	ldrb	r0, [sp, #3]
   1a090:	cmp	r0, #0
   1a094:	moveq	r3, r0
   1a098:	bne	1a0b8 <close@plt+0x9128>
   1a09c:	ldr	r1, [sp, #36]	; 0x24
   1a0a0:	ldr	r2, [r4]
   1a0a4:	mov	r0, r3
   1a0a8:	cmp	r1, r2
   1a0ac:	bne	1a0d4 <close@plt+0x9144>
   1a0b0:	add	sp, sp, #44	; 0x2c
   1a0b4:	pop	{r4, r5, pc}
   1a0b8:	bl	10ec4 <__errno_location@plt>
   1a0bc:	mov	r2, #5
   1a0c0:	mvn	r3, #0
   1a0c4:	str	r2, [r0]
   1a0c8:	b	1a09c <close@plt+0x910c>
   1a0cc:	mvn	r3, #0
   1a0d0:	b	1a09c <close@plt+0x910c>
   1a0d4:	bl	10db0 <__stack_chk_fail@plt>
   1a0d8:	strdeq	sl, [r1], -r0
   1a0dc:	ldrdeq	r0, [r0], -ip
   1a0e0:	eoreq	r0, r8, r8
   1a0e4:	ldr	r3, [pc, #160]	; 1a18c <close@plt+0x91fc>
   1a0e8:	ldr	ip, [pc, #160]	; 1a190 <close@plt+0x9200>
   1a0ec:	add	r3, pc, r3
   1a0f0:	push	{r4, lr}
   1a0f4:	mov	r2, r1
   1a0f8:	ldr	r4, [r3, ip]
   1a0fc:	sub	sp, sp, #32
   1a100:	ldr	r1, [pc, #140]	; 1a194 <close@plt+0x9204>
   1a104:	ldr	r3, [r4]
   1a108:	str	r1, [sp, #4]
   1a10c:	mov	r1, #0
   1a110:	str	r3, [sp, #28]
   1a114:	str	r1, [sp, #12]
   1a118:	str	r1, [sp, #8]
   1a11c:	str	r1, [sp, #16]
   1a120:	mov	ip, #1
   1a124:	add	r3, sp, #3
   1a128:	add	r1, sp, #4
   1a12c:	str	r3, [sp, #20]
   1a130:	str	ip, [sp, #24]
   1a134:	bl	19674 <close@plt+0x86e4>
   1a138:	cmp	r0, #0
   1a13c:	blt	1a180 <close@plt+0x91f0>
   1a140:	ldrb	r0, [sp, #3]
   1a144:	cmp	r0, #0
   1a148:	moveq	r3, r0
   1a14c:	bne	1a16c <close@plt+0x91dc>
   1a150:	ldr	r1, [sp, #28]
   1a154:	ldr	r2, [r4]
   1a158:	mov	r0, r3
   1a15c:	cmp	r1, r2
   1a160:	bne	1a188 <close@plt+0x91f8>
   1a164:	add	sp, sp, #32
   1a168:	pop	{r4, pc}
   1a16c:	bl	10ec4 <__errno_location@plt>
   1a170:	mov	r2, #5
   1a174:	mvn	r3, #0
   1a178:	str	r2, [r0]
   1a17c:	b	1a150 <close@plt+0x91c0>
   1a180:	mvn	r3, #0
   1a184:	b	1a150 <close@plt+0x91c0>
   1a188:	bl	10db0 <__stack_chk_fail@plt>
   1a18c:	andeq	sl, r1, r0, lsr #28
   1a190:	ldrdeq	r0, [r0], -ip
   1a194:	eoreq	r0, r9, r8
   1a198:	ldr	r3, [pc, #180]	; 1a254 <close@plt+0x92c4>
   1a19c:	ldr	ip, [pc, #180]	; 1a258 <close@plt+0x92c8>
   1a1a0:	add	r3, pc, r3
   1a1a4:	push	{r4, r5, lr}
   1a1a8:	mov	r4, r1
   1a1ac:	ldr	r5, [r3, ip]
   1a1b0:	sub	sp, sp, #36	; 0x24
   1a1b4:	ldr	r1, [pc, #160]	; 1a25c <close@plt+0x92cc>
   1a1b8:	ldr	r3, [r5]
   1a1bc:	str	r1, [sp, #4]
   1a1c0:	mov	r1, #0
   1a1c4:	str	r3, [sp, #28]
   1a1c8:	str	r1, [sp, #12]
   1a1cc:	strh	r1, [sp]
   1a1d0:	str	r1, [sp, #8]
   1a1d4:	str	r1, [sp, #16]
   1a1d8:	mov	ip, #2
   1a1dc:	mov	r3, sp
   1a1e0:	add	r1, sp, #4
   1a1e4:	str	r3, [sp, #20]
   1a1e8:	str	ip, [sp, #24]
   1a1ec:	bl	19674 <close@plt+0x86e4>
   1a1f0:	cmp	r0, #0
   1a1f4:	blt	1a248 <close@plt+0x92b8>
   1a1f8:	ldrb	r0, [sp]
   1a1fc:	cmp	r0, #0
   1a200:	bne	1a234 <close@plt+0x92a4>
   1a204:	cmp	r4, #0
   1a208:	moveq	r3, r4
   1a20c:	ldrbne	r2, [sp, #1]
   1a210:	movne	r3, r0
   1a214:	strbne	r2, [r4]
   1a218:	ldr	r1, [sp, #28]
   1a21c:	ldr	r2, [r5]
   1a220:	mov	r0, r3
   1a224:	cmp	r1, r2
   1a228:	bne	1a250 <close@plt+0x92c0>
   1a22c:	add	sp, sp, #36	; 0x24
   1a230:	pop	{r4, r5, pc}
   1a234:	bl	10ec4 <__errno_location@plt>
   1a238:	mov	r2, #5
   1a23c:	mvn	r3, #0
   1a240:	str	r2, [r0]
   1a244:	b	1a218 <close@plt+0x9288>
   1a248:	mvn	r3, #0
   1a24c:	b	1a218 <close@plt+0x9288>
   1a250:	bl	10db0 <__stack_chk_fail@plt>
   1a254:	andeq	sl, r1, ip, ror #26
   1a258:	ldrdeq	r0, [r0], -ip
   1a25c:	eoreq	r0, sl, r8
   1a260:	ldr	r3, [pc, #164]	; 1a30c <close@plt+0x937c>
   1a264:	ldr	ip, [pc, #164]	; 1a310 <close@plt+0x9380>
   1a268:	add	r3, pc, r3
   1a26c:	push	{r4, lr}
   1a270:	sub	sp, sp, #32
   1a274:	ldr	r4, [r3, ip]
   1a278:	strb	r1, [sp]
   1a27c:	mov	r3, #0
   1a280:	ldr	r1, [r4]
   1a284:	ldr	lr, [pc, #136]	; 1a314 <close@plt+0x9384>
   1a288:	str	r3, [sp, #8]
   1a28c:	mov	r3, sp
   1a290:	mov	ip, #1
   1a294:	str	r1, [sp, #28]
   1a298:	str	r3, [sp, #12]
   1a29c:	add	r1, sp, #4
   1a2a0:	add	r3, sp, #3
   1a2a4:	str	lr, [sp, #4]
   1a2a8:	str	ip, [sp, #16]
   1a2ac:	str	ip, [sp, #24]
   1a2b0:	str	r3, [sp, #20]
   1a2b4:	bl	19674 <close@plt+0x86e4>
   1a2b8:	cmp	r0, #0
   1a2bc:	blt	1a300 <close@plt+0x9370>
   1a2c0:	ldrb	r0, [sp, #3]
   1a2c4:	cmp	r0, #0
   1a2c8:	moveq	r3, r0
   1a2cc:	bne	1a2ec <close@plt+0x935c>
   1a2d0:	ldr	r1, [sp, #28]
   1a2d4:	ldr	r2, [r4]
   1a2d8:	mov	r0, r3
   1a2dc:	cmp	r1, r2
   1a2e0:	bne	1a308 <close@plt+0x9378>
   1a2e4:	add	sp, sp, #32
   1a2e8:	pop	{r4, pc}
   1a2ec:	bl	10ec4 <__errno_location@plt>
   1a2f0:	mov	r2, #5
   1a2f4:	mvn	r3, #0
   1a2f8:	str	r2, [r0]
   1a2fc:	b	1a2d0 <close@plt+0x9340>
   1a300:	mvn	r3, #0
   1a304:	b	1a2d0 <close@plt+0x9340>
   1a308:	bl	10db0 <__stack_chk_fail@plt>
   1a30c:	andeq	sl, r1, r4, lsr #25
   1a310:	ldrdeq	r0, [r0], -ip
   1a314:	eoreq	r0, sp, r8
   1a318:	ldr	ip, [pc, #188]	; 1a3dc <close@plt+0x944c>
   1a31c:	push	{r4, r5, r6, r7, lr}
   1a320:	add	ip, pc, ip
   1a324:	ldr	lr, [pc, #180]	; 1a3e0 <close@plt+0x9450>
   1a328:	sub	sp, sp, #284	; 0x11c
   1a32c:	mov	r5, r1
   1a330:	ldr	r6, [ip, lr]
   1a334:	mov	r1, ip
   1a338:	mov	r7, r2
   1a33c:	ldr	ip, [pc, #160]	; 1a3e4 <close@plt+0x9454>
   1a340:	mov	r2, r3
   1a344:	ldr	r3, [r6]
   1a348:	mov	r1, #0
   1a34c:	str	ip, [sp]
   1a350:	str	r3, [sp, #276]	; 0x114
   1a354:	str	r1, [sp, #8]
   1a358:	str	r1, [sp, #4]
   1a35c:	str	r1, [sp, #12]
   1a360:	mov	ip, #249	; 0xf9
   1a364:	add	r3, sp, #24
   1a368:	mov	r1, sp
   1a36c:	str	r3, [sp, #16]
   1a370:	str	ip, [sp, #20]
   1a374:	bl	19674 <close@plt+0x86e4>
   1a378:	cmp	r0, #0
   1a37c:	blt	1a3d0 <close@plt+0x9440>
   1a380:	ldrb	r4, [sp, #24]
   1a384:	cmp	r4, #0
   1a388:	bne	1a3bc <close@plt+0x942c>
   1a38c:	mov	r2, r5
   1a390:	mov	r0, r7
   1a394:	add	r1, sp, #25
   1a398:	strb	r4, [sp, #272]	; 0x110
   1a39c:	bl	10f00 <strncpy@plt>
   1a3a0:	ldr	r2, [sp, #276]	; 0x114
   1a3a4:	ldr	r3, [r6]
   1a3a8:	mov	r0, r4
   1a3ac:	cmp	r2, r3
   1a3b0:	bne	1a3d8 <close@plt+0x9448>
   1a3b4:	add	sp, sp, #284	; 0x11c
   1a3b8:	pop	{r4, r5, r6, r7, pc}
   1a3bc:	bl	10ec4 <__errno_location@plt>
   1a3c0:	mov	r3, #5
   1a3c4:	mvn	r4, #0
   1a3c8:	str	r3, [r0]
   1a3cc:	b	1a3a0 <close@plt+0x9410>
   1a3d0:	mvn	r4, #0
   1a3d4:	b	1a3a0 <close@plt+0x9410>
   1a3d8:	bl	10db0 <__stack_chk_fail@plt>
   1a3dc:	andeq	sl, r1, ip, ror #23
   1a3e0:	ldrdeq	r0, [r0], -ip
   1a3e4:	andseq	r0, r4, r3
   1a3e8:	ldr	ip, [pc, #156]	; 1a48c <close@plt+0x94fc>
   1a3ec:	ldr	r3, [pc, #156]	; 1a490 <close@plt+0x9500>
   1a3f0:	add	ip, pc, ip
   1a3f4:	push	{r4, r5, r6, r7, r8, lr}
   1a3f8:	sub	sp, sp, #280	; 0x118
   1a3fc:	ldr	r4, [ip, r3]
   1a400:	mov	r5, #248	; 0xf8
   1a404:	add	r3, sp, #28
   1a408:	ldr	lr, [r4]
   1a40c:	mov	r6, r0
   1a410:	mov	r8, r1
   1a414:	mov	r0, r3
   1a418:	mov	r7, r2
   1a41c:	mov	r1, #0
   1a420:	mov	r2, r5
   1a424:	str	lr, [sp, #276]	; 0x114
   1a428:	bl	10ee8 <memset@plt>
   1a42c:	mov	r1, r8
   1a430:	mov	r2, #247	; 0xf7
   1a434:	bl	10f00 <strncpy@plt>
   1a438:	ldr	lr, [pc, #84]	; 1a494 <close@plt+0x9504>
   1a43c:	mov	ip, #0
   1a440:	mov	r2, r7
   1a444:	add	r1, sp, #4
   1a448:	str	r5, [sp, #16]
   1a44c:	str	ip, [sp, #20]
   1a450:	str	ip, [sp, #8]
   1a454:	str	ip, [sp, #24]
   1a458:	str	lr, [sp, #4]
   1a45c:	mov	r3, r0
   1a460:	mov	r0, r6
   1a464:	str	r3, [sp, #12]
   1a468:	bl	19674 <close@plt+0x86e4>
   1a46c:	ldr	r2, [sp, #276]	; 0x114
   1a470:	ldr	r3, [r4]
   1a474:	cmp	r2, r3
   1a478:	bne	1a488 <close@plt+0x94f8>
   1a47c:	asr	r0, r0, #31
   1a480:	add	sp, sp, #280	; 0x118
   1a484:	pop	{r4, r5, r6, r7, r8, pc}
   1a488:	bl	10db0 <__stack_chk_fail@plt>
   1a48c:	andeq	sl, r1, ip, lsl fp
   1a490:	ldrdeq	r0, [r0], -ip
   1a494:	andseq	r0, r3, r3
   1a498:	ldr	ip, [pc, #228]	; 1a584 <close@plt+0x95f4>
   1a49c:	push	{r4, r5, r6, lr}
   1a4a0:	add	ip, pc, ip
   1a4a4:	ldr	lr, [pc, #220]	; 1a588 <close@plt+0x95f8>
   1a4a8:	sub	sp, sp, #296	; 0x128
   1a4ac:	mov	r4, r0
   1a4b0:	ldr	r5, [ip, lr]
   1a4b4:	ldr	r0, [r1]
   1a4b8:	ldrh	r6, [r1, #4]
   1a4bc:	ldr	ip, [r5]
   1a4c0:	add	r1, sp, #36	; 0x24
   1a4c4:	str	r0, [sp, #24]
   1a4c8:	str	r1, [sp, #16]
   1a4cc:	mov	r0, r4
   1a4d0:	str	ip, [sp, #292]	; 0x124
   1a4d4:	add	r1, sp, #24
   1a4d8:	mov	ip, #0
   1a4dc:	ldr	r4, [pc, #168]	; 1a58c <close@plt+0x95fc>
   1a4e0:	strh	ip, [sp, #30]
   1a4e4:	mov	lr, #10
   1a4e8:	strb	r2, [sp, #30]
   1a4ec:	mov	ip, #7
   1a4f0:	strh	r3, [sp, #32]
   1a4f4:	str	r1, [sp, #8]
   1a4f8:	mov	r3, #255	; 0xff
   1a4fc:	ldr	r2, [sp, #320]	; 0x140
   1a500:	mov	r1, sp
   1a504:	strh	r6, [sp, #28]
   1a508:	str	r4, [sp]
   1a50c:	str	lr, [sp, #12]
   1a510:	str	ip, [sp, #4]
   1a514:	str	r3, [sp, #20]
   1a518:	ldr	r6, [sp, #316]	; 0x13c
   1a51c:	bl	19674 <close@plt+0x86e4>
   1a520:	cmp	r0, #0
   1a524:	blt	1a578 <close@plt+0x95e8>
   1a528:	ldrb	r4, [sp, #36]	; 0x24
   1a52c:	cmp	r4, #0
   1a530:	bne	1a564 <close@plt+0x95d4>
   1a534:	mov	r0, r6
   1a538:	ldr	r2, [sp, #312]	; 0x138
   1a53c:	add	r1, sp, #43	; 0x2b
   1a540:	strb	r4, [sp, #290]	; 0x122
   1a544:	bl	10f00 <strncpy@plt>
   1a548:	ldr	r2, [sp, #292]	; 0x124
   1a54c:	ldr	r3, [r5]
   1a550:	mov	r0, r4
   1a554:	cmp	r2, r3
   1a558:	bne	1a580 <close@plt+0x95f0>
   1a55c:	add	sp, sp, #296	; 0x128
   1a560:	pop	{r4, r5, r6, pc}
   1a564:	bl	10ec4 <__errno_location@plt>
   1a568:	mov	r3, #5
   1a56c:	mvn	r4, #0
   1a570:	str	r3, [r0]
   1a574:	b	1a548 <close@plt+0x95b8>
   1a578:	mvn	r4, #0
   1a57c:	b	1a548 <close@plt+0x95b8>
   1a580:	bl	10db0 <__stack_chk_fail@plt>
   1a584:	andeq	sl, r1, ip, ror #20
   1a588:	ldrdeq	r0, [r0], -ip
   1a58c:	andseq	r0, r9, r1
   1a590:	push	{lr}		; (str lr, [sp, #-4]!)
   1a594:	sub	sp, sp, #20
   1a598:	ldr	ip, [sp, #24]
   1a59c:	strd	r2, [sp]
   1a5a0:	str	ip, [sp, #8]
   1a5a4:	mov	r3, #0
   1a5a8:	mov	r2, #2
   1a5ac:	bl	1a498 <close@plt+0x9508>
   1a5b0:	add	sp, sp, #20
   1a5b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1a5b8:	ldr	r3, [pc, #128]	; 1a640 <close@plt+0x96b0>
   1a5bc:	ldr	ip, [pc, #128]	; 1a644 <close@plt+0x96b4>
   1a5c0:	add	r3, pc, r3
   1a5c4:	push	{r4, lr}
   1a5c8:	mov	lr, r0
   1a5cc:	ldr	r4, [r3, ip]
   1a5d0:	ldr	r0, [r1]
   1a5d4:	ldrh	r1, [r1, #4]
   1a5d8:	sub	sp, sp, #40	; 0x28
   1a5dc:	ldr	ip, [r4]
   1a5e0:	str	r0, [sp, #28]
   1a5e4:	strh	r1, [sp, #32]
   1a5e8:	mov	r0, lr
   1a5ec:	mov	r1, #0
   1a5f0:	ldr	lr, [pc, #80]	; 1a648 <close@plt+0x96b8>
   1a5f4:	str	ip, [sp, #36]	; 0x24
   1a5f8:	str	r1, [sp, #20]
   1a5fc:	mov	ip, #6
   1a600:	str	r1, [sp, #8]
   1a604:	str	r1, [sp, #24]
   1a608:	add	r1, sp, #4
   1a60c:	add	r3, sp, #28
   1a610:	str	r3, [sp, #12]
   1a614:	str	lr, [sp, #4]
   1a618:	str	ip, [sp, #16]
   1a61c:	bl	19674 <close@plt+0x86e4>
   1a620:	ldr	r2, [sp, #36]	; 0x24
   1a624:	ldr	r3, [r4]
   1a628:	cmp	r2, r3
   1a62c:	bne	1a63c <close@plt+0x96ac>
   1a630:	asr	r0, r0, #31
   1a634:	add	sp, sp, #40	; 0x28
   1a638:	pop	{r4, pc}
   1a63c:	bl	10db0 <__stack_chk_fail@plt>
   1a640:	andeq	sl, r1, ip, asr #18
   1a644:	ldrdeq	r0, [r0], -ip
   1a648:	andseq	r0, sl, r1
   1a64c:	ldr	ip, [pc, #204]	; 1a720 <close@plt+0x9790>
   1a650:	push	{r4, r5, lr}
   1a654:	add	ip, pc, ip
   1a658:	ldr	lr, [pc, #196]	; 1a724 <close@plt+0x9794>
   1a65c:	sub	sp, sp, #44	; 0x2c
   1a660:	mov	r4, r2
   1a664:	ldr	r5, [ip, lr]
   1a668:	strh	r1, [sp]
   1a66c:	mov	r2, r3
   1a670:	ldr	r1, [r5]
   1a674:	mov	r3, ip
   1a678:	ldr	ip, [pc, #168]	; 1a728 <close@plt+0x9798>
   1a67c:	mov	r3, #12
   1a680:	str	r1, [sp, #36]	; 0x24
   1a684:	str	r3, [sp, #16]
   1a688:	mov	r1, #2
   1a68c:	mov	r3, sp
   1a690:	str	ip, [sp, #12]
   1a694:	str	r3, [sp, #20]
   1a698:	mov	ip, #8
   1a69c:	str	r1, [sp, #24]
   1a6a0:	add	r3, sp, #4
   1a6a4:	add	r1, sp, #12
   1a6a8:	str	r3, [sp, #28]
   1a6ac:	str	ip, [sp, #32]
   1a6b0:	bl	19674 <close@plt+0x86e4>
   1a6b4:	cmp	r0, #0
   1a6b8:	blt	1a714 <close@plt+0x9784>
   1a6bc:	ldrb	r0, [sp, #4]
   1a6c0:	cmp	r0, #0
   1a6c4:	bne	1a700 <close@plt+0x9770>
   1a6c8:	ldrh	ip, [sp, #8]
   1a6cc:	ldrb	r1, [sp, #7]
   1a6d0:	ldrh	r2, [sp, #10]
   1a6d4:	mov	r3, r0
   1a6d8:	strh	ip, [r4]
   1a6dc:	strb	r1, [r4, #6]
   1a6e0:	strh	r2, [r4, #8]
   1a6e4:	ldr	r1, [sp, #36]	; 0x24
   1a6e8:	ldr	r2, [r5]
   1a6ec:	mov	r0, r3
   1a6f0:	cmp	r1, r2
   1a6f4:	bne	1a71c <close@plt+0x978c>
   1a6f8:	add	sp, sp, #44	; 0x2c
   1a6fc:	pop	{r4, r5, pc}
   1a700:	bl	10ec4 <__errno_location@plt>
   1a704:	mov	r2, #5
   1a708:	mvn	r3, #0
   1a70c:	str	r2, [r0]
   1a710:	b	1a6e4 <close@plt+0x9754>
   1a714:	mvn	r3, #0
   1a718:	b	1a6e4 <close@plt+0x9754>
   1a71c:	bl	10db0 <__stack_chk_fail@plt>
   1a720:			; <UNDEFINED> instruction: 0x0001a8b8
   1a724:	ldrdeq	r0, [r0], -ip
   1a728:	andseq	r0, sp, r1
   1a72c:	ldr	ip, [pc, #204]	; 1a800 <close@plt+0x9870>
   1a730:	push	{r4, r5, lr}
   1a734:	add	ip, pc, ip
   1a738:	ldr	lr, [pc, #196]	; 1a804 <close@plt+0x9874>
   1a73c:	sub	sp, sp, #52	; 0x34
   1a740:	mov	r4, r2
   1a744:	ldr	r5, [ip, lr]
   1a748:	mov	r2, r3
   1a74c:	strh	r1, [sp, #4]
   1a750:	mov	r3, ip
   1a754:	ldr	r1, [r5]
   1a758:	ldr	ip, [pc, #168]	; 1a808 <close@plt+0x9878>
   1a75c:	mov	r3, #11
   1a760:	str	r3, [sp, #12]
   1a764:	str	r3, [sp, #28]
   1a768:	add	r3, sp, #4
   1a76c:	str	r1, [sp, #44]	; 0x2c
   1a770:	str	ip, [sp, #8]
   1a774:	str	r3, [sp, #16]
   1a778:	mov	ip, #2
   1a77c:	add	r3, sp, #32
   1a780:	add	r1, sp, #8
   1a784:	str	ip, [sp, #20]
   1a788:	str	r3, [sp, #24]
   1a78c:	bl	19674 <close@plt+0x86e4>
   1a790:	cmp	r0, #0
   1a794:	blt	1a7f4 <close@plt+0x9864>
   1a798:	ldrb	r0, [sp, #32]
   1a79c:	cmp	r0, #0
   1a7a0:	bne	1a7e0 <close@plt+0x9850>
   1a7a4:	cmp	r4, #0
   1a7a8:	moveq	r3, r4
   1a7ac:	beq	1a7c4 <close@plt+0x9834>
   1a7b0:	ldr	r1, [sp, #35]	; 0x23
   1a7b4:	ldr	r2, [sp, #39]	; 0x27
   1a7b8:	mov	r3, r0
   1a7bc:	str	r1, [r4]
   1a7c0:	str	r2, [r4, #4]
   1a7c4:	ldr	r1, [sp, #44]	; 0x2c
   1a7c8:	ldr	r2, [r5]
   1a7cc:	mov	r0, r3
   1a7d0:	cmp	r1, r2
   1a7d4:	bne	1a7fc <close@plt+0x986c>
   1a7d8:	add	sp, sp, #52	; 0x34
   1a7dc:	pop	{r4, r5, pc}
   1a7e0:	bl	10ec4 <__errno_location@plt>
   1a7e4:	mov	r2, #5
   1a7e8:	mvn	r3, #0
   1a7ec:	str	r2, [r0]
   1a7f0:	b	1a7c4 <close@plt+0x9834>
   1a7f4:	mvn	r3, #0
   1a7f8:	b	1a7c4 <close@plt+0x9834>
   1a7fc:	bl	10db0 <__stack_chk_fail@plt>
   1a800:	ldrdeq	sl, [r1], -r8
   1a804:	ldrdeq	r0, [r0], -ip
   1a808:	andseq	r0, fp, r1
   1a80c:	ldr	ip, [pc, #224]	; 1a8f4 <close@plt+0x9964>
   1a810:	push	{r4, r5, r6, lr}
   1a814:	add	ip, pc, ip
   1a818:	ldr	lr, [pc, #216]	; 1a8f8 <close@plt+0x9968>
   1a81c:	sub	sp, sp, #48	; 0x30
   1a820:	ldr	r4, [pc, #212]	; 1a8fc <close@plt+0x996c>
   1a824:	ldr	r5, [ip, lr]
   1a828:	strb	r2, [sp, #2]
   1a82c:	strh	r1, [sp]
   1a830:	ldr	r2, [r5]
   1a834:	mov	r1, #3
   1a838:	str	r2, [sp, #44]	; 0x2c
   1a83c:	mov	r6, r3
   1a840:	mov	r2, sp
   1a844:	mov	r3, #35	; 0x23
   1a848:	str	r3, [sp, #8]
   1a84c:	str	r2, [sp, #12]
   1a850:	mov	r3, #13
   1a854:	str	r1, [sp, #16]
   1a858:	ldr	r2, [sp, #68]	; 0x44
   1a85c:	add	ip, sp, #28
   1a860:	add	r1, sp, #4
   1a864:	str	r4, [sp, #4]
   1a868:	str	ip, [sp, #20]
   1a86c:	str	r3, [sp, #24]
   1a870:	ldr	r4, [sp, #64]	; 0x40
   1a874:	bl	19674 <close@plt+0x86e4>
   1a878:	cmp	r0, #0
   1a87c:	blt	1a8e8 <close@plt+0x9958>
   1a880:	ldrb	r3, [sp, #28]
   1a884:	cmp	r3, #0
   1a888:	bne	1a8d4 <close@plt+0x9944>
   1a88c:	cmp	r6, #0
   1a890:	ldrbne	r3, [sp, #32]
   1a894:	strbne	r3, [r6]
   1a898:	cmp	r4, #0
   1a89c:	moveq	r1, r4
   1a8a0:	beq	1a8b8 <close@plt+0x9928>
   1a8a4:	ldr	r2, [sp, #33]	; 0x21
   1a8a8:	ldr	r3, [sp, #37]	; 0x25
   1a8ac:	mov	r1, #0
   1a8b0:	str	r2, [r4]
   1a8b4:	str	r3, [r4, #4]
   1a8b8:	ldr	r2, [sp, #44]	; 0x2c
   1a8bc:	ldr	r3, [r5]
   1a8c0:	mov	r0, r1
   1a8c4:	cmp	r2, r3
   1a8c8:	bne	1a8f0 <close@plt+0x9960>
   1a8cc:	add	sp, sp, #48	; 0x30
   1a8d0:	pop	{r4, r5, r6, pc}
   1a8d4:	bl	10ec4 <__errno_location@plt>
   1a8d8:	mov	r3, #5
   1a8dc:	mvn	r1, #0
   1a8e0:	str	r3, [r0]
   1a8e4:	b	1a8b8 <close@plt+0x9928>
   1a8e8:	mvn	r1, #0
   1a8ec:	b	1a8b8 <close@plt+0x9928>
   1a8f0:	bl	10db0 <__stack_chk_fail@plt>
   1a8f4:	strdeq	sl, [r1], -r8
   1a8f8:	ldrdeq	r0, [r0], -ip
   1a8fc:	andseq	r0, ip, r1
   1a900:	ldr	ip, [pc, #192]	; 1a9c8 <close@plt+0x9a38>
   1a904:	push	{r4, r5, r6, lr}
   1a908:	add	ip, pc, ip
   1a90c:	ldr	lr, [pc, #184]	; 1a9cc <close@plt+0x9a3c>
   1a910:	sub	sp, sp, #40	; 0x28
   1a914:	mov	r4, r2
   1a918:	ldr	r5, [ip, lr]
   1a91c:	strh	r1, [sp]
   1a920:	mov	r2, r3
   1a924:	ldr	r1, [r5]
   1a928:	mov	r3, ip
   1a92c:	mov	r3, #28
   1a930:	ldr	ip, [pc, #152]	; 1a9d0 <close@plt+0x9a40>
   1a934:	str	r1, [sp, #36]	; 0x24
   1a938:	str	r3, [sp, #16]
   1a93c:	mov	r1, #2
   1a940:	mov	r3, sp
   1a944:	str	r3, [sp, #20]
   1a948:	str	r1, [sp, #24]
   1a94c:	add	r3, sp, #4
   1a950:	mov	r6, #5
   1a954:	add	r1, sp, #12
   1a958:	str	ip, [sp, #12]
   1a95c:	str	r3, [sp, #28]
   1a960:	str	r6, [sp, #32]
   1a964:	bl	19674 <close@plt+0x86e4>
   1a968:	cmp	r0, #0
   1a96c:	blt	1a9bc <close@plt+0x9a2c>
   1a970:	ldrb	r0, [sp, #4]
   1a974:	cmp	r0, #0
   1a978:	bne	1a9ac <close@plt+0x9a1c>
   1a97c:	ldrb	r1, [sp, #8]
   1a980:	ldrb	r2, [sp, #7]
   1a984:	mov	r3, r0
   1a988:	orr	r2, r2, r1, lsl #8
   1a98c:	strh	r2, [r4]
   1a990:	ldr	r1, [sp, #36]	; 0x24
   1a994:	ldr	r2, [r5]
   1a998:	mov	r0, r3
   1a99c:	cmp	r1, r2
   1a9a0:	bne	1a9c4 <close@plt+0x9a34>
   1a9a4:	add	sp, sp, #40	; 0x28
   1a9a8:	pop	{r4, r5, r6, pc}
   1a9ac:	bl	10ec4 <__errno_location@plt>
   1a9b0:	mvn	r3, #0
   1a9b4:	str	r6, [r0]
   1a9b8:	b	1a990 <close@plt+0x9a00>
   1a9bc:	mvn	r3, #0
   1a9c0:	b	1a990 <close@plt+0x9a00>
   1a9c4:	bl	10db0 <__stack_chk_fail@plt>
   1a9c8:	andeq	sl, r1, r4, lsl #12
   1a9cc:	ldrdeq	r0, [r0], -ip
   1a9d0:	andseq	r0, pc, r1
   1a9d4:	ldr	r3, [pc, #212]	; 1aab0 <close@plt+0x9b20>
   1a9d8:	ldr	ip, [pc, #212]	; 1aab4 <close@plt+0x9b24>
   1a9dc:	add	r3, pc, r3
   1a9e0:	push	{r4, r5, lr}
   1a9e4:	mov	r4, r1
   1a9e8:	ldr	r5, [r3, ip]
   1a9ec:	sub	sp, sp, #44	; 0x2c
   1a9f0:	ldr	r1, [pc, #192]	; 1aab8 <close@plt+0x9b28>
   1a9f4:	ldr	r3, [r5]
   1a9f8:	str	r1, [sp, #12]
   1a9fc:	mov	r1, #0
   1aa00:	str	r3, [sp, #36]	; 0x24
   1aa04:	str	r1, [sp, #20]
   1aa08:	str	r1, [sp, #16]
   1aa0c:	str	r1, [sp, #24]
   1aa10:	mov	ip, #9
   1aa14:	mov	r3, sp
   1aa18:	add	r1, sp, #12
   1aa1c:	str	r3, [sp, #28]
   1aa20:	str	ip, [sp, #32]
   1aa24:	bl	19674 <close@plt+0x86e4>
   1aa28:	cmp	r0, #0
   1aa2c:	blt	1aaa4 <close@plt+0x9b14>
   1aa30:	ldrb	r0, [sp]
   1aa34:	cmp	r0, #0
   1aa38:	bne	1aa90 <close@plt+0x9b00>
   1aa3c:	ldrb	r3, [sp, #8]
   1aa40:	ldrb	r1, [sp, #7]
   1aa44:	ldr	r2, [sp, #4]
   1aa48:	ldrb	lr, [sp, #1]
   1aa4c:	orr	r1, r1, r3, lsl #8
   1aa50:	ldrh	ip, [sp, #2]
   1aa54:	strh	r1, [r4, #8]
   1aa58:	ldrb	r1, [sp, #4]
   1aa5c:	mov	r3, r0
   1aa60:	lsr	r2, r2, #8
   1aa64:	strh	r2, [r4]
   1aa68:	strb	lr, [r4, #2]
   1aa6c:	strh	ip, [r4, #4]
   1aa70:	strb	r1, [r4, #6]
   1aa74:	ldr	r1, [sp, #36]	; 0x24
   1aa78:	ldr	r2, [r5]
   1aa7c:	mov	r0, r3
   1aa80:	cmp	r1, r2
   1aa84:	bne	1aaac <close@plt+0x9b1c>
   1aa88:	add	sp, sp, #44	; 0x2c
   1aa8c:	pop	{r4, r5, pc}
   1aa90:	bl	10ec4 <__errno_location@plt>
   1aa94:	mov	r2, #5
   1aa98:	mvn	r3, #0
   1aa9c:	str	r2, [r0]
   1aaa0:	b	1aa74 <close@plt+0x9ae4>
   1aaa4:	mvn	r3, #0
   1aaa8:	b	1aa74 <close@plt+0x9ae4>
   1aaac:	bl	10db0 <__stack_chk_fail@plt>
   1aab0:	andeq	sl, r1, r0, lsr r5
   1aab4:	ldrdeq	r0, [r0], -ip
   1aab8:	andeq	r0, r1, r4
   1aabc:	ldr	r3, [pc, #228]	; 1aba8 <close@plt+0x9c18>
   1aac0:	ldr	ip, [pc, #228]	; 1abac <close@plt+0x9c1c>
   1aac4:	add	r3, pc, r3
   1aac8:	push	{r4, r5, lr}
   1aacc:	mov	r4, r1
   1aad0:	ldr	r5, [r3, ip]
   1aad4:	sub	sp, sp, #100	; 0x64
   1aad8:	ldr	r1, [pc, #208]	; 1abb0 <close@plt+0x9c20>
   1aadc:	ldr	r3, [r5]
   1aae0:	str	r1, [sp]
   1aae4:	mov	r1, #0
   1aae8:	str	r3, [sp, #92]	; 0x5c
   1aaec:	str	r1, [sp, #8]
   1aaf0:	str	r1, [sp, #4]
   1aaf4:	str	r1, [sp, #12]
   1aaf8:	mov	ip, #65	; 0x41
   1aafc:	add	r3, sp, #24
   1ab00:	mov	r1, sp
   1ab04:	str	r3, [sp, #16]
   1ab08:	str	ip, [sp, #20]
   1ab0c:	bl	19674 <close@plt+0x86e4>
   1ab10:	cmp	r0, #0
   1ab14:	blt	1ab9c <close@plt+0x9c0c>
   1ab18:	ldrb	r3, [sp, #24]
   1ab1c:	cmp	r3, #0
   1ab20:	bne	1ab88 <close@plt+0x9bf8>
   1ab24:	cmp	r4, #0
   1ab28:	beq	1ab6c <close@plt+0x9bdc>
   1ab2c:	mov	r1, r4
   1ab30:	add	r3, sp, #25
   1ab34:	add	ip, sp, #89	; 0x59
   1ab38:	ldr	r0, [r3]
   1ab3c:	ldr	r2, [r3, #4]
   1ab40:	str	r0, [r1]
   1ab44:	add	r3, r3, #16
   1ab48:	ldr	r0, [r3, #-8]
   1ab4c:	str	r2, [r1, #4]
   1ab50:	ldr	r2, [r3, #-4]
   1ab54:	cmp	r3, ip
   1ab58:	str	r0, [r1, #8]
   1ab5c:	str	r2, [r1, #12]
   1ab60:	add	r1, r1, #16
   1ab64:	bne	1ab38 <close@plt+0x9ba8>
   1ab68:	mov	r4, #0
   1ab6c:	ldr	r2, [sp, #92]	; 0x5c
   1ab70:	ldr	r3, [r5]
   1ab74:	mov	r0, r4
   1ab78:	cmp	r2, r3
   1ab7c:	bne	1aba4 <close@plt+0x9c14>
   1ab80:	add	sp, sp, #100	; 0x64
   1ab84:	pop	{r4, r5, pc}
   1ab88:	bl	10ec4 <__errno_location@plt>
   1ab8c:	mov	r3, #5
   1ab90:	mvn	r4, #0
   1ab94:	str	r3, [r0]
   1ab98:	b	1ab6c <close@plt+0x9bdc>
   1ab9c:	mvn	r4, #0
   1aba0:	b	1ab6c <close@plt+0x9bdc>
   1aba4:	bl	10db0 <__stack_chk_fail@plt>
   1aba8:	andeq	sl, r1, r8, asr #8
   1abac:	ldrdeq	r0, [r0], -ip
   1abb0:	andeq	r0, r2, r4
   1abb4:	ldr	r3, [pc, #188]	; 1ac78 <close@plt+0x9ce8>
   1abb8:	ldr	ip, [pc, #188]	; 1ac7c <close@plt+0x9cec>
   1abbc:	add	r3, pc, r3
   1abc0:	push	{r4, r5, lr}
   1abc4:	mov	r4, r1
   1abc8:	ldr	r5, [r3, ip]
   1abcc:	sub	sp, sp, #44	; 0x2c
   1abd0:	ldr	r1, [pc, #168]	; 1ac80 <close@plt+0x9cf0>
   1abd4:	ldr	r3, [r5]
   1abd8:	str	r1, [sp]
   1abdc:	mov	r1, #0
   1abe0:	str	r3, [sp, #36]	; 0x24
   1abe4:	str	r1, [sp, #8]
   1abe8:	str	r1, [sp, #4]
   1abec:	str	r1, [sp, #12]
   1abf0:	mov	ip, #9
   1abf4:	add	r3, sp, #24
   1abf8:	mov	r1, sp
   1abfc:	str	r3, [sp, #16]
   1ac00:	str	ip, [sp, #20]
   1ac04:	bl	19674 <close@plt+0x86e4>
   1ac08:	cmp	r0, #0
   1ac0c:	blt	1ac6c <close@plt+0x9cdc>
   1ac10:	ldrb	r0, [sp, #24]
   1ac14:	cmp	r0, #0
   1ac18:	bne	1ac58 <close@plt+0x9cc8>
   1ac1c:	cmp	r4, #0
   1ac20:	moveq	r3, r4
   1ac24:	beq	1ac3c <close@plt+0x9cac>
   1ac28:	ldr	r1, [sp, #25]
   1ac2c:	ldr	r2, [sp, #29]
   1ac30:	mov	r3, r0
   1ac34:	str	r1, [r4]
   1ac38:	str	r2, [r4, #4]
   1ac3c:	ldr	r1, [sp, #36]	; 0x24
   1ac40:	ldr	r2, [r5]
   1ac44:	mov	r0, r3
   1ac48:	cmp	r1, r2
   1ac4c:	bne	1ac74 <close@plt+0x9ce4>
   1ac50:	add	sp, sp, #44	; 0x2c
   1ac54:	pop	{r4, r5, pc}
   1ac58:	bl	10ec4 <__errno_location@plt>
   1ac5c:	mov	r2, #5
   1ac60:	mvn	r3, #0
   1ac64:	str	r2, [r0]
   1ac68:	b	1ac3c <close@plt+0x9cac>
   1ac6c:	mvn	r3, #0
   1ac70:	b	1ac3c <close@plt+0x9cac>
   1ac74:	bl	10db0 <__stack_chk_fail@plt>
   1ac78:	andeq	sl, r1, r0, asr r3
   1ac7c:	ldrdeq	r0, [r0], -ip
   1ac80:	andeq	r0, r3, r4
   1ac84:	ldr	ip, [pc, #224]	; 1ad6c <close@plt+0x9ddc>
   1ac88:	push	{r4, r5, r6, lr}
   1ac8c:	add	ip, pc, ip
   1ac90:	ldr	lr, [pc, #216]	; 1ad70 <close@plt+0x9de0>
   1ac94:	sub	sp, sp, #48	; 0x30
   1ac98:	mov	r5, r2
   1ac9c:	ldr	r6, [ip, lr]
   1aca0:	strb	r1, [sp, #4]
   1aca4:	mov	r2, ip
   1aca8:	ldr	r1, [r6]
   1acac:	ldr	ip, [pc, #192]	; 1ad74 <close@plt+0x9de4>
   1acb0:	str	r1, [sp, #44]	; 0x2c
   1acb4:	mov	r1, #1
   1acb8:	str	r1, [sp, #20]
   1acbc:	mov	r4, r3
   1acc0:	add	r1, sp, #32
   1acc4:	mov	r3, #0
   1acc8:	add	r2, sp, #4
   1accc:	str	r3, [sp, #12]
   1acd0:	str	r2, [sp, #16]
   1acd4:	mov	r3, #11
   1acd8:	str	r1, [sp, #24]
   1acdc:	ldr	r2, [sp, #64]	; 0x40
   1ace0:	add	r1, sp, #8
   1ace4:	str	ip, [sp, #8]
   1ace8:	str	r3, [sp, #28]
   1acec:	bl	19674 <close@plt+0x86e4>
   1acf0:	cmp	r0, #0
   1acf4:	blt	1ad60 <close@plt+0x9dd0>
   1acf8:	ldrb	r3, [sp, #32]
   1acfc:	cmp	r3, #0
   1ad00:	bne	1ad4c <close@plt+0x9dbc>
   1ad04:	cmp	r5, #0
   1ad08:	ldrbne	r3, [sp, #34]	; 0x22
   1ad0c:	strbne	r3, [r5]
   1ad10:	cmp	r4, #0
   1ad14:	moveq	r1, r4
   1ad18:	beq	1ad30 <close@plt+0x9da0>
   1ad1c:	ldr	r2, [sp, #35]	; 0x23
   1ad20:	ldr	r3, [sp, #39]	; 0x27
   1ad24:	mov	r1, #0
   1ad28:	str	r2, [r4]
   1ad2c:	str	r3, [r4, #4]
   1ad30:	ldr	r2, [sp, #44]	; 0x2c
   1ad34:	ldr	r3, [r6]
   1ad38:	mov	r0, r1
   1ad3c:	cmp	r2, r3
   1ad40:	bne	1ad68 <close@plt+0x9dd8>
   1ad44:	add	sp, sp, #48	; 0x30
   1ad48:	pop	{r4, r5, r6, pc}
   1ad4c:	bl	10ec4 <__errno_location@plt>
   1ad50:	mov	r3, #5
   1ad54:	mvn	r1, #0
   1ad58:	str	r3, [r0]
   1ad5c:	b	1ad30 <close@plt+0x9da0>
   1ad60:	mvn	r1, #0
   1ad64:	b	1ad30 <close@plt+0x9da0>
   1ad68:	bl	10db0 <__stack_chk_fail@plt>
   1ad6c:	andeq	sl, r1, r0, lsl #5
   1ad70:	ldrdeq	r0, [r0], -ip
   1ad74:	andeq	r0, r4, r4
   1ad78:	ldr	r3, [pc, #188]	; 1ae3c <close@plt+0x9eac>
   1ad7c:	ldr	ip, [pc, #188]	; 1ae40 <close@plt+0x9eb0>
   1ad80:	add	r3, pc, r3
   1ad84:	push	{r4, r5, lr}
   1ad88:	mov	r4, r1
   1ad8c:	ldr	r5, [r3, ip]
   1ad90:	sub	sp, sp, #44	; 0x2c
   1ad94:	ldr	r1, [pc, #168]	; 1ae44 <close@plt+0x9eb4>
   1ad98:	ldr	r3, [r5]
   1ad9c:	str	r1, [sp, #4]
   1ada0:	mov	r1, #0
   1ada4:	str	r3, [sp, #36]	; 0x24
   1ada8:	str	r1, [sp, #12]
   1adac:	str	r1, [sp, #8]
   1adb0:	str	r1, [sp, #16]
   1adb4:	mov	ip, #7
   1adb8:	add	r3, sp, #28
   1adbc:	add	r1, sp, #4
   1adc0:	str	r3, [sp, #20]
   1adc4:	str	ip, [sp, #24]
   1adc8:	bl	19674 <close@plt+0x86e4>
   1adcc:	cmp	r0, #0
   1add0:	blt	1ae30 <close@plt+0x9ea0>
   1add4:	ldrb	r0, [sp, #28]
   1add8:	cmp	r0, #0
   1addc:	bne	1ae1c <close@plt+0x9e8c>
   1ade0:	cmp	r4, #0
   1ade4:	moveq	r3, r4
   1ade8:	beq	1ae00 <close@plt+0x9e70>
   1adec:	ldrh	r1, [sp, #33]	; 0x21
   1adf0:	ldr	r2, [sp, #29]
   1adf4:	mov	r3, r0
   1adf8:	strh	r1, [r4, #4]
   1adfc:	str	r2, [r4]
   1ae00:	ldr	r1, [sp, #36]	; 0x24
   1ae04:	ldr	r2, [r5]
   1ae08:	mov	r0, r3
   1ae0c:	cmp	r1, r2
   1ae10:	bne	1ae38 <close@plt+0x9ea8>
   1ae14:	add	sp, sp, #44	; 0x2c
   1ae18:	pop	{r4, r5, pc}
   1ae1c:	bl	10ec4 <__errno_location@plt>
   1ae20:	mov	r2, #5
   1ae24:	mvn	r3, #0
   1ae28:	str	r2, [r0]
   1ae2c:	b	1ae00 <close@plt+0x9e70>
   1ae30:	mvn	r3, #0
   1ae34:	b	1ae00 <close@plt+0x9e70>
   1ae38:	bl	10db0 <__stack_chk_fail@plt>
   1ae3c:	andeq	sl, r1, ip, lsl #3
   1ae40:	ldrdeq	r0, [r0], -ip
   1ae44:	andeq	r0, r9, r4
   1ae48:	ldr	r3, [pc, #176]	; 1af00 <close@plt+0x9f70>
   1ae4c:	ldr	ip, [pc, #176]	; 1af04 <close@plt+0x9f74>
   1ae50:	add	r3, pc, r3
   1ae54:	push	{r4, r5, lr}
   1ae58:	mov	r5, r1
   1ae5c:	ldr	r4, [r3, ip]
   1ae60:	sub	sp, sp, #36	; 0x24
   1ae64:	ldr	r1, [pc, #156]	; 1af08 <close@plt+0x9f78>
   1ae68:	ldr	r3, [r4]
   1ae6c:	str	r1, [sp]
   1ae70:	mov	r1, #0
   1ae74:	str	r3, [sp, #28]
   1ae78:	str	r1, [sp, #8]
   1ae7c:	str	r1, [sp, #4]
   1ae80:	str	r1, [sp, #12]
   1ae84:	mov	ip, #4
   1ae88:	add	r3, sp, #24
   1ae8c:	mov	r1, sp
   1ae90:	str	r3, [sp, #16]
   1ae94:	str	ip, [sp, #20]
   1ae98:	bl	19674 <close@plt+0x86e4>
   1ae9c:	cmp	r0, #0
   1aea0:	blt	1aef4 <close@plt+0x9f64>
   1aea4:	ldrb	r0, [sp, #24]
   1aea8:	cmp	r0, #0
   1aeac:	bne	1aee0 <close@plt+0x9f50>
   1aeb0:	ldrh	r1, [sp, #25]
   1aeb4:	ldrb	r2, [sp, #27]
   1aeb8:	mov	r3, r0
   1aebc:	strh	r1, [r5]
   1aec0:	strb	r2, [r5, #2]
   1aec4:	ldr	r1, [sp, #28]
   1aec8:	ldr	r2, [r4]
   1aecc:	mov	r0, r3
   1aed0:	cmp	r1, r2
   1aed4:	bne	1aefc <close@plt+0x9f6c>
   1aed8:	add	sp, sp, #36	; 0x24
   1aedc:	pop	{r4, r5, pc}
   1aee0:	bl	10ec4 <__errno_location@plt>
   1aee4:	mov	r2, #5
   1aee8:	mvn	r3, #0
   1aeec:	str	r2, [r0]
   1aef0:	b	1aec4 <close@plt+0x9f34>
   1aef4:	mvn	r3, #0
   1aef8:	b	1aec4 <close@plt+0x9f34>
   1aefc:	bl	10db0 <__stack_chk_fail@plt>
   1af00:	strheq	sl, [r1], -ip
   1af04:	ldrdeq	r0, [r0], -ip
   1af08:	eoreq	r0, r3, r3
   1af0c:	ldr	r3, [pc, #112]	; 1af84 <close@plt+0x9ff4>
   1af10:	ldr	ip, [pc, #112]	; 1af88 <close@plt+0x9ff8>
   1af14:	add	r3, pc, r3
   1af18:	push	{r4, lr}
   1af1c:	sub	sp, sp, #32
   1af20:	ldr	r4, [r3, ip]
   1af24:	ldr	ip, [pc, #96]	; 1af8c <close@plt+0x9ffc>
   1af28:	strh	r1, [sp, #24]
   1af2c:	ldr	r3, [r4]
   1af30:	lsr	r1, r1, #16
   1af34:	strb	r1, [sp, #26]
   1af38:	mov	r1, #0
   1af3c:	str	ip, [sp]
   1af40:	str	r3, [sp, #28]
   1af44:	str	r1, [sp, #16]
   1af48:	add	r3, sp, #24
   1af4c:	str	r1, [sp, #4]
   1af50:	str	r1, [sp, #20]
   1af54:	mov	ip, #3
   1af58:	mov	r1, sp
   1af5c:	str	r3, [sp, #8]
   1af60:	str	ip, [sp, #12]
   1af64:	bl	19674 <close@plt+0x86e4>
   1af68:	ldr	r2, [sp, #28]
   1af6c:	ldr	r3, [r4]
   1af70:	cmp	r2, r3
   1af74:	bne	1af80 <close@plt+0x9ff0>
   1af78:	add	sp, sp, #32
   1af7c:	pop	{r4, pc}
   1af80:	bl	10db0 <__stack_chk_fail@plt>
   1af84:	strdeq	r9, [r1], -r8
   1af88:	ldrdeq	r0, [r0], -ip
   1af8c:	eoreq	r0, r4, r3
   1af90:	ldr	r3, [pc, #172]	; 1b044 <close@plt+0xa0b4>
   1af94:	ldr	ip, [pc, #172]	; 1b048 <close@plt+0xa0b8>
   1af98:	add	r3, pc, r3
   1af9c:	push	{r4, r5, lr}
   1afa0:	mov	r4, r1
   1afa4:	ldr	r5, [r3, ip]
   1afa8:	sub	sp, sp, #36	; 0x24
   1afac:	ldr	r1, [pc, #152]	; 1b04c <close@plt+0xa0bc>
   1afb0:	ldr	r3, [r5]
   1afb4:	str	r1, [sp, #4]
   1afb8:	mov	r1, #0
   1afbc:	str	r3, [sp, #28]
   1afc0:	str	r1, [sp, #12]
   1afc4:	str	r1, [sp, #8]
   1afc8:	str	r1, [sp, #16]
   1afcc:	mov	ip, #3
   1afd0:	mov	r3, sp
   1afd4:	add	r1, sp, #4
   1afd8:	str	r3, [sp, #20]
   1afdc:	str	ip, [sp, #24]
   1afe0:	bl	19674 <close@plt+0x86e4>
   1afe4:	cmp	r0, #0
   1afe8:	blt	1b038 <close@plt+0xa0a8>
   1afec:	ldrb	r0, [sp]
   1aff0:	cmp	r0, #0
   1aff4:	bne	1b024 <close@plt+0xa094>
   1aff8:	ldr	r2, [sp]
   1affc:	mov	r3, r0
   1b000:	lsr	r2, r2, #8
   1b004:	strh	r2, [r4]
   1b008:	ldr	r1, [sp, #28]
   1b00c:	ldr	r2, [r5]
   1b010:	mov	r0, r3
   1b014:	cmp	r1, r2
   1b018:	bne	1b040 <close@plt+0xa0b0>
   1b01c:	add	sp, sp, #36	; 0x24
   1b020:	pop	{r4, r5, pc}
   1b024:	bl	10ec4 <__errno_location@plt>
   1b028:	mov	r2, #5
   1b02c:	mvn	r3, #0
   1b030:	str	r2, [r0]
   1b034:	b	1b008 <close@plt+0xa078>
   1b038:	mvn	r3, #0
   1b03c:	b	1b008 <close@plt+0xa078>
   1b040:	bl	10db0 <__stack_chk_fail@plt>
   1b044:	andeq	r9, r1, r4, ror pc
   1b048:	ldrdeq	r0, [r0], -ip
   1b04c:	eoreq	r0, r5, r3
   1b050:	ldr	r3, [pc, #104]	; 1b0c0 <close@plt+0xa130>
   1b054:	ldr	ip, [pc, #104]	; 1b0c4 <close@plt+0xa134>
   1b058:	add	r3, pc, r3
   1b05c:	push	{r4, lr}
   1b060:	sub	sp, sp, #32
   1b064:	ldr	r4, [r3, ip]
   1b068:	ldr	ip, [pc, #88]	; 1b0c8 <close@plt+0xa138>
   1b06c:	strh	r1, [sp]
   1b070:	ldr	r3, [r4]
   1b074:	mov	r1, #0
   1b078:	str	ip, [sp, #4]
   1b07c:	str	r3, [sp, #28]
   1b080:	str	r1, [sp, #20]
   1b084:	mov	r3, sp
   1b088:	str	r1, [sp, #8]
   1b08c:	str	r1, [sp, #24]
   1b090:	mov	ip, #2
   1b094:	add	r1, sp, #4
   1b098:	str	r3, [sp, #12]
   1b09c:	str	ip, [sp, #16]
   1b0a0:	bl	19674 <close@plt+0x86e4>
   1b0a4:	ldr	r2, [sp, #28]
   1b0a8:	ldr	r3, [r4]
   1b0ac:	cmp	r2, r3
   1b0b0:	bne	1b0bc <close@plt+0xa12c>
   1b0b4:	add	sp, sp, #32
   1b0b8:	pop	{r4, pc}
   1b0bc:	bl	10db0 <__stack_chk_fail@plt>
   1b0c0:			; <UNDEFINED> instruction: 0x00019eb4
   1b0c4:	ldrdeq	r0, [r0], -ip
   1b0c8:	eoreq	r0, r6, r3
   1b0cc:	ldr	ip, [pc, #192]	; 1b194 <close@plt+0xa204>
   1b0d0:	push	{r4, r5, r6, r7, lr}
   1b0d4:	add	ip, pc, ip
   1b0d8:	ldr	lr, [pc, #184]	; 1b198 <close@plt+0xa208>
   1b0dc:	sub	sp, sp, #228	; 0xe4
   1b0e0:	mov	r5, r1
   1b0e4:	ldr	r6, [ip, lr]
   1b0e8:	mov	r1, ip
   1b0ec:	ldr	ip, [pc, #168]	; 1b19c <close@plt+0xa20c>
   1b0f0:	ldr	r1, [r6]
   1b0f4:	mov	r7, r2
   1b0f8:	str	r1, [sp, #220]	; 0xdc
   1b0fc:	mov	r2, r3
   1b100:	mov	r1, #0
   1b104:	add	r3, sp, #24
   1b108:	str	r3, [sp, #16]
   1b10c:	str	r1, [sp, #8]
   1b110:	str	r1, [sp, #4]
   1b114:	str	r1, [sp, #12]
   1b118:	mov	r3, #194	; 0xc2
   1b11c:	mov	r1, sp
   1b120:	str	ip, [sp]
   1b124:	str	r3, [sp, #20]
   1b128:	bl	19674 <close@plt+0x86e4>
   1b12c:	cmp	r0, #0
   1b130:	blt	1b188 <close@plt+0xa1f8>
   1b134:	ldrb	r4, [sp, #24]
   1b138:	cmp	r4, #0
   1b13c:	bne	1b174 <close@plt+0xa1e4>
   1b140:	ldrb	r2, [sp, #25]
   1b144:	mov	r0, r7
   1b148:	add	r1, sp, #26
   1b14c:	strb	r2, [r5]
   1b150:	add	r2, r2, r2, lsl #1
   1b154:	bl	10d80 <memcpy@plt>
   1b158:	ldr	r2, [sp, #220]	; 0xdc
   1b15c:	ldr	r3, [r6]
   1b160:	mov	r0, r4
   1b164:	cmp	r2, r3
   1b168:	bne	1b190 <close@plt+0xa200>
   1b16c:	add	sp, sp, #228	; 0xe4
   1b170:	pop	{r4, r5, r6, r7, pc}
   1b174:	bl	10ec4 <__errno_location@plt>
   1b178:	mov	r3, #5
   1b17c:	mvn	r4, #0
   1b180:	str	r3, [r0]
   1b184:	b	1b158 <close@plt+0xa1c8>
   1b188:	mvn	r4, #0
   1b18c:	b	1b158 <close@plt+0xa1c8>
   1b190:	bl	10db0 <__stack_chk_fail@plt>
   1b194:	andeq	r9, r1, r8, lsr lr
   1b198:	ldrdeq	r0, [r0], -ip
   1b19c:	eorseq	r0, r9, r3
   1b1a0:	ldr	ip, [pc, #168]	; 1b250 <close@plt+0xa2c0>
   1b1a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b1a8:	add	ip, pc, ip
   1b1ac:	ldr	lr, [pc, #160]	; 1b254 <close@plt+0xa2c4>
   1b1b0:	sub	sp, sp, #224	; 0xe0
   1b1b4:	mov	r6, r1
   1b1b8:	ldr	r7, [ip, lr]
   1b1bc:	mov	r1, ip
   1b1c0:	add	r4, sp, #24
   1b1c4:	ldr	ip, [r7]
   1b1c8:	mov	r8, r0
   1b1cc:	mov	sl, r2
   1b1d0:	add	r5, r6, r6, lsl #1
   1b1d4:	mov	r2, #193	; 0xc1
   1b1d8:	mov	r0, r4
   1b1dc:	mov	r1, #0
   1b1e0:	mov	r9, r3
   1b1e4:	str	ip, [sp, #220]	; 0xdc
   1b1e8:	bl	10ee8 <memset@plt>
   1b1ec:	mov	r2, r5
   1b1f0:	mov	r3, #192	; 0xc0
   1b1f4:	mov	r1, sl
   1b1f8:	add	r0, sp, #25
   1b1fc:	strb	r6, [sp, #24]
   1b200:	add	r5, r5, #1
   1b204:	bl	10dec <__memcpy_chk@plt>
   1b208:	ldr	lr, [pc, #72]	; 1b258 <close@plt+0xa2c8>
   1b20c:	mov	ip, #0
   1b210:	mov	r2, r9
   1b214:	mov	r0, r8
   1b218:	mov	r1, sp
   1b21c:	strd	r4, [sp, #8]
   1b220:	str	ip, [sp, #16]
   1b224:	str	ip, [sp, #4]
   1b228:	str	ip, [sp, #20]
   1b22c:	str	lr, [sp]
   1b230:	bl	19674 <close@plt+0x86e4>
   1b234:	ldr	r2, [sp, #220]	; 0xdc
   1b238:	ldr	r3, [r7]
   1b23c:	cmp	r2, r3
   1b240:	bne	1b24c <close@plt+0xa2bc>
   1b244:	add	sp, sp, #224	; 0xe0
   1b248:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b24c:	bl	10db0 <__stack_chk_fail@plt>
   1b250:	andeq	r9, r1, r4, ror #26
   1b254:	ldrdeq	r0, [r0], -ip
   1b258:	eorseq	r0, sl, r3
   1b25c:	ldr	ip, [pc, #132]	; 1b2e8 <close@plt+0xa358>
   1b260:	push	{r4, r5, lr}
   1b264:	add	ip, pc, ip
   1b268:	ldr	lr, [pc, #124]	; 1b2ec <close@plt+0xa35c>
   1b26c:	sub	sp, sp, #44	; 0x2c
   1b270:	mov	r5, r0
   1b274:	ldr	r4, [ip, lr]
   1b278:	ldr	r0, [r1]
   1b27c:	ldrh	lr, [r1, #4]
   1b280:	ldr	r1, [r4]
   1b284:	str	r0, [sp, #28]
   1b288:	mov	r0, r5
   1b28c:	ldr	r5, [pc, #92]	; 1b2f0 <close@plt+0xa360>
   1b290:	strb	r2, [sp, #34]	; 0x22
   1b294:	strh	lr, [sp, #32]
   1b298:	mov	r2, r3
   1b29c:	mov	lr, #7
   1b2a0:	add	r3, sp, #28
   1b2a4:	str	r1, [sp, #36]	; 0x24
   1b2a8:	add	r1, sp, #4
   1b2ac:	mov	ip, #0
   1b2b0:	str	r3, [sp, #12]
   1b2b4:	str	ip, [sp, #20]
   1b2b8:	str	ip, [sp, #8]
   1b2bc:	str	ip, [sp, #24]
   1b2c0:	str	r5, [sp, #4]
   1b2c4:	str	lr, [sp, #16]
   1b2c8:	bl	19674 <close@plt+0x86e4>
   1b2cc:	ldr	r2, [sp, #36]	; 0x24
   1b2d0:	ldr	r3, [r4]
   1b2d4:	cmp	r2, r3
   1b2d8:	bne	1b2e4 <close@plt+0xa354>
   1b2dc:	add	sp, sp, #44	; 0x2c
   1b2e0:	pop	{r4, r5, pc}
   1b2e4:	bl	10db0 <__stack_chk_fail@plt>
   1b2e8:	andeq	r9, r1, r8, lsr #25
   1b2ec:	ldrdeq	r0, [r0], -ip
   1b2f0:	andeq	r0, sp, r3
   1b2f4:	push	{r4, r5, lr}
   1b2f8:	mov	ip, r2
   1b2fc:	ldr	lr, [pc, #156]	; 1b3a0 <close@plt+0xa410>
   1b300:	ldr	r4, [pc, #156]	; 1b3a4 <close@plt+0xa414>
   1b304:	add	lr, pc, lr
   1b308:	sub	sp, sp, #60	; 0x3c
   1b30c:	ldr	r4, [lr, r4]
   1b310:	ldrh	r5, [r1, #4]
   1b314:	ldr	r1, [r1]
   1b318:	ldr	lr, [r4]
   1b31c:	str	r1, [sp, #29]
   1b320:	ldr	r1, [ip, #8]
   1b324:	mov	r2, r3
   1b328:	str	lr, [sp, #52]	; 0x34
   1b32c:	ldr	r3, [ip]
   1b330:	ldr	lr, [ip, #4]
   1b334:	ldr	ip, [ip, #12]
   1b338:	strh	r5, [sp, #33]	; 0x21
   1b33c:	str	r1, [sp, #43]	; 0x2b
   1b340:	ldr	r5, [pc, #96]	; 1b3a8 <close@plt+0xa418>
   1b344:	mov	r1, #0
   1b348:	str	r3, [sp, #35]	; 0x23
   1b34c:	str	lr, [sp, #39]	; 0x27
   1b350:	add	r3, sp, #28
   1b354:	str	ip, [sp, #47]	; 0x2f
   1b358:	mov	lr, #1
   1b35c:	str	r1, [sp, #20]
   1b360:	str	r1, [sp, #8]
   1b364:	str	r1, [sp, #24]
   1b368:	mov	ip, #23
   1b36c:	add	r1, sp, #4
   1b370:	str	r3, [sp, #12]
   1b374:	str	r5, [sp, #4]
   1b378:	strb	lr, [sp, #28]
   1b37c:	str	ip, [sp, #16]
   1b380:	bl	19674 <close@plt+0x86e4>
   1b384:	ldr	r2, [sp, #52]	; 0x34
   1b388:	ldr	r3, [r4]
   1b38c:	cmp	r2, r3
   1b390:	bne	1b39c <close@plt+0xa40c>
   1b394:	add	sp, sp, #60	; 0x3c
   1b398:	pop	{r4, r5, pc}
   1b39c:	bl	10db0 <__stack_chk_fail@plt>
   1b3a0:	andeq	r9, r1, r8, lsl #24
   1b3a4:	ldrdeq	r0, [r0], -ip
   1b3a8:	andseq	r0, r1, r3
   1b3ac:	ldr	ip, [pc, #132]	; 1b438 <close@plt+0xa4a8>
   1b3b0:	push	{r4, r5, lr}
   1b3b4:	add	ip, pc, ip
   1b3b8:	ldr	lr, [pc, #124]	; 1b43c <close@plt+0xa4ac>
   1b3bc:	sub	sp, sp, #44	; 0x2c
   1b3c0:	mov	r5, r0
   1b3c4:	ldr	r4, [ip, lr]
   1b3c8:	ldr	r0, [r1]
   1b3cc:	ldrh	lr, [r1, #4]
   1b3d0:	ldr	r1, [r4]
   1b3d4:	str	r0, [sp, #28]
   1b3d8:	mov	r0, r5
   1b3dc:	ldr	r5, [pc, #92]	; 1b440 <close@plt+0xa4b0>
   1b3e0:	strb	r2, [sp, #34]	; 0x22
   1b3e4:	strh	lr, [sp, #32]
   1b3e8:	mov	r2, r3
   1b3ec:	mov	lr, #7
   1b3f0:	add	r3, sp, #28
   1b3f4:	str	r1, [sp, #36]	; 0x24
   1b3f8:	add	r1, sp, #4
   1b3fc:	mov	ip, #0
   1b400:	str	r3, [sp, #12]
   1b404:	str	ip, [sp, #20]
   1b408:	str	ip, [sp, #8]
   1b40c:	str	ip, [sp, #24]
   1b410:	str	r5, [sp, #4]
   1b414:	str	lr, [sp, #16]
   1b418:	bl	19674 <close@plt+0x86e4>
   1b41c:	ldr	r2, [sp, #36]	; 0x24
   1b420:	ldr	r3, [r4]
   1b424:	cmp	r2, r3
   1b428:	bne	1b434 <close@plt+0xa4a4>
   1b42c:	add	sp, sp, #44	; 0x2c
   1b430:	pop	{r4, r5, pc}
   1b434:	bl	10db0 <__stack_chk_fail@plt>
   1b438:	andeq	r9, r1, r8, asr fp
   1b43c:	ldrdeq	r0, [r0], -ip
   1b440:	andseq	r0, r2, r3
   1b444:	ldr	r3, [pc, #168]	; 1b4f4 <close@plt+0xa564>
   1b448:	ldr	ip, [pc, #168]	; 1b4f8 <close@plt+0xa568>
   1b44c:	add	r3, pc, r3
   1b450:	push	{r4, lr}
   1b454:	sub	sp, sp, #40	; 0x28
   1b458:	ldr	r4, [r3, ip]
   1b45c:	strh	r1, [sp, #4]
   1b460:	mov	r3, #6
   1b464:	ldr	r1, [r4]
   1b468:	ldr	lr, [pc, #140]	; 1b4fc <close@plt+0xa56c>
   1b46c:	str	r1, [sp, #36]	; 0x24
   1b470:	str	r3, [sp, #16]
   1b474:	mov	r1, #2
   1b478:	add	r3, sp, #4
   1b47c:	str	r3, [sp, #20]
   1b480:	mov	ip, #3
   1b484:	str	r1, [sp, #24]
   1b488:	add	r3, sp, #8
   1b48c:	add	r1, sp, #12
   1b490:	str	lr, [sp, #12]
   1b494:	str	r3, [sp, #28]
   1b498:	str	ip, [sp, #32]
   1b49c:	bl	19674 <close@plt+0x86e4>
   1b4a0:	cmp	r0, #0
   1b4a4:	blt	1b4e8 <close@plt+0xa558>
   1b4a8:	ldrb	r0, [sp, #8]
   1b4ac:	cmp	r0, #0
   1b4b0:	moveq	r3, r0
   1b4b4:	bne	1b4d4 <close@plt+0xa544>
   1b4b8:	ldr	r1, [sp, #36]	; 0x24
   1b4bc:	ldr	r2, [r4]
   1b4c0:	mov	r0, r3
   1b4c4:	cmp	r1, r2
   1b4c8:	bne	1b4f0 <close@plt+0xa560>
   1b4cc:	add	sp, sp, #40	; 0x28
   1b4d0:	pop	{r4, pc}
   1b4d4:	bl	10ec4 <__errno_location@plt>
   1b4d8:	mov	r2, #5
   1b4dc:	mvn	r3, #0
   1b4e0:	str	r2, [r0]
   1b4e4:	b	1b4b8 <close@plt+0xa528>
   1b4e8:	mvn	r3, #0
   1b4ec:	b	1b4b8 <close@plt+0xa528>
   1b4f0:	bl	10db0 <__stack_chk_fail@plt>
   1b4f4:	andeq	r9, r1, r0, asr #21
   1b4f8:	ldrdeq	r0, [r0], -ip
   1b4fc:	andseq	r0, r1, r1
   1b500:	ldr	ip, [pc, #176]	; 1b5b8 <close@plt+0xa628>
   1b504:	push	{r4, r5, lr}
   1b508:	add	ip, pc, ip
   1b50c:	ldr	lr, [pc, #168]	; 1b5bc <close@plt+0xa62c>
   1b510:	sub	sp, sp, #44	; 0x2c
   1b514:	ldr	r5, [pc, #164]	; 1b5c0 <close@plt+0xa630>
   1b518:	ldr	r4, [ip, lr]
   1b51c:	mov	ip, #4
   1b520:	strh	r1, [sp, #4]
   1b524:	strb	r2, [sp, #6]
   1b528:	ldr	r1, [r4]
   1b52c:	mov	r2, r3
   1b530:	mov	r3, #8
   1b534:	str	r3, [sp, #16]
   1b538:	add	r3, sp, ip
   1b53c:	str	r1, [sp, #36]	; 0x24
   1b540:	mov	lr, #3
   1b544:	str	r3, [sp, #20]
   1b548:	add	r1, sp, #12
   1b54c:	add	r3, sp, #8
   1b550:	str	r5, [sp, #12]
   1b554:	str	lr, [sp, #24]
   1b558:	str	r3, [sp, #28]
   1b55c:	str	ip, [sp, #32]
   1b560:	bl	19674 <close@plt+0x86e4>
   1b564:	cmp	r0, #0
   1b568:	blt	1b5ac <close@plt+0xa61c>
   1b56c:	ldrb	r0, [sp, #8]
   1b570:	cmp	r0, #0
   1b574:	moveq	r3, r0
   1b578:	bne	1b598 <close@plt+0xa608>
   1b57c:	ldr	r1, [sp, #36]	; 0x24
   1b580:	ldr	r2, [r4]
   1b584:	mov	r0, r3
   1b588:	cmp	r1, r2
   1b58c:	bne	1b5b4 <close@plt+0xa624>
   1b590:	add	sp, sp, #44	; 0x2c
   1b594:	pop	{r4, r5, pc}
   1b598:	bl	10ec4 <__errno_location@plt>
   1b59c:	mov	r2, #5
   1b5a0:	mvn	r3, #0
   1b5a4:	str	r2, [r0]
   1b5a8:	b	1b57c <close@plt+0xa5ec>
   1b5ac:	mvn	r3, #0
   1b5b0:	b	1b57c <close@plt+0xa5ec>
   1b5b4:	bl	10db0 <__stack_chk_fail@plt>
   1b5b8:	andeq	r9, r1, r4, lsl #20
   1b5bc:	ldrdeq	r0, [r0], -ip
   1b5c0:	andseq	r0, r3, r1
   1b5c4:	ldr	r3, [pc, #168]	; 1b674 <close@plt+0xa6e4>
   1b5c8:	ldr	ip, [pc, #168]	; 1b678 <close@plt+0xa6e8>
   1b5cc:	add	r3, pc, r3
   1b5d0:	push	{r4, lr}
   1b5d4:	sub	sp, sp, #40	; 0x28
   1b5d8:	ldr	r4, [r3, ip]
   1b5dc:	strh	r1, [sp, #4]
   1b5e0:	mov	r3, #9
   1b5e4:	ldr	r1, [r4]
   1b5e8:	ldr	lr, [pc, #140]	; 1b67c <close@plt+0xa6ec>
   1b5ec:	str	r1, [sp, #36]	; 0x24
   1b5f0:	str	r3, [sp, #16]
   1b5f4:	mov	r1, #2
   1b5f8:	add	r3, sp, #4
   1b5fc:	str	r3, [sp, #20]
   1b600:	mov	ip, #3
   1b604:	str	r1, [sp, #24]
   1b608:	add	r3, sp, #8
   1b60c:	add	r1, sp, #12
   1b610:	str	lr, [sp, #12]
   1b614:	str	r3, [sp, #28]
   1b618:	str	ip, [sp, #32]
   1b61c:	bl	19674 <close@plt+0x86e4>
   1b620:	cmp	r0, #0
   1b624:	blt	1b668 <close@plt+0xa6d8>
   1b628:	ldrb	r0, [sp, #8]
   1b62c:	cmp	r0, #0
   1b630:	moveq	r3, r0
   1b634:	bne	1b654 <close@plt+0xa6c4>
   1b638:	ldr	r1, [sp, #36]	; 0x24
   1b63c:	ldr	r2, [r4]
   1b640:	mov	r0, r3
   1b644:	cmp	r1, r2
   1b648:	bne	1b670 <close@plt+0xa6e0>
   1b64c:	add	sp, sp, #40	; 0x28
   1b650:	pop	{r4, pc}
   1b654:	bl	10ec4 <__errno_location@plt>
   1b658:	mov	r2, #5
   1b65c:	mvn	r3, #0
   1b660:	str	r2, [r0]
   1b664:	b	1b638 <close@plt+0xa6a8>
   1b668:	mvn	r3, #0
   1b66c:	b	1b638 <close@plt+0xa6a8>
   1b670:	bl	10db0 <__stack_chk_fail@plt>
   1b674:	andeq	r9, r1, r0, asr #18
   1b678:	ldrdeq	r0, [r0], -ip
   1b67c:	andseq	r0, r5, r1
   1b680:	ldr	ip, [pc, #196]	; 1b74c <close@plt+0xa7bc>
   1b684:	push	{r4, r5, r6, lr}
   1b688:	add	ip, pc, ip
   1b68c:	ldr	lr, [pc, #188]	; 1b750 <close@plt+0xa7c0>
   1b690:	sub	sp, sp, #48	; 0x30
   1b694:	mov	r5, r0
   1b698:	ldr	r4, [ip, lr]
   1b69c:	ldrh	lr, [r1, #4]
   1b6a0:	ldr	r0, [r1]
   1b6a4:	ldr	r1, [pc, #168]	; 1b754 <close@plt+0xa7c4>
   1b6a8:	ldr	r6, [r4]
   1b6ac:	strb	r2, [sp, #34]	; 0x22
   1b6b0:	mov	r2, r3
   1b6b4:	add	r3, sp, #28
   1b6b8:	str	r0, [sp, #28]
   1b6bc:	strh	lr, [sp, #32]
   1b6c0:	mov	r0, r5
   1b6c4:	str	r3, [sp, #12]
   1b6c8:	mov	lr, #8
   1b6cc:	str	r1, [sp, #4]
   1b6d0:	add	r3, sp, #36	; 0x24
   1b6d4:	mov	r5, #7
   1b6d8:	mov	ip, #18
   1b6dc:	add	r1, sp, #4
   1b6e0:	str	r6, [sp, #44]	; 0x2c
   1b6e4:	str	r5, [sp, #16]
   1b6e8:	str	r3, [sp, #20]
   1b6ec:	str	lr, [sp, #24]
   1b6f0:	str	ip, [sp, #8]
   1b6f4:	bl	19674 <close@plt+0x86e4>
   1b6f8:	cmp	r0, #0
   1b6fc:	blt	1b740 <close@plt+0xa7b0>
   1b700:	ldrb	r0, [sp, #36]	; 0x24
   1b704:	cmp	r0, #0
   1b708:	moveq	r3, r0
   1b70c:	bne	1b72c <close@plt+0xa79c>
   1b710:	ldr	r1, [sp, #44]	; 0x2c
   1b714:	ldr	r2, [r4]
   1b718:	mov	r0, r3
   1b71c:	cmp	r1, r2
   1b720:	bne	1b748 <close@plt+0xa7b8>
   1b724:	add	sp, sp, #48	; 0x30
   1b728:	pop	{r4, r5, r6, pc}
   1b72c:	bl	10ec4 <__errno_location@plt>
   1b730:	mov	r2, #5
   1b734:	mvn	r3, #0
   1b738:	str	r2, [r0]
   1b73c:	b	1b710 <close@plt+0xa780>
   1b740:	mvn	r3, #0
   1b744:	b	1b710 <close@plt+0xa780>
   1b748:	bl	10db0 <__stack_chk_fail@plt>
   1b74c:	andeq	r9, r1, r4, lsl #17
   1b750:	ldrdeq	r0, [r0], -ip
   1b754:	andeq	r0, fp, r2
   1b758:	ldr	ip, [pc, #176]	; 1b810 <close@plt+0xa880>
   1b75c:	push	{r4, r5, lr}
   1b760:	add	ip, pc, ip
   1b764:	ldr	lr, [pc, #168]	; 1b814 <close@plt+0xa884>
   1b768:	sub	sp, sp, #52	; 0x34
   1b76c:	ldr	r5, [pc, #164]	; 1b818 <close@plt+0xa888>
   1b770:	ldr	r4, [ip, lr]
   1b774:	strh	r2, [sp, #6]
   1b778:	strh	r1, [sp, #4]
   1b77c:	ldr	r2, [r4]
   1b780:	mov	r1, #20
   1b784:	strh	r3, [sp, #8]
   1b788:	add	r3, sp, #4
   1b78c:	str	r2, [sp, #44]	; 0x2c
   1b790:	str	r1, [sp, #24]
   1b794:	str	r3, [sp, #28]
   1b798:	add	r3, sp, #12
   1b79c:	mov	ip, #6
   1b7a0:	ldr	r2, [sp, #64]	; 0x40
   1b7a4:	add	r1, sp, r1
   1b7a8:	str	r5, [sp, #20]
   1b7ac:	str	ip, [sp, #32]
   1b7b0:	str	ip, [sp, #40]	; 0x28
   1b7b4:	str	r3, [sp, #36]	; 0x24
   1b7b8:	bl	19674 <close@plt+0x86e4>
   1b7bc:	cmp	r0, #0
   1b7c0:	blt	1b804 <close@plt+0xa874>
   1b7c4:	ldrb	r0, [sp, #12]
   1b7c8:	cmp	r0, #0
   1b7cc:	moveq	r3, r0
   1b7d0:	bne	1b7f0 <close@plt+0xa860>
   1b7d4:	ldr	r1, [sp, #44]	; 0x2c
   1b7d8:	ldr	r2, [r4]
   1b7dc:	mov	r0, r3
   1b7e0:	cmp	r1, r2
   1b7e4:	bne	1b80c <close@plt+0xa87c>
   1b7e8:	add	sp, sp, #52	; 0x34
   1b7ec:	pop	{r4, r5, pc}
   1b7f0:	bl	10ec4 <__errno_location@plt>
   1b7f4:	mov	r2, #5
   1b7f8:	mvn	r3, #0
   1b7fc:	str	r2, [r0]
   1b800:	b	1b7d4 <close@plt+0xa844>
   1b804:	mvn	r3, #0
   1b808:	b	1b7d4 <close@plt+0xa844>
   1b80c:	bl	10db0 <__stack_chk_fail@plt>
   1b810:	andeq	r9, r1, ip, lsr #15
   1b814:	ldrdeq	r0, [r0], -ip
   1b818:	andeq	r0, r5, r2
   1b81c:	ldr	r3, [pc, #168]	; 1b8cc <close@plt+0xa93c>
   1b820:	ldr	ip, [pc, #168]	; 1b8d0 <close@plt+0xa940>
   1b824:	add	r3, pc, r3
   1b828:	push	{r4, lr}
   1b82c:	sub	sp, sp, #40	; 0x28
   1b830:	ldr	r4, [r3, ip]
   1b834:	strh	r1, [sp]
   1b838:	mov	r3, #20
   1b83c:	ldr	r1, [r4]
   1b840:	ldr	lr, [pc, #140]	; 1b8d4 <close@plt+0xa944>
   1b844:	str	r1, [sp, #36]	; 0x24
   1b848:	str	r3, [sp, #16]
   1b84c:	mov	r1, #2
   1b850:	mov	r3, sp
   1b854:	str	r3, [sp, #20]
   1b858:	mov	ip, #6
   1b85c:	str	r1, [sp, #24]
   1b860:	add	r3, sp, #4
   1b864:	add	r1, sp, #12
   1b868:	str	lr, [sp, #12]
   1b86c:	str	r3, [sp, #28]
   1b870:	str	ip, [sp, #32]
   1b874:	bl	19674 <close@plt+0x86e4>
   1b878:	cmp	r0, #0
   1b87c:	blt	1b8c0 <close@plt+0xa930>
   1b880:	ldrb	r0, [sp, #4]
   1b884:	cmp	r0, #0
   1b888:	moveq	r3, r0
   1b88c:	bne	1b8ac <close@plt+0xa91c>
   1b890:	ldr	r1, [sp, #36]	; 0x24
   1b894:	ldr	r2, [r4]
   1b898:	mov	r0, r3
   1b89c:	cmp	r1, r2
   1b8a0:	bne	1b8c8 <close@plt+0xa938>
   1b8a4:	add	sp, sp, #40	; 0x28
   1b8a8:	pop	{r4, pc}
   1b8ac:	bl	10ec4 <__errno_location@plt>
   1b8b0:	mov	r2, #5
   1b8b4:	mvn	r3, #0
   1b8b8:	str	r2, [r0]
   1b8bc:	b	1b890 <close@plt+0xa900>
   1b8c0:	mvn	r3, #0
   1b8c4:	b	1b890 <close@plt+0xa900>
   1b8c8:	bl	10db0 <__stack_chk_fail@plt>
   1b8cc:	andeq	r9, r1, r8, ror #13
   1b8d0:	ldrdeq	r0, [r0], -ip
   1b8d4:	andeq	r0, r6, r2
   1b8d8:	ldr	r3, [pc, #168]	; 1b988 <close@plt+0xa9f8>
   1b8dc:	ldr	ip, [pc, #168]	; 1b98c <close@plt+0xa9fc>
   1b8e0:	add	r3, pc, r3
   1b8e4:	push	{r4, r5, lr}
   1b8e8:	mov	r4, r1
   1b8ec:	ldr	r5, [r3, ip]
   1b8f0:	sub	sp, sp, #36	; 0x24
   1b8f4:	ldr	r1, [pc, #148]	; 1b990 <close@plt+0xaa00>
   1b8f8:	ldr	r3, [r5]
   1b8fc:	str	r1, [sp, #4]
   1b900:	mov	r1, #0
   1b904:	str	r3, [sp, #28]
   1b908:	str	r1, [sp, #12]
   1b90c:	str	r1, [sp, #8]
   1b910:	str	r1, [sp, #16]
   1b914:	mov	ip, #2
   1b918:	mov	r3, sp
   1b91c:	add	r1, sp, #4
   1b920:	str	r3, [sp, #20]
   1b924:	str	ip, [sp, #24]
   1b928:	bl	19674 <close@plt+0x86e4>
   1b92c:	cmp	r0, #0
   1b930:	blt	1b97c <close@plt+0xa9ec>
   1b934:	ldrb	r0, [sp]
   1b938:	cmp	r0, #0
   1b93c:	bne	1b968 <close@plt+0xa9d8>
   1b940:	ldrb	r2, [sp, #1]
   1b944:	mov	r3, r0
   1b948:	strb	r2, [r4]
   1b94c:	ldr	r1, [sp, #28]
   1b950:	ldr	r2, [r5]
   1b954:	mov	r0, r3
   1b958:	cmp	r1, r2
   1b95c:	bne	1b984 <close@plt+0xa9f4>
   1b960:	add	sp, sp, #36	; 0x24
   1b964:	pop	{r4, r5, pc}
   1b968:	bl	10ec4 <__errno_location@plt>
   1b96c:	mov	r2, #5
   1b970:	mvn	r3, #0
   1b974:	str	r2, [r0]
   1b978:	b	1b94c <close@plt+0xa9bc>
   1b97c:	mvn	r3, #0
   1b980:	b	1b94c <close@plt+0xa9bc>
   1b984:	bl	10db0 <__stack_chk_fail@plt>
   1b988:	andeq	r9, r1, ip, lsr #12
   1b98c:	ldrdeq	r0, [r0], -ip
   1b990:	subeq	r0, r2, r3
   1b994:	ldr	r3, [pc, #164]	; 1ba40 <close@plt+0xaab0>
   1b998:	ldr	ip, [pc, #164]	; 1ba44 <close@plt+0xaab4>
   1b99c:	add	r3, pc, r3
   1b9a0:	push	{r4, lr}
   1b9a4:	sub	sp, sp, #40	; 0x28
   1b9a8:	ldr	r4, [r3, ip]
   1b9ac:	strb	r1, [sp, #4]
   1b9b0:	mov	r3, #0
   1b9b4:	ldr	r1, [r4]
   1b9b8:	ldr	lr, [pc, #136]	; 1ba48 <close@plt+0xaab8>
   1b9bc:	str	r3, [sp, #16]
   1b9c0:	add	r3, sp, #4
   1b9c4:	mov	ip, #1
   1b9c8:	str	r1, [sp, #36]	; 0x24
   1b9cc:	str	r3, [sp, #20]
   1b9d0:	add	r1, sp, #12
   1b9d4:	add	r3, sp, #8
   1b9d8:	str	lr, [sp, #12]
   1b9dc:	str	ip, [sp, #24]
   1b9e0:	str	ip, [sp, #32]
   1b9e4:	str	r3, [sp, #28]
   1b9e8:	bl	19674 <close@plt+0x86e4>
   1b9ec:	cmp	r0, #0
   1b9f0:	blt	1ba34 <close@plt+0xaaa4>
   1b9f4:	ldrb	r0, [sp, #8]
   1b9f8:	cmp	r0, #0
   1b9fc:	moveq	r3, r0
   1ba00:	bne	1ba20 <close@plt+0xaa90>
   1ba04:	ldr	r1, [sp, #36]	; 0x24
   1ba08:	ldr	r2, [r4]
   1ba0c:	mov	r0, r3
   1ba10:	cmp	r1, r2
   1ba14:	bne	1ba3c <close@plt+0xaaac>
   1ba18:	add	sp, sp, #40	; 0x28
   1ba1c:	pop	{r4, pc}
   1ba20:	bl	10ec4 <__errno_location@plt>
   1ba24:	mov	r2, #5
   1ba28:	mvn	r3, #0
   1ba2c:	str	r2, [r0]
   1ba30:	b	1ba04 <close@plt+0xaa74>
   1ba34:	mvn	r3, #0
   1ba38:	b	1ba04 <close@plt+0xaa74>
   1ba3c:	bl	10db0 <__stack_chk_fail@plt>
   1ba40:	andeq	r9, r1, r0, ror r5
   1ba44:	ldrdeq	r0, [r0], -ip
   1ba48:	subeq	r0, r3, r3
   1ba4c:	ldr	r3, [pc, #168]	; 1bafc <close@plt+0xab6c>
   1ba50:	ldr	ip, [pc, #168]	; 1bb00 <close@plt+0xab70>
   1ba54:	add	r3, pc, r3
   1ba58:	push	{r4, r5, lr}
   1ba5c:	mov	r4, r1
   1ba60:	ldr	r5, [r3, ip]
   1ba64:	sub	sp, sp, #36	; 0x24
   1ba68:	ldr	r1, [pc, #148]	; 1bb04 <close@plt+0xab74>
   1ba6c:	ldr	r3, [r5]
   1ba70:	str	r1, [sp, #4]
   1ba74:	mov	r1, #0
   1ba78:	str	r3, [sp, #28]
   1ba7c:	str	r1, [sp, #12]
   1ba80:	str	r1, [sp, #8]
   1ba84:	str	r1, [sp, #16]
   1ba88:	mov	ip, #2
   1ba8c:	mov	r3, sp
   1ba90:	add	r1, sp, #4
   1ba94:	str	r3, [sp, #20]
   1ba98:	str	ip, [sp, #24]
   1ba9c:	bl	19674 <close@plt+0x86e4>
   1baa0:	cmp	r0, #0
   1baa4:	blt	1baf0 <close@plt+0xab60>
   1baa8:	ldrb	r0, [sp]
   1baac:	cmp	r0, #0
   1bab0:	bne	1badc <close@plt+0xab4c>
   1bab4:	ldrb	r2, [sp, #1]
   1bab8:	mov	r3, r0
   1babc:	strb	r2, [r4]
   1bac0:	ldr	r1, [sp, #28]
   1bac4:	ldr	r2, [r5]
   1bac8:	mov	r0, r3
   1bacc:	cmp	r1, r2
   1bad0:	bne	1baf8 <close@plt+0xab68>
   1bad4:	add	sp, sp, #36	; 0x24
   1bad8:	pop	{r4, r5, pc}
   1badc:	bl	10ec4 <__errno_location@plt>
   1bae0:	mov	r2, #5
   1bae4:	mvn	r3, #0
   1bae8:	str	r2, [r0]
   1baec:	b	1bac0 <close@plt+0xab30>
   1baf0:	mvn	r3, #0
   1baf4:	b	1bac0 <close@plt+0xab30>
   1baf8:	bl	10db0 <__stack_chk_fail@plt>
   1bafc:			; <UNDEFINED> instruction: 0x000194b8
   1bb00:	ldrdeq	r0, [r0], -ip
   1bb04:	subeq	r0, r4, r3
   1bb08:	ldr	r3, [pc, #164]	; 1bbb4 <close@plt+0xac24>
   1bb0c:	ldr	ip, [pc, #164]	; 1bbb8 <close@plt+0xac28>
   1bb10:	add	r3, pc, r3
   1bb14:	push	{r4, lr}
   1bb18:	sub	sp, sp, #40	; 0x28
   1bb1c:	ldr	r4, [r3, ip]
   1bb20:	strb	r1, [sp, #4]
   1bb24:	mov	r3, #0
   1bb28:	ldr	r1, [r4]
   1bb2c:	ldr	lr, [pc, #136]	; 1bbbc <close@plt+0xac2c>
   1bb30:	str	r3, [sp, #16]
   1bb34:	add	r3, sp, #4
   1bb38:	mov	ip, #1
   1bb3c:	str	r1, [sp, #36]	; 0x24
   1bb40:	str	r3, [sp, #20]
   1bb44:	add	r1, sp, #12
   1bb48:	add	r3, sp, #8
   1bb4c:	str	lr, [sp, #12]
   1bb50:	str	ip, [sp, #24]
   1bb54:	str	ip, [sp, #32]
   1bb58:	str	r3, [sp, #28]
   1bb5c:	bl	19674 <close@plt+0x86e4>
   1bb60:	cmp	r0, #0
   1bb64:	blt	1bba8 <close@plt+0xac18>
   1bb68:	ldrb	r0, [sp, #8]
   1bb6c:	cmp	r0, #0
   1bb70:	moveq	r3, r0
   1bb74:	bne	1bb94 <close@plt+0xac04>
   1bb78:	ldr	r1, [sp, #36]	; 0x24
   1bb7c:	ldr	r2, [r4]
   1bb80:	mov	r0, r3
   1bb84:	cmp	r1, r2
   1bb88:	bne	1bbb0 <close@plt+0xac20>
   1bb8c:	add	sp, sp, #40	; 0x28
   1bb90:	pop	{r4, pc}
   1bb94:	bl	10ec4 <__errno_location@plt>
   1bb98:	mov	r2, #5
   1bb9c:	mvn	r3, #0
   1bba0:	str	r2, [r0]
   1bba4:	b	1bb78 <close@plt+0xabe8>
   1bba8:	mvn	r3, #0
   1bbac:	b	1bb78 <close@plt+0xabe8>
   1bbb0:	bl	10db0 <__stack_chk_fail@plt>
   1bbb4:	strdeq	r9, [r1], -ip
   1bbb8:	ldrdeq	r0, [r0], -ip
   1bbbc:	subeq	r0, r5, r3
   1bbc0:	ldr	r3, [pc, #168]	; 1bc70 <close@plt+0xace0>
   1bbc4:	ldr	ip, [pc, #168]	; 1bc74 <close@plt+0xace4>
   1bbc8:	add	r3, pc, r3
   1bbcc:	push	{r4, r5, lr}
   1bbd0:	mov	r4, r1
   1bbd4:	ldr	r5, [r3, ip]
   1bbd8:	sub	sp, sp, #36	; 0x24
   1bbdc:	ldr	r1, [pc, #148]	; 1bc78 <close@plt+0xace8>
   1bbe0:	ldr	r3, [r5]
   1bbe4:	str	r1, [sp, #4]
   1bbe8:	mov	r1, #0
   1bbec:	str	r3, [sp, #28]
   1bbf0:	str	r1, [sp, #12]
   1bbf4:	str	r1, [sp, #8]
   1bbf8:	str	r1, [sp, #16]
   1bbfc:	mov	ip, #2
   1bc00:	mov	r3, sp
   1bc04:	add	r1, sp, #4
   1bc08:	str	r3, [sp, #20]
   1bc0c:	str	ip, [sp, #24]
   1bc10:	bl	19674 <close@plt+0x86e4>
   1bc14:	cmp	r0, #0
   1bc18:	blt	1bc64 <close@plt+0xacd4>
   1bc1c:	ldrb	r0, [sp]
   1bc20:	cmp	r0, #0
   1bc24:	bne	1bc50 <close@plt+0xacc0>
   1bc28:	ldrb	r2, [sp, #1]
   1bc2c:	mov	r3, r0
   1bc30:	strb	r2, [r4]
   1bc34:	ldr	r1, [sp, #28]
   1bc38:	ldr	r2, [r5]
   1bc3c:	mov	r0, r3
   1bc40:	cmp	r1, r2
   1bc44:	bne	1bc6c <close@plt+0xacdc>
   1bc48:	add	sp, sp, #36	; 0x24
   1bc4c:	pop	{r4, r5, pc}
   1bc50:	bl	10ec4 <__errno_location@plt>
   1bc54:	mov	r2, #5
   1bc58:	mvn	r3, #0
   1bc5c:	str	r2, [r0]
   1bc60:	b	1bc34 <close@plt+0xaca4>
   1bc64:	mvn	r3, #0
   1bc68:	b	1bc34 <close@plt+0xaca4>
   1bc6c:	bl	10db0 <__stack_chk_fail@plt>
   1bc70:	andeq	r9, r1, r4, asr #6
   1bc74:	ldrdeq	r0, [r0], -ip
   1bc78:	subeq	r0, r8, r3
   1bc7c:	ldr	r3, [pc, #164]	; 1bd28 <close@plt+0xad98>
   1bc80:	ldr	ip, [pc, #164]	; 1bd2c <close@plt+0xad9c>
   1bc84:	add	r3, pc, r3
   1bc88:	push	{r4, lr}
   1bc8c:	sub	sp, sp, #40	; 0x28
   1bc90:	ldr	r4, [r3, ip]
   1bc94:	strb	r1, [sp, #4]
   1bc98:	mov	r3, #0
   1bc9c:	ldr	r1, [r4]
   1bca0:	ldr	lr, [pc, #136]	; 1bd30 <close@plt+0xada0>
   1bca4:	str	r3, [sp, #16]
   1bca8:	add	r3, sp, #4
   1bcac:	mov	ip, #1
   1bcb0:	str	r1, [sp, #36]	; 0x24
   1bcb4:	str	r3, [sp, #20]
   1bcb8:	add	r1, sp, #12
   1bcbc:	add	r3, sp, #8
   1bcc0:	str	lr, [sp, #12]
   1bcc4:	str	ip, [sp, #24]
   1bcc8:	str	ip, [sp, #32]
   1bccc:	str	r3, [sp, #28]
   1bcd0:	bl	19674 <close@plt+0x86e4>
   1bcd4:	cmp	r0, #0
   1bcd8:	blt	1bd1c <close@plt+0xad8c>
   1bcdc:	ldrb	r0, [sp, #8]
   1bce0:	cmp	r0, #0
   1bce4:	moveq	r3, r0
   1bce8:	bne	1bd08 <close@plt+0xad78>
   1bcec:	ldr	r1, [sp, #36]	; 0x24
   1bcf0:	ldr	r2, [r4]
   1bcf4:	mov	r0, r3
   1bcf8:	cmp	r1, r2
   1bcfc:	bne	1bd24 <close@plt+0xad94>
   1bd00:	add	sp, sp, #40	; 0x28
   1bd04:	pop	{r4, pc}
   1bd08:	bl	10ec4 <__errno_location@plt>
   1bd0c:	mov	r2, #5
   1bd10:	mvn	r3, #0
   1bd14:	str	r2, [r0]
   1bd18:	b	1bcec <close@plt+0xad5c>
   1bd1c:	mvn	r3, #0
   1bd20:	b	1bcec <close@plt+0xad5c>
   1bd24:	bl	10db0 <__stack_chk_fail@plt>
   1bd28:	andeq	r9, r1, r8, lsl #5
   1bd2c:	ldrdeq	r0, [r0], -ip
   1bd30:	subeq	r0, r9, r3
   1bd34:	ldr	ip, [pc, #192]	; 1bdfc <close@plt+0xae6c>
   1bd38:	push	{r4, r5, r6, r7, lr}
   1bd3c:	add	ip, pc, ip
   1bd40:	ldr	lr, [pc, #184]	; 1be00 <close@plt+0xae70>
   1bd44:	sub	sp, sp, #276	; 0x114
   1bd48:	mov	r5, r1
   1bd4c:	ldr	r6, [ip, lr]
   1bd50:	mov	r1, ip
   1bd54:	mov	r7, r2
   1bd58:	ldr	ip, [pc, #164]	; 1be04 <close@plt+0xae74>
   1bd5c:	mov	r2, r3
   1bd60:	ldr	r3, [r6]
   1bd64:	mov	r1, #0
   1bd68:	str	ip, [sp]
   1bd6c:	str	r3, [sp, #268]	; 0x10c
   1bd70:	str	r1, [sp, #8]
   1bd74:	str	r1, [sp, #4]
   1bd78:	str	r1, [sp, #12]
   1bd7c:	mov	ip, #242	; 0xf2
   1bd80:	add	r3, sp, #24
   1bd84:	mov	r1, sp
   1bd88:	str	r3, [sp, #16]
   1bd8c:	str	ip, [sp, #20]
   1bd90:	bl	19674 <close@plt+0x86e4>
   1bd94:	cmp	r0, #0
   1bd98:	blt	1bdf0 <close@plt+0xae60>
   1bd9c:	ldrb	r4, [sp, #24]
   1bda0:	cmp	r4, #0
   1bda4:	bne	1bddc <close@plt+0xae4c>
   1bda8:	ldrb	r3, [sp, #25]
   1bdac:	mov	r0, r7
   1bdb0:	mov	r2, #240	; 0xf0
   1bdb4:	strb	r3, [r5]
   1bdb8:	add	r1, sp, #26
   1bdbc:	bl	10d80 <memcpy@plt>
   1bdc0:	ldr	r2, [sp, #268]	; 0x10c
   1bdc4:	ldr	r3, [r6]
   1bdc8:	mov	r0, r4
   1bdcc:	cmp	r2, r3
   1bdd0:	bne	1bdf8 <close@plt+0xae68>
   1bdd4:	add	sp, sp, #276	; 0x114
   1bdd8:	pop	{r4, r5, r6, r7, pc}
   1bddc:	bl	10ec4 <__errno_location@plt>
   1bde0:	mov	r3, #5
   1bde4:	mvn	r4, #0
   1bde8:	str	r3, [r0]
   1bdec:	b	1bdc0 <close@plt+0xae30>
   1bdf0:	mvn	r4, #0
   1bdf4:	b	1bdc0 <close@plt+0xae30>
   1bdf8:	bl	10db0 <__stack_chk_fail@plt>
   1bdfc:	ldrdeq	r9, [r1], -r0
   1be00:	ldrdeq	r0, [r0], -ip
   1be04:	subseq	r0, r1, r3
   1be08:	ldr	ip, [pc, #208]	; 1bee0 <close@plt+0xaf50>
   1be0c:	push	{r4, r5, r6, lr}
   1be10:	add	ip, pc, ip
   1be14:	ldr	lr, [pc, #200]	; 1bee4 <close@plt+0xaf54>
   1be18:	sub	sp, sp, #280	; 0x118
   1be1c:	mov	r6, r2
   1be20:	ldr	r4, [ip, lr]
   1be24:	mov	r5, r0
   1be28:	mov	r0, ip
   1be2c:	ldr	ip, [r4]
   1be30:	strb	r1, [sp, #32]
   1be34:	mov	r2, #240	; 0xf0
   1be38:	mov	r1, r6
   1be3c:	add	r0, sp, #33	; 0x21
   1be40:	mov	r6, r3
   1be44:	str	ip, [sp, #276]	; 0x114
   1be48:	bl	10d80 <memcpy@plt>
   1be4c:	ldr	r1, [pc, #148]	; 1bee8 <close@plt+0xaf58>
   1be50:	mov	r3, #0
   1be54:	str	r3, [sp, #12]
   1be58:	add	r3, sp, #32
   1be5c:	mov	lr, #241	; 0xf1
   1be60:	str	r1, [sp, #8]
   1be64:	mov	ip, #1
   1be68:	str	r3, [sp, #16]
   1be6c:	mov	r2, r6
   1be70:	add	r3, sp, #4
   1be74:	mov	r0, r5
   1be78:	add	r1, sp, #8
   1be7c:	str	lr, [sp, #20]
   1be80:	str	r3, [sp, #24]
   1be84:	str	ip, [sp, #28]
   1be88:	bl	19674 <close@plt+0x86e4>
   1be8c:	cmp	r0, #0
   1be90:	blt	1bed4 <close@plt+0xaf44>
   1be94:	ldrb	r0, [sp, #4]
   1be98:	cmp	r0, #0
   1be9c:	moveq	r3, r0
   1bea0:	bne	1bec0 <close@plt+0xaf30>
   1bea4:	ldr	r1, [sp, #276]	; 0x114
   1bea8:	ldr	r2, [r4]
   1beac:	mov	r0, r3
   1beb0:	cmp	r1, r2
   1beb4:	bne	1bedc <close@plt+0xaf4c>
   1beb8:	add	sp, sp, #280	; 0x118
   1bebc:	pop	{r4, r5, r6, pc}
   1bec0:	bl	10ec4 <__errno_location@plt>
   1bec4:	mov	r2, #5
   1bec8:	mvn	r3, #0
   1becc:	str	r2, [r0]
   1bed0:	b	1bea4 <close@plt+0xaf14>
   1bed4:	mvn	r3, #0
   1bed8:	b	1bea4 <close@plt+0xaf14>
   1bedc:	bl	10db0 <__stack_chk_fail@plt>
   1bee0:	strdeq	r9, [r1], -ip
   1bee4:	ldrdeq	r0, [r0], -ip
   1bee8:	subseq	r0, r2, r3
   1beec:	ldr	r3, [pc, #168]	; 1bf9c <close@plt+0xb00c>
   1bef0:	ldr	ip, [pc, #168]	; 1bfa0 <close@plt+0xb010>
   1bef4:	add	r3, pc, r3
   1bef8:	push	{r4, r5, lr}
   1befc:	mov	r4, r1
   1bf00:	ldr	r5, [r3, ip]
   1bf04:	sub	sp, sp, #36	; 0x24
   1bf08:	ldr	r1, [pc, #148]	; 1bfa4 <close@plt+0xb014>
   1bf0c:	ldr	r3, [r5]
   1bf10:	str	r1, [sp, #4]
   1bf14:	mov	r1, #0
   1bf18:	str	r3, [sp, #28]
   1bf1c:	str	r1, [sp, #12]
   1bf20:	str	r1, [sp, #8]
   1bf24:	str	r1, [sp, #16]
   1bf28:	mov	ip, #2
   1bf2c:	mov	r3, sp
   1bf30:	add	r1, sp, #4
   1bf34:	str	r3, [sp, #20]
   1bf38:	str	ip, [sp, #24]
   1bf3c:	bl	19674 <close@plt+0x86e4>
   1bf40:	cmp	r0, #0
   1bf44:	blt	1bf90 <close@plt+0xb000>
   1bf48:	ldrb	r0, [sp]
   1bf4c:	cmp	r0, #0
   1bf50:	bne	1bf7c <close@plt+0xafec>
   1bf54:	ldrb	r2, [sp, #1]
   1bf58:	mov	r3, r0
   1bf5c:	strb	r2, [r4]
   1bf60:	ldr	r1, [sp, #28]
   1bf64:	ldr	r2, [r5]
   1bf68:	mov	r0, r3
   1bf6c:	cmp	r1, r2
   1bf70:	bne	1bf98 <close@plt+0xb008>
   1bf74:	add	sp, sp, #36	; 0x24
   1bf78:	pop	{r4, r5, pc}
   1bf7c:	bl	10ec4 <__errno_location@plt>
   1bf80:	mov	r2, #5
   1bf84:	mvn	r3, #0
   1bf88:	str	r2, [r0]
   1bf8c:	b	1bf60 <close@plt+0xafd0>
   1bf90:	mvn	r3, #0
   1bf94:	b	1bf60 <close@plt+0xafd0>
   1bf98:	bl	10db0 <__stack_chk_fail@plt>
   1bf9c:	andeq	r9, r1, r8, lsl r0
   1bfa0:	ldrdeq	r0, [r0], -ip
   1bfa4:	subseq	r0, r5, r3
   1bfa8:	ldr	r3, [pc, #164]	; 1c054 <close@plt+0xb0c4>
   1bfac:	ldr	ip, [pc, #164]	; 1c058 <close@plt+0xb0c8>
   1bfb0:	add	r3, pc, r3
   1bfb4:	push	{r4, lr}
   1bfb8:	sub	sp, sp, #40	; 0x28
   1bfbc:	ldr	r4, [r3, ip]
   1bfc0:	strb	r1, [sp, #4]
   1bfc4:	mov	r3, #0
   1bfc8:	ldr	r1, [r4]
   1bfcc:	ldr	lr, [pc, #136]	; 1c05c <close@plt+0xb0cc>
   1bfd0:	str	r3, [sp, #16]
   1bfd4:	add	r3, sp, #4
   1bfd8:	mov	ip, #1
   1bfdc:	str	r1, [sp, #36]	; 0x24
   1bfe0:	str	r3, [sp, #20]
   1bfe4:	add	r1, sp, #12
   1bfe8:	add	r3, sp, #8
   1bfec:	str	lr, [sp, #12]
   1bff0:	str	ip, [sp, #24]
   1bff4:	str	ip, [sp, #32]
   1bff8:	str	r3, [sp, #28]
   1bffc:	bl	19674 <close@plt+0x86e4>
   1c000:	cmp	r0, #0
   1c004:	blt	1c048 <close@plt+0xb0b8>
   1c008:	ldrb	r0, [sp, #8]
   1c00c:	cmp	r0, #0
   1c010:	moveq	r3, r0
   1c014:	bne	1c034 <close@plt+0xb0a4>
   1c018:	ldr	r1, [sp, #36]	; 0x24
   1c01c:	ldr	r2, [r4]
   1c020:	mov	r0, r3
   1c024:	cmp	r1, r2
   1c028:	bne	1c050 <close@plt+0xb0c0>
   1c02c:	add	sp, sp, #40	; 0x28
   1c030:	pop	{r4, pc}
   1c034:	bl	10ec4 <__errno_location@plt>
   1c038:	mov	r2, #5
   1c03c:	mvn	r3, #0
   1c040:	str	r2, [r0]
   1c044:	b	1c018 <close@plt+0xb088>
   1c048:	mvn	r3, #0
   1c04c:	b	1c018 <close@plt+0xb088>
   1c050:	bl	10db0 <__stack_chk_fail@plt>
   1c054:	andeq	r8, r1, ip, asr pc
   1c058:	ldrdeq	r0, [r0], -ip
   1c05c:	subseq	r0, r6, r3
   1c060:	ldr	ip, [pc, #236]	; 1c154 <close@plt+0xb1c4>
   1c064:	push	{r4, r5, r6, lr}
   1c068:	add	ip, pc, ip
   1c06c:	ldr	lr, [pc, #228]	; 1c158 <close@plt+0xb1c8>
   1c070:	sub	sp, sp, #64	; 0x40
   1c074:	mov	r5, r1
   1c078:	ldr	r6, [ip, lr]
   1c07c:	mov	r1, ip
   1c080:	mov	r4, r2
   1c084:	ldr	ip, [pc, #208]	; 1c15c <close@plt+0xb1cc>
   1c088:	mov	r2, r3
   1c08c:	ldr	r3, [r6]
   1c090:	mov	r1, #0
   1c094:	str	ip, [sp]
   1c098:	str	r3, [sp, #60]	; 0x3c
   1c09c:	str	r1, [sp, #8]
   1c0a0:	str	r1, [sp, #4]
   1c0a4:	str	r1, [sp, #12]
   1c0a8:	mov	ip, #33	; 0x21
   1c0ac:	add	r3, sp, #24
   1c0b0:	mov	r1, sp
   1c0b4:	str	r3, [sp, #16]
   1c0b8:	str	ip, [sp, #20]
   1c0bc:	bl	19674 <close@plt+0x86e4>
   1c0c0:	cmp	r0, #0
   1c0c4:	blt	1c148 <close@plt+0xb1b8>
   1c0c8:	ldrb	r0, [sp, #24]
   1c0cc:	cmp	r0, #0
   1c0d0:	bne	1c134 <close@plt+0xb1a4>
   1c0d4:	ldr	r1, [sp, #29]
   1c0d8:	ldr	ip, [sp, #25]
   1c0dc:	str	r1, [r5, #4]
   1c0e0:	mov	r2, r0
   1c0e4:	ldr	r1, [sp, #37]	; 0x25
   1c0e8:	ldr	r0, [sp, #33]	; 0x21
   1c0ec:	str	ip, [r5]
   1c0f0:	str	r0, [r5, #8]
   1c0f4:	str	r1, [r5, #12]
   1c0f8:	ldr	ip, [sp, #41]	; 0x29
   1c0fc:	ldr	r0, [sp, #45]	; 0x2d
   1c100:	ldr	r1, [sp, #49]	; 0x31
   1c104:	ldr	r3, [sp, #53]	; 0x35
   1c108:	str	ip, [r4]
   1c10c:	str	r0, [r4, #4]
   1c110:	str	r1, [r4, #8]
   1c114:	str	r3, [r4, #12]
   1c118:	ldr	r1, [sp, #60]	; 0x3c
   1c11c:	ldr	r3, [r6]
   1c120:	mov	r0, r2
   1c124:	cmp	r1, r3
   1c128:	bne	1c150 <close@plt+0xb1c0>
   1c12c:	add	sp, sp, #64	; 0x40
   1c130:	pop	{r4, r5, r6, pc}
   1c134:	bl	10ec4 <__errno_location@plt>
   1c138:	mov	r3, #5
   1c13c:	mvn	r2, #0
   1c140:	str	r3, [r0]
   1c144:	b	1c118 <close@plt+0xb188>
   1c148:	mvn	r2, #0
   1c14c:	b	1c118 <close@plt+0xb188>
   1c150:	bl	10db0 <__stack_chk_fail@plt>
   1c154:	andeq	r8, r1, r4, lsr #29
   1c158:	ldrdeq	r0, [r0], -ip
   1c15c:	subseq	r0, r7, r3
   1c160:	ldr	r3, [pc, #168]	; 1c210 <close@plt+0xb280>
   1c164:	ldr	ip, [pc, #168]	; 1c214 <close@plt+0xb284>
   1c168:	add	r3, pc, r3
   1c16c:	push	{r4, r5, lr}
   1c170:	mov	r4, r1
   1c174:	ldr	r5, [r3, ip]
   1c178:	sub	sp, sp, #36	; 0x24
   1c17c:	ldr	r1, [pc, #148]	; 1c218 <close@plt+0xb288>
   1c180:	ldr	r3, [r5]
   1c184:	str	r1, [sp, #4]
   1c188:	mov	r1, #0
   1c18c:	str	r3, [sp, #28]
   1c190:	str	r1, [sp, #12]
   1c194:	str	r1, [sp, #8]
   1c198:	str	r1, [sp, #16]
   1c19c:	mov	ip, #2
   1c1a0:	mov	r3, sp
   1c1a4:	add	r1, sp, #4
   1c1a8:	str	r3, [sp, #20]
   1c1ac:	str	ip, [sp, #24]
   1c1b0:	bl	19674 <close@plt+0x86e4>
   1c1b4:	cmp	r0, #0
   1c1b8:	blt	1c204 <close@plt+0xb274>
   1c1bc:	ldrb	r0, [sp]
   1c1c0:	cmp	r0, #0
   1c1c4:	bne	1c1f0 <close@plt+0xb260>
   1c1c8:	ldrb	r2, [sp, #1]
   1c1cc:	mov	r3, r0
   1c1d0:	strb	r2, [r4]
   1c1d4:	ldr	r1, [sp, #28]
   1c1d8:	ldr	r2, [r5]
   1c1dc:	mov	r0, r3
   1c1e0:	cmp	r1, r2
   1c1e4:	bne	1c20c <close@plt+0xb27c>
   1c1e8:	add	sp, sp, #36	; 0x24
   1c1ec:	pop	{r4, r5, pc}
   1c1f0:	bl	10ec4 <__errno_location@plt>
   1c1f4:	mov	r2, #5
   1c1f8:	mvn	r3, #0
   1c1fc:	str	r2, [r0]
   1c200:	b	1c1d4 <close@plt+0xb244>
   1c204:	mvn	r3, #0
   1c208:	b	1c1d4 <close@plt+0xb244>
   1c20c:	bl	10db0 <__stack_chk_fail@plt>
   1c210:	andeq	r8, r1, r4, lsr #27
   1c214:	ldrdeq	r0, [r0], -ip
   1c218:	subseq	r0, r8, r3
   1c21c:	b	1c160 <close@plt+0xb1d0>
   1c220:	ldr	r3, [pc, #164]	; 1c2cc <close@plt+0xb33c>
   1c224:	ldr	ip, [pc, #164]	; 1c2d0 <close@plt+0xb340>
   1c228:	add	r3, pc, r3
   1c22c:	push	{r4, lr}
   1c230:	sub	sp, sp, #40	; 0x28
   1c234:	ldr	r4, [r3, ip]
   1c238:	strb	r1, [sp, #4]
   1c23c:	mov	r3, #0
   1c240:	ldr	r1, [r4]
   1c244:	ldr	lr, [pc, #136]	; 1c2d4 <close@plt+0xb344>
   1c248:	str	r3, [sp, #16]
   1c24c:	add	r3, sp, #4
   1c250:	mov	ip, #1
   1c254:	str	r1, [sp, #36]	; 0x24
   1c258:	str	r3, [sp, #20]
   1c25c:	add	r1, sp, #12
   1c260:	add	r3, sp, #8
   1c264:	str	lr, [sp, #12]
   1c268:	str	ip, [sp, #24]
   1c26c:	str	ip, [sp, #32]
   1c270:	str	r3, [sp, #28]
   1c274:	bl	19674 <close@plt+0x86e4>
   1c278:	cmp	r0, #0
   1c27c:	blt	1c2c0 <close@plt+0xb330>
   1c280:	ldrb	r0, [sp, #8]
   1c284:	cmp	r0, #0
   1c288:	moveq	r3, r0
   1c28c:	bne	1c2ac <close@plt+0xb31c>
   1c290:	ldr	r1, [sp, #36]	; 0x24
   1c294:	ldr	r2, [r4]
   1c298:	mov	r0, r3
   1c29c:	cmp	r1, r2
   1c2a0:	bne	1c2c8 <close@plt+0xb338>
   1c2a4:	add	sp, sp, #40	; 0x28
   1c2a8:	pop	{r4, pc}
   1c2ac:	bl	10ec4 <__errno_location@plt>
   1c2b0:	mov	r2, #5
   1c2b4:	mvn	r3, #0
   1c2b8:	str	r2, [r0]
   1c2bc:	b	1c290 <close@plt+0xb300>
   1c2c0:	mvn	r3, #0
   1c2c4:	b	1c290 <close@plt+0xb300>
   1c2c8:	bl	10db0 <__stack_chk_fail@plt>
   1c2cc:	andeq	r8, r1, r4, ror #25
   1c2d0:	ldrdeq	r0, [r0], -ip
   1c2d4:	subseq	r0, r9, r3
   1c2d8:	ldr	ip, [pc, #188]	; 1c39c <close@plt+0xb40c>
   1c2dc:	push	{r4, r5, r6, lr}
   1c2e0:	add	ip, pc, ip
   1c2e4:	ldr	lr, [pc, #180]	; 1c3a0 <close@plt+0xb410>
   1c2e8:	sub	sp, sp, #40	; 0x28
   1c2ec:	mov	r4, r3
   1c2f0:	ldr	r5, [ip, lr]
   1c2f4:	mov	r3, #0
   1c2f8:	strb	r2, [sp, #6]
   1c2fc:	ldr	r2, [r5]
   1c300:	str	r3, [sp, #16]
   1c304:	mov	r3, #4
   1c308:	strh	r1, [sp, #4]
   1c30c:	str	r2, [sp, #36]	; 0x24
   1c310:	mov	r1, #3
   1c314:	add	r2, sp, r3
   1c318:	ldr	r6, [pc, #132]	; 1c3a4 <close@plt+0xb414>
   1c31c:	str	r2, [sp, #20]
   1c320:	str	r1, [sp, #24]
   1c324:	ldr	r2, [sp, #56]	; 0x38
   1c328:	add	ip, sp, #8
   1c32c:	add	r1, sp, #12
   1c330:	str	r6, [sp, #12]
   1c334:	str	ip, [sp, #28]
   1c338:	str	r3, [sp, #32]
   1c33c:	bl	19674 <close@plt+0x86e4>
   1c340:	cmp	r0, #0
   1c344:	blt	1c390 <close@plt+0xb400>
   1c348:	ldrb	r0, [sp, #8]
   1c34c:	cmp	r0, #0
   1c350:	bne	1c37c <close@plt+0xb3ec>
   1c354:	ldrb	r3, [sp, #11]
   1c358:	mov	r2, r0
   1c35c:	strb	r3, [r4]
   1c360:	ldr	r1, [sp, #36]	; 0x24
   1c364:	ldr	r3, [r5]
   1c368:	mov	r0, r2
   1c36c:	cmp	r1, r3
   1c370:	bne	1c398 <close@plt+0xb408>
   1c374:	add	sp, sp, #40	; 0x28
   1c378:	pop	{r4, r5, r6, pc}
   1c37c:	bl	10ec4 <__errno_location@plt>
   1c380:	mov	r3, #5
   1c384:	mvn	r2, #0
   1c388:	str	r3, [r0]
   1c38c:	b	1c360 <close@plt+0xb3d0>
   1c390:	mvn	r2, #0
   1c394:	b	1c360 <close@plt+0xb3d0>
   1c398:	bl	10db0 <__stack_chk_fail@plt>
   1c39c:	andeq	r8, r1, ip, lsr #24
   1c3a0:	ldrdeq	r0, [r0], -ip
   1c3a4:	eoreq	r0, sp, r3
   1c3a8:	ldr	ip, [pc, #192]	; 1c470 <close@plt+0xb4e0>
   1c3ac:	push	{r4, r5, r6, lr}
   1c3b0:	add	ip, pc, ip
   1c3b4:	ldr	lr, [pc, #184]	; 1c474 <close@plt+0xb4e4>
   1c3b8:	sub	sp, sp, #48	; 0x30
   1c3bc:	ldr	r6, [pc, #180]	; 1c478 <close@plt+0xb4e8>
   1c3c0:	strh	r1, [sp, #6]
   1c3c4:	ldr	r4, [ip, lr]
   1c3c8:	mov	r5, r2
   1c3cc:	mov	r2, r3
   1c3d0:	mov	r3, #0
   1c3d4:	mov	r1, ip
   1c3d8:	str	r3, [sp, #24]
   1c3dc:	ldr	ip, [r4]
   1c3e0:	add	r3, sp, #6
   1c3e4:	mov	r1, #2
   1c3e8:	str	r6, [sp, #20]
   1c3ec:	str	r3, [sp, #28]
   1c3f0:	str	r1, [sp, #32]
   1c3f4:	add	r3, sp, #12
   1c3f8:	mov	r6, #5
   1c3fc:	add	r1, sp, #20
   1c400:	str	ip, [sp, #44]	; 0x2c
   1c404:	str	r3, [sp, #36]	; 0x24
   1c408:	str	r6, [sp, #40]	; 0x28
   1c40c:	bl	19674 <close@plt+0x86e4>
   1c410:	cmp	r0, #0
   1c414:	blt	1c464 <close@plt+0xb4d4>
   1c418:	ldrb	r0, [sp, #12]
   1c41c:	cmp	r0, #0
   1c420:	bne	1c454 <close@plt+0xb4c4>
   1c424:	ldrb	r1, [sp, #16]
   1c428:	ldrb	r2, [sp, #15]
   1c42c:	mov	r3, r0
   1c430:	orr	r2, r2, r1, lsl #8
   1c434:	strh	r2, [r5]
   1c438:	ldr	r1, [sp, #44]	; 0x2c
   1c43c:	ldr	r2, [r4]
   1c440:	mov	r0, r3
   1c444:	cmp	r1, r2
   1c448:	bne	1c46c <close@plt+0xb4dc>
   1c44c:	add	sp, sp, #48	; 0x30
   1c450:	pop	{r4, r5, r6, pc}
   1c454:	bl	10ec4 <__errno_location@plt>
   1c458:	mvn	r3, #0
   1c45c:	str	r6, [r0]
   1c460:	b	1c438 <close@plt+0xb4a8>
   1c464:	mvn	r3, #0
   1c468:	b	1c438 <close@plt+0xb4a8>
   1c46c:	bl	10db0 <__stack_chk_fail@plt>
   1c470:	andeq	r8, r1, ip, asr fp
   1c474:	ldrdeq	r0, [r0], -ip
   1c478:	andeq	r0, ip, r2
   1c47c:	ldr	ip, [pc, #176]	; 1c534 <close@plt+0xb5a4>
   1c480:	push	{r4, r5, lr}
   1c484:	add	ip, pc, ip
   1c488:	ldr	lr, [pc, #168]	; 1c538 <close@plt+0xb5a8>
   1c48c:	sub	sp, sp, #44	; 0x2c
   1c490:	ldr	r5, [pc, #164]	; 1c53c <close@plt+0xb5ac>
   1c494:	ldr	r4, [ip, lr]
   1c498:	strh	r1, [sp, #8]
   1c49c:	strh	r2, [sp, #10]
   1c4a0:	ldr	r1, [r4]
   1c4a4:	mov	r2, r3
   1c4a8:	mov	r3, #0
   1c4ac:	mov	lr, #4
   1c4b0:	str	r3, [sp, #16]
   1c4b4:	add	r3, sp, #8
   1c4b8:	str	r1, [sp, #36]	; 0x24
   1c4bc:	str	r3, [sp, #20]
   1c4c0:	add	r3, sp, lr
   1c4c4:	mov	ip, #3
   1c4c8:	add	r1, sp, #12
   1c4cc:	str	r5, [sp, #12]
   1c4d0:	str	lr, [sp, #24]
   1c4d4:	str	r3, [sp, #28]
   1c4d8:	str	ip, [sp, #32]
   1c4dc:	bl	19674 <close@plt+0x86e4>
   1c4e0:	cmp	r0, #0
   1c4e4:	blt	1c528 <close@plt+0xb598>
   1c4e8:	ldrb	r0, [sp, #4]
   1c4ec:	cmp	r0, #0
   1c4f0:	moveq	r3, r0
   1c4f4:	bne	1c514 <close@plt+0xb584>
   1c4f8:	ldr	r1, [sp, #36]	; 0x24
   1c4fc:	ldr	r2, [r4]
   1c500:	mov	r0, r3
   1c504:	cmp	r1, r2
   1c508:	bne	1c530 <close@plt+0xb5a0>
   1c50c:	add	sp, sp, #44	; 0x2c
   1c510:	pop	{r4, r5, pc}
   1c514:	bl	10ec4 <__errno_location@plt>
   1c518:	mov	r2, #5
   1c51c:	mvn	r3, #0
   1c520:	str	r2, [r0]
   1c524:	b	1c4f8 <close@plt+0xb568>
   1c528:	mvn	r3, #0
   1c52c:	b	1c4f8 <close@plt+0xb568>
   1c530:	bl	10db0 <__stack_chk_fail@plt>
   1c534:	andeq	r8, r1, r8, lsl #21
   1c538:	ldrdeq	r0, [r0], -ip
   1c53c:	andeq	r0, sp, r2
   1c540:	ldr	ip, [pc, #192]	; 1c608 <close@plt+0xb678>
   1c544:	push	{r4, r5, r6, lr}
   1c548:	add	ip, pc, ip
   1c54c:	ldr	lr, [pc, #184]	; 1c60c <close@plt+0xb67c>
   1c550:	sub	sp, sp, #48	; 0x30
   1c554:	ldr	r6, [pc, #180]	; 1c610 <close@plt+0xb680>
   1c558:	strh	r1, [sp, #6]
   1c55c:	ldr	r4, [ip, lr]
   1c560:	mov	r5, r2
   1c564:	mov	r2, r3
   1c568:	mov	r3, #0
   1c56c:	mov	r1, ip
   1c570:	str	r3, [sp, #24]
   1c574:	ldr	ip, [r4]
   1c578:	add	r3, sp, #6
   1c57c:	mov	r1, #2
   1c580:	str	r6, [sp, #20]
   1c584:	str	r3, [sp, #28]
   1c588:	str	r1, [sp, #32]
   1c58c:	add	r3, sp, #12
   1c590:	mov	r6, #5
   1c594:	add	r1, sp, #20
   1c598:	str	ip, [sp, #44]	; 0x2c
   1c59c:	str	r3, [sp, #36]	; 0x24
   1c5a0:	str	r6, [sp, #40]	; 0x28
   1c5a4:	bl	19674 <close@plt+0x86e4>
   1c5a8:	cmp	r0, #0
   1c5ac:	blt	1c5fc <close@plt+0xb66c>
   1c5b0:	ldrb	r0, [sp, #12]
   1c5b4:	cmp	r0, #0
   1c5b8:	bne	1c5ec <close@plt+0xb65c>
   1c5bc:	ldrb	r1, [sp, #16]
   1c5c0:	ldrb	r2, [sp, #15]
   1c5c4:	mov	r3, r0
   1c5c8:	orr	r2, r2, r1, lsl #8
   1c5cc:	strh	r2, [r5]
   1c5d0:	ldr	r1, [sp, #44]	; 0x2c
   1c5d4:	ldr	r2, [r4]
   1c5d8:	mov	r0, r3
   1c5dc:	cmp	r1, r2
   1c5e0:	bne	1c604 <close@plt+0xb674>
   1c5e4:	add	sp, sp, #48	; 0x30
   1c5e8:	pop	{r4, r5, r6, pc}
   1c5ec:	bl	10ec4 <__errno_location@plt>
   1c5f0:	mvn	r3, #0
   1c5f4:	str	r6, [r0]
   1c5f8:	b	1c5d0 <close@plt+0xb640>
   1c5fc:	mvn	r3, #0
   1c600:	b	1c5d0 <close@plt+0xb640>
   1c604:	bl	10db0 <__stack_chk_fail@plt>
   1c608:	andeq	r8, r1, r4, asr #19
   1c60c:	ldrdeq	r0, [r0], -ip
   1c610:	eorseq	r0, r6, r3
   1c614:	ldr	ip, [pc, #176]	; 1c6cc <close@plt+0xb73c>
   1c618:	push	{r4, r5, lr}
   1c61c:	add	ip, pc, ip
   1c620:	ldr	lr, [pc, #168]	; 1c6d0 <close@plt+0xb740>
   1c624:	sub	sp, sp, #44	; 0x2c
   1c628:	ldr	r5, [pc, #164]	; 1c6d4 <close@plt+0xb744>
   1c62c:	ldr	r4, [ip, lr]
   1c630:	strh	r1, [sp, #8]
   1c634:	strh	r2, [sp, #10]
   1c638:	ldr	r1, [r4]
   1c63c:	mov	r2, r3
   1c640:	mov	r3, #0
   1c644:	mov	lr, #4
   1c648:	str	r3, [sp, #16]
   1c64c:	add	r3, sp, #8
   1c650:	str	r1, [sp, #36]	; 0x24
   1c654:	str	r3, [sp, #20]
   1c658:	add	r3, sp, lr
   1c65c:	mov	ip, #3
   1c660:	add	r1, sp, #12
   1c664:	str	r5, [sp, #12]
   1c668:	str	lr, [sp, #24]
   1c66c:	str	r3, [sp, #28]
   1c670:	str	ip, [sp, #32]
   1c674:	bl	19674 <close@plt+0x86e4>
   1c678:	cmp	r0, #0
   1c67c:	blt	1c6c0 <close@plt+0xb730>
   1c680:	ldrb	r0, [sp, #4]
   1c684:	cmp	r0, #0
   1c688:	moveq	r3, r0
   1c68c:	bne	1c6ac <close@plt+0xb71c>
   1c690:	ldr	r1, [sp, #36]	; 0x24
   1c694:	ldr	r2, [r4]
   1c698:	mov	r0, r3
   1c69c:	cmp	r1, r2
   1c6a0:	bne	1c6c8 <close@plt+0xb738>
   1c6a4:	add	sp, sp, #44	; 0x2c
   1c6a8:	pop	{r4, r5, pc}
   1c6ac:	bl	10ec4 <__errno_location@plt>
   1c6b0:	mov	r2, #5
   1c6b4:	mvn	r3, #0
   1c6b8:	str	r2, [r0]
   1c6bc:	b	1c690 <close@plt+0xb700>
   1c6c0:	mvn	r3, #0
   1c6c4:	b	1c690 <close@plt+0xb700>
   1c6c8:	bl	10db0 <__stack_chk_fail@plt>
   1c6cc:	strdeq	r8, [r1], -r0
   1c6d0:	ldrdeq	r0, [r0], -ip
   1c6d4:	eorseq	r0, r7, r3
   1c6d8:	ldr	ip, [pc, #200]	; 1c7a8 <close@plt+0xb818>
   1c6dc:	push	{r4, r5, r6, lr}
   1c6e0:	add	ip, pc, ip
   1c6e4:	ldr	lr, [pc, #192]	; 1c7ac <close@plt+0xb81c>
   1c6e8:	mov	r3, r1
   1c6ec:	sub	sp, sp, #48	; 0x30
   1c6f0:	ldr	r4, [ip, lr]
   1c6f4:	mov	r6, r0
   1c6f8:	ldrh	lr, [r3, #8]
   1c6fc:	ldr	r0, [r1]
   1c700:	ldr	r1, [r1, #4]
   1c704:	add	r3, sp, #32
   1c708:	ldr	ip, [pc, #160]	; 1c7b0 <close@plt+0xb820>
   1c70c:	stmia	r3!, {r0, r1}
   1c710:	ldr	r5, [r4]
   1c714:	strh	lr, [r3]
   1c718:	mov	r1, #0
   1c71c:	add	r3, sp, #32
   1c720:	mov	lr, #10
   1c724:	str	ip, [sp, #8]
   1c728:	str	r1, [sp, #12]
   1c72c:	mov	ip, #1
   1c730:	str	r3, [sp, #16]
   1c734:	mov	r0, r6
   1c738:	add	r3, sp, #4
   1c73c:	add	r1, sp, #8
   1c740:	str	r5, [sp, #44]	; 0x2c
   1c744:	str	lr, [sp, #20]
   1c748:	str	r3, [sp, #24]
   1c74c:	str	ip, [sp, #28]
   1c750:	bl	19674 <close@plt+0x86e4>
   1c754:	cmp	r0, #0
   1c758:	blt	1c79c <close@plt+0xb80c>
   1c75c:	ldrb	r0, [sp, #4]
   1c760:	cmp	r0, #0
   1c764:	moveq	r3, r0
   1c768:	bne	1c788 <close@plt+0xb7f8>
   1c76c:	ldr	r1, [sp, #44]	; 0x2c
   1c770:	ldr	r2, [r4]
   1c774:	mov	r0, r3
   1c778:	cmp	r1, r2
   1c77c:	bne	1c7a4 <close@plt+0xb814>
   1c780:	add	sp, sp, #48	; 0x30
   1c784:	pop	{r4, r5, r6, pc}
   1c788:	bl	10ec4 <__errno_location@plt>
   1c78c:	mov	r2, #5
   1c790:	mvn	r3, #0
   1c794:	str	r2, [r0]
   1c798:	b	1c76c <close@plt+0xb7dc>
   1c79c:	mvn	r3, #0
   1c7a0:	b	1c76c <close@plt+0xb7dc>
   1c7a4:	bl	10db0 <__stack_chk_fail@plt>
   1c7a8:	andeq	r8, r1, ip, lsr #16
   1c7ac:	ldrdeq	r0, [r0], -ip
   1c7b0:	eorseq	r0, pc, r3
   1c7b4:	ldr	ip, [pc, #188]	; 1c878 <close@plt+0xb8e8>
   1c7b8:	push	{r4, r5, lr}
   1c7bc:	add	ip, pc, ip
   1c7c0:	ldr	lr, [pc, #180]	; 1c87c <close@plt+0xb8ec>
   1c7c4:	sub	sp, sp, #44	; 0x2c
   1c7c8:	mov	r4, r2
   1c7cc:	strh	r1, [sp, #6]
   1c7d0:	ldr	r5, [ip, lr]
   1c7d4:	mov	r1, ip
   1c7d8:	ldr	ip, [pc, #160]	; 1c880 <close@plt+0xb8f0>
   1c7dc:	ldr	r1, [r5]
   1c7e0:	mov	r2, r3
   1c7e4:	mov	r3, #0
   1c7e8:	str	r1, [sp, #36]	; 0x24
   1c7ec:	str	r3, [sp, #16]
   1c7f0:	mov	r1, #2
   1c7f4:	add	r3, sp, #6
   1c7f8:	str	ip, [sp, #12]
   1c7fc:	str	r3, [sp, #20]
   1c800:	str	r1, [sp, #24]
   1c804:	mov	ip, #4
   1c808:	add	r3, sp, #8
   1c80c:	add	r1, sp, #12
   1c810:	str	r3, [sp, #28]
   1c814:	str	ip, [sp, #32]
   1c818:	bl	19674 <close@plt+0x86e4>
   1c81c:	cmp	r0, #0
   1c820:	blt	1c86c <close@plt+0xb8dc>
   1c824:	ldrb	r0, [sp, #8]
   1c828:	cmp	r0, #0
   1c82c:	bne	1c858 <close@plt+0xb8c8>
   1c830:	ldrb	r2, [sp, #11]
   1c834:	mov	r3, r0
   1c838:	strb	r2, [r4]
   1c83c:	ldr	r1, [sp, #36]	; 0x24
   1c840:	ldr	r2, [r5]
   1c844:	mov	r0, r3
   1c848:	cmp	r1, r2
   1c84c:	bne	1c874 <close@plt+0xb8e4>
   1c850:	add	sp, sp, #44	; 0x2c
   1c854:	pop	{r4, r5, pc}
   1c858:	bl	10ec4 <__errno_location@plt>
   1c85c:	mov	r2, #5
   1c860:	mvn	r3, #0
   1c864:	str	r2, [r0]
   1c868:	b	1c83c <close@plt+0xb8ac>
   1c86c:	mvn	r3, #0
   1c870:	b	1c83c <close@plt+0xb8ac>
   1c874:	bl	10db0 <__stack_chk_fail@plt>
   1c878:	andeq	r8, r1, r0, asr r7
   1c87c:	ldrdeq	r0, [r0], -ip
   1c880:	andeq	r0, r3, r5
   1c884:	ldr	ip, [pc, #188]	; 1c948 <close@plt+0xb9b8>
   1c888:	push	{r4, r5, lr}
   1c88c:	add	ip, pc, ip
   1c890:	ldr	lr, [pc, #180]	; 1c94c <close@plt+0xb9bc>
   1c894:	sub	sp, sp, #44	; 0x2c
   1c898:	mov	r4, r2
   1c89c:	strh	r1, [sp, #6]
   1c8a0:	ldr	r5, [ip, lr]
   1c8a4:	mov	r1, ip
   1c8a8:	ldr	ip, [pc, #160]	; 1c950 <close@plt+0xb9c0>
   1c8ac:	ldr	r1, [r5]
   1c8b0:	mov	r2, r3
   1c8b4:	mov	r3, #0
   1c8b8:	str	r1, [sp, #36]	; 0x24
   1c8bc:	str	r3, [sp, #16]
   1c8c0:	mov	r1, #2
   1c8c4:	add	r3, sp, #6
   1c8c8:	str	ip, [sp, #12]
   1c8cc:	str	r3, [sp, #20]
   1c8d0:	str	r1, [sp, #24]
   1c8d4:	mov	ip, #4
   1c8d8:	add	r3, sp, #8
   1c8dc:	add	r1, sp, #12
   1c8e0:	str	r3, [sp, #28]
   1c8e4:	str	ip, [sp, #32]
   1c8e8:	bl	19674 <close@plt+0x86e4>
   1c8ec:	cmp	r0, #0
   1c8f0:	blt	1c93c <close@plt+0xb9ac>
   1c8f4:	ldrb	r0, [sp, #8]
   1c8f8:	cmp	r0, #0
   1c8fc:	bne	1c928 <close@plt+0xb998>
   1c900:	ldrb	r2, [sp, #11]
   1c904:	mov	r3, r0
   1c908:	strb	r2, [r4]
   1c90c:	ldr	r1, [sp, #36]	; 0x24
   1c910:	ldr	r2, [r5]
   1c914:	mov	r0, r3
   1c918:	cmp	r1, r2
   1c91c:	bne	1c944 <close@plt+0xb9b4>
   1c920:	add	sp, sp, #44	; 0x2c
   1c924:	pop	{r4, r5, pc}
   1c928:	bl	10ec4 <__errno_location@plt>
   1c92c:	mov	r2, #5
   1c930:	mvn	r3, #0
   1c934:	str	r2, [r0]
   1c938:	b	1c90c <close@plt+0xb97c>
   1c93c:	mvn	r3, #0
   1c940:	b	1c90c <close@plt+0xb97c>
   1c944:	bl	10db0 <__stack_chk_fail@plt>
   1c948:	andeq	r8, r1, r0, lsl #13
   1c94c:	ldrdeq	r0, [r0], -ip
   1c950:	andeq	r0, r5, r5
   1c954:	ldr	ip, [pc, #212]	; 1ca30 <close@plt+0xbaa0>
   1c958:	push	{r4, r5, r6, r7, lr}
   1c95c:	add	ip, pc, ip
   1c960:	ldr	lr, [pc, #204]	; 1ca34 <close@plt+0xbaa4>
   1c964:	sub	sp, sp, #60	; 0x3c
   1c968:	mov	r5, r2
   1c96c:	strh	r1, [sp, #6]
   1c970:	ldr	r4, [ip, lr]
   1c974:	mov	r1, ip
   1c978:	mov	r2, #0
   1c97c:	mov	r6, r3
   1c980:	ldr	r3, [r4]
   1c984:	mov	r1, #2
   1c988:	str	r2, [sp, #16]
   1c98c:	str	r1, [sp, #24]
   1c990:	add	r2, sp, #6
   1c994:	add	r1, sp, #36	; 0x24
   1c998:	ldr	r7, [pc, #152]	; 1ca38 <close@plt+0xbaa8>
   1c99c:	str	r3, [sp, #52]	; 0x34
   1c9a0:	str	r2, [sp, #20]
   1c9a4:	mov	r3, #14
   1c9a8:	str	r1, [sp, #28]
   1c9ac:	ldr	r2, [sp, #80]	; 0x50
   1c9b0:	add	r1, sp, #12
   1c9b4:	str	r7, [sp, #12]
   1c9b8:	str	r3, [sp, #32]
   1c9bc:	bl	19674 <close@plt+0x86e4>
   1c9c0:	cmp	r0, #0
   1c9c4:	blt	1ca24 <close@plt+0xba94>
   1c9c8:	ldrb	ip, [sp, #36]	; 0x24
   1c9cc:	cmp	ip, #0
   1c9d0:	bne	1ca10 <close@plt+0xba80>
   1c9d4:	add	r2, sp, #40	; 0x28
   1c9d8:	ldrb	r3, [sp, #39]	; 0x27
   1c9dc:	ldm	r2!, {r0, r1}
   1c9e0:	strb	r3, [r5]
   1c9e4:	ldrh	r3, [r2]
   1c9e8:	str	r0, [r6]
   1c9ec:	str	r1, [r6, #4]
   1c9f0:	strh	r3, [r6, #8]
   1c9f4:	ldr	r2, [sp, #52]	; 0x34
   1c9f8:	ldr	r3, [r4]
   1c9fc:	mov	r0, ip
   1ca00:	cmp	r2, r3
   1ca04:	bne	1ca2c <close@plt+0xba9c>
   1ca08:	add	sp, sp, #60	; 0x3c
   1ca0c:	pop	{r4, r5, r6, r7, pc}
   1ca10:	bl	10ec4 <__errno_location@plt>
   1ca14:	mov	r3, #5
   1ca18:	mvn	ip, #0
   1ca1c:	str	r3, [r0]
   1ca20:	b	1c9f4 <close@plt+0xba64>
   1ca24:	mvn	ip, #0
   1ca28:	b	1c9f4 <close@plt+0xba64>
   1ca2c:	bl	10db0 <__stack_chk_fail@plt>
   1ca30:			; <UNDEFINED> instruction: 0x000185b0
   1ca34:	ldrdeq	r0, [r0], -ip
   1ca38:	andeq	r0, r6, r5
   1ca3c:	ldr	ip, [pc, #216]	; 1cb1c <close@plt+0xbb8c>
   1ca40:	push	{r4, r5, r6, lr}
   1ca44:	add	ip, pc, ip
   1ca48:	ldr	lr, [pc, #208]	; 1cb20 <close@plt+0xbb90>
   1ca4c:	sub	sp, sp, #48	; 0x30
   1ca50:	ldr	r6, [pc, #204]	; 1cb24 <close@plt+0xbb94>
   1ca54:	ldr	r5, [ip, lr]
   1ca58:	strb	r2, [sp, #6]
   1ca5c:	strh	r1, [sp, #4]
   1ca60:	ldr	r2, [r5]
   1ca64:	mov	r1, #3
   1ca68:	str	r2, [sp, #44]	; 0x2c
   1ca6c:	mov	r4, r3
   1ca70:	add	r2, sp, #4
   1ca74:	mov	r3, #0
   1ca78:	str	r3, [sp, #24]
   1ca7c:	str	r2, [sp, #28]
   1ca80:	mov	r3, #9
   1ca84:	str	r1, [sp, #32]
   1ca88:	ldr	r2, [sp, #68]	; 0x44
   1ca8c:	add	ip, sp, #8
   1ca90:	add	r1, sp, #20
   1ca94:	str	r6, [sp, #20]
   1ca98:	str	ip, [sp, #36]	; 0x24
   1ca9c:	str	r3, [sp, #40]	; 0x28
   1caa0:	ldr	r6, [sp, #64]	; 0x40
   1caa4:	bl	19674 <close@plt+0x86e4>
   1caa8:	cmp	r0, #0
   1caac:	blt	1cb10 <close@plt+0xbb80>
   1cab0:	ldrb	r0, [sp, #8]
   1cab4:	cmp	r0, #0
   1cab8:	bne	1cafc <close@plt+0xbb6c>
   1cabc:	ldrb	ip, [sp, #16]
   1cac0:	ldr	lr, [sp, #12]
   1cac4:	ldrb	r3, [sp, #15]
   1cac8:	ldrb	r1, [sp, #11]
   1cacc:	mov	r2, r0
   1cad0:	orr	r3, r3, ip, lsl #8
   1cad4:	orr	r1, r1, lr, lsl #8
   1cad8:	str	r1, [r4]
   1cadc:	strh	r3, [r6]
   1cae0:	ldr	r1, [sp, #44]	; 0x2c
   1cae4:	ldr	r3, [r5]
   1cae8:	mov	r0, r2
   1caec:	cmp	r1, r3
   1caf0:	bne	1cb18 <close@plt+0xbb88>
   1caf4:	add	sp, sp, #48	; 0x30
   1caf8:	pop	{r4, r5, r6, pc}
   1cafc:	bl	10ec4 <__errno_location@plt>
   1cb00:	mov	r3, #5
   1cb04:	mvn	r2, #0
   1cb08:	str	r3, [r0]
   1cb0c:	b	1cae0 <close@plt+0xbb50>
   1cb10:	mvn	r2, #0
   1cb14:	b	1cae0 <close@plt+0xbb50>
   1cb18:	bl	10db0 <__stack_chk_fail@plt>
   1cb1c:	andeq	r8, r1, r8, asr #9
   1cb20:	ldrdeq	r0, [r0], -ip
   1cb24:	andeq	r0, r7, r5
   1cb28:	ldr	ip, [pc, #176]	; 1cbe0 <close@plt+0xbc50>
   1cb2c:	push	{r4, r5, lr}
   1cb30:	add	ip, pc, ip
   1cb34:	ldr	lr, [pc, #168]	; 1cbe4 <close@plt+0xbc54>
   1cb38:	sub	sp, sp, #44	; 0x2c
   1cb3c:	ldr	r5, [pc, #164]	; 1cbe8 <close@plt+0xbc58>
   1cb40:	ldr	r4, [ip, lr]
   1cb44:	strb	r1, [sp, #8]
   1cb48:	strb	r2, [sp, #9]
   1cb4c:	ldr	r1, [r4]
   1cb50:	mov	r2, r3
   1cb54:	mov	r3, #0
   1cb58:	str	r3, [sp, #16]
   1cb5c:	add	r3, sp, #8
   1cb60:	str	r1, [sp, #36]	; 0x24
   1cb64:	mov	lr, #2
   1cb68:	str	r3, [sp, #20]
   1cb6c:	add	r3, sp, #7
   1cb70:	mov	ip, #1
   1cb74:	add	r1, sp, #12
   1cb78:	str	r5, [sp, #12]
   1cb7c:	str	lr, [sp, #24]
   1cb80:	str	r3, [sp, #28]
   1cb84:	str	ip, [sp, #32]
   1cb88:	bl	19674 <close@plt+0x86e4>
   1cb8c:	cmp	r0, #0
   1cb90:	blt	1cbd4 <close@plt+0xbc44>
   1cb94:	ldrb	r0, [sp, #7]
   1cb98:	cmp	r0, #0
   1cb9c:	moveq	r3, r0
   1cba0:	bne	1cbc0 <close@plt+0xbc30>
   1cba4:	ldr	r1, [sp, #36]	; 0x24
   1cba8:	ldr	r2, [r4]
   1cbac:	mov	r0, r3
   1cbb0:	cmp	r1, r2
   1cbb4:	bne	1cbdc <close@plt+0xbc4c>
   1cbb8:	add	sp, sp, #44	; 0x2c
   1cbbc:	pop	{r4, r5, pc}
   1cbc0:	bl	10ec4 <__errno_location@plt>
   1cbc4:	mov	r2, #5
   1cbc8:	mvn	r3, #0
   1cbcc:	str	r2, [r0]
   1cbd0:	b	1cba4 <close@plt+0xbc14>
   1cbd4:	mvn	r3, #0
   1cbd8:	b	1cba4 <close@plt+0xbc14>
   1cbdc:	bl	10db0 <__stack_chk_fail@plt>
   1cbe0:	ldrdeq	r8, [r1], -ip
   1cbe4:	ldrdeq	r0, [r0], -ip
   1cbe8:	andeq	r0, ip, r8
   1cbec:	ldr	ip, [pc, #212]	; 1ccc8 <close@plt+0xbd38>
   1cbf0:	push	{r4, lr}
   1cbf4:	add	ip, pc, ip
   1cbf8:	ldr	lr, [pc, #204]	; 1cccc <close@plt+0xbd3c>
   1cbfc:	sub	sp, sp, #40	; 0x28
   1cc00:	ldr	r4, [ip, lr]
   1cc04:	ldrb	lr, [sp, #48]	; 0x30
   1cc08:	strb	r1, [sp, #4]
   1cc0c:	strb	r2, [sp, #5]
   1cc10:	ldrb	r1, [sp, #52]	; 0x34
   1cc14:	lsr	r2, r2, #8
   1cc18:	strb	r3, [sp, #7]
   1cc1c:	lsr	r3, r3, #8
   1cc20:	ldr	ip, [r4]
   1cc24:	strb	r2, [sp, #6]
   1cc28:	strb	r3, [sp, #8]
   1cc2c:	ldr	r2, [pc, #156]	; 1ccd0 <close@plt+0xbd40>
   1cc30:	mov	r3, #0
   1cc34:	str	r3, [sp, #16]
   1cc38:	add	r3, sp, #4
   1cc3c:	str	ip, [sp, #36]	; 0x24
   1cc40:	strb	lr, [sp, #9]
   1cc44:	strb	r1, [sp, #10]
   1cc48:	mov	lr, #7
   1cc4c:	str	r2, [sp, #12]
   1cc50:	mov	ip, #1
   1cc54:	str	r3, [sp, #20]
   1cc58:	ldr	r2, [sp, #56]	; 0x38
   1cc5c:	add	r3, sp, #3
   1cc60:	add	r1, sp, #12
   1cc64:	str	lr, [sp, #24]
   1cc68:	str	r3, [sp, #28]
   1cc6c:	str	ip, [sp, #32]
   1cc70:	bl	19674 <close@plt+0x86e4>
   1cc74:	cmp	r0, #0
   1cc78:	blt	1ccbc <close@plt+0xbd2c>
   1cc7c:	ldrb	r0, [sp, #3]
   1cc80:	cmp	r0, #0
   1cc84:	moveq	r3, r0
   1cc88:	bne	1cca8 <close@plt+0xbd18>
   1cc8c:	ldr	r1, [sp, #36]	; 0x24
   1cc90:	ldr	r2, [r4]
   1cc94:	mov	r0, r3
   1cc98:	cmp	r1, r2
   1cc9c:	bne	1ccc4 <close@plt+0xbd34>
   1cca0:	add	sp, sp, #40	; 0x28
   1cca4:	pop	{r4, pc}
   1cca8:	bl	10ec4 <__errno_location@plt>
   1ccac:	mov	r2, #5
   1ccb0:	mvn	r3, #0
   1ccb4:	str	r2, [r0]
   1ccb8:	b	1cc8c <close@plt+0xbcfc>
   1ccbc:	mvn	r3, #0
   1ccc0:	b	1cc8c <close@plt+0xbcfc>
   1ccc4:	bl	10db0 <__stack_chk_fail@plt>
   1ccc8:	andeq	r8, r1, r8, lsl r3
   1cccc:	ldrdeq	r0, [r0], -ip
   1ccd0:	andeq	r0, fp, r8
   1ccd4:	ldr	r3, [pc, #164]	; 1cd80 <close@plt+0xbdf0>
   1ccd8:	ldr	ip, [pc, #164]	; 1cd84 <close@plt+0xbdf4>
   1ccdc:	add	r3, pc, r3
   1cce0:	push	{r4, lr}
   1cce4:	sub	sp, sp, #32
   1cce8:	ldr	r4, [r3, ip]
   1ccec:	strb	r1, [sp]
   1ccf0:	mov	r3, #0
   1ccf4:	ldr	r1, [r4]
   1ccf8:	ldr	lr, [pc, #136]	; 1cd88 <close@plt+0xbdf8>
   1ccfc:	str	r3, [sp, #8]
   1cd00:	mov	r3, sp
   1cd04:	mov	ip, #1
   1cd08:	str	r1, [sp, #28]
   1cd0c:	str	r3, [sp, #12]
   1cd10:	add	r1, sp, #4
   1cd14:	add	r3, sp, #3
   1cd18:	str	lr, [sp, #4]
   1cd1c:	str	ip, [sp, #16]
   1cd20:	str	ip, [sp, #24]
   1cd24:	str	r3, [sp, #20]
   1cd28:	bl	19674 <close@plt+0x86e4>
   1cd2c:	cmp	r0, #0
   1cd30:	blt	1cd74 <close@plt+0xbde4>
   1cd34:	ldrb	r0, [sp, #3]
   1cd38:	cmp	r0, #0
   1cd3c:	moveq	r3, r0
   1cd40:	bne	1cd60 <close@plt+0xbdd0>
   1cd44:	ldr	r1, [sp, #28]
   1cd48:	ldr	r2, [r4]
   1cd4c:	mov	r0, r3
   1cd50:	cmp	r1, r2
   1cd54:	bne	1cd7c <close@plt+0xbdec>
   1cd58:	add	sp, sp, #32
   1cd5c:	pop	{r4, pc}
   1cd60:	bl	10ec4 <__errno_location@plt>
   1cd64:	mov	r2, #5
   1cd68:	mvn	r3, #0
   1cd6c:	str	r2, [r0]
   1cd70:	b	1cd44 <close@plt+0xbdb4>
   1cd74:	mvn	r3, #0
   1cd78:	b	1cd44 <close@plt+0xbdb4>
   1cd7c:	bl	10db0 <__stack_chk_fail@plt>
   1cd80:	andeq	r8, r1, r0, lsr r2
   1cd84:	ldrdeq	r0, [r0], -ip
   1cd88:	andeq	r0, sl, r8
   1cd8c:	ldr	ip, [pc, #340]	; 1cee8 <close@plt+0xbf58>
   1cd90:	push	{r4, r5, r6, r7, lr}
   1cd94:	add	ip, pc, ip
   1cd98:	ldr	lr, [pc, #332]	; 1ceec <close@plt+0xbf5c>
   1cd9c:	sub	sp, sp, #84	; 0x54
   1cda0:	mov	r5, r0
   1cda4:	ldr	r4, [ip, lr]
   1cda8:	ldrh	r6, [sp, #124]	; 0x7c
   1cdac:	ldrh	lr, [sp, #128]	; 0x80
   1cdb0:	ldrh	r0, [sp, #132]	; 0x84
   1cdb4:	strb	r3, [sp, #52]	; 0x34
   1cdb8:	ldrb	r3, [sp, #104]	; 0x68
   1cdbc:	ldrh	r7, [sp, #120]	; 0x78
   1cdc0:	strh	r1, [sp, #48]	; 0x30
   1cdc4:	ldrh	r1, [sp, #136]	; 0x88
   1cdc8:	strh	r2, [sp, #50]	; 0x32
   1cdcc:	strb	r6, [sp, #63]	; 0x3f
   1cdd0:	ldrh	r2, [sp, #140]	; 0x8c
   1cdd4:	lsr	r6, r6, #8
   1cdd8:	strb	lr, [sp, #65]	; 0x41
   1cddc:	lsr	lr, lr, #8
   1cde0:	strb	r6, [sp, #64]	; 0x40
   1cde4:	strb	lr, [sp, #66]	; 0x42
   1cde8:	strb	r0, [sp, #67]	; 0x43
   1cdec:	ldrb	lr, [sp, #116]	; 0x74
   1cdf0:	lsr	r0, r0, #8
   1cdf4:	ldrh	r6, [sp, #112]	; 0x70
   1cdf8:	strb	r3, [sp, #53]	; 0x35
   1cdfc:	ldr	r3, [r4]
   1ce00:	strb	r0, [sp, #68]	; 0x44
   1ce04:	ldr	r0, [sp, #108]	; 0x6c
   1ce08:	strb	r7, [sp, #61]	; 0x3d
   1ce0c:	strb	r1, [sp, #69]	; 0x45
   1ce10:	str	r3, [sp, #76]	; 0x4c
   1ce14:	lsr	r1, r1, #8
   1ce18:	mov	r3, #1
   1ce1c:	lsr	r7, r7, #8
   1ce20:	strb	r1, [sp, #70]	; 0x46
   1ce24:	strb	r2, [sp, #71]	; 0x47
   1ce28:	strb	lr, [sp, #60]	; 0x3c
   1ce2c:	lsr	r2, r2, #8
   1ce30:	ldr	lr, [pc, #184]	; 1cef0 <close@plt+0xbf60>
   1ce34:	str	r0, [sp, #54]	; 0x36
   1ce38:	mov	r1, #25
   1ce3c:	strb	r7, [sp, #62]	; 0x3e
   1ce40:	strh	r6, [sp, #58]	; 0x3a
   1ce44:	ldr	r6, [sp, #144]	; 0x90
   1ce48:	str	r3, [sp, #8]
   1ce4c:	add	r3, sp, #48	; 0x30
   1ce50:	strb	r2, [sp, #72]	; 0x48
   1ce54:	str	r3, [sp, #12]
   1ce58:	str	r1, [sp, #16]
   1ce5c:	add	r3, sp, #28
   1ce60:	mov	r0, r5
   1ce64:	ldr	r2, [sp, #148]	; 0x94
   1ce68:	mov	ip, #11
   1ce6c:	add	r1, sp, #4
   1ce70:	str	lr, [sp, #4]
   1ce74:	str	r3, [sp, #20]
   1ce78:	str	ip, [sp, #24]
   1ce7c:	bl	19674 <close@plt+0x86e4>
   1ce80:	cmp	r0, #0
   1ce84:	blt	1cedc <close@plt+0xbf4c>
   1ce88:	ldrb	r0, [sp, #28]
   1ce8c:	cmp	r0, #0
   1ce90:	bne	1cec8 <close@plt+0xbf38>
   1ce94:	cmp	r6, #0
   1ce98:	moveq	r3, r6
   1ce9c:	ldrne	r2, [sp, #28]
   1cea0:	movne	r3, r0
   1cea4:	lsrne	r2, r2, #8
   1cea8:	strhne	r2, [r6]
   1ceac:	ldr	r1, [sp, #76]	; 0x4c
   1ceb0:	ldr	r2, [r4]
   1ceb4:	mov	r0, r3
   1ceb8:	cmp	r1, r2
   1cebc:	bne	1cee4 <close@plt+0xbf54>
   1cec0:	add	sp, sp, #84	; 0x54
   1cec4:	pop	{r4, r5, r6, r7, pc}
   1cec8:	bl	10ec4 <__errno_location@plt>
   1cecc:	mov	r2, #5
   1ced0:	mvn	r3, #0
   1ced4:	str	r2, [r0]
   1ced8:	b	1ceac <close@plt+0xbf1c>
   1cedc:	mvn	r3, #0
   1cee0:	b	1ceac <close@plt+0xbf1c>
   1cee4:	bl	10db0 <__stack_chk_fail@plt>
   1cee8:	andeq	r8, r1, r8, ror r1
   1ceec:	ldrdeq	r0, [r0], -ip
   1cef0:	andeq	r0, sp, r8
   1cef4:	ldr	ip, [pc, #208]	; 1cfcc <close@plt+0xc03c>
   1cef8:	push	{r4, r5, lr}
   1cefc:	add	ip, pc, ip
   1cf00:	ldr	lr, [pc, #200]	; 1cfd0 <close@plt+0xc040>
   1cf04:	sub	sp, sp, #60	; 0x3c
   1cf08:	ldr	r4, [ip, lr]
   1cf0c:	ldrh	ip, [sp, #76]	; 0x4c
   1cf10:	strh	r1, [sp, #12]
   1cf14:	ldr	r1, [r4]
   1cf18:	ldrh	r5, [sp, #72]	; 0x48
   1cf1c:	strh	r2, [sp, #14]
   1cf20:	strh	r3, [sp, #16]
   1cf24:	ldr	r2, [pc, #168]	; 1cfd4 <close@plt+0xc044>
   1cf28:	mov	r3, #1
   1cf2c:	str	r1, [sp, #52]	; 0x34
   1cf30:	strh	r3, [sp, #22]
   1cf34:	mov	r1, #14
   1cf38:	strh	r3, [sp, #24]
   1cf3c:	add	r3, sp, #12
   1cf40:	strh	ip, [sp, #20]
   1cf44:	mov	lr, #3
   1cf48:	str	r2, [sp, #28]
   1cf4c:	mov	ip, #9
   1cf50:	str	r3, [sp, #36]	; 0x24
   1cf54:	str	r1, [sp, #40]	; 0x28
   1cf58:	mov	r3, sp
   1cf5c:	ldr	r2, [sp, #80]	; 0x50
   1cf60:	add	r1, sp, #28
   1cf64:	strh	r5, [sp, #18]
   1cf68:	str	lr, [sp, #32]
   1cf6c:	str	r3, [sp, #44]	; 0x2c
   1cf70:	str	ip, [sp, #48]	; 0x30
   1cf74:	bl	19674 <close@plt+0x86e4>
   1cf78:	cmp	r0, #0
   1cf7c:	blt	1cfc0 <close@plt+0xc030>
   1cf80:	ldrb	r0, [sp]
   1cf84:	cmp	r0, #0
   1cf88:	moveq	r3, r0
   1cf8c:	bne	1cfac <close@plt+0xc01c>
   1cf90:	ldr	r1, [sp, #52]	; 0x34
   1cf94:	ldr	r2, [r4]
   1cf98:	mov	r0, r3
   1cf9c:	cmp	r1, r2
   1cfa0:	bne	1cfc8 <close@plt+0xc038>
   1cfa4:	add	sp, sp, #60	; 0x3c
   1cfa8:	pop	{r4, r5, pc}
   1cfac:	bl	10ec4 <__errno_location@plt>
   1cfb0:	mov	r2, #5
   1cfb4:	mvn	r3, #0
   1cfb8:	str	r2, [r0]
   1cfbc:	b	1cf90 <close@plt+0xc000>
   1cfc0:	mvn	r3, #0
   1cfc4:	b	1cf90 <close@plt+0xc000>
   1cfc8:	bl	10db0 <__stack_chk_fail@plt>
   1cfcc:	andeq	r8, r1, r0, lsl r0
   1cfd0:	ldrdeq	r0, [r0], -ip
   1cfd4:	andseq	r0, r3, r8
   1cfd8:	ldr	ip, [pc, #208]	; 1d0b0 <close@plt+0xc120>
   1cfdc:	push	{r4, r5, lr}
   1cfe0:	add	ip, pc, ip
   1cfe4:	ldr	lr, [pc, #200]	; 1d0b4 <close@plt+0xc124>
   1cfe8:	sub	sp, sp, #52	; 0x34
   1cfec:	mov	r4, r2
   1cff0:	ldr	r5, [ip, lr]
   1cff4:	strh	r1, [sp, #4]
   1cff8:	mov	r2, r3
   1cffc:	ldr	r1, [r5]
   1d000:	mov	r3, ip
   1d004:	ldr	ip, [pc, #172]	; 1d0b8 <close@plt+0xc128>
   1d008:	mov	r3, #4
   1d00c:	str	r1, [sp, #44]	; 0x2c
   1d010:	str	r3, [sp, #12]
   1d014:	mov	r1, #2
   1d018:	add	r3, sp, r3
   1d01c:	str	ip, [sp, #8]
   1d020:	str	r3, [sp, #16]
   1d024:	mov	ip, #11
   1d028:	str	r1, [sp, #20]
   1d02c:	add	r3, sp, #32
   1d030:	add	r1, sp, #8
   1d034:	str	r3, [sp, #24]
   1d038:	str	ip, [sp, #28]
   1d03c:	bl	19674 <close@plt+0x86e4>
   1d040:	cmp	r0, #0
   1d044:	blt	1d0a4 <close@plt+0xc114>
   1d048:	ldrb	r0, [sp, #32]
   1d04c:	cmp	r0, #0
   1d050:	bne	1d090 <close@plt+0xc100>
   1d054:	cmp	r4, #0
   1d058:	moveq	r3, r4
   1d05c:	beq	1d074 <close@plt+0xc0e4>
   1d060:	ldr	r1, [sp, #35]	; 0x23
   1d064:	ldr	r2, [sp, #39]	; 0x27
   1d068:	mov	r3, r0
   1d06c:	str	r1, [r4]
   1d070:	str	r2, [r4, #4]
   1d074:	ldr	r1, [sp, #44]	; 0x2c
   1d078:	ldr	r2, [r5]
   1d07c:	mov	r0, r3
   1d080:	cmp	r1, r2
   1d084:	bne	1d0ac <close@plt+0xc11c>
   1d088:	add	sp, sp, #52	; 0x34
   1d08c:	pop	{r4, r5, pc}
   1d090:	bl	10ec4 <__errno_location@plt>
   1d094:	mov	r2, #5
   1d098:	mvn	r3, #0
   1d09c:	str	r2, [r0]
   1d0a0:	b	1d074 <close@plt+0xc0e4>
   1d0a4:	mvn	r3, #0
   1d0a8:	b	1d074 <close@plt+0xc0e4>
   1d0ac:	bl	10db0 <__stack_chk_fail@plt>
   1d0b0:	andeq	r7, r1, ip, lsr #30
   1d0b4:	ldrdeq	r0, [r0], -ip
   1d0b8:	andseq	r0, r6, r8
   1d0bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d0c0:	mov	r7, r0
   1d0c4:	ldr	r6, [pc, #72]	; 1d114 <close@plt+0xc184>
   1d0c8:	ldr	r5, [pc, #72]	; 1d118 <close@plt+0xc188>
   1d0cc:	add	r6, pc, r6
   1d0d0:	add	r5, pc, r5
   1d0d4:	sub	r6, r6, r5
   1d0d8:	mov	r8, r1
   1d0dc:	mov	r9, r2
   1d0e0:	bl	10d0c <udev_hwdb_unref@plt-0x20>
   1d0e4:	asrs	r6, r6, #2
   1d0e8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d0ec:	mov	r4, #0
   1d0f0:	add	r4, r4, #1
   1d0f4:	ldr	r3, [r5], #4
   1d0f8:	mov	r2, r9
   1d0fc:	mov	r1, r8
   1d100:	mov	r0, r7
   1d104:	blx	r3
   1d108:	cmp	r6, r4
   1d10c:	bne	1d0f0 <close@plt+0xc160>
   1d110:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d114:	andeq	r7, r1, r8, lsr #26
   1d118:	andeq	r7, r1, r0, lsr #26
   1d11c:	bx	lr

Disassembly of section .fini:

0001d120 <.fini>:
   1d120:	push	{r3, lr}
   1d124:	pop	{r3, pc}
