[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/5Stage_test/PIPELINE.lo.fir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_in_A"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_in_B"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_alu_Op"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_out"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_func3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_func7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_aluOp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_out"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"PIPELINE.InstMem.imem",
    "fileName":"/home/liu/5-Stage-RV32I/src/main/scala/Pipeline/test.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"imem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/5Stage_test"
  }
]