# ğŸ§¨ 3.4 å¾®ç´°åŒ–ã«ãŠã‘ã‚‹ã°ã‚‰ã¤ãã¨ä¿¡é ¼æ€§ã®é™ç•Œ  
# ğŸ§¨ 3.4 Variation and Reliability Limits in Advanced Scaling

---

## ğŸ§­ æ¦‚è¦ï½œOverview

CMOSã®å¾®ç´°åŒ–ã¯ã€å˜ãªã‚‹å¯¸æ³•ç¸®å°ã§ã¯ãªãã€  
**çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœï¼ˆShort Channel Effects: SCEï¼‰**ã‚„**ä¿¡é ¼æ€§åŠ£åŒ–**ã‚’ã‚‚ãŸã‚‰ã—ã€  
è¨­è¨ˆå¯èƒ½æ€§ã«æ–°ãŸãªç‰©ç†çš„åˆ¶ç´„ã‚’åŠ ãˆã¾ã—ãŸã€‚

> As CMOS scales down, physical limits arise in the form of **Short Channel Effects (SCE)** and **reliability degradation**,  
> constraining what can be designed, regardless of fabrication capability.

---

## ğŸ“Œ SCEï¼ˆçŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœï¼‰ã¨ã¯ï¼Ÿï½œWhat is Short Channel Effect (SCE)?

| ä¸»ãªç¾è±¡ / Key Effects            | å†…å®¹ / Description |
|----------------------------------|---------------------|
| DIBL                              | ãƒ‰ãƒ¬ã‚¤ãƒ³é›»åœ§ã§ã‚½ãƒ¼ã‚¹éšœå£ãŒä¸‹ãŒã‚Šã€Vthä½ä¸‹ |
| Vthãƒ­ãƒ¼ãƒ«ã‚ªãƒ•                     | ãƒãƒ£ãƒãƒ«é•·çŸ­ç¸®ã§VthãŒä½ä¸‹               |
| ãƒªãƒ¼ã‚¯é›»æµå¢—åŠ ï¼ˆI<sub>off</sub>ï¼‰ | OFFæ™‚ã«ã‚‚é›»æµãŒæ®‹ã‚‹                     |
| ã‚µãƒ–ã‚¹ãƒ¬ãƒƒã‚·ãƒ§ãƒ«ãƒ‰ã‚¹ãƒ­ãƒ¼ãƒ—åŠ£åŒ–     | Vgâ€“Idç‰¹æ€§ã®æ€¥å³»æ€§ãŒæãªã‚ã‚Œã‚‹           |

> SCE is a set of phenomena where short channel lengths degrade ideal transistor behavior,  
> leading to **leakage**, **threshold variability**, and **weakened switching**.

---

## ğŸ“‰ DIBLï½œDrain-Induced Barrier Lowering

### â–¶ ç¾è±¡ï½œPhenomenon

- ãƒ‰ãƒ¬ã‚¤ãƒ³é›»åœ§ãŒãƒãƒ£ãƒãƒ«ã®ãƒãƒ†ãƒ³ã‚·ãƒ£ãƒ«ã‚’ä¸‹ã’ã€**Vthã‚’ä½ä¸‹ã•ã›ã‚‹**
- MOSãŒæ„å›³ã›ãšONã«è¿‘ã¥ãã€ãƒªãƒ¼ã‚¯é›»æµãŒå¢—å¤§

> DIBL reduces the **barrier height** in the channel due to drain voltage,  
> causing unintentional leakage and reduced switching reliability.

### â–¶ è¨­è¨ˆã¸ã®å½±éŸ¿ï½œImpact on Design

- å®Œå…¨ãªOFFçŠ¶æ…‹ã®ä¿è¨¼ãŒå›°é›£  
- é«˜V<sub>DD</sub>æ™‚ã«é¡•è‘— â†’ ãƒãƒ£ãƒãƒ«é•·ã€æ¥åˆè¨­è¨ˆãŒéµ

---

## âš ï¸ Vthã°ã‚‰ã¤ãï½œThreshold Voltage Variability

### â–¶ åŸå› ï½œCauses

- ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°æ•°ãŒãƒŠãƒã‚¹ã‚±ãƒ¼ãƒ«ã§çµ±è¨ˆçš„ã°ã‚‰ã¤ãã‚’ç¤ºã™  
- ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œåšã‚„STIã²ãšã¿ã®å¤‰å‹•

> Random dopant fluctuations and structural stress lead to **Vth spread** across identically designed transistors.

### â–¶ çµæœï½œEffects

- SRAMã‚„ã‚¢ãƒŠãƒ­ã‚°å›è·¯ã®å®‰å®šå‹•ä½œãŒå›°é›£ã«  
- çµ±è¨ˆçš„è¨­è¨ˆæ‰‹æ³•ï¼ˆMonte Carloè§£æãªã©ï¼‰ãŒå¿…è¦

---

## ğŸ’§ ãƒªãƒ¼ã‚¯é›»æµï½œLeakage Current (I<sub>leak</sub>)

### â–¶ ã‚µãƒ–ã‚¹ãƒ¬ãƒƒã‚·ãƒ§ãƒ«ãƒ‰ãƒªãƒ¼ã‚¯ï½œSubthreshold Leakage

- Vgs < Vthã§ã‚‚**æŒ‡æ•°é–¢æ•°çš„ãªIdãŒæµã‚Œã‚‹**

> In subthreshold region, leakage current persists due to **weak inversion**, especially under DIBL conditions.

### â–¶ ã‚²ãƒ¼ãƒˆãƒªãƒ¼ã‚¯ï½œGate Leakage

- ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œã®ãƒˆãƒ³ãƒãƒ«é›»æµ  
- é«˜é›»æµçµŒè·¯ãƒ»çµ¶ç¸ç ´å£Šã®è¦å› ã¨ãªã‚‹

> **Direct tunneling** through thin gate oxide results in gate leakage, threatening long-term insulation.

### â–¶ å¯¾ç­–ï½œDesign Mitigation

- High-kææ–™ã€ãƒãƒ«ãƒV<sub>th</sub>è¨­è¨ˆã€é›»æºGating  
- ã‚¦ã‚§ãƒ«ãƒã‚¤ã‚¢ã‚¹åˆ¶å¾¡ã«ã‚ˆã‚‹ã‚¹ã‚¿ãƒ³ãƒã‚¤åˆ¶å¾¡å¼·åŒ–

---

## âš¡ HCIï¼ˆãƒ›ãƒƒãƒˆã‚­ãƒ£ãƒªã‚¢åŠ£åŒ–ï¼‰ï½œHot Carrier Injection

### â–¶ åŸç†ï½œMechanism

- é«˜ãƒ‰ãƒ¬ã‚¤ãƒ³é›»ç•Œã§ã‚­ãƒ£ãƒªã‚¢ãŒåŠ é€Ÿã—ã€**é…¸åŒ–è†œã«æ³¨å…¥ â†’ ãƒˆãƒ©ãƒƒãƒ—å½¢æˆ**  
- ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ãŒåŠ£åŒ–ï¼ˆVthã‚·ãƒ•ãƒˆã€gmä½ä¸‹ã€Idæ¸›å°‘ï¼‰

> Carriers gain enough energy under high field to **infiltrate gate oxide**, damaging the interface and shifting device parameters.

### â–¶ è¨­è¨ˆã¸ã®å½±éŸ¿ï½œImpact

- åˆæœŸæ€§èƒ½ã¯OKã§ã‚‚ã€æ•°ç™¾æ™‚é–“å¾Œã«æ€§èƒ½ä½ä¸‹  
- LDDæ§‹é€ ã€V<sub>DD</sub>åˆ¶é™ã€å¯¿å‘½ãƒ¢ãƒ‡ãƒ«è©•ä¾¡ãŒä¸å¯æ¬ 

> HCI reduces **long-term reliability**; mitigation requires **LDD** and **lifetime-aware design**.

---

## ğŸ§  SCEã¨ä¿¡é ¼æ€§åŠ£åŒ–ã®æ¯”è¼ƒï½œSCE vs Reliability Effects

| ç¾è±¡ / Phenomenon | ç™ºç”Ÿè¦å›  / Cause             | SCEåˆ†é¡ | å¯¾å¿œç­– / Countermeasures                |
|------------------|------------------------------|---------|-----------------------------------------|
| DIBL             | ãƒ‰ãƒ¬ã‚¤ãƒ³é›»ç•Œ â†’ ã‚½ãƒ¼ã‚¹éšœå£ä½ä¸‹ | âœ… SCE   | ãƒãƒ£ãƒãƒ«é•·èª¿æ•´ã€ã‚¦ã‚§ãƒ«è¨­è¨ˆ              |
| Vthã°ã‚‰ã¤ã       | ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ãƒ»å¯¸æ³•å¤‰å‹•           | âœ… SCE   | çµ±è¨ˆè¨­è¨ˆã€SRAMè¨­è¨ˆã®å¼·åŒ–                |
| ãƒªãƒ¼ã‚¯é›»æµ        | ã‚µãƒ–ã‚¹ãƒ¬é ˜åŸŸã€é…¸åŒ–è†œãƒˆãƒ³ãƒãƒ«     | âœ… SCE   | é›»æºåˆ¶å¾¡ã€High-kå°å…¥                    |
| HCI              | é«˜é›»ç•Œã«ã‚ˆã‚‹ã‚­ãƒ£ãƒªã‚¢æ³¨å…¥        | âš  éSCE | LDDæ¡ç”¨ã€V<sub>DD</sub>åˆ¶é™ã€å¯¿å‘½è©•ä¾¡ |

---

## ğŸ–¼ï¸ å›³è§£ã‚¬ã‚¤ãƒ‰ï¼ˆäºˆå®šï¼‰ï½œSuggested Visuals

| å›³ç•ªå· | å†…å®¹ / Description |
|--------|--------------------|
| Fig.1  | DIBLã«ã‚ˆã‚‹éšœå£ä½ä¸‹ãƒãƒ†ãƒ³ã‚·ãƒ£ãƒ«å›³         |
| Fig.2  | Vthã°ã‚‰ã¤ãã®ãƒ’ã‚¹ãƒˆã‚°ãƒ©ãƒ                 |
| Fig.3  | ã‚µãƒ–ã‚¹ãƒ¬ãƒƒã‚·ãƒ§ãƒ«ãƒ‰é ˜åŸŸã®Idâ€“Vgç‰¹æ€§ï¼ˆå¯¾æ•°ï¼‰ |
| Fig.4  | HCIæ³¨å…¥ã¨ãƒˆãƒ©ãƒƒãƒ—å½¢æˆã®æ§‹é€ å›³            |

---

## ğŸ§  æœ¬ç¯€ã®ã¾ã¨ã‚ï½œSummary

| ãƒˆãƒ”ãƒƒã‚¯ / Topic | è¦ç‚¹ / Summary |
|------------------|----------------|
| SCE              | çŸ­ãƒãƒ£ãƒãƒ«ã«ä¼´ã†**ç†æƒ³å‹•ä½œã®ç ´ç¶»**ã‚’ç¤ºã™ç¾è±¡ç¾¤ |
| DIBL             | V<sub>th</sub>ä½ä¸‹ãƒ»ãƒªãƒ¼ã‚¯å¢— â†’ OFFåˆ¶å¾¡å›°é›£     |
| Vth Variability  | çµ±è¨ˆçš„ã°ã‚‰ã¤ã â†’ SRAM/ã‚¢ãƒŠãƒ­ã‚°ã®ä¿¡é ¼æ€§ã«å½±éŸ¿   |
| HCI              | é•·æœŸåŠ£åŒ– â†’ å¯¾ç­–ã¨å¯¿å‘½ãƒ¢ãƒ‡ãƒ«ãŒå¿…é ˆ              |

---

## ğŸ“˜ æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œLead-in to Section 3.5

ğŸ‘‰ æ¬¡ç¯€ [**3.5 æ•™è‚²ãƒãƒ¼ãƒ‰ã®é¸å®šã¨é™ç•Œã®æ•´ç†**](./3.5_summary_and_scope.md) ã§ã¯ã€  
ã“ã“ã¾ã§å­¦ã‚“ã§ããŸæ§‹é€ ãƒ»å¯¸æ³•ãƒ»ç‰©ç†åŠ£åŒ–ã®çŸ¥è­˜ã‚’è¸ã¾ãˆã¦ã€  
**sky130 ã‚„ 0.18Âµm ã¨ã„ã£ãŸæ•™æãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ãŒãªãœæœ‰åŠ¹ã‹ï¼Ÿ**ã‚’è¨­è¨ˆæ•™è‚²ã®è¦–ç‚¹ã‹ã‚‰è€ƒå¯Ÿã—ã¾ã™ã€‚

> In Section [3.5](./3.5_summary_and_scope.md), we reflect on why **sky130 and 0.18Âµm nodes** are suitable for education,  
> based on their structural visibility, design scalability, and manageable physical effects.

---
