$date
	Mon Jun 23 10:01:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module circuit_test $end
$var wire 1 ! z $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module f $end
$var wire 1 % w1 $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1$
#30
0$
1#
#40
1!
1%
1$
#50
0%
0$
0#
1"
#60
1$
#70
0$
1#
#80
1%
1$
