git clone --depth 1 --no-tags https://github.com/aaronrjmanj/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278480989
git clone --depth 1 --no-tags https://github.com/merledu/bulbul_core_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298786237
git clone --depth 1 --no-tags https://github.com/Atif-786/Half-Adder-using-gate-level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307475248
git clone --depth 1 --no-tags https://github.com/datamaskinprosjekt/FPGA-MadNES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305653534
git clone --depth 1 --no-tags https://github.com/NganHoPSU/ECE581_Fall20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304988712
git clone --depth 1 --no-tags https://github.com/Dm1998/Score_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311420077
git clone --depth 1 --no-tags https://github.com/sanketkumar-parekh/Simple_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279455298
git clone --depth 1 --no-tags https://github.com/jrmoserbaltimore/retro-MiSTer_Gameboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279415928
git clone --depth 1 --no-tags https://github.com/TwistsOfFate/longson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279620550
git clone --depth 1 --no-tags https://github.com/konstantinosskoutelis/Cellular-Automata-Map-Evacuation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284636829
git clone --depth 1 --no-tags https://github.com/JelenaVujakovic/Functional_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284911114
git clone --depth 1 --no-tags https://github.com/Nemiland/CAN-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284732259
git clone --depth 1 --no-tags https://github.com/AustinRye/Ethernet-Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287848358
git clone --depth 1 --no-tags https://github.com/akira-nishiyama/simple_urat_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287462432
git clone --depth 1 --no-tags https://github.com/fong5855/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288736300
git clone --depth 1 --no-tags https://github.com/ChristianKouris/sample-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293934484
git clone --depth 1 --no-tags https://github.com/rolfesl/SingleCycleArmv4ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294571694
git clone --depth 1 --no-tags https://github.com/mtahna/hdl_sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281917167
git clone --depth 1 --no-tags https://github.com/newshah/NITISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286828143
git clone --depth 1 --no-tags https://github.com/yg2m19/SOC_design_cycle_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278660103
git clone --depth 1 --no-tags https://github.com/RaviDaGuy/LTC2325.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286267846
git clone --depth 1 --no-tags https://github.com/bindushankarareddy/Calculator-Functional-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285476614
git clone --depth 1 --no-tags https://github.com/jonguyen-ucsd/141.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286101301
git clone --depth 1 --no-tags https://github.com/rvkrysh/verilator-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286380818
git clone --depth 1 --no-tags https://github.com/ahnazeri/Pipelined-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303665345
git clone --depth 1 --no-tags https://github.com/Stinger1000/FPGA_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295997692
git clone --depth 1 --no-tags https://github.com/y0sshi/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297562670
git clone --depth 1 --no-tags https://github.com/ciomagandreidaniel/Verification-of-APBtoBurst.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291346733
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/UVM_Constrained_Random_Verification_of_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297203055
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/UVM_scoreboard_Sending_Receiving_Messages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297201447
git clone --depth 1 --no-tags https://github.com/dschaefer/fpga-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297005307
git clone --depth 1 --no-tags https://github.com/abuzaid268/MultithreadedRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294920657
git clone --depth 1 --no-tags https://github.com/danielgaio/fibnacci_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302746308
git clone --depth 1 --no-tags https://github.com/freddyD77/Sony-PS3-Cell-CPU-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300043823
git clone --depth 1 --no-tags https://github.com/TMuthuganesan/SV_Randomization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305960909
git clone --depth 1 --no-tags https://github.com/tiffanishilts/ECE585-Project-Memory-Controller-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308949160
git clone --depth 1 --no-tags https://github.com/varoqr08/ProyectoII_ArquiII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308144441
git clone --depth 1 --no-tags https://github.com/luisk97/FSMCafe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307831815
git clone --depth 1 --no-tags https://github.com/terpakf/4dm4lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311512796
git clone --depth 1 --no-tags https://github.com/uricata9/lmeuprocessador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311581832
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/Design-and-verification-of-16-bit-64-KB-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290622549
git clone --depth 1 --no-tags https://github.com/livebinary/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289656547
git clone --depth 1 --no-tags https://github.com/Manoj3050/SystemVerilogPongGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289598797
git clone --depth 1 --no-tags https://github.com/rolfesl/PipelinedArmv4ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294574115
git clone --depth 1 --no-tags https://github.com/danielgaio/sigmoid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278418526
git clone --depth 1 --no-tags https://github.com/izzul210/flash_memory_reader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282553591
git clone --depth 1 --no-tags https://github.com/PulseRain/Hardware_Bootloader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282563262
git clone --depth 1 --no-tags https://github.com/cdeitner/FPGA_Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296489036
git clone --depth 1 --no-tags https://github.com/chrisspear/uvm_xact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300605907
git clone --depth 1 --no-tags https://github.com/leoli101/64-bit-pipelined-ARM-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302192119
git clone --depth 1 --no-tags https://github.com/anuragktl/rtl_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303860289
git clone --depth 1 --no-tags https://github.com/IssaBeastBoy/Hardware-Logic-and-Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303302964
git clone --depth 1 --no-tags https://github.com/IIIPlutoIII/VerilogBasicModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298775063
git clone --depth 1 --no-tags https://github.com/stdezieg/HDL-snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288283853
git clone --depth 1 --no-tags https://github.com/ezchi/uvm_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291634669
git clone --depth 1 --no-tags https://github.com/Azhangy38/2048-ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294308453
git clone --depth 1 --no-tags https://github.com/Rookie-cprime/Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301404158
git clone --depth 1 --no-tags https://github.com/chroco/ece508hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303163855
git clone --depth 1 --no-tags https://github.com/sina-nabavi/CAL-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307659556
git clone --depth 1 --no-tags https://github.com/charkster/SCARF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277021475
git clone --depth 1 --no-tags https://github.com/toniklippeo/andenV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277640123
git clone --depth 1 --no-tags https://github.com/soumitr476/VerilogStopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286031708
git clone --depth 1 --no-tags https://github.com/tianxiaohuahua/homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278959747
git clone --depth 1 --no-tags https://github.com/j-koczwara/countingsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306981546
git clone --depth 1 --no-tags https://github.com/tdell-dev/simon_cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284371333
git clone --depth 1 --no-tags https://github.com/Panda-Cores/gpio_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286220211
git clone --depth 1 --no-tags https://github.com/esophagus-now/str_to_num_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292470159
git clone --depth 1 --no-tags https://github.com/Gin594/CSE-141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293394307
git clone --depth 1 --no-tags https://github.com/abbyjoseph/Lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310364535
git clone --depth 1 --no-tags https://github.com/melt-umn/caml-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302404019
git clone --depth 1 --no-tags https://github.com/roscibely/SAP1-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289374725
git clone --depth 1 --no-tags https://github.com/OmarNaffaa/ECE4305_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297436455
git clone --depth 1 --no-tags https://github.com/cetola/a-el-you-tbx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307142390
git clone --depth 1 --no-tags https://github.com/nmtproject/Near-Memory-Threading.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303493793
git clone --depth 1 --no-tags https://github.com/chroco/ece508extracredit1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302490606
git clone --depth 1 --no-tags https://github.com/hawkejo/vga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278874672
git clone --depth 1 --no-tags https://github.com/syamhaque/Junior-Year-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283108545
git clone --depth 1 --no-tags https://github.com/JaviCeRodriguez/TPFinal_D1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284143761
git clone --depth 1 --no-tags https://github.com/hamidsalemi77/CA_CA_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284192067
git clone --depth 1 --no-tags https://github.com/visali85/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284748958
git clone --depth 1 --no-tags https://github.com/tsg3/Proyecto1-Arqui1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278260758
git clone --depth 1 --no-tags https://github.com/Dianeswarr/Implementing-Verifying-a-Door-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277524920
git clone --depth 1 --no-tags https://github.com/VicMartini/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297850621
git clone --depth 1 --no-tags https://github.com/awnind93/UVM_TB_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300357548
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/gnumig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301604843
git clone --depth 1 --no-tags https://github.com/isNozo/fpga_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296003107
git clone --depth 1 --no-tags https://github.com/yyl-2/2020--Xilinx-Summer-School-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284431170
git clone --depth 1 --no-tags https://github.com/scarymen/stop-watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286711740
git clone --depth 1 --no-tags https://github.com/alinecat/Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289460420
git clone --depth 1 --no-tags https://github.com/rdaum/simple_tta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283302910
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/evo_pmux_csr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283263173
git clone --depth 1 --no-tags https://github.com/merledu/atomRVCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297318158
git clone --depth 1 --no-tags https://github.com/octaplexsys/common_hdl_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297463970
git clone --depth 1 --no-tags https://github.com/Robert-M-Hughes/MIPs-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300087164
git clone --depth 1 --no-tags https://github.com/Keerthivasan005/Digital-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285391148
git clone --depth 1 --no-tags https://github.com/Racso08/Decodification_ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282789769
git clone --depth 1 --no-tags https://github.com/ZChesterzz/yaoyaole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282667652
git clone --depth 1 --no-tags https://github.com/acordobav/ARMv4-MessageDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278497963
git clone --depth 1 --no-tags https://github.com/tkrasnoperov/autocorrelaion_autotune_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280273791
git clone --depth 1 --no-tags https://github.com/SillyRango/FPGA-ESP32-AWS-loT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282839949
