

================================================================
== Vitis HLS Report for 'Loop_sliding_win_delay_proc1'
================================================================
* Date:           Sat Mar 26 21:15:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.823 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      512|      513|  2.048 us|  2.052 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sliding_win_delay  |      512|      512|         2|          1|          1|   512|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %delayed_V_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %delayed_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nodelay_V_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nodelay_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [./sliding_win.h:75]   --->   Operation 9 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i3 = phi i9 0, void %newFuncRoot, i9 %i, void %arrayidx8.i.exit.i, i9 0, void %.split83.exitStub"   --->   Operation 10 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 13 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%din_val = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 14 'read' 'din_val' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i9 %i3" [./sliding_win.h:78]   --->   Operation 15 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%i = add i9 %i3, i9 1" [./sliding_win.h:75]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %trunc_ln78, void %arrayidx.i.case.0.i, void %arrayidx.i.case.1.i" [./sliding_win.h:78]   --->   Operation 17 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.61ns)   --->   "%p_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[512 x i16]P0A, i16 511, i16 %din_val, i1 1"   --->   Operation 18 'memshiftread' 'p_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 512> <ShiftMem>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %trunc_ln78, void %arrayidx8.i.case.0.i, void %arrayidx8.i.case.1.i" [./sliding_win.h:79]   --->   Operation 19 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "%icmp_ln75 = icmp_eq  i9 %i3, i9 511" [./sliding_win.h:75]   --->   Operation 20 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void, void %.split83.exitStub" [./sliding_win.h:75]   --->   Operation 21 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 23 [1/1] (1.46ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %nodelay_V, i16 %din_val" [./sliding_win.h:78]   --->   Operation 23 'write' 'write_ln78' <Predicate = (!trunc_ln78)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx.i.exit.i" [./sliding_win.h:78]   --->   Operation 24 'br' 'br_ln78' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.46ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %nodelay_V_1, i16 %din_val" [./sliding_win.h:78]   --->   Operation 25 'write' 'write_ln78' <Predicate = (trunc_ln78)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx.i.exit.i" [./sliding_win.h:78]   --->   Operation 26 'br' 'br_ln78' <Predicate = (trunc_ln78)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.46ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %delayed_V, i16 %p_0" [./sliding_win.h:79]   --->   Operation 27 'write' 'write_ln79' <Predicate = (!trunc_ln78)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx8.i.exit.i" [./sliding_win.h:79]   --->   Operation 28 'br' 'br_ln79' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.46ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %delayed_V_1, i16 %p_0" [./sliding_win.h:79]   --->   Operation 29 'write' 'write_ln79' <Predicate = (trunc_ln78)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx8.i.exit.i" [./sliding_win.h:79]   --->   Operation 30 'br' 'br_ln79' <Predicate = (trunc_ln78)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%return_ln0 = return void @_ssdm_op_Return"   --->   Operation 31 'return' 'return_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./sliding_win.h:75) [13]  (1.59 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sliding_win.h:75) [13]  (0 ns)
	'add' operation ('i', ./sliding_win.h:75) [19]  (1.82 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln79', ./sliding_win.h:79) on port 'delayed_V_1' (./sliding_win.h:79) [34]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
