// Seed: 2097473911
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1 ps `resetall `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input reg id_1,
    output id_2,
    output logic id_3,
    output logic id_4,
    output reg id_5
);
  always @(1) begin
    id_5 <= id_1;
  end
  logic id_6, id_7;
  assign id_2 = 1 != 1;
endmodule
