<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1653">Rent's rule</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Rent's rule</h1>
<hr/>

<p><strong>Rent's rule</strong> pertains to the organization of computing logic, specifically the relationship between the number of external signal connections to a logic block (i.e., the number of "pins") with the number of logic gates in the logic block, and has been applied to circuits ranging from small digital circuits to mainframe computers.</p>
<h2 id="e.-f.-rents-discovery-and-first-publications">E. F. Rent's discovery and first publications</h2>

<p>In the 1960s, E. F. Rent, an <a class="uri" href="IBM" title="wikilink">IBM</a> employee, found a remarkable trend between the number of pins (terminals, <em>T</em>) at the boundaries of <a href="integrated_circuit" title="wikilink">integrated circuit</a> designs at <a class="uri" href="IBM" title="wikilink">IBM</a> and the number of internal components (<em>g</em>), such as logic gates or standard cells. On a <a href="log–log_plot" title="wikilink">log–log plot</a>, these datapoints were on a straight line, implying a power-law relation 

<math display="inline" id="Rent's_rule:0">
<semantics>
<mrow>
<mi>T</mi>
<mo>=</mo>
<mrow>
<mi>t</mi>
<msup>
<mi>g</mi>
<mi>p</mi>
</msup>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<ci>T</ci>
<apply>
<times></times>
<ci>t</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>g</ci>
<ci>p</ci>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   T=tg^{p}
  </annotation>
</semantics>
</math>

, where <em>t</em> and <em>p</em> are constants (<em>p</em> B. S. Landman and R. L. Russo, <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1671752">On a Pin Versus Block Relationship For Partitions of Logic Graphs</a>, IEEE Trans. on Comput., col. C-20, pp. 1469-1479, 1971. They performed a hierarchical circuit partitioning in such a way that at each hierarchical level (top-down) the least number of interconnections had to be cut to partition the circuit (in more or less equal parts). At each partitioning step, they noted the number of terminals and the number of components in each partition and then partitioned the sub-partitions further. They found the power-law rule applied to the resulting <em>T</em> versus <em>g</em> plot and named it "Rent's rule".</p>

<p>Rent's rule is an empirical result based on observations of existing designs, and therefore it is less applicable to the analysis of non-traditional circuit architectures. However, it provides a useful framework with which to compare similar architectures.</p>
<h2 id="theoretical-basis">Theoretical basis</h2>

<p>Christie and Stroobandt<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> later derived Rent's rule theoretically for homogeneous systems and pointed out that the amount of optimization achieved in <a href="Placement_(EDA)" title="wikilink">placement</a> is reflected by the parameter 

<math display="inline" id="Rent's_rule:1">
<semantics>
<mi>p</mi>
<annotation-xml encoding="MathML-Content">
<ci>p</ci>
</annotation-xml>
<annotation encoding="application/x-tex">
   p
  </annotation>
</semantics>
</math>

, the "Rent exponent", which also depends on the circuit topology. In particular, values 

<math display="inline" id="Rent's_rule:2">
<semantics>
<mrow>
<mi>p</mi>
<mo>&lt;</mo>
<mn>1</mn>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<lt></lt>
<ci>p</ci>
<cn type="integer">1</cn>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   p&lt;1
  </annotation>
</semantics>
</math>

 correspond to a greater fraction of short interconnects. The constant 

<math display="inline" id="Rent's_rule:3">
<semantics>
<mi>t</mi>
<annotation-xml encoding="MathML-Content">
<ci>t</ci>
</annotation-xml>
<annotation encoding="application/x-tex">
   t
  </annotation>
</semantics>
</math>

 in Rent's rule can be viewed as the average number of terminals required by a single logic block, since 

<math display="inline" id="Rent's_rule:4">
<semantics>
<mrow>
<mi>T</mi>
<mo>=</mo>
<mi>t</mi>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<ci>T</ci>
<ci>t</ci>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   T=t
  </annotation>
</semantics>
</math>

 when 

<math display="inline" id="Rent's_rule:5">
<semantics>
<mrow>
<mi>g</mi>
<mo>=</mo>
<mn>1</mn>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<ci>g</ci>
<cn type="integer">1</cn>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   g=1
  </annotation>
</semantics>
</math>

.</p>
<h2 id="special-cases-and-applications">Special cases and applications</h2>

<p>Random arrangement of logic blocks typically have 

<math display="inline" id="Rent's_rule:6">
<semantics>
<mrow>
<mi>p</mi>
<mo>=</mo>
<mn>1</mn>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<ci>p</ci>
<cn type="integer">1</cn>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   p=1
  </annotation>
</semantics>
</math>

. Larger values are impossible, since the maximal number of terminals for any region containing <em>g</em> logic components in a homogeneous system is given by 

<math display="inline" id="Rent's_rule:7">
<semantics>
<mrow>
<mi>T</mi>
<mo>=</mo>
<mrow>
<mi>t</mi>
<mi>g</mi>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<ci>T</ci>
<apply>
<times></times>
<ci>t</ci>
<ci>g</ci>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   T=tg
  </annotation>
</semantics>
</math>

. Lower bounds on <em>p</em> depend on the interconnection topology, since it is generally impossible to make all wires short. This lower bound 

<math display="inline" id="Rent's_rule:8">
<semantics>
<mrow>
<mi>p</mi>
<mo>*</mo>
</mrow>
<annotation-xml encoding="MathML-Content">
<cerror>
<csymbol cd="ambiguous">fragments</csymbol>
<csymbol cd="unknown">p</csymbol>
<times></times>
</cerror>
</annotation-xml>
<annotation encoding="application/x-tex">
   p*
  </annotation>
</semantics>
</math>

 is often called the "intrinsic Rent exponent", a notion first introduced by Hagen et al.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a> It can be used to characterize optimal placements and also measure the interconnection complexity of a circuit. Higher (intrinsic) Rent exponent values correspond to a higher topological complexity. One extreme example (

<math display="inline" id="Rent's_rule:9">
<semantics>
<mrow>
<mi>p</mi>
<mo>=</mo>
<mn>0</mn>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<ci>p</ci>
<cn type="integer">0</cn>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   p=0
  </annotation>
</semantics>
</math>

) is a long chain of logic blocks, while a <a href="Clique_(graph_theory)" title="wikilink">clique</a> has 

<math display="inline" id="Rent's_rule:10">
<semantics>
<mrow>
<mi>p</mi>
<mo>=</mo>
<mn>1</mn>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<ci>p</ci>
<cn type="integer">1</cn>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   p=1
  </annotation>
</semantics>
</math>

. In realistic 2D circuits, 

<math display="inline" id="Rent's_rule:11">
<semantics>
<mrow>
<mi>p</mi>
<mo>*</mo>
</mrow>
<annotation-xml encoding="MathML-Content">
<cerror>
<csymbol cd="ambiguous">fragments</csymbol>
<csymbol cd="unknown">p</csymbol>
<times></times>
</cerror>
</annotation-xml>
<annotation encoding="application/x-tex">
   p*
  </annotation>
</semantics>
</math>

 ranges from 0.5 for highly-regular circuits (such as <a href="Static_random_access_memory" title="wikilink">SRAM</a>) to 0.75 for random logic.<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a></p>

<p>System performance analysis tools such as <a class="uri" href="BACPAC" title="wikilink">BACPAC</a> typically use Rent's rule to calculate expected wiring lengths and wiring demands.</p>
<h2 id="estimating-rents-exponent">Estimating Rent's exponent</h2>

<p>To estimate Rent's exponent, one can use top-down partitioning, as used in min-cut placement. For every partition, count the number of terminals connected to the partition and compare it to the number of logic blocks in the partition. Rent's exponent can then be found by fitting these datapoints on a log–log plot, resulting in an exponent <em>p</em>'. For optimally partitioned circuits, 

<math display="inline" id="Rent's_rule:12">
<semantics>
<mrow>
<msup>
<mi>p</mi>
<mo>′</mo>
</msup>
<mo>=</mo>
<mi>p</mi>
<mo>*</mo>
</mrow>
<annotation-xml encoding="MathML-Content">
<cerror>
<csymbol cd="ambiguous">fragments</csymbol>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>p</ci>
<ci>normal-′</ci>
</apply>
<eq></eq>
<csymbol cd="unknown">p</csymbol>
<times></times>
</cerror>
</annotation-xml>
<annotation encoding="application/x-tex">
   p^{\prime}=p*
  </annotation>
</semantics>
</math>

 but this is no longer the case for practical (heuristic) partitioning approaches. For partitioning-based placement algorithms 

<math display="inline" id="Rent's_rule:13">
<semantics>
<mrow>
<msup>
<mi>p</mi>
<mo>*</mo>
</msup>
<mo>≤</mo>
<msup>
<mi>p</mi>
<mo>′</mo>
</msup>
<mo>≤</mo>
<mi>p</mi>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<and></and>
<apply>
<leq></leq>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>p</ci>
<times></times>
</apply>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>p</ci>
<ci>normal-′</ci>
</apply>
</apply>
<apply>
<leq></leq>
<share href="#.cmml">
</share>
<ci>p</ci>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   p^{*}\leq p^{\prime}\leq p
  </annotation>
</semantics>
</math>

.<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a></p>
<h2 id="region-ii-of-rents-rule">Region II of Rent's rule</h2>

<p>Landman and Russo found a deviation of Rent's rule near the "far end", i.e., for partitions with a large number of blocks, which is known as "Region II" of Rent's Rule.<a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a> A similar deviation also exists for small partitions and has been found by Stroobandt,<a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a> who called it "Region III".</p>
<h2 id="rentian-wirelength-estimation">Rentian wirelength estimation</h2>

<p>Another <a class="uri" href="IBM" title="wikilink">IBM</a> employee, Donath, discovered that Rent's rule can be used to estimate the average wirelength and the wirelength distribution in <a class="uri" href="VLSI" title="wikilink">VLSI</a> chips.<a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a><a class="footnoteRef" href="#fn8" id="fnref8"><sup>8</sup></a> This motivated the System Level Interconnect Prediction workshop, founded in 1999, and an entire community working on wirelength prediction (see a survey by Stroobandt<a class="footnoteRef" href="#fn9" id="fnref9"><sup>9</sup></a>). The resulting wirelength estimates have been improved significantly since then and are now used for "technology exploration".<a class="footnoteRef" href="#fn10" id="fnref10"><sup>10</sup></a> The use of Rent's rule allows to perform such estimates <em>a priori</em> (i.e., before actual placement) and thus predict the properties of future technologies (clock frequencies, number of routing layers needed, area, power) based on limited information about future circuits and technologies.</p>

<p>A comprehensive overview of work based on Rent's rule has been published by Stroobandt.<a class="footnoteRef" href="#fn11" id="fnref11"><sup>11</sup></a><a class="footnoteRef" href="#fn12" id="fnref12"><sup>12</sup></a></p>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Electronic_design_automation" title="wikilink">Electronic design automation</a></li>
<li><a href="Integrated_circuit_design" title="wikilink">Integrated circuit design</a></li>
</ul>
<h2 id="references">References</h2>
<references>
</references>

<p>"</p>

<p><a href="Category:Gate_arrays" title="wikilink">Category:Gate arrays</a> <a href="Category:Electronic_design_automation" title="wikilink">Category:Electronic design automation</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1">P. Christie and D. Stroobandt, , IEEE Trans. on VLSI Systems, Special Issue on System-Level Interconnect Prediction, vol. 8, no. 6, pp. 639–648, 2000.<a href="#fnref1">↩</a></li>
<li id="fn2">L. Hagen, A. B. Kahng, F. J. Kurdahi and C. Ramachandran, , IEEE Trans. on Comput.-Aided Des., Integrated Circuits &amp; Syst., vol. 13, no. 1, pages 27–37, 1994.<a href="#fnref2">↩</a></li>
<li id="fn3">R. L. Russo, On the Tradeoff Between Logic Performance and Circuit-to-Pin Ratio for LSI, IEEE Trans. Comput., vol. C - 21, pages 147–153, 1972.<a href="#fnref3">↩</a></li>
<li id="fn4">P. Verplaetse, J. Dambre, D. Stroobandt, and J. Van Campenhout, , Intl. Workshop on System-Level Interconnect Prediction (SLIP 2001), pp. 33–40, March 2001.<a href="#fnref4">↩</a></li>
<li id="fn5"></li>
<li id="fn6">D. Stroobandt, , Proc. 9th Great Lakes Symposium on VLSI, pp. 330–331, 1999.<a href="#fnref6">↩</a></li>
<li id="fn7">W. E. Donath, <a href="http://ieeexplore.ieee.org/search/wrapper.jsp?arnumber=1084635">Placement and Average Interconnection Lengths of Computer Logic</a>, IEEE Trans. Circuits &amp; Syst., vol. CAS-26, pp. 272–277, 1979.<a href="#fnref7">↩</a></li>
<li id="fn8">W. E. Donath, <a href="http://www.research.ibm.com/journal/rd/252/ibmrd2502a3H.pdf">Wire Length Distribution for Placements of Computer Logic</a>, IBM J. of Research and Development, vol. 25, pp. 152–155, 1981.<a href="#fnref8">↩</a></li>
<li id="fn9">D. Stroobandt, <em>A Priori Wire Length Estimates for Digital Design</em>. Kluwer Academic Publishers. ISBN 0-7923-7360-X. 2001. pp. 298.<a href="#fnref9">↩</a></li>
<li id="fn10">A. E. Caldwell, Y. Cao, A. B. Kahng, F. Koushanfar, H. Lu, I. L. Markov, M. Oliver, D. Stroobandt, and D. Sylvester, , IEEE/ACM Design Automation Conf., pp. 693–698, June 2000.<a href="#fnref10">↩</a></li>
<li id="fn11"></li>
<li id="fn12">D. Stroobandt, Recent Advances in System-Level Interconnect Prediction, IEEE Circuits and Systems Society Newsletter, vol. 11, no. 4, pages 1; 4–20; 48, December 2000. Invited. Available at <a class="uri" href="http://www.nd.edu/~stjoseph/newscas/">http://www.nd.edu/~stjoseph/newscas/</a>.<a href="#fnref12">↩</a></li>
</ol>
</section>
</body>
</html>
