<div id="pf219" class="pf w0 h0" data-page-no="219"><div class="pc pc219 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg219.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 30</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">12-bit Digital-to-Analog Converter (DAC)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">30.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The 12-bit digital-to-analog converter (DAC) is a low-power general-purpose DAC. The</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">output of this DAC can be placed on an external pin or set as one of the inputs to the</div><div class="t m0 x9 hf y132f ff3 fs5 fc0 sc0 ls0 ws0">analog comparator, analog-to-digital converter (ADC), or other peripherals.</div><div class="t m0 x9 hd y2f97 ff1 fs7 fc0 sc0 ls0 ws22c">30.2 Features</div><div class="t m0 x9 hf yf21 ff3 fs5 fc0 sc0 ls0 ws0">The features of the DAC module include:</div><div class="t m0 x33 hf y150d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>On-chip programmable reference generator output. The voltage output range is from</div><div class="t m0 x34 hf y150e ff3 fs5 fc0 sc0 ls0 ws0">1⁄4096 V<span class="fs8 ws198 vc">in</span> to V<span class="fs8 ws198 vc">in</span>, and the step is 1⁄4096 V<span class="fs8 ws198 vc">in</span>, where V<span class="fs8 ws198 vc">in</span> is the input voltage.</div><div class="t m0 x33 hf y2f98 ff3 fs5 fc0 sc0 ls0 ws199">• V<span class="fs8 ws198 vc">in</span><span class="ws0"> can be selected from two reference sources</span></div><div class="t m0 x33 hf y2f99 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Static operation in Normal Stop mode</div><div class="t m0 x33 hf y2f9a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>2-word data buffer supported with multiple operation modes</div><div class="t m0 x33 hf y2f9b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>DMA support</div><div class="t m0 x9 hd y2f9c ff1 fs7 fc0 sc0 ls0 ws0">30.3<span class="_ _b"> </span>Block diagram</div><div class="t m0 x9 hf y2f9d ff3 fs5 fc0 sc0 ls0 ws0">The block diagram of the DAC module is as follows:</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>537</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
