\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal.h File Reference}
\label{stm32g0xx__hal_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal.h}}


This file contains all the functions prototypes for the HAL module driver.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+conf.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SYSCFG\+\_\+\+BOOT\+\_\+\+MAINFLASH}~0x00000000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+BOOT\+\_\+\+SYSTEMFLASH}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}
\item 
\#define \textbf{ SYSCFG\+\_\+\+BOOT\+\_\+\+SRAM}~(\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+1} $\vert$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0})
\item 
\#define \textbf{ SYSCFG\+\_\+\+BREAK\+\_\+\+SP}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+BREAK\+\_\+\+ECC}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+REMAP\+\_\+\+PA11}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP}
\item 
\#define \textbf{ SYSCFG\+\_\+\+REMAP\+\_\+\+PA12}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP}
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SEL\+\_\+\+TIM16}~(\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+0} \& \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+1})
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SEL\+\_\+\+USART1}~(\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+0})
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SEL\+\_\+\+USART2}~(\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+1})
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+POLARITY\+\_\+\+NOT\+\_\+\+INVERTED}~0x00000000U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+POLARITY\+\_\+\+INVERTED}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB6}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}
\begin{DoxyCompactList}\small\item\em Fast mode Plus driving capability on a specific GPIO. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB7}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}
\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB8}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}
\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB9}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}
\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PA9}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP}
\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PA10}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP}
\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C1}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}
\begin{DoxyCompactList}\small\item\em Fast mode Plus driving capability on a specific GPIO. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C2}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE0}~0x00000000U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE1}~0x00000001U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE2}~0x00000002U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE3}~0x00000003U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE4}~0x00000004U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE5}~0x00000005U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE6}~0x00000006U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7}~0x00000007U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE8}~0x00000008U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE9}~0x00000009U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE10}~0x0000000\+AU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE11}~0x0000000\+BU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE12}~0x0000000\+CU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE13}~0x0000000\+DU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE14}~0x0000000\+EU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE15}~0x0000000\+FU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE16}~0x00000010U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE17}~0x00000011U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE18}~0x00000012U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE19}~0x00000013U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE20}~0x00000014U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE21}~0x00000015U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE22}~0x00000016U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE23}~0x00000017U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE24}~0x00000018U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE25}~0x00000019U
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE26}~0x0000001\+AU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE27}~0x0000001\+BU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE28}~0x0000001\+CU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE29}~0x0000001\+DU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE30}~0x0000001\+EU
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE31}~0x0000001\+FU
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+WWDG}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE0} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+RTC}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE2} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TAMPER}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE2} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+FLASH\+\_\+\+ECC}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE3} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+FLASH\+\_\+\+ITF}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE3} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+CLK\+\_\+\+CTRL}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE4} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI0}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE5} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI1}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE5} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI2}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE6} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI3}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE6} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI4}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI5}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI6}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI7}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI8}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI9}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI10}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI11}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI12}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI13}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI14}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+EXTI15}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE7} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+DMA1\+\_\+\+CH1}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE9} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+DMA1\+\_\+\+CH2}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE10} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+DMA1\+\_\+\+CH3}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE10} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+DMAMUX1}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE11} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+DMA1\+\_\+\+CH4}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE11} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+DMA1\+\_\+\+CH5}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE11} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+ADC}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE12} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM1\+\_\+\+BRK}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE13} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM1\+\_\+\+UPD}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE13} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM1\+\_\+\+TRG}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE13} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM1\+\_\+\+CCU}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE13} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM1\+\_\+\+CC}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE14} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM3}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE16} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM14}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE19} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM16}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE21} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+TIM17}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE22} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+I2\+C1}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE23} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+I2\+C2}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE24} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+SPI1}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE25} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+SPI2}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE26} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+USART1}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE27} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB})
\item 
\#define \textbf{ HAL\+\_\+\+ITLINE\+\_\+\+USART2}~((\textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+ITLINE28} $<$$<$ 0x18U) $\vert$ \textbf{ SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GET\+\_\+\+PENDING\+\_\+\+IT}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~(\textbf{ SYSCFG}-\/$>$IT\+\_\+\+LINE\+\_\+\+SR[((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) $>$$>$ 0x18U)] \& ((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) \& 0x00\+FFFFFF))
\begin{DoxyCompactList}\small\item\em ISR wrapper check. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ SYSCFG}-\/$>$CFGR1, \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE})
\begin{DoxyCompactList}\small\item\em Main Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH}()~\textbf{ MODIFY\+\_\+\+REG}(\textbf{ SYSCFG}-\/$>$CFGR1, \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}, \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0})
\begin{DoxyCompactList}\small\item\em System Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM}()~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ SYSCFG}-\/$>$CFGR1, \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}, (\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}$\vert$\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}))
\begin{DoxyCompactList}\small\item\em Embedded SRAM mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE}()~\textbf{ READ\+\_\+\+BIT}(\textbf{ SYSCFG}-\/$>$CFGR1, \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE})
\begin{DoxyCompactList}\small\item\em Return the boot mode as configured by user. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ECC\+\_\+\+LOCK}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ SYSCFG}-\/$>$CFGR2, \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL})
\begin{DoxyCompactList}\small\item\em SYSCFG Break ECC lock. Enable and lock the connection of Flash ECC error connection to TIM1 Break input. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP\+\_\+\+LOCK}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ SYSCFG}-\/$>$CFGR2, \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL})
\begin{DoxyCompactList}\small\item\em SYSCFG Break Cortex-\/\+M0+ Lockup lock. Enables and locks the connection of Cortex-\/\+M0+ LOCKUP (Hardfault) output to TIM1/15/16/17 Break input. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+SRAMPARITY\+\_\+\+LOCK}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ SYSCFG}-\/$>$CFGR2,\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL})
\begin{DoxyCompactList}\small\item\em SYSCFG Break SRAM PARITY lock Enables and locks the SRAM\+\_\+\+PARITY error signal with Break Input of TIMER1/15/16/17. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+RAM\+\_\+\+PARITYCHECK\+\_\+\+DISABLE}()~(\textbf{ SYSCFG}-\/$>$CFGR2 $\vert$= \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF})
\begin{DoxyCompactList}\small\item\em Parity check on RAM disable macro. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+CLEAR\+\_\+\+FLAG}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ SYSCFG}-\/$>$CFGR2, \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF})
\begin{DoxyCompactList}\small\item\em Set the PEF bit to clear the SRAM Parity Error Flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+ENABLE}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Fast-\/mode Plus driving capability enable/disable macros. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+DISABLE}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+PENDING\+\_\+\+IT}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~  (\textbf{ SYSCFG}-\/$>$IT\+\_\+\+LINE\+\_\+\+SR[((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) $>$$>$ 0x18U)] \& ((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) \& 0x00\+FFFFFFU))
\begin{DoxyCompactList}\small\item\em ISR wrapper check. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SELECTION}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em selection of the modulation envelope signal macro, using bits [7\+:6] of SYSCFG\+\_\+\+CFGR1 register \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SELECTION}()~((\textbf{ SYSCFG}-\/$>$CFGR1) \& 0x000000\+C0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+OUT\+\_\+\+POLARITY\+\_\+\+SELECTION}(\+\_\+\+\_\+\+SEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em IROut Polarity Selection, using bit[5] of SYSCFG\+\_\+\+CFGR1 register. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+POLARITY}()~\textbf{ READ\+\_\+\+BIT}(\textbf{ SYSCFG}-\/$>$CFGR1, \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL})
\begin{DoxyCompactList}\small\item\em Return the IROut Polarity mode as configured by user. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ENABLE}(\+\_\+\+\_\+\+BREAK\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Break input to TIM1/15/16/17 capability enable/disable macros. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+DISABLE}(\+\_\+\+\_\+\+BREAK\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+CONFIG}(\+\_\+\+\_\+\+CONFIG\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SEL}(SEL)
\item 
\#define \textbf{ IS\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+POL\+\_\+\+SEL}(SEL)
\item 
\#define \textbf{ IS\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS}(\+\_\+\+\_\+\+PIN\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+HAL\+\_\+\+REMAP\+\_\+\+PIN}(RMP)
\item 
\#define \textbf{ IS\+\_\+\+TICKFREQ}(FREQ)
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ HAL\+\_\+\+Tick\+Freq\+Type\+Def} \{ \textbf{ HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+10\+HZ} = 100U
, \textbf{ HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+100\+HZ} = 10U
, \textbf{ HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ} = 1U
, \textbf{ HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+\+DEFAULT} = HAL\+\_\+\+TICK\+\_\+\+FREQ\+\_\+1\+KHZ
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Init} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+De\+Init} (void)
\item 
void \textbf{ HAL\+\_\+\+Msp\+Init} (void)
\item 
void \textbf{ HAL\+\_\+\+Msp\+De\+Init} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Init\+Tick} (uint32\+\_\+t Tick\+Priority)
\item 
void \textbf{ HAL\+\_\+\+Inc\+Tick} (void)
\item 
void \textbf{ HAL\+\_\+\+Delay} (uint32\+\_\+t Delay)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+Tick} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+Tick\+Prio} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Set\+Tick\+Freq} (\textbf{ HAL\+\_\+\+Tick\+Freq\+Type\+Def} Freq)
\item 
\textbf{ HAL\+\_\+\+Tick\+Freq\+Type\+Def} \textbf{ HAL\+\_\+\+Get\+Tick\+Freq} (void)
\item 
void \textbf{ HAL\+\_\+\+Suspend\+Tick} (void)
\item 
void \textbf{ HAL\+\_\+\+Resume\+Tick} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+Hal\+Version} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+REVID} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+DEVID} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+UIDw0} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+UIDw1} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+Get\+UIDw2} (void)
\item 
void \textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGStop\+Mode} (void)
\item 
void \textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGStop\+Mode} (void)
\item 
void \textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGStandby\+Mode} (void)
\item 
void \textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGStandby\+Mode} (void)
\item 
void \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+IOAnalog\+Switch\+Booster} (void)
\item 
void \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+IOAnalog\+Switch\+Booster} (void)
\item 
void \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+Remap} (uint32\+\_\+t Pin\+Remap)
\item 
void \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+Remap} (uint32\+\_\+t Pin\+Remap)
\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ uw\+Tick}
\item 
uint32\+\_\+t \textbf{ uw\+Tick\+Prio}
\item 
\textbf{ HAL\+\_\+\+Tick\+Freq\+Type\+Def} \textbf{ uw\+Tick\+Freq}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the HAL module driver. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 