{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706576948012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706576948013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 20:09:07 2024 " "Processing started: Mon Jan 29 20:09:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706576948013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576948013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcomputer -c microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcomputer -c microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576948013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706576948369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706576948369 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "inst_memory_128B.vhd " "Can't analyze file -- file inst_memory_128B.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706576955055 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "data_memory_64B.vhd " "Can't analyze file -- file data_memory_64B.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706576955057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcomputer-rtl " "Found design unit 1: microcomputer-rtl" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955378 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcomputer " "Found entity 1: microcomputer" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behavioural " "Found design unit 1: hex-behavioural" {  } { { "hex.vhd" "" { Text "D:/Quartus/JAN29_Assignment/hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955379 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "D:/Quartus/JAN29_Assignment/hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-rtl " "Found design unit 1: mips-rtl" {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955482 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32-behavioural " "Found design unit 1: ALU_32-behavioural" {  } { { "ALU_32.vhd" "" { Text "D:/Quartus/JAN29_Assignment/ALU_32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955499 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32 " "Found entity 1: ALU_32" {  } { { "ALU_32.vhd" "" { Text "D:/Quartus/JAN29_Assignment/ALU_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "D:/Quartus/JAN29_Assignment/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955502 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Quartus/JAN29_Assignment/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706576955502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microcomputer " "Elaborating entity \"microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706576955550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow microcomputer.vhd(87) " "Verilog HDL or VHDL warning at microcomputer.vhd(87): object \"overflow\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706576955551 "|microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "invalid microcomputer.vhd(88) " "Verilog HDL or VHDL warning at microcomputer.vhd(88): object \"invalid\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706576955551 "|microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone6 microcomputer.vhd(96) " "Verilog HDL or VHDL warning at microcomputer.vhd(96): object \"plusone6\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706576955551 "|microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone7 microcomputer.vhd(97) " "Verilog HDL or VHDL warning at microcomputer.vhd(97): object \"plusone7\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706576955551 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "aluout microcomputer.vhd(232) " "VHDL warning at microcomputer.vhd(232): sensitivity list already contains aluout" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(266) " "VHDL Process Statement warning at microcomputer.vhd(266): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(267) " "VHDL Process Statement warning at microcomputer.vhd(267): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(268) " "VHDL Process Statement warning at microcomputer.vhd(268): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(269) " "VHDL Process Statement warning at microcomputer.vhd(269): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(270) " "VHDL Process Statement warning at microcomputer.vhd(270): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(271) " "VHDL Process Statement warning at microcomputer.vhd(271): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(272) " "VHDL Process Statement warning at microcomputer.vhd(272): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(273) " "VHDL Process Statement warning at microcomputer.vhd(273): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt microcomputer.vhd(277) " "VHDL Process Statement warning at microcomputer.vhd(277): signal \"rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955555 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt microcomputer.vhd(278) " "VHDL Process Statement warning at microcomputer.vhd(278): signal \"rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd microcomputer.vhd(281) " "VHDL Process Statement warning at microcomputer.vhd(281): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd microcomputer.vhd(282) " "VHDL Process Statement warning at microcomputer.vhd(282): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(285) " "VHDL Process Statement warning at microcomputer.vhd(285): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(294) " "VHDL Process Statement warning at microcomputer.vhd(294): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(303) " "VHDL Process Statement warning at microcomputer.vhd(303): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(313) " "VHDL Process Statement warning at microcomputer.vhd(313): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regrd microcomputer.vhd(316) " "VHDL Process Statement warning at microcomputer.vhd(316): signal \"regrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regrd microcomputer.vhd(317) " "VHDL Process Statement warning at microcomputer.vhd(317): signal \"regrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(323) " "VHDL Process Statement warning at microcomputer.vhd(323): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(327) " "VHDL Process Statement warning at microcomputer.vhd(327): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(328) " "VHDL Process Statement warning at microcomputer.vhd(328): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(329) " "VHDL Process Statement warning at microcomputer.vhd(329): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(330) " "VHDL Process Statement warning at microcomputer.vhd(330): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(331) " "VHDL Process Statement warning at microcomputer.vhd(331): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955556 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(332) " "VHDL Process Statement warning at microcomputer.vhd(332): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955557 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(333) " "VHDL Process Statement warning at microcomputer.vhd(333): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955557 "|microcomputer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR microcomputer.vhd(232) " "VHDL Process Statement warning at microcomputer.vhd(232): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706576955558 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[0\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955560 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[1\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[2\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[3\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[4\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[5\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[6\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[7\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[8\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[9\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955561 "|microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:CPU_1 " "Elaborating entity \"mips\" for hierarchy \"mips:CPU_1\"" {  } { { "microcomputer.vhd" "CPU_1" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706576955574 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memory_address_mips mips.vhd(18) " "VHDL Signal Declaration warning at mips.vhd(18): used implicit default value for signal \"memory_address_mips\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955575 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memory_write_mips mips.vhd(23) " "VHDL Signal Declaration warning at mips.vhd(23): used implicit default value for signal \"memory_write_mips\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955575 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "invalid mips.vhd(41) " "VHDL Signal Declaration warning at mips.vhd(41): used implicit default value for signal \"invalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955575 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zero mips.vhd(42) " "Verilog HDL or VHDL warning at mips.vhd(42): object \"Zero\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706576955575 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcsrc mips.vhd(43) " "VHDL Signal Declaration warning at mips.vhd(43): used implicit default value for signal \"pcsrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955575 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegDst mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"RegDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrite mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUSrc mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"ALUSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemtoReg mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"MemtoReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Branch mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"Branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Jump mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"Jump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUOp mips.vhd(45) " "VHDL Signal Declaration warning at mips.vhd(45): used implicit default value for signal \"ALUOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regrd mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"regrd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wn mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"wn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rt mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"rt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wd mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"wd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd1 mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"rd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd2 mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"rd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "jumpaddress mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"jumpaddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btgt mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"btgt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Registers mips.vhd(51) " "Verilog HDL or VHDL warning at mips.vhd(51): object \"Registers\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_next mips.vhd(170) " "VHDL Process Statement warning at mips.vhd(170): signal \"pc_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips.vhd" "" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706576955576 "|microcomputer|mips:CPU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32 mips:CPU_1\|ALU_32:ALU_32_1 " "Elaborating entity \"ALU_32\" for hierarchy \"mips:CPU_1\|ALU_32:ALU_32_1\"" {  } { { "mips.vhd" "ALU_32_1" { Text "D:/Quartus/JAN29_Assignment/mips.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706576955577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU mips:CPU_1\|ALU_32:ALU_32_1\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"mips:CPU_1\|ALU_32:ALU_32_1\|ALU:ALU_0\"" {  } { { "ALU_32.vhd" "ALU_0" { Text "D:/Quartus/JAN29_Assignment/ALU_32.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706576955579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "microcomputer.vhd" "h0" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706576955665 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MEMORY_1 inst_memory_128B " "Node instance \"MEMORY_1\" instantiates undefined entity \"inst_memory_128B\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "microcomputer.vhd" "MEMORY_1" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 211 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1706576955668 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MEMORY_2 data_memory_64B " "Node instance \"MEMORY_2\" instantiates undefined entity \"data_memory_64B\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "microcomputer.vhd" "MEMORY_2" { Text "D:/Quartus/JAN29_Assignment/microcomputer.vhd" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1706576955668 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 59 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706576955769 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 29 20:09:15 2024 " "Processing ended: Mon Jan 29 20:09:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706576955769 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706576955769 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706576955769 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576955769 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 59 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 59 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706576956364 ""}
