/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  reg [4:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((in_data[93] | in_data[28]) & celloutsig_0_0z);
  assign celloutsig_1_16z = ~((celloutsig_1_6z[4] | celloutsig_1_3z) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((in_data[169] | celloutsig_1_12z[3]) & celloutsig_1_16z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_8z) & celloutsig_0_4z);
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_7z) & celloutsig_0_4z);
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_6z) & in_data[93]);
  assign celloutsig_0_15z = ~((celloutsig_0_12z | celloutsig_0_8z) & celloutsig_0_11z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[7] | celloutsig_1_0z[5]) & in_data[96]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[4] | celloutsig_0_0z) & in_data[85]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] | celloutsig_1_2z[4]) & celloutsig_1_0z[7]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_2z[4]) & celloutsig_1_0z[4]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[5] | in_data[96]) & celloutsig_1_5z);
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_0z[6]) & celloutsig_1_4z);
  assign celloutsig_0_0z = ~^ in_data[32:25];
  assign celloutsig_0_7z = ~^ { in_data[34:28], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_1z[6:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_0z[6:1], celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[127:112] ^ { celloutsig_1_10z[1:0], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_5z = { celloutsig_0_1z[8], celloutsig_0_4z, celloutsig_0_0z } ^ in_data[79:77];
  assign celloutsig_0_1z = in_data[86:75] ^ { in_data[25:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z[2:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z } ^ { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_9z[2:1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z } ^ { celloutsig_0_13z[2], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[115:108] ^ in_data[107:100];
  assign celloutsig_1_2z = { celloutsig_1_0z[4:1], celloutsig_1_1z } ^ celloutsig_1_0z[6:2];
  assign celloutsig_1_6z = { celloutsig_1_0z[3:0], celloutsig_1_4z } ^ { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_10z = celloutsig_1_6z[3:0] ^ in_data[141:138];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_4z } ^ { in_data[101:100], celloutsig_1_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_9z = celloutsig_0_1z[9:6];
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_11z = { celloutsig_1_6z[3:0], celloutsig_1_7z };
  assign { out_data[143:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
