# Verilog
Some verilog projects

## 2023-05-06
Add a simple RISC CPU with VCS simulation pass
