<!DOCTYPE html>

<head>
<title>HCHsueh</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

<link rel="stylesheet" type="text/css" href="style.css" media="screen" />
<link href='http://fonts.googleapis.com/css?family=Open+Sans:400italic,600italic,700italic,400,300,600,800,700' rel='stylesheet' type='text/css'>
</head>

<body>

<div id="container"> 

  <div id="header">
    <div class="headtitle">Hsea-Ching Hsueh</div>
  </div>

  <div id="menu"> 
    <ul>
      <li><a href="index.html" title="">HOME</a></li>
      <li><a href="cv.html" title="">CV</a></li>
      <li><a href="research.html" title="">RESEARCH</a></li>
      <li><a href="publication.html" title="">PUBLICATION</a></li>
      <li><a href="life.html" title="">LIFE</a></li>

    </ul>
  </div>


  <div id="content"> 

    <div id="insidecontent"> <br>
    		
			<h1>Curriculum Vitae</h1>

			<h3>RESEARCH INTERESTS</h3>
			<p>Integrated Circuits and Systems Design, Biomedical Signal Processing, Computer Architecture, Internet of Things.</p>
			
			<spacer1></spacer1>
			
			<h3>EDUCATION</h3>
			<h4><b>Bachelor of Science, National Taiwan University, Taipei, Taiwan</b></h4>
			<p>Sept. 2011 – June 2015<br>
			Major in Electrical Engineering  Overall GPA: 4.06 / 4.3, Overall Rank: 21 / 249</p>

			<br>

			<h4><b>Training Courses, National Chip Implementation Center (CIC), Hsinchu, Taiwan</b></h4> <p>Jan. – Feb. 2012, July 2014<br>
			· Verilog Design<br>· Cell-Based IC Design Concepts<br>· Logic Synthesis with Design Compiler<br>· Cell-Based IC Physical Design and Verification with SOC Encounter<br>· FPGA Design Fundamentals for Altera<br>
			· Hardware/Software Co-Design in ESL Environment</p>
			
			<!--<br><br><br>-->
			<spacer1></spacer1>

			<h3>ENGLISH PROFICIENCY</h3>
			<h4><b>TOEFL-iBT</b></h4>
			<p><i>Apr. 12, 2015</i><br>116/120 (Reading 29/30, Listening 28/30, Speaking 29/30, Writing 30/30)</p>
			<br>
			<h4><b>GRE</b></h4>
			<p><i>Mar. 8, 2015</i><br>Verbal 157/170, Quantitative 170/170, Analytical Writing 4.0/6.0</p>

			<spacer1></spacer1>
			
			<h3>PUBLICATIONS</h3>
			<p>1) Hsea-Ching Hsueh and Shao-Yi Chien, “<strong>A Low-Power Low-Latency Processor for Real-Time On-line Local Mean Decomposition</strong>,” (oral presentation) IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015.&nbsp&nbsp[<a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7285086&newsearch=true&queryText=A%20low-power%20low-latency%20on-line%20Local%20Mean%20Decomposition" target="_blank">LINK</a>]&nbsp[<a href="" target="_blank">PDF</a>]<br><br></p>

			<p>2) Hsea-Ching Hsueh and Shao-Yi Chien, “<strong>On-line Local Mean Decomposition and its Application to ECG Signal Denoising</strong>”, IEEE Biomedical Circuits and Systems Conference (BioCAS), Lausanne, Switzerland, Oct. 2014.&nbsp&nbsp[<a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=6981634&sortType%3Dasc_p_Sequence%26filter%3DAND%28p_IS_Number%3A6981625%29" target="_blank">LINK</a>]&nbsp[<a href="" target="_blank">PDF</a>]<br><br></p>

			<p>3) Hsea-Ching Hsueh and Shao-Yi Chien, “<strong>VLSI Design and Implementation of On-line Ensemble Local Mean Decomposition for Real-time Biomedical Signal Processing</strong>”, IEEE International Conference on Circuits and Systems (ISCAS), Montreal, Canada, May. 2016, <i>submitted to</i>.&nbsp&nbsp<br><br></p>

			<p>4) Hsea-Ching Hsueh and Shao-Yi Chien, "<strong>A Low-Power Self-Adaptive Processor for Continuous Nonlinear and Non-stationary Signal Analysis</strong>", IEEE Transactions on Signal Processing, <i>in progress</i>.&nbsp&nbsp<br><br></p>
			<!--[<a href="" target="_blank">PDF</a>]-->
			<spacer1></spacer1>

			<h3>AWARDS AND HONORS</h3>
			<p><ul>
			<li><strong>1st Place – Student Engineering Papers Competition (Electronics Category)</strong>, Chinese Institute of Engineers, May 2015.</li> <br>

			<li><strong>Professor Liang-Chia Chen Memorial Scholarship</strong>, Liang-Chia Chen Memorial Foundation, May 2015.</li><br>
			<li><strong>2nd Prize Award</strong> – <strong>2014 Mobileheroes Competition (Smart Handheld Devices Design and Development Category)</strong>, Industrial Development Bureau, Ministry of Economic Affairs, Taiwan, December 2014.</li><br>
			<li><strong>3rd Prize Award (thrice) – 2013, 2014, and 2015 National Integrated Circuit Design Contest (Cell-Based IC Design Category for Graduate Level)</strong>, Ministry of Education, Taiwan, July 2013, 2014 and 2015.</li><br>
			<li><strong>President Award (twice) – (Top5% of academic achievement)</strong>, NTU, Fall 2012 and Spring 2013.</li> <br>
			<li><strong>Outstanding Award in Service-Learning Education</strong>, NTU, Jan. 2013.</li><br>
			<li><strong>Finalist – 2012 National Integrated Circuit Design Contest</strong>, Taiwan, April 2012.</li><br>
			<li><strong>Applied Young Talent Award (Seeds of Technology)</strong>, Applied Materials, Inc., July 2011.</li><br>
			<li><strong>Honorable Mention Award – 11th Asian Physics Olympiad</strong>, May 2010.</li><br>
			<li><strong>Outstanding Essay Award – General English Proficiency Test (GEPT)</strong>, March 2009.</li>
			</ul>
			</p>

			<spacer1></spacer1>

			<h3>RESEARCH</h3>
			<h4><b>VLSI Design and Implementation of On-Line Local Mean Decomposition (LMD)</b></h4>
			<p><i>June 2013 – present<br>
			Independent Researcher, Advisor: Prof. Shao-Yi, Chien</i><br>
			· Developed a novel LMD algorithm with low latency, low computational loading and low power consumption for real-time on-line ECG signal noise removal, and published a paper at BioCAS 2014 held in Lausanne, Switzerland.  <br>
			· Designed an on-line LMD processor with 2.28mw total power, 2.33mm2 core area, and 4.9ms computational latency for wearable biomedical applications, and published a paper (oral presentation) at EDSSC 2015 held in Singapore.</p><br>
			
			<br>
			<h4><b>Development of Smart Kinesiology Tape</b></h4>
			<p><i>Sep. 2014 – July 2015<br>
			Project Leader, Advisor: Prof. Polly Huang</i><br>
			· Surveyed various aspects of developing small wearable devices, including low-power communication techniques, 	 energy harvesting techniques, and market analysis.<br>
			· Crafted a complete plan of Smart Kinesiology Tape development, as well as implemented an early prototype that visualizes stretch level of the tape via Arduino.</p><br>
			
			<br>
			<h4><b>EyeWatch</b></h4>
			<p><i>Fall 2014<br>
			Project Member/ NTU Mobile HCI Research Lab, NTU-CSIE, Advisor: Prof. Mike Chen</i><br>
			· Worked with a team of 5, consisting of 3 MS students and 2 undergrads to explore using palm as a novel input interface, conduct extensive user studies as well as design and implement the system.<br>
			· Won 2nd prize of Smart Handheld Device User Experience Design and Implementation Category, 2014 Mobilehero Competition and attracted attention from industry as well as from startup accelerators.</p><br>

			<br>
			<h4><b>MotionMixer</b></h4>
			<p><i>Spring 2014<br>
			Project Leader/ Team Project of Network and Multimedia Lab, Instructor: Prof. Tsung-Nan Lin</i><br>
			· Designed a handheld motion-mixer device with a dedicated iOS application that can play music and various DJ sound effects according to user's hand movements.</p><br>

			<br>
			<h4><b>Hand-Tracking Quadcopter</b></h4>
			<p><i>Fall 2013<br>
			Co-Project Leader/ Team Project of Digital Circuit Lab, Instructor: Prof. Shao-Yi, Chien</i><br>
			. Developed a gesture-control flying pet system consisting of a quadcopter equipped with various sensors, two Arduino boards with Bluetooth shields, and an Altera DE2-115 FPGA board.</p><br>

			<br>
			<h4><b>VLSI Implementation of Discrete Cosine Transform (DCT) Engine</b></h4>
			<p><i>Fall 2012<br>
			Independent Coursework of Computer-Aided VLSI System Design (CVSD) Class
			Instructor: Prof. Yi-Chang Lu; Ranking Top 5% of the class</i><br>
			· Developed a VLSI chip for processing two-dimensional DCT using row-column decomposition algorithm.</p><br>
			

			<spacer1></spacer1>


			<h3>CERTIFICATE</h3>
			<h4><b>Digital Integrated Circuit Design Qualification Test, National Chip Implementation Center, Hsinchu, Taiwan</b></h4>
			<p><i>Oct. 2013</i><br>
			Design: 92/100, Theory: 90/100</p><br>
			

			<spacer1></spacer1>


			<h3>SKILLS</h3>
			<p>· Programming: C/C++, Verilog, PSpice, Matlab, Arduino, Javascript, Objective-C<br>
			· CAD tools: Cadence NC-Sim, SimVision, SoC Encounter, Synopsys nWave, Design Vision<br>
			· FPGA System Design: Altera Quartus II (SOPC Builder), ModelSim-Altera<br></p>
			
			<spacer1></spacer1>
			<br><br><br>
			</p>
    </div>

    

    <div style="clear: both;"></div>

  </div>



  <div id="footer"> <span>© 2015 H.C.Hsueh | All Rights Reserved  </span> 
  </div>

</div>
</body>
</html>
