<p>
    [1] A. Cerdeira, O. Moldovan, B. Iñiguez and M. Estrada, “Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs”, Solid-State Electronics, 52 (2008) 830-837.
    <a href="http://dx.doi.org/10.1016/j.sse.2007.10.046" target="_blank">(link)</a>
</p>
<p>
    [2] Cerdeira A, Iñiguez B, Estrada M. “Compact model for short channel symmetric doped double-gate MOSFETs” Solid-State Electronics 2008; 52: 1064-1070
    <a href="http://dx.doi.org/10.1016/j.sse.2008.03.009" target="_blank">(link)</a>
</p>
<p>
    [3] J. Alvarado, B. Iñiguez, M. Estrada, D. Flandre and A. Cerdeira, “Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation”, Int. J. Numer. Model. 2010: 23: 88-106.
    <a href="http://onlinelibrary.wiley.com/doi/10.1002/jnm.725/pdf" target="_blank">(link)</a>
</p>
<p>
    [4] A. Cerdeira, I. Garduño, J. Tinoco, R. Ritzenthaler, J. Franco, M. Togo, T. Chiarella, C. Claeys, “Charge based DC compact modeling of bulk FinFET transistor”, Solid-State Electronics 87 (2013) 11-16.
    <a href="http://dx.doi.org/10.1016/j.sse.2013.04.028" target="_blank">(link)</a>
</p>
<p>
    [5] Ghader Darbandy, Thomas Gneiting, Heidrum Alius, Joaquín Alvarado, Antonio Cerdeira and Benjamín Iñiguez, “Automatic parameter extraction techniques in IC-CAP for a compact double gate MOSFET model”, Semicond. Sci. Technol. 28 (2013) 055014 (1-8).
    <a href="http://iopscience.iop.org/0268-1242/28/5/055014" target="_blank">(link)</a>
</p>
