0.7
2020.2
<<<<<<< HEAD
Apr 18 2022
16:05:34
E:/Vivado/steve/project_4/4010_lab_4.sim/sim_1/behav/xsim/glbl.v,1666668299,verilog,,,,glbl,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/imports/new/control_unit_tb.sv,1666671579,systemVerilog,,,,control_unit_tb,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/new/ALU_decoder_tb.sv,1666674231,systemVerilog,,,,ALU_decoder_tb,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sources_1/imports/new/ALU_decoder.sv,1666672100,systemVerilog,,E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/new/ALU_decoder_tb.sv,,ALU_decoder,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sources_1/new/control_unit.sv,1666671370,systemVerilog,,E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/imports/new/control_unit_tb.sv,,control_unit,,uvm,,,,,,
=======
Jun 10 2021
20:04:57
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/imports/new/sign_extender_tb.sv,1666663288,systemVerilog,,,,sign_extender_tb,,uvm,,,,,,
,,,,,,tb_datapath,,,,,,,,
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv,1666659440,systemVerilog,,C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv,,mux2_1,,uvm,,,,,,
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv,1666667418,systemVerilog,,C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv,,pc,,uvm,,,,,,
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv,1666658962,systemVerilog,,C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv,,pc_plus_4,,uvm,,,,,,
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv,1666658962,systemVerilog,,C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv,,pc_target,,uvm,,,,,,
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/sign_extender.sv,1666659440,systemVerilog,,C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/imports/new/sign_extender_tb.sv,,sign_extender,,uvm,,,,,,
C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv,1666667473,systemVerilog,,C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv,,datapath,,uvm,,,,,,
>>>>>>> 9c8ffcce526d4a22c6a071ade99b7f82d69be976
