Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'VmodCAM_Ref'

Design Information
------------------
Command Line   : map -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -p xc6slx45-csg324-3 -w -logic_opt off -ol std -t 1 -xt 0 -r 4 -global_opt
area -equivalent_register_removal on -mt 2 -detail -ir off -pr i -lc auto -power
off -o VmodCAM_Ref_map.ncd VmodCAM_Ref.ngd VmodCAM_Ref.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Apr 16 15:55:41 2015

Running global optimization...
Mapping design into LUTs...
WARNING:MapLib:701 - Signal SW_I<5> connected to top level port SW_I<5> has been
   removed.
WARNING:MapLib:701 - Signal SW_I<4> connected to top level port SW_I<4> has been
   removed.
WARNING:MapLib:701 - Signal SW_I<3> connected to top level port SW_I<3> has been
   removed.
WARNING:MapLib:701 - Signal SW_I<2> connected to top level port SW_I<2> has been
   removed.
WARNING:MapLib:701 - Signal SW_I<1> connected to top level port SW_I<1> has been
   removed.
WARNING:MapLib:701 - Signal SW_I<0> connected to top level port SW_I<0> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<7> connected to top level port IO_O<7> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<6> connected to top level port IO_O<6> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<5> connected to top level port IO_O<5> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<4> connected to top level port IO_O<4> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<3> connected to top level port IO_O<3> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<2> connected to top level port IO_O<2> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<1> connected to top level port IO_O<1> has been
   removed.
WARNING:MapLib:701 - Signal IO_O<0> connected to top level port IO_O<0> has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3402 - The Clock Modifying COMP, Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst, has the attribute CLK_FEEDBACK set to NONE.  No
   phase relationship exists between the input and output clocks of this Clock Modifying COMP. Data paths between these clock domains must
   be constrained using FROM/TO constraints.
WARNING:Timing:3159 - The DCM, Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK.
   No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP | SETUP       |    -0.981ns|   132.017ns|       4|        3924
   "Inst_SysCon_pllout_x1" TS_Inst_SysCon_I | HOLD        |     0.060ns|            |       0|           0
  nst_dcm_recfg_clkfx HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP | SETUP       |     3.380ns|     1.250ns|       0|           0
   "Inst_SysCon_pllout_x2" TS_Inst_SysCon_I | HOLD        |    -0.954ns|            |      20|       18972
  nst_dcm_recfg_clkfx * 2 HIGH 50%          | MINPERIOD   |     2.900ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
* OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE C | SETUP       |    -0.755ns|     2.005ns|     141|       43687
  OMP "CAMB_PCLK_I" "RISING"                | HOLD        |     5.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TI | MINPERIOD   |    -0.249ns|     1.249ns|       1|         249
  MEGRP "Inst_SysCon_ddr2clk_2x_180" TS_CLK |             |            |            |        |            
  _I * 10 PHASE 0.500050005 ns HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGR | MINPERIOD   |    -0.249ns|     1.249ns|       1|         249
  P "Inst_SysCon_ddr2clk_2x" TS_CLK_I * 10  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PER | SETUP       |    38.973ns|     2.697ns|       0|           0
  IOD TIMEGRP "Inst_SysCon_Inst_dcm_fixed_c | HOLD        |    -0.097ns|            |     130|       12482
  lkfx" TS_CLK_I * 0.24 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PER | MINLOWPULSE |     5.926ns|     3.334ns|       0|           0
  IOD TIMEGRP "Inst_SysCon_Inst_dcm_recfg_c |             |            |            |        |            
  lkfx" TS_CLK_I * 1.08 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 M | SETUP       |     7.502ns|     2.499ns|       0|           0
  Hz HIGH 50%                               | HOLD        |     0.153ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE C | SETUP       |     0.468ns|     0.782ns|       0|           0
  OMP "CAMA_PCLK_I" "RISING"                | HOLD        |     5.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD T | SETUP       |     5.037ns|     2.963ns|       0|           0
  IMEGRP "Inst_SysCon_mcb_drp_clk_bfg" TS_C | HOLD        |     0.106ns|            |       0|           0
  LK_I * 1.25 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCL | SETUP       |     6.067ns|     6.433ns|       0|           0
  K_I" 80 MHz HIGH 50%                      | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCL | SETUP       |     9.436ns|     3.064ns|       0|           0
  K_I" 80 MHz HIGH 50%                      | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH | MINPERIOD   |    32.274ns|     1.059ns|       0|           0
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 =  | MINPERIOD   |    39.940ns|     1.730ns|       0|           0
  PERIOD TIMEGRP "Inst_SysCon_Inst_dcm_fixe |             |            |            |        |            
  d_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354 |             |            |            |        |            
  169 ns HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP | N/A         |         N/A|         N/A|     N/A|         N/A
   "Inst_SysCon_pllout_xs" TS_Inst_SysCon_I |             |            |            |        |            
  nst_dcm_recfg_clkfx * 10 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CLK_I                       |     10.001ns|      5.340ns|    142.578ns|            0|          156|          340|   
    22761|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|    132.017ns|            0|           24|            0|   
     3083|
| clkfx                         |             |             |             |             |             |             |   
         |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      1.730ns|          N/A|           20|            0|           83|   
        0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|   
        0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|    132.017ns|          N/A|            4|            0|         3000|   
        0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      2.697ns|          N/A|          130|            0|         6010|   
        0|
| clkfx                         |             |             |             |             |             |             |   
         |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|   
        0|
| clkfx180                      |             |             |             |             |             |             |   
         |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|   
        0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|   
        0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      2.963ns|          N/A|            0|            0|        13668|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

6 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 1 secs 
Total CPU  time at the beginning of Placer: 58 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2ffadd15) REAL time: 1 mins 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2ffadd15) REAL time: 1 mins 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2ffadd15) REAL time: 1 mins 5 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3156dfeb) REAL time: 1 mins 38 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3156dfeb) REAL time: 1 mins 38 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3156dfeb) REAL time: 1 mins 38 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3156dfeb) REAL time: 1 mins 38 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3156dfeb) REAL time: 1 mins 38 secs 

Phase 9.8  Global Placement
..............................
.................................................................................................................................................
.......................
..................
Phase 9.8  Global Placement (Checksum:682ef3ce) REAL time: 1 mins 59 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:682ef3ce) REAL time: 1 mins 59 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:173373e0) REAL time: 2 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:173373e0) REAL time: 2 mins 4 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7e4b2531) REAL time: 2 mins 4 secs 

Total REAL time to Placer completion: 2 mins 7 secs 
Total CPU  time to Placer completion: 2 mins 6 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut6883_576 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut6879_574 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut6875_572 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut6871_570 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut6867_568 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut6863_566 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut6887_578 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   25
Slice Logic Utilization:
  Number of Slice Registers:                 2,241 out of  54,576    4%
    Number used as Flip Flops:               2,233
    Number used as Latches:                      7
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      2,775 out of  27,288   10%
    Number used as logic:                    2,540 out of  27,288    9%
      Number using O6 output only:           1,894
      Number using O5 output only:             173
      Number using O5 and O6:                  473
      Number used as ROM:                        0
    Number used as Memory:                      91 out of   6,408    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:           34
        Number using O6 output only:             1
        Number using O5 output only:             1
        Number using O5 and O6:                 32
      Number used as Shift Register:            57
        Number using O6 output only:             9
        Number using O5 output only:             0
        Number using O5 and O6:                 48
    Number used exclusively as route-thrus:    144
      Number with same-slice register load:    125
      Number with same-slice carry load:        19
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,096 out of   6,822   16%
  Number of MUXCYs used:                     1,432 out of  13,644   10%
  Number of LUT Flip Flop pairs used:        3,055
    Number with an unused Flip Flop:         1,102 out of   3,055   36%
    Number with an unused LUT:                 280 out of   3,055    9%
    Number of fully used LUT-FF pairs:       1,673 out of   3,055   54%
    Number of unique control sets:             122
    Number of slice register sites lost
      to control set restrictions:             477 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     218   48%
    Number of LOCed IOBs:                      106 out of     106  100%
    IOB Flip Flops:                             10
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                         27 out of     232   11%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   8 out of     376    2%
    Number used as ILOGIC2s:                     8
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           46 out of      58   79%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.86

Peak Memory Usage:  674 MB
Total REAL time to MAP completion:  2 mins 10 secs 
Total CPU time to MAP completion (all processors):   2 mins 9 secs 

Mapping completed.
See MAP report file "VmodCAM_Ref_map.mrp" for details.
