|uc1
clk_pc <= pll1:inst9.c0
de0_clk => pll1:inst9.inclk0
de0_clk => pll_vga:inst13.inclk0
nRST => inst11.IN0
nRST => vga_module:inst14.reset
nRST => fetch:inst4.nreset
nRST => super_register_bank:inst2.nreset
nRST => constant_reg:inst6.nreset
clk_rom <= pll1:inst9.c1
clk_ram <= pll1:inst9.c2
clk_k <= pll1:inst9.c3
clk_reg <= pll1:inst9.c4
vga_hsync <= vga_module:inst14.vga_hsync
PI0[0] => super_register_bank:inst2.PI0[0]
PI0[1] => super_register_bank:inst2.PI0[1]
PI0[2] => super_register_bank:inst2.PI0[2]
PI0[3] => super_register_bank:inst2.PI0[3]
PI0[4] => super_register_bank:inst2.PI0[4]
PI0[5] => super_register_bank:inst2.PI0[5]
PI0[6] => super_register_bank:inst2.PI0[6]
PI0[7] => super_register_bank:inst2.PI0[7]
PI0[8] => super_register_bank:inst2.PI0[8]
PI0[9] => super_register_bank:inst2.PI0[9]
PI0[10] => super_register_bank:inst2.PI0[10]
PI0[11] => super_register_bank:inst2.PI0[11]
PI0[12] => super_register_bank:inst2.PI0[12]
PI0[13] => super_register_bank:inst2.PI0[13]
PI0[14] => super_register_bank:inst2.PI0[14]
PI0[15] => super_register_bank:inst2.PI0[15]
PI1[0] => super_register_bank:inst2.PI1[0]
PI1[1] => super_register_bank:inst2.PI1[1]
PI1[2] => super_register_bank:inst2.PI1[2]
PI1[3] => super_register_bank:inst2.PI1[3]
PI1[4] => super_register_bank:inst2.PI1[4]
PI1[5] => super_register_bank:inst2.PI1[5]
PI1[6] => super_register_bank:inst2.PI1[6]
PI1[7] => super_register_bank:inst2.PI1[7]
PI1[8] => super_register_bank:inst2.PI1[8]
PI1[9] => super_register_bank:inst2.PI1[9]
PI1[10] => super_register_bank:inst2.PI1[10]
PI1[11] => super_register_bank:inst2.PI1[11]
PI1[12] => super_register_bank:inst2.PI1[12]
PI1[13] => super_register_bank:inst2.PI1[13]
PI1[14] => super_register_bank:inst2.PI1[14]
PI1[15] => super_register_bank:inst2.PI1[15]
B[0] <= super_register_bank:inst2.Data_B[0]
B[1] <= super_register_bank:inst2.Data_B[1]
B[2] <= super_register_bank:inst2.Data_B[2]
B[3] <= super_register_bank:inst2.Data_B[3]
B[4] <= super_register_bank:inst2.Data_B[4]
B[5] <= super_register_bank:inst2.Data_B[5]
B[6] <= super_register_bank:inst2.Data_B[6]
B[7] <= super_register_bank:inst2.Data_B[7]
B[8] <= super_register_bank:inst2.Data_B[8]
B[9] <= super_register_bank:inst2.Data_B[9]
B[10] <= super_register_bank:inst2.Data_B[10]
B[11] <= super_register_bank:inst2.Data_B[11]
B[12] <= super_register_bank:inst2.Data_B[12]
B[13] <= super_register_bank:inst2.Data_B[13]
B[14] <= super_register_bank:inst2.Data_B[14]
B[15] <= super_register_bank:inst2.Data_B[15]
vga_vsync <= vga_module:inst14.vga_vsync
vga_e <= VGA_EN.DB_MAX_OUTPUT_PORT_TYPE
OC_out[0] <= OPCODE[0].DB_MAX_OUTPUT_PORT_TYPE
OC_out[1] <= OPCODE[1].DB_MAX_OUTPUT_PORT_TYPE
OC_out[2] <= OPCODE[2].DB_MAX_OUTPUT_PORT_TYPE
OC_out[3] <= OPCODE[3].DB_MAX_OUTPUT_PORT_TYPE
OC_out[4] <= OPCODE[4].DB_MAX_OUTPUT_PORT_TYPE
OC_out[5] <= OPCODE[5].DB_MAX_OUTPUT_PORT_TYPE
OC_out[6] <= OPCODE[6].DB_MAX_OUTPUT_PORT_TYPE
OC_out[7] <= OPCODE[7].DB_MAX_OUTPUT_PORT_TYPE
OC_out[8] <= OPCODE[8].DB_MAX_OUTPUT_PORT_TYPE
OC_out[9] <= OPCODE[9].DB_MAX_OUTPUT_PORT_TYPE
OC_out[10] <= OPCODE[10].DB_MAX_OUTPUT_PORT_TYPE
OC_out[11] <= OPCODE[11].DB_MAX_OUTPUT_PORT_TYPE
OC_out[12] <= OPCODE[12].DB_MAX_OUTPUT_PORT_TYPE
OC_out[13] <= OPCODE[13].DB_MAX_OUTPUT_PORT_TYPE
OC_out[14] <= OPCODE[14].DB_MAX_OUTPUT_PORT_TYPE
OC_out[15] <= OPCODE[15].DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[0] <= vga_address[0].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[1] <= vga_address[1].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[2] <= vga_address[2].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[3] <= vga_address[3].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[4] <= vga_address[4].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[5] <= vga_address[5].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[6] <= vga_address[6].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[7] <= vga_address[7].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[8] <= vga_address[8].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[9] <= vga_address[9].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[10] <= vga_address[10].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[11] <= vga_address[11].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[12] <= vga_address[12].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[13] <= vga_address[13].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[14] <= vga_address[14].DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_module:inst14.vga_rgb[0]
vga_rgb[1] <= vga_module:inst14.vga_rgb[1]
vga_rgb[2] <= vga_module:inst14.vga_rgb[2]
WR_out[0] <= WR[0].DB_MAX_OUTPUT_PORT_TYPE
WR_out[1] <= WR[1].DB_MAX_OUTPUT_PORT_TYPE
WR_out[2] <= WR[2].DB_MAX_OUTPUT_PORT_TYPE
WR_out[3] <= WR[3].DB_MAX_OUTPUT_PORT_TYPE
WR_out[4] <= WR[4].DB_MAX_OUTPUT_PORT_TYPE
WR_out[5] <= WR[5].DB_MAX_OUTPUT_PORT_TYPE
WR_out[6] <= WR[6].DB_MAX_OUTPUT_PORT_TYPE
WR_out[7] <= WR[7].DB_MAX_OUTPUT_PORT_TYPE
WR_out[8] <= WR[8].DB_MAX_OUTPUT_PORT_TYPE
WR_out[9] <= WR[9].DB_MAX_OUTPUT_PORT_TYPE
WR_out[10] <= WR[10].DB_MAX_OUTPUT_PORT_TYPE
WR_out[11] <= WR[11].DB_MAX_OUTPUT_PORT_TYPE
WR_out[12] <= WR[12].DB_MAX_OUTPUT_PORT_TYPE
WR_out[13] <= WR[13].DB_MAX_OUTPUT_PORT_TYPE
WR_out[14] <= WR[14].DB_MAX_OUTPUT_PORT_TYPE
WR_out[15] <= WR[15].DB_MAX_OUTPUT_PORT_TYPE
z[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= C[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= C[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= C[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= C[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= C[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= C[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= C[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= C[15].DB_MAX_OUTPUT_PORT_TYPE


|uc1|pll1:inst9
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|uc1|pll1:inst9|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|uc1|pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|uc1|vga_module:inst14
pixel_rgb[0] => vga_rgb.DATAB
pixel_rgb[1] => vga_rgb.DATAB
pixel_rgb[2] => vga_rgb.DATAB
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_h_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => next_v_count.OUTPUTSELECT
reset => v_count[0].ENA
reset => v_count[1].ENA
reset => v_count[2].ENA
reset => v_count[3].ENA
reset => v_count[4].ENA
reset => v_count[5].ENA
reset => v_count[6].ENA
reset => v_count[7].ENA
reset => v_count[8].ENA
reset => v_count[9].ENA
reset => h_count[0].ENA
reset => h_count[1].ENA
reset => h_count[2].ENA
reset => h_count[3].ENA
reset => h_count[4].ENA
reset => h_count[5].ENA
reset => h_count[6].ENA
reset => h_count[7].ENA
reset => h_count[8].ENA
reset => h_count[9].ENA
clock => next_v_count[0].CLK
clock => next_v_count[1].CLK
clock => next_v_count[2].CLK
clock => next_v_count[3].CLK
clock => next_v_count[4].CLK
clock => next_v_count[5].CLK
clock => next_v_count[6].CLK
clock => next_v_count[7].CLK
clock => next_v_count[8].CLK
clock => next_v_count[9].CLK
clock => next_h_count[0].CLK
clock => next_h_count[1].CLK
clock => next_h_count[2].CLK
clock => next_h_count[3].CLK
clock => next_h_count[4].CLK
clock => next_h_count[5].CLK
clock => next_h_count[6].CLK
clock => next_h_count[7].CLK
clock => next_h_count[8].CLK
clock => next_h_count[9].CLK
clock => v_count[0].CLK
clock => v_count[1].CLK
clock => v_count[2].CLK
clock => v_count[3].CLK
clock => v_count[4].CLK
clock => v_count[5].CLK
clock => v_count[6].CLK
clock => v_count[7].CLK
clock => v_count[8].CLK
clock => v_count[9].CLK
clock => h_count[0].CLK
clock => h_count[1].CLK
clock => h_count[2].CLK
clock => h_count[3].CLK
clock => h_count[4].CLK
clock => h_count[5].CLK
clock => h_count[6].CLK
clock => h_count[7].CLK
clock => h_count[8].CLK
clock => h_count[9].CLK
vga_hsync <= always1.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= always1.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[0] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[1] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[2] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[3] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[4] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[5] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[6] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[7] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[8] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[9] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[10] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[11] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[12] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[13] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[14] <= pixel_address.DB_MAX_OUTPUT_PORT_TYPE


|uc1|pll_vga:inst13
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|uc1|pll_vga:inst13|altpll:altpll_component
inclk[0] => pll_vga_altpll:auto_generated.inclk[0]
inclk[1] => pll_vga_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|uc1|pll_vga:inst13|altpll:altpll_component|pll_vga_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|uc1|vga_ram:inst16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b


|uc1|vga_ram:inst16|altsyncram:altsyncram_component
wren_a => altsyncram_i7m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i7m1:auto_generated.data_a[0]
data_a[1] => altsyncram_i7m1:auto_generated.data_a[1]
data_a[2] => altsyncram_i7m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_i7m1:auto_generated.address_a[0]
address_a[1] => altsyncram_i7m1:auto_generated.address_a[1]
address_a[2] => altsyncram_i7m1:auto_generated.address_a[2]
address_a[3] => altsyncram_i7m1:auto_generated.address_a[3]
address_a[4] => altsyncram_i7m1:auto_generated.address_a[4]
address_a[5] => altsyncram_i7m1:auto_generated.address_a[5]
address_a[6] => altsyncram_i7m1:auto_generated.address_a[6]
address_a[7] => altsyncram_i7m1:auto_generated.address_a[7]
address_a[8] => altsyncram_i7m1:auto_generated.address_a[8]
address_a[9] => altsyncram_i7m1:auto_generated.address_a[9]
address_a[10] => altsyncram_i7m1:auto_generated.address_a[10]
address_a[11] => altsyncram_i7m1:auto_generated.address_a[11]
address_a[12] => altsyncram_i7m1:auto_generated.address_a[12]
address_a[13] => altsyncram_i7m1:auto_generated.address_a[13]
address_a[14] => altsyncram_i7m1:auto_generated.address_a[14]
address_b[0] => altsyncram_i7m1:auto_generated.address_b[0]
address_b[1] => altsyncram_i7m1:auto_generated.address_b[1]
address_b[2] => altsyncram_i7m1:auto_generated.address_b[2]
address_b[3] => altsyncram_i7m1:auto_generated.address_b[3]
address_b[4] => altsyncram_i7m1:auto_generated.address_b[4]
address_b[5] => altsyncram_i7m1:auto_generated.address_b[5]
address_b[6] => altsyncram_i7m1:auto_generated.address_b[6]
address_b[7] => altsyncram_i7m1:auto_generated.address_b[7]
address_b[8] => altsyncram_i7m1:auto_generated.address_b[8]
address_b[9] => altsyncram_i7m1:auto_generated.address_b[9]
address_b[10] => altsyncram_i7m1:auto_generated.address_b[10]
address_b[11] => altsyncram_i7m1:auto_generated.address_b[11]
address_b[12] => altsyncram_i7m1:auto_generated.address_b[12]
address_b[13] => altsyncram_i7m1:auto_generated.address_b[13]
address_b[14] => altsyncram_i7m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i7m1:auto_generated.clock0
clock1 => altsyncram_i7m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_i7m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i7m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i7m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|uc1|vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_lsa:decode2.data[0]
address_a[13] => decode_lsa:wren_decode_a.data[0]
address_a[14] => decode_lsa:decode2.data[1]
address_a[14] => decode_lsa:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_e8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_e8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_0nb:mux3.result[0]
q_b[1] <= mux_0nb:mux3.result[1]
q_b[2] <= mux_0nb:mux3.result[2]
wren_a => decode_lsa:decode2.enable
wren_a => decode_lsa:wren_decode_a.enable


|uc1|vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|decode_lsa:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|uc1|vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|decode_e8a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|uc1|vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|decode_lsa:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|uc1|vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|mux_0nb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|uc1|decoder:inst1
OPCODE[0] => Dadd[0]$latch.DATAIN
OPCODE[0] => Sel_A[0].DATAIN
OPCODE[1] => Dadd[1]$latch.DATAIN
OPCODE[1] => Sel_A[1].DATAIN
OPCODE[2] => Dadd[2]$latch.DATAIN
OPCODE[2] => Sel_A[2].DATAIN
OPCODE[3] => Dadd[3]$latch.DATAIN
OPCODE[3] => Sel_A[3].DATAIN
OPCODE[4] => Dadd[4]$latch.DATAIN
OPCODE[4] => Sel_A[4].DATAIN
OPCODE[5] => Selector14.IN7
OPCODE[5] => Dadd[5]$latch.DATAIN
OPCODE[6] => Selector16.IN3
OPCODE[6] => Dadd[6]$latch.DATAIN
OPCODE[7] => Selector17.IN3
OPCODE[7] => Dadd[7]$latch.DATAIN
OPCODE[8] => Decoder0.IN7
OPCODE[8] => Selector18.IN3
OPCODE[8] => Dadd[8]$latch.DATAIN
OPCODE[8] => Equal0.IN7
OPCODE[8] => Equal1.IN7
OPCODE[9] => Decoder0.IN6
OPCODE[9] => Selector19.IN3
OPCODE[9] => Dadd[9]$latch.DATAIN
OPCODE[9] => Equal0.IN6
OPCODE[9] => Equal1.IN6
OPCODE[10] => Decoder0.IN5
OPCODE[10] => Equal0.IN5
OPCODE[10] => Equal1.IN5
OPCODE[11] => Decoder0.IN4
OPCODE[11] => Equal0.IN4
OPCODE[11] => Equal1.IN4
OPCODE[12] => Decoder0.IN3
OPCODE[12] => Equal0.IN3
OPCODE[12] => Equal1.IN2
OPCODE[13] => Decoder0.IN2
OPCODE[13] => Equal0.IN1
OPCODE[13] => Equal1.IN1
OPCODE[14] => Decoder0.IN1
OPCODE[14] => Equal0.IN0
OPCODE[14] => Equal1.IN0
OPCODE[15] => Decoder0.IN0
OPCODE[15] => Equal0.IN2
OPCODE[15] => Equal1.IN3
ALUC[0] <= ALUC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SH[0] <= <GND>
SH[1] <= <GND>
KMux <= KMux$latch.DB_MAX_OUTPUT_PORT_TYPE
MR <= MR$latch.DB_MAX_OUTPUT_PORT_TYPE
MW <= MW$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_A[0] <= OPCODE[0].DB_MAX_OUTPUT_PORT_TYPE
Sel_A[1] <= OPCODE[1].DB_MAX_OUTPUT_PORT_TYPE
Sel_A[2] <= OPCODE[2].DB_MAX_OUTPUT_PORT_TYPE
Sel_A[3] <= OPCODE[3].DB_MAX_OUTPUT_PORT_TYPE
Sel_A[4] <= OPCODE[4].DB_MAX_OUTPUT_PORT_TYPE
Sel_B[0] <= <GND>
Sel_B[1] <= Sel_B[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_B[2] <= <GND>
Sel_B[3] <= <GND>
Sel_B[4] <= <GND>
Sel_B[5] <= Sel_B[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_C[0] <= Sel_C[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_C[1] <= Sel_C[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_C[2] <= Sel_C[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_C[3] <= Sel_C[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_C[4] <= Sel_C[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Sel_C[5] <= Sel_C[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Type[0] <= Type[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Type[1] <= Type[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Type[2] <= Type[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Type[3] <= Type[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Type[4] <= Type[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Type[5] <= Type[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Type[6] <= Type[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[0] <= Dadd[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[1] <= Dadd[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[2] <= Dadd[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[3] <= Dadd[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[4] <= Dadd[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[5] <= Dadd[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[6] <= Dadd[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[7] <= Dadd[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[8] <= Dadd[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dadd[9] <= Dadd[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
VGA <= always0.DB_MAX_OUTPUT_PORT_TYPE


|uc1|rom1:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|uc1|rom1:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mr91:auto_generated.address_a[0]
address_a[1] => altsyncram_mr91:auto_generated.address_a[1]
address_a[2] => altsyncram_mr91:auto_generated.address_a[2]
address_a[3] => altsyncram_mr91:auto_generated.address_a[3]
address_a[4] => altsyncram_mr91:auto_generated.address_a[4]
address_a[5] => altsyncram_mr91:auto_generated.address_a[5]
address_a[6] => altsyncram_mr91:auto_generated.address_a[6]
address_a[7] => altsyncram_mr91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mr91:auto_generated.q_a[0]
q_a[1] <= altsyncram_mr91:auto_generated.q_a[1]
q_a[2] <= altsyncram_mr91:auto_generated.q_a[2]
q_a[3] <= altsyncram_mr91:auto_generated.q_a[3]
q_a[4] <= altsyncram_mr91:auto_generated.q_a[4]
q_a[5] <= altsyncram_mr91:auto_generated.q_a[5]
q_a[6] <= altsyncram_mr91:auto_generated.q_a[6]
q_a[7] <= altsyncram_mr91:auto_generated.q_a[7]
q_a[8] <= altsyncram_mr91:auto_generated.q_a[8]
q_a[9] <= altsyncram_mr91:auto_generated.q_a[9]
q_a[10] <= altsyncram_mr91:auto_generated.q_a[10]
q_a[11] <= altsyncram_mr91:auto_generated.q_a[11]
q_a[12] <= altsyncram_mr91:auto_generated.q_a[12]
q_a[13] <= altsyncram_mr91:auto_generated.q_a[13]
q_a[14] <= altsyncram_mr91:auto_generated.q_a[14]
q_a[15] <= altsyncram_mr91:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|uc1|rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|uc1|fetch:inst4
clk => stack.we_a.CLK
clk => stack.waddr_a[1].CLK
clk => stack.waddr_a[0].CLK
clk => stack.data_a[10].CLK
clk => stack.data_a[9].CLK
clk => stack.data_a[8].CLK
clk => stack.data_a[7].CLK
clk => stack.data_a[6].CLK
clk => stack.data_a[5].CLK
clk => stack.data_a[4].CLK
clk => stack.data_a[3].CLK
clk => stack.data_a[2].CLK
clk => stack.data_a[1].CLK
clk => stack.data_a[0].CLK
clk => tos[0].CLK
clk => tos[1].CLK
clk => tos[2].CLK
clk => tos[3].CLK
clk => tos[4].CLK
clk => tos[5].CLK
clk => tos[6].CLK
clk => tos[7].CLK
clk => tos[8].CLK
clk => tos[9].CLK
clk => tos[10].CLK
clk => tos[11].CLK
clk => tos[12].CLK
clk => tos[13].CLK
clk => tos[14].CLK
clk => tos[15].CLK
clk => tos[16].CLK
clk => tos[17].CLK
clk => tos[18].CLK
clk => tos[19].CLK
clk => tos[20].CLK
clk => tos[21].CLK
clk => tos[22].CLK
clk => tos[23].CLK
clk => tos[24].CLK
clk => tos[25].CLK
clk => tos[26].CLK
clk => tos[27].CLK
clk => tos[28].CLK
clk => tos[29].CLK
clk => tos[30].CLK
clk => tos[31].CLK
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[10]~reg0.ADATA
clk => PC[9]~reg0.ADATA
clk => PC[8]~reg0.ADATA
clk => PC[7]~reg0.ADATA
clk => PC[6]~reg0.ADATA
clk => PC[5]~reg0.ADATA
clk => PC[4]~reg0.ADATA
clk => PC[3]~reg0.ADATA
clk => PC[2]~reg0.ADATA
clk => PC[1]~reg0.ADATA
clk => PC[0]~reg0.ADATA
clk => stack.CLK0
nreset => comb.IN1
nreset => PC[0]~reg0.ALOAD
nreset => PC[1]~reg0.ALOAD
nreset => PC[2]~reg0.ALOAD
nreset => PC[3]~reg0.ALOAD
nreset => PC[4]~reg0.ALOAD
nreset => PC[5]~reg0.ALOAD
nreset => PC[6]~reg0.ALOAD
nreset => PC[7]~reg0.ALOAD
nreset => PC[8]~reg0.ALOAD
nreset => PC[9]~reg0.ALOAD
nreset => PC[10]~reg0.ALOAD
nreset => tos[0].ENA
nreset => tos[31].ENA
nreset => tos[30].ENA
nreset => tos[29].ENA
nreset => tos[28].ENA
nreset => tos[27].ENA
nreset => tos[26].ENA
nreset => tos[25].ENA
nreset => tos[24].ENA
nreset => tos[23].ENA
nreset => tos[22].ENA
nreset => tos[21].ENA
nreset => tos[20].ENA
nreset => tos[19].ENA
nreset => tos[18].ENA
nreset => tos[17].ENA
nreset => tos[16].ENA
nreset => tos[15].ENA
nreset => tos[14].ENA
nreset => tos[13].ENA
nreset => tos[12].ENA
nreset => tos[11].ENA
nreset => tos[10].ENA
nreset => tos[9].ENA
nreset => tos[8].ENA
nreset => tos[7].ENA
nreset => tos[6].ENA
nreset => tos[5].ENA
nreset => tos[4].ENA
nreset => tos[3].ENA
nreset => tos[2].ENA
nreset => tos[1].ENA
TYPE[0] => ~NO_FANOUT~
TYPE[1] => ~NO_FANOUT~
TYPE[2] => ~NO_FANOUT~
TYPE[3] => ~NO_FANOUT~
TYPE[4] => ~NO_FANOUT~
TYPE[5] => ~NO_FANOUT~
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => PC.OUTPUTSELECT
TYPE[6] => stack.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
TYPE[6] => tos.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => PC.OUTPUTSELECT
B1_OUT => always0.IN1
PC_VAL[0] => PC.DATAB
PC_VAL[0] => Add1.IN11
PC_VAL[1] => PC.DATAB
PC_VAL[1] => Add1.IN10
PC_VAL[2] => PC.DATAB
PC_VAL[2] => Add1.IN9
PC_VAL[3] => PC.DATAB
PC_VAL[3] => Add1.IN8
PC_VAL[4] => PC.DATAB
PC_VAL[4] => Add1.IN7
PC_VAL[5] => PC.DATAB
PC_VAL[5] => Add1.IN6
PC_VAL[6] => PC.DATAB
PC_VAL[6] => Add1.IN5
PC_VAL[7] => PC.DATAB
PC_VAL[7] => Add1.IN4
PC_VAL[8] => PC.DATAB
PC_VAL[8] => Add1.IN3
PC_VAL[9] => PC.DATAB
PC_VAL[9] => Add1.IN2
PC_VAL[10] => PC.DATAB
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => PC.OUTPUTSELECT
SR_IN => stack.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
SR_IN => tos.OUTPUTSELECT
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uc1|Block1:inst10
OPCODES[0] => Mux0.IN10
OPCODES[0] => Mux1.IN8
OPCODES[0] => Mux2.IN10
OPCODES[1] => Mux0.IN9
OPCODES[1] => Mux1.IN7
OPCODES[1] => Mux2.IN9
OPCODES[2] => Mux0.IN8
OPCODES[2] => Mux1.IN6
OPCODES[2] => Mux2.IN8
CY => Mux1.IN9
W[0] => Equal0.IN31
W[1] => Equal0.IN30
W[2] => Equal0.IN29
W[3] => Equal0.IN28
W[4] => Equal0.IN27
W[5] => Equal0.IN26
W[6] => Equal0.IN25
W[7] => Equal0.IN24
W[8] => Equal0.IN23
W[9] => Equal0.IN22
W[10] => Equal0.IN21
W[11] => Equal0.IN20
W[12] => Equal0.IN19
W[13] => Equal0.IN18
W[14] => Equal0.IN17
W[15] => Mux1.IN10
W[15] => Equal0.IN16
B1OUT <= B1OUT$latch.DB_MAX_OUTPUT_PORT_TYPE
SR_OUT <= SR_OUT$latch.DB_MAX_OUTPUT_PORT_TYPE


|uc1|carry_block:inst8
cy_out => cy~reg0.DATAIN
clk => cy~reg0.CLK
aluc[0] => Decoder0.IN3
aluc[1] => Decoder0.IN2
aluc[2] => Decoder0.IN1
aluc[3] => Decoder0.IN0
cy <= cy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uc1|ALU:inst5
b[0] => Add0.IN16
b[0] => z.IN0
b[0] => z.IN0
b[0] => Mux2.IN14
b[0] => Mux2.IN7
b[1] => Add0.IN15
b[1] => z.IN0
b[1] => z.IN0
b[1] => Mux3.IN14
b[1] => Mux3.IN7
b[2] => Add0.IN14
b[2] => z.IN0
b[2] => z.IN0
b[2] => Mux4.IN14
b[2] => Mux4.IN7
b[3] => Add0.IN13
b[3] => z.IN0
b[3] => z.IN0
b[3] => Mux5.IN14
b[3] => Mux5.IN7
b[4] => Add0.IN12
b[4] => z.IN0
b[4] => z.IN0
b[4] => Mux6.IN14
b[4] => Mux6.IN7
b[5] => Add0.IN11
b[5] => z.IN0
b[5] => z.IN0
b[5] => Mux7.IN14
b[5] => Mux7.IN7
b[6] => Add0.IN10
b[6] => z.IN0
b[6] => z.IN0
b[6] => Mux8.IN14
b[6] => Mux8.IN7
b[7] => Add0.IN9
b[7] => z.IN0
b[7] => z.IN0
b[7] => Mux9.IN14
b[7] => Mux9.IN7
b[8] => Add0.IN8
b[8] => z.IN0
b[8] => z.IN0
b[8] => Mux10.IN14
b[8] => Mux10.IN7
b[9] => Add0.IN7
b[9] => z.IN0
b[9] => z.IN0
b[9] => Mux11.IN14
b[9] => Mux11.IN7
b[10] => Add0.IN6
b[10] => z.IN0
b[10] => z.IN0
b[10] => Mux12.IN14
b[10] => Mux12.IN7
b[11] => Add0.IN5
b[11] => z.IN0
b[11] => z.IN0
b[11] => Mux13.IN14
b[11] => Mux13.IN7
b[12] => Add0.IN4
b[12] => z.IN0
b[12] => z.IN0
b[12] => Mux14.IN14
b[12] => Mux14.IN7
b[13] => Add0.IN3
b[13] => z.IN0
b[13] => z.IN0
b[13] => Mux15.IN14
b[13] => Mux15.IN7
b[14] => Add0.IN2
b[14] => z.IN0
b[14] => z.IN0
b[14] => Mux16.IN14
b[14] => Mux16.IN7
b[15] => Add0.IN1
b[15] => z.IN0
b[15] => z.IN0
b[15] => Mux17.IN14
b[15] => Mux17.IN7
a[0] => Add0.IN32
a[0] => z.IN1
a[0] => z.IN1
a[0] => Mux2.IN15
a[0] => Mux2.IN6
a[1] => Add0.IN31
a[1] => z.IN1
a[1] => z.IN1
a[1] => Mux3.IN15
a[1] => Mux3.IN6
a[2] => Add0.IN30
a[2] => z.IN1
a[2] => z.IN1
a[2] => Mux4.IN15
a[2] => Mux4.IN6
a[3] => Add0.IN29
a[3] => z.IN1
a[3] => z.IN1
a[3] => Mux5.IN15
a[3] => Mux5.IN6
a[4] => Add0.IN28
a[4] => z.IN1
a[4] => z.IN1
a[4] => Mux6.IN15
a[4] => Mux6.IN6
a[5] => Add0.IN27
a[5] => z.IN1
a[5] => z.IN1
a[5] => Mux7.IN15
a[5] => Mux7.IN6
a[6] => Add0.IN26
a[6] => z.IN1
a[6] => z.IN1
a[6] => Mux8.IN15
a[6] => Mux8.IN6
a[7] => Add0.IN25
a[7] => z.IN1
a[7] => z.IN1
a[7] => Mux9.IN15
a[7] => Mux9.IN6
a[8] => Add0.IN24
a[8] => z.IN1
a[8] => z.IN1
a[8] => Mux10.IN15
a[8] => Mux10.IN6
a[9] => Add0.IN23
a[9] => z.IN1
a[9] => z.IN1
a[9] => Mux11.IN15
a[9] => Mux11.IN6
a[10] => Add0.IN22
a[10] => z.IN1
a[10] => z.IN1
a[10] => Mux12.IN15
a[10] => Mux12.IN6
a[11] => Add0.IN21
a[11] => z.IN1
a[11] => z.IN1
a[11] => Mux13.IN15
a[11] => Mux13.IN6
a[12] => Add0.IN20
a[12] => z.IN1
a[12] => z.IN1
a[12] => Mux14.IN15
a[12] => Mux14.IN6
a[13] => Add0.IN19
a[13] => z.IN1
a[13] => z.IN1
a[13] => Mux15.IN15
a[13] => Mux15.IN6
a[14] => Add0.IN18
a[14] => z.IN1
a[14] => z.IN1
a[14] => Mux16.IN15
a[14] => Mux16.IN6
a[15] => Add0.IN17
a[15] => z.IN1
a[15] => z.IN1
a[15] => Mux17.IN15
a[15] => Mux17.IN6
aluc[0] => Mux0.IN19
aluc[0] => Mux1.IN19
aluc[0] => Mux2.IN19
aluc[0] => Mux3.IN19
aluc[0] => Mux4.IN19
aluc[0] => Mux5.IN19
aluc[0] => Mux6.IN19
aluc[0] => Mux7.IN19
aluc[0] => Mux8.IN19
aluc[0] => Mux9.IN19
aluc[0] => Mux10.IN19
aluc[0] => Mux11.IN19
aluc[0] => Mux12.IN19
aluc[0] => Mux13.IN19
aluc[0] => Mux14.IN19
aluc[0] => Mux15.IN19
aluc[0] => Mux16.IN19
aluc[0] => Mux17.IN19
aluc[0] => Mux18.IN19
aluc[1] => Mux0.IN18
aluc[1] => Mux1.IN18
aluc[1] => Mux2.IN18
aluc[1] => Mux3.IN18
aluc[1] => Mux4.IN18
aluc[1] => Mux5.IN18
aluc[1] => Mux6.IN18
aluc[1] => Mux7.IN18
aluc[1] => Mux8.IN18
aluc[1] => Mux9.IN18
aluc[1] => Mux10.IN18
aluc[1] => Mux11.IN18
aluc[1] => Mux12.IN18
aluc[1] => Mux13.IN18
aluc[1] => Mux14.IN18
aluc[1] => Mux15.IN18
aluc[1] => Mux16.IN18
aluc[1] => Mux17.IN18
aluc[1] => Mux18.IN18
aluc[2] => Mux0.IN17
aluc[2] => Mux1.IN17
aluc[2] => Mux2.IN17
aluc[2] => Mux3.IN17
aluc[2] => Mux4.IN17
aluc[2] => Mux5.IN17
aluc[2] => Mux6.IN17
aluc[2] => Mux7.IN17
aluc[2] => Mux8.IN17
aluc[2] => Mux9.IN17
aluc[2] => Mux10.IN17
aluc[2] => Mux11.IN17
aluc[2] => Mux12.IN17
aluc[2] => Mux13.IN17
aluc[2] => Mux14.IN17
aluc[2] => Mux15.IN17
aluc[2] => Mux16.IN17
aluc[2] => Mux17.IN17
aluc[2] => Mux18.IN17
aluc[3] => Mux0.IN16
aluc[3] => Mux1.IN16
aluc[3] => Mux2.IN16
aluc[3] => Mux3.IN16
aluc[3] => Mux4.IN16
aluc[3] => Mux5.IN16
aluc[3] => Mux6.IN16
aluc[3] => Mux7.IN16
aluc[3] => Mux8.IN16
aluc[3] => Mux9.IN16
aluc[3] => Mux10.IN16
aluc[3] => Mux11.IN16
aluc[3] => Mux12.IN16
aluc[3] => Mux13.IN16
aluc[3] => Mux14.IN16
aluc[3] => Mux15.IN16
aluc[3] => Mux16.IN16
aluc[3] => Mux17.IN16
aluc[3] => Mux18.IN16
cy_in => ~NO_FANOUT~
z[0] <= z[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy_out <= cy_out$latch.DB_MAX_OUTPUT_PORT_TYPE


|uc1|mux2:inst3
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data1x[0] => sub_wire1[16].IN1
data1x[1] => sub_wire1[17].IN1
data1x[2] => sub_wire1[18].IN1
data1x[3] => sub_wire1[19].IN1
data1x[4] => sub_wire1[20].IN1
data1x[5] => sub_wire1[21].IN1
data1x[6] => sub_wire1[22].IN1
data1x[7] => sub_wire1[23].IN1
data1x[8] => sub_wire1[24].IN1
data1x[9] => sub_wire1[25].IN1
data1x[10] => sub_wire1[26].IN1
data1x[11] => sub_wire1[27].IN1
data1x[12] => sub_wire1[28].IN1
data1x[13] => sub_wire1[29].IN1
data1x[14] => sub_wire1[30].IN1
data1x[15] => sub_wire1[31].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result


|uc1|mux2:inst3|lpm_mux:LPM_MUX_component
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|uc1|mux2:inst3|lpm_mux:LPM_MUX_component|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|uc1|super_register_bank:inst2
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MR => Working_register.OUTPUTSELECT
MW => ~NO_FANOUT~
W_MEM_IN[0] => Working_register.DATAB
W_MEM_IN[1] => Working_register.DATAB
W_MEM_IN[2] => Working_register.DATAB
W_MEM_IN[3] => Working_register.DATAB
W_MEM_IN[4] => Working_register.DATAB
W_MEM_IN[5] => Working_register.DATAB
W_MEM_IN[6] => Working_register.DATAB
W_MEM_IN[7] => Working_register.DATAB
W_MEM_IN[8] => Working_register.DATAB
W_MEM_IN[9] => Working_register.DATAB
W_MEM_IN[10] => Working_register.DATAB
W_MEM_IN[11] => Working_register.DATAB
W_MEM_IN[12] => Working_register.DATAB
W_MEM_IN[13] => Working_register.DATAB
W_MEM_IN[14] => Working_register.DATAB
W_MEM_IN[15] => Working_register.DATAB
Data_C[0] => Working_register.DATAA
Data_C[0] => r33.DATAB
Data_C[0] => r32.DATAB
Data_C[0] => r27.DATAB
Data_C[0] => r26.DATAB
Data_C[0] => r25.DATAB
Data_C[0] => r24.DATAB
Data_C[0] => r23.DATAB
Data_C[0] => r22.DATAB
Data_C[0] => r21.DATAB
Data_C[0] => r20.DATAB
Data_C[0] => r19.DATAB
Data_C[0] => r18.DATAB
Data_C[0] => r17.DATAB
Data_C[0] => r16.DATAB
Data_C[0] => r15.DATAB
Data_C[0] => r14.DATAB
Data_C[0] => r13.DATAB
Data_C[0] => r12.DATAB
Data_C[0] => r11.DATAB
Data_C[0] => r10.DATAB
Data_C[0] => r9.DATAB
Data_C[0] => r8.DATAB
Data_C[0] => r7.DATAB
Data_C[0] => r6.DATAB
Data_C[0] => r5.DATAB
Data_C[0] => r4.DATAB
Data_C[0] => r3.DATAB
Data_C[0] => r2.DATAB
Data_C[0] => r1.DATAB
Data_C[0] => r0.DATAB
Data_C[0] => PO1[0]~reg0.DATAIN
Data_C[0] => PO0[0]~reg0.DATAIN
Data_C[1] => Working_register.DATAA
Data_C[1] => r33.DATAB
Data_C[1] => r32.DATAB
Data_C[1] => r27.DATAB
Data_C[1] => r26.DATAB
Data_C[1] => r25.DATAB
Data_C[1] => r24.DATAB
Data_C[1] => r23.DATAB
Data_C[1] => r22.DATAB
Data_C[1] => r21.DATAB
Data_C[1] => r20.DATAB
Data_C[1] => r19.DATAB
Data_C[1] => r18.DATAB
Data_C[1] => r17.DATAB
Data_C[1] => r16.DATAB
Data_C[1] => r15.DATAB
Data_C[1] => r14.DATAB
Data_C[1] => r13.DATAB
Data_C[1] => r12.DATAB
Data_C[1] => r11.DATAB
Data_C[1] => r10.DATAB
Data_C[1] => r9.DATAB
Data_C[1] => r8.DATAB
Data_C[1] => r7.DATAB
Data_C[1] => r6.DATAB
Data_C[1] => r5.DATAB
Data_C[1] => r4.DATAB
Data_C[1] => r3.DATAB
Data_C[1] => r2.DATAB
Data_C[1] => r1.DATAB
Data_C[1] => r0.DATAB
Data_C[1] => PO0[1]~reg0.DATAIN
Data_C[1] => PO1[1]~reg0.DATAIN
Data_C[2] => Working_register.DATAA
Data_C[2] => r33.DATAB
Data_C[2] => r32.DATAB
Data_C[2] => r27.DATAB
Data_C[2] => r26.DATAB
Data_C[2] => r25.DATAB
Data_C[2] => r24.DATAB
Data_C[2] => r23.DATAB
Data_C[2] => r22.DATAB
Data_C[2] => r21.DATAB
Data_C[2] => r20.DATAB
Data_C[2] => r19.DATAB
Data_C[2] => r18.DATAB
Data_C[2] => r17.DATAB
Data_C[2] => r16.DATAB
Data_C[2] => r15.DATAB
Data_C[2] => r14.DATAB
Data_C[2] => r13.DATAB
Data_C[2] => r12.DATAB
Data_C[2] => r11.DATAB
Data_C[2] => r10.DATAB
Data_C[2] => r9.DATAB
Data_C[2] => r8.DATAB
Data_C[2] => r7.DATAB
Data_C[2] => r6.DATAB
Data_C[2] => r5.DATAB
Data_C[2] => r4.DATAB
Data_C[2] => r3.DATAB
Data_C[2] => r2.DATAB
Data_C[2] => r1.DATAB
Data_C[2] => r0.DATAB
Data_C[2] => PO0[2]~reg0.DATAIN
Data_C[2] => PO1[2]~reg0.DATAIN
Data_C[3] => Working_register.DATAA
Data_C[3] => r33.DATAB
Data_C[3] => r32.DATAB
Data_C[3] => r27.DATAB
Data_C[3] => r26.DATAB
Data_C[3] => r25.DATAB
Data_C[3] => r24.DATAB
Data_C[3] => r23.DATAB
Data_C[3] => r22.DATAB
Data_C[3] => r21.DATAB
Data_C[3] => r20.DATAB
Data_C[3] => r19.DATAB
Data_C[3] => r18.DATAB
Data_C[3] => r17.DATAB
Data_C[3] => r16.DATAB
Data_C[3] => r15.DATAB
Data_C[3] => r14.DATAB
Data_C[3] => r13.DATAB
Data_C[3] => r12.DATAB
Data_C[3] => r11.DATAB
Data_C[3] => r10.DATAB
Data_C[3] => r9.DATAB
Data_C[3] => r8.DATAB
Data_C[3] => r7.DATAB
Data_C[3] => r6.DATAB
Data_C[3] => r5.DATAB
Data_C[3] => r4.DATAB
Data_C[3] => r3.DATAB
Data_C[3] => r2.DATAB
Data_C[3] => r1.DATAB
Data_C[3] => r0.DATAB
Data_C[3] => PO0[3]~reg0.DATAIN
Data_C[3] => PO1[3]~reg0.DATAIN
Data_C[4] => Working_register.DATAA
Data_C[4] => r33.DATAB
Data_C[4] => r32.DATAB
Data_C[4] => r27.DATAB
Data_C[4] => r26.DATAB
Data_C[4] => r25.DATAB
Data_C[4] => r24.DATAB
Data_C[4] => r23.DATAB
Data_C[4] => r22.DATAB
Data_C[4] => r21.DATAB
Data_C[4] => r20.DATAB
Data_C[4] => r19.DATAB
Data_C[4] => r18.DATAB
Data_C[4] => r17.DATAB
Data_C[4] => r16.DATAB
Data_C[4] => r15.DATAB
Data_C[4] => r14.DATAB
Data_C[4] => r13.DATAB
Data_C[4] => r12.DATAB
Data_C[4] => r11.DATAB
Data_C[4] => r10.DATAB
Data_C[4] => r9.DATAB
Data_C[4] => r8.DATAB
Data_C[4] => r7.DATAB
Data_C[4] => r6.DATAB
Data_C[4] => r5.DATAB
Data_C[4] => r4.DATAB
Data_C[4] => r3.DATAB
Data_C[4] => r2.DATAB
Data_C[4] => r1.DATAB
Data_C[4] => r0.DATAB
Data_C[4] => PO0[4]~reg0.DATAIN
Data_C[4] => PO1[4]~reg0.DATAIN
Data_C[5] => Working_register.DATAA
Data_C[5] => r33.DATAB
Data_C[5] => r32.DATAB
Data_C[5] => r27.DATAB
Data_C[5] => r26.DATAB
Data_C[5] => r25.DATAB
Data_C[5] => r24.DATAB
Data_C[5] => r23.DATAB
Data_C[5] => r22.DATAB
Data_C[5] => r21.DATAB
Data_C[5] => r20.DATAB
Data_C[5] => r19.DATAB
Data_C[5] => r18.DATAB
Data_C[5] => r17.DATAB
Data_C[5] => r16.DATAB
Data_C[5] => r15.DATAB
Data_C[5] => r14.DATAB
Data_C[5] => r13.DATAB
Data_C[5] => r12.DATAB
Data_C[5] => r11.DATAB
Data_C[5] => r10.DATAB
Data_C[5] => r9.DATAB
Data_C[5] => r8.DATAB
Data_C[5] => r7.DATAB
Data_C[5] => r6.DATAB
Data_C[5] => r5.DATAB
Data_C[5] => r4.DATAB
Data_C[5] => r3.DATAB
Data_C[5] => r2.DATAB
Data_C[5] => r1.DATAB
Data_C[5] => r0.DATAB
Data_C[5] => PO0[5]~reg0.DATAIN
Data_C[5] => PO1[5]~reg0.DATAIN
Data_C[6] => Working_register.DATAA
Data_C[6] => r33.DATAB
Data_C[6] => r32.DATAB
Data_C[6] => r27.DATAB
Data_C[6] => r26.DATAB
Data_C[6] => r25.DATAB
Data_C[6] => r24.DATAB
Data_C[6] => r23.DATAB
Data_C[6] => r22.DATAB
Data_C[6] => r21.DATAB
Data_C[6] => r20.DATAB
Data_C[6] => r19.DATAB
Data_C[6] => r18.DATAB
Data_C[6] => r17.DATAB
Data_C[6] => r16.DATAB
Data_C[6] => r15.DATAB
Data_C[6] => r14.DATAB
Data_C[6] => r13.DATAB
Data_C[6] => r12.DATAB
Data_C[6] => r11.DATAB
Data_C[6] => r10.DATAB
Data_C[6] => r9.DATAB
Data_C[6] => r8.DATAB
Data_C[6] => r7.DATAB
Data_C[6] => r6.DATAB
Data_C[6] => r5.DATAB
Data_C[6] => r4.DATAB
Data_C[6] => r3.DATAB
Data_C[6] => r2.DATAB
Data_C[6] => r1.DATAB
Data_C[6] => r0.DATAB
Data_C[6] => PO0[6]~reg0.DATAIN
Data_C[6] => PO1[6]~reg0.DATAIN
Data_C[7] => Working_register.DATAA
Data_C[7] => r33.DATAB
Data_C[7] => r32.DATAB
Data_C[7] => r27.DATAB
Data_C[7] => r26.DATAB
Data_C[7] => r25.DATAB
Data_C[7] => r24.DATAB
Data_C[7] => r23.DATAB
Data_C[7] => r22.DATAB
Data_C[7] => r21.DATAB
Data_C[7] => r20.DATAB
Data_C[7] => r19.DATAB
Data_C[7] => r18.DATAB
Data_C[7] => r17.DATAB
Data_C[7] => r16.DATAB
Data_C[7] => r15.DATAB
Data_C[7] => r14.DATAB
Data_C[7] => r13.DATAB
Data_C[7] => r12.DATAB
Data_C[7] => r11.DATAB
Data_C[7] => r10.DATAB
Data_C[7] => r9.DATAB
Data_C[7] => r8.DATAB
Data_C[7] => r7.DATAB
Data_C[7] => r6.DATAB
Data_C[7] => r5.DATAB
Data_C[7] => r4.DATAB
Data_C[7] => r3.DATAB
Data_C[7] => r2.DATAB
Data_C[7] => r1.DATAB
Data_C[7] => r0.DATAB
Data_C[7] => PO0[7]~reg0.DATAIN
Data_C[7] => PO1[7]~reg0.DATAIN
Data_C[8] => Working_register.DATAA
Data_C[8] => r33.DATAB
Data_C[8] => r32.DATAB
Data_C[8] => r27.DATAB
Data_C[8] => r26.DATAB
Data_C[8] => r25.DATAB
Data_C[8] => r24.DATAB
Data_C[8] => r23.DATAB
Data_C[8] => r22.DATAB
Data_C[8] => r21.DATAB
Data_C[8] => r20.DATAB
Data_C[8] => r19.DATAB
Data_C[8] => r18.DATAB
Data_C[8] => r17.DATAB
Data_C[8] => r16.DATAB
Data_C[8] => r15.DATAB
Data_C[8] => r14.DATAB
Data_C[8] => r13.DATAB
Data_C[8] => r12.DATAB
Data_C[8] => r11.DATAB
Data_C[8] => r10.DATAB
Data_C[8] => r9.DATAB
Data_C[8] => r8.DATAB
Data_C[8] => r7.DATAB
Data_C[8] => r6.DATAB
Data_C[8] => r5.DATAB
Data_C[8] => r4.DATAB
Data_C[8] => r3.DATAB
Data_C[8] => r2.DATAB
Data_C[8] => r1.DATAB
Data_C[8] => r0.DATAB
Data_C[8] => PO0[8]~reg0.DATAIN
Data_C[8] => PO1[8]~reg0.DATAIN
Data_C[9] => Working_register.DATAA
Data_C[9] => r33.DATAB
Data_C[9] => r32.DATAB
Data_C[9] => r27.DATAB
Data_C[9] => r26.DATAB
Data_C[9] => r25.DATAB
Data_C[9] => r24.DATAB
Data_C[9] => r23.DATAB
Data_C[9] => r22.DATAB
Data_C[9] => r21.DATAB
Data_C[9] => r20.DATAB
Data_C[9] => r19.DATAB
Data_C[9] => r18.DATAB
Data_C[9] => r17.DATAB
Data_C[9] => r16.DATAB
Data_C[9] => r15.DATAB
Data_C[9] => r14.DATAB
Data_C[9] => r13.DATAB
Data_C[9] => r12.DATAB
Data_C[9] => r11.DATAB
Data_C[9] => r10.DATAB
Data_C[9] => r9.DATAB
Data_C[9] => r8.DATAB
Data_C[9] => r7.DATAB
Data_C[9] => r6.DATAB
Data_C[9] => r5.DATAB
Data_C[9] => r4.DATAB
Data_C[9] => r3.DATAB
Data_C[9] => r2.DATAB
Data_C[9] => r1.DATAB
Data_C[9] => r0.DATAB
Data_C[9] => PO0[9]~reg0.DATAIN
Data_C[9] => PO1[9]~reg0.DATAIN
Data_C[10] => Working_register.DATAA
Data_C[10] => r33.DATAB
Data_C[10] => r32.DATAB
Data_C[10] => r27.DATAB
Data_C[10] => r26.DATAB
Data_C[10] => r25.DATAB
Data_C[10] => r24.DATAB
Data_C[10] => r23.DATAB
Data_C[10] => r22.DATAB
Data_C[10] => r21.DATAB
Data_C[10] => r20.DATAB
Data_C[10] => r19.DATAB
Data_C[10] => r18.DATAB
Data_C[10] => r17.DATAB
Data_C[10] => r16.DATAB
Data_C[10] => r15.DATAB
Data_C[10] => r14.DATAB
Data_C[10] => r13.DATAB
Data_C[10] => r12.DATAB
Data_C[10] => r11.DATAB
Data_C[10] => r10.DATAB
Data_C[10] => r9.DATAB
Data_C[10] => r8.DATAB
Data_C[10] => r7.DATAB
Data_C[10] => r6.DATAB
Data_C[10] => r5.DATAB
Data_C[10] => r4.DATAB
Data_C[10] => r3.DATAB
Data_C[10] => r2.DATAB
Data_C[10] => r1.DATAB
Data_C[10] => r0.DATAB
Data_C[10] => PO0[10]~reg0.DATAIN
Data_C[10] => PO1[10]~reg0.DATAIN
Data_C[11] => Working_register.DATAA
Data_C[11] => r33.DATAB
Data_C[11] => r32.DATAB
Data_C[11] => r27.DATAB
Data_C[11] => r26.DATAB
Data_C[11] => r25.DATAB
Data_C[11] => r24.DATAB
Data_C[11] => r23.DATAB
Data_C[11] => r22.DATAB
Data_C[11] => r21.DATAB
Data_C[11] => r20.DATAB
Data_C[11] => r19.DATAB
Data_C[11] => r18.DATAB
Data_C[11] => r17.DATAB
Data_C[11] => r16.DATAB
Data_C[11] => r15.DATAB
Data_C[11] => r14.DATAB
Data_C[11] => r13.DATAB
Data_C[11] => r12.DATAB
Data_C[11] => r11.DATAB
Data_C[11] => r10.DATAB
Data_C[11] => r9.DATAB
Data_C[11] => r8.DATAB
Data_C[11] => r7.DATAB
Data_C[11] => r6.DATAB
Data_C[11] => r5.DATAB
Data_C[11] => r4.DATAB
Data_C[11] => r3.DATAB
Data_C[11] => r2.DATAB
Data_C[11] => r1.DATAB
Data_C[11] => r0.DATAB
Data_C[11] => PO0[11]~reg0.DATAIN
Data_C[11] => PO1[11]~reg0.DATAIN
Data_C[12] => Working_register.DATAA
Data_C[12] => r33.DATAB
Data_C[12] => r32.DATAB
Data_C[12] => r27.DATAB
Data_C[12] => r26.DATAB
Data_C[12] => r25.DATAB
Data_C[12] => r24.DATAB
Data_C[12] => r23.DATAB
Data_C[12] => r22.DATAB
Data_C[12] => r21.DATAB
Data_C[12] => r20.DATAB
Data_C[12] => r19.DATAB
Data_C[12] => r18.DATAB
Data_C[12] => r17.DATAB
Data_C[12] => r16.DATAB
Data_C[12] => r15.DATAB
Data_C[12] => r14.DATAB
Data_C[12] => r13.DATAB
Data_C[12] => r12.DATAB
Data_C[12] => r11.DATAB
Data_C[12] => r10.DATAB
Data_C[12] => r9.DATAB
Data_C[12] => r8.DATAB
Data_C[12] => r7.DATAB
Data_C[12] => r6.DATAB
Data_C[12] => r5.DATAB
Data_C[12] => r4.DATAB
Data_C[12] => r3.DATAB
Data_C[12] => r2.DATAB
Data_C[12] => r1.DATAB
Data_C[12] => r0.DATAB
Data_C[12] => PO0[12]~reg0.DATAIN
Data_C[12] => PO1[12]~reg0.DATAIN
Data_C[13] => Working_register.DATAA
Data_C[13] => r33.DATAB
Data_C[13] => r32.DATAB
Data_C[13] => r27.DATAB
Data_C[13] => r26.DATAB
Data_C[13] => r25.DATAB
Data_C[13] => r24.DATAB
Data_C[13] => r23.DATAB
Data_C[13] => r22.DATAB
Data_C[13] => r21.DATAB
Data_C[13] => r20.DATAB
Data_C[13] => r19.DATAB
Data_C[13] => r18.DATAB
Data_C[13] => r17.DATAB
Data_C[13] => r16.DATAB
Data_C[13] => r15.DATAB
Data_C[13] => r14.DATAB
Data_C[13] => r13.DATAB
Data_C[13] => r12.DATAB
Data_C[13] => r11.DATAB
Data_C[13] => r10.DATAB
Data_C[13] => r9.DATAB
Data_C[13] => r8.DATAB
Data_C[13] => r7.DATAB
Data_C[13] => r6.DATAB
Data_C[13] => r5.DATAB
Data_C[13] => r4.DATAB
Data_C[13] => r3.DATAB
Data_C[13] => r2.DATAB
Data_C[13] => r1.DATAB
Data_C[13] => r0.DATAB
Data_C[13] => PO0[13]~reg0.DATAIN
Data_C[13] => PO1[13]~reg0.DATAIN
Data_C[14] => Working_register.DATAA
Data_C[14] => r33.DATAB
Data_C[14] => r32.DATAB
Data_C[14] => r27.DATAB
Data_C[14] => r26.DATAB
Data_C[14] => r25.DATAB
Data_C[14] => r24.DATAB
Data_C[14] => r23.DATAB
Data_C[14] => r22.DATAB
Data_C[14] => r21.DATAB
Data_C[14] => r20.DATAB
Data_C[14] => r19.DATAB
Data_C[14] => r18.DATAB
Data_C[14] => r17.DATAB
Data_C[14] => r16.DATAB
Data_C[14] => r15.DATAB
Data_C[14] => r14.DATAB
Data_C[14] => r13.DATAB
Data_C[14] => r12.DATAB
Data_C[14] => r11.DATAB
Data_C[14] => r10.DATAB
Data_C[14] => r9.DATAB
Data_C[14] => r8.DATAB
Data_C[14] => r7.DATAB
Data_C[14] => r6.DATAB
Data_C[14] => r5.DATAB
Data_C[14] => r4.DATAB
Data_C[14] => r3.DATAB
Data_C[14] => r2.DATAB
Data_C[14] => r1.DATAB
Data_C[14] => r0.DATAB
Data_C[14] => PO0[14]~reg0.DATAIN
Data_C[14] => PO1[14]~reg0.DATAIN
Data_C[15] => Working_register.DATAA
Data_C[15] => r33.DATAB
Data_C[15] => r32.DATAB
Data_C[15] => r27.DATAB
Data_C[15] => r26.DATAB
Data_C[15] => r25.DATAB
Data_C[15] => r24.DATAB
Data_C[15] => r23.DATAB
Data_C[15] => r22.DATAB
Data_C[15] => r21.DATAB
Data_C[15] => r20.DATAB
Data_C[15] => r19.DATAB
Data_C[15] => r18.DATAB
Data_C[15] => r17.DATAB
Data_C[15] => r16.DATAB
Data_C[15] => r15.DATAB
Data_C[15] => r14.DATAB
Data_C[15] => r13.DATAB
Data_C[15] => r12.DATAB
Data_C[15] => r11.DATAB
Data_C[15] => r10.DATAB
Data_C[15] => r9.DATAB
Data_C[15] => r8.DATAB
Data_C[15] => r7.DATAB
Data_C[15] => r6.DATAB
Data_C[15] => r5.DATAB
Data_C[15] => r4.DATAB
Data_C[15] => r3.DATAB
Data_C[15] => r2.DATAB
Data_C[15] => r1.DATAB
Data_C[15] => r0.DATAB
Data_C[15] => PO0[15]~reg0.DATAIN
Data_C[15] => PO1[15]~reg0.DATAIN
Sel_C[0] => Decoder0.IN5
Sel_C[1] => Decoder0.IN4
Sel_C[2] => Decoder0.IN3
Sel_C[3] => Decoder0.IN2
Sel_C[4] => Decoder0.IN1
Sel_C[5] => Decoder0.IN0
clk => PO1[0]~reg0.CLK
clk => PO1[1]~reg0.CLK
clk => PO1[2]~reg0.CLK
clk => PO1[3]~reg0.CLK
clk => PO1[4]~reg0.CLK
clk => PO1[5]~reg0.CLK
clk => PO1[6]~reg0.CLK
clk => PO1[7]~reg0.CLK
clk => PO1[8]~reg0.CLK
clk => PO1[9]~reg0.CLK
clk => PO1[10]~reg0.CLK
clk => PO1[11]~reg0.CLK
clk => PO1[12]~reg0.CLK
clk => PO1[13]~reg0.CLK
clk => PO1[14]~reg0.CLK
clk => PO1[15]~reg0.CLK
clk => PO0[0]~reg0.CLK
clk => PO0[1]~reg0.CLK
clk => PO0[2]~reg0.CLK
clk => PO0[3]~reg0.CLK
clk => PO0[4]~reg0.CLK
clk => PO0[5]~reg0.CLK
clk => PO0[6]~reg0.CLK
clk => PO0[7]~reg0.CLK
clk => PO0[8]~reg0.CLK
clk => PO0[9]~reg0.CLK
clk => PO0[10]~reg0.CLK
clk => PO0[11]~reg0.CLK
clk => PO0[12]~reg0.CLK
clk => PO0[13]~reg0.CLK
clk => PO0[14]~reg0.CLK
clk => PO0[15]~reg0.CLK
clk => r32[0].CLK
clk => r32[1].CLK
clk => r32[2].CLK
clk => r32[3].CLK
clk => r32[4].CLK
clk => r32[5].CLK
clk => r32[6].CLK
clk => r32[7].CLK
clk => r32[8].CLK
clk => r32[9].CLK
clk => r32[10].CLK
clk => r32[11].CLK
clk => r32[12].CLK
clk => r32[13].CLK
clk => r32[14].CLK
clk => r32[15].CLK
clk => r33[0].CLK
clk => r33[1].CLK
clk => r33[2].CLK
clk => r33[3].CLK
clk => r33[4].CLK
clk => r33[5].CLK
clk => r33[6].CLK
clk => r33[7].CLK
clk => r33[8].CLK
clk => r33[9].CLK
clk => r33[10].CLK
clk => r33[11].CLK
clk => r33[12].CLK
clk => r33[13].CLK
clk => r33[14].CLK
clk => r33[15].CLK
clk => Working_register[0]~reg0.CLK
clk => Working_register[1]~reg0.CLK
clk => Working_register[2]~reg0.CLK
clk => Working_register[3]~reg0.CLK
clk => Working_register[4]~reg0.CLK
clk => Working_register[5]~reg0.CLK
clk => Working_register[6]~reg0.CLK
clk => Working_register[7]~reg0.CLK
clk => Working_register[8]~reg0.CLK
clk => Working_register[9]~reg0.CLK
clk => Working_register[10]~reg0.CLK
clk => Working_register[11]~reg0.CLK
clk => Working_register[12]~reg0.CLK
clk => Working_register[13]~reg0.CLK
clk => Working_register[14]~reg0.CLK
clk => Working_register[15]~reg0.CLK
clk => r27[0].CLK
clk => r27[1].CLK
clk => r27[2].CLK
clk => r27[3].CLK
clk => r27[4].CLK
clk => r27[5].CLK
clk => r27[6].CLK
clk => r27[7].CLK
clk => r27[8].CLK
clk => r27[9].CLK
clk => r27[10].CLK
clk => r27[11].CLK
clk => r27[12].CLK
clk => r27[13].CLK
clk => r27[14].CLK
clk => r27[15].CLK
clk => r26[0].CLK
clk => r26[1].CLK
clk => r26[2].CLK
clk => r26[3].CLK
clk => r26[4].CLK
clk => r26[5].CLK
clk => r26[6].CLK
clk => r26[7].CLK
clk => r26[8].CLK
clk => r26[9].CLK
clk => r26[10].CLK
clk => r26[11].CLK
clk => r26[12].CLK
clk => r26[13].CLK
clk => r26[14].CLK
clk => r26[15].CLK
clk => r25[0].CLK
clk => r25[1].CLK
clk => r25[2].CLK
clk => r25[3].CLK
clk => r25[4].CLK
clk => r25[5].CLK
clk => r25[6].CLK
clk => r25[7].CLK
clk => r25[8].CLK
clk => r25[9].CLK
clk => r25[10].CLK
clk => r25[11].CLK
clk => r25[12].CLK
clk => r25[13].CLK
clk => r25[14].CLK
clk => r25[15].CLK
clk => r24[0].CLK
clk => r24[1].CLK
clk => r24[2].CLK
clk => r24[3].CLK
clk => r24[4].CLK
clk => r24[5].CLK
clk => r24[6].CLK
clk => r24[7].CLK
clk => r24[8].CLK
clk => r24[9].CLK
clk => r24[10].CLK
clk => r24[11].CLK
clk => r24[12].CLK
clk => r24[13].CLK
clk => r24[14].CLK
clk => r24[15].CLK
clk => r23[0].CLK
clk => r23[1].CLK
clk => r23[2].CLK
clk => r23[3].CLK
clk => r23[4].CLK
clk => r23[5].CLK
clk => r23[6].CLK
clk => r23[7].CLK
clk => r23[8].CLK
clk => r23[9].CLK
clk => r23[10].CLK
clk => r23[11].CLK
clk => r23[12].CLK
clk => r23[13].CLK
clk => r23[14].CLK
clk => r23[15].CLK
clk => r22[0].CLK
clk => r22[1].CLK
clk => r22[2].CLK
clk => r22[3].CLK
clk => r22[4].CLK
clk => r22[5].CLK
clk => r22[6].CLK
clk => r22[7].CLK
clk => r22[8].CLK
clk => r22[9].CLK
clk => r22[10].CLK
clk => r22[11].CLK
clk => r22[12].CLK
clk => r22[13].CLK
clk => r22[14].CLK
clk => r22[15].CLK
clk => r21[0].CLK
clk => r21[1].CLK
clk => r21[2].CLK
clk => r21[3].CLK
clk => r21[4].CLK
clk => r21[5].CLK
clk => r21[6].CLK
clk => r21[7].CLK
clk => r21[8].CLK
clk => r21[9].CLK
clk => r21[10].CLK
clk => r21[11].CLK
clk => r21[12].CLK
clk => r21[13].CLK
clk => r21[14].CLK
clk => r21[15].CLK
clk => r20[0].CLK
clk => r20[1].CLK
clk => r20[2].CLK
clk => r20[3].CLK
clk => r20[4].CLK
clk => r20[5].CLK
clk => r20[6].CLK
clk => r20[7].CLK
clk => r20[8].CLK
clk => r20[9].CLK
clk => r20[10].CLK
clk => r20[11].CLK
clk => r20[12].CLK
clk => r20[13].CLK
clk => r20[14].CLK
clk => r20[15].CLK
clk => r19[0].CLK
clk => r19[1].CLK
clk => r19[2].CLK
clk => r19[3].CLK
clk => r19[4].CLK
clk => r19[5].CLK
clk => r19[6].CLK
clk => r19[7].CLK
clk => r19[8].CLK
clk => r19[9].CLK
clk => r19[10].CLK
clk => r19[11].CLK
clk => r19[12].CLK
clk => r19[13].CLK
clk => r19[14].CLK
clk => r19[15].CLK
clk => r18[0].CLK
clk => r18[1].CLK
clk => r18[2].CLK
clk => r18[3].CLK
clk => r18[4].CLK
clk => r18[5].CLK
clk => r18[6].CLK
clk => r18[7].CLK
clk => r18[8].CLK
clk => r18[9].CLK
clk => r18[10].CLK
clk => r18[11].CLK
clk => r18[12].CLK
clk => r18[13].CLK
clk => r18[14].CLK
clk => r18[15].CLK
clk => r17[0].CLK
clk => r17[1].CLK
clk => r17[2].CLK
clk => r17[3].CLK
clk => r17[4].CLK
clk => r17[5].CLK
clk => r17[6].CLK
clk => r17[7].CLK
clk => r17[8].CLK
clk => r17[9].CLK
clk => r17[10].CLK
clk => r17[11].CLK
clk => r17[12].CLK
clk => r17[13].CLK
clk => r17[14].CLK
clk => r17[15].CLK
clk => r16[0].CLK
clk => r16[1].CLK
clk => r16[2].CLK
clk => r16[3].CLK
clk => r16[4].CLK
clk => r16[5].CLK
clk => r16[6].CLK
clk => r16[7].CLK
clk => r16[8].CLK
clk => r16[9].CLK
clk => r16[10].CLK
clk => r16[11].CLK
clk => r16[12].CLK
clk => r16[13].CLK
clk => r16[14].CLK
clk => r16[15].CLK
clk => r15[0].CLK
clk => r15[1].CLK
clk => r15[2].CLK
clk => r15[3].CLK
clk => r15[4].CLK
clk => r15[5].CLK
clk => r15[6].CLK
clk => r15[7].CLK
clk => r15[8].CLK
clk => r15[9].CLK
clk => r15[10].CLK
clk => r15[11].CLK
clk => r15[12].CLK
clk => r15[13].CLK
clk => r15[14].CLK
clk => r15[15].CLK
clk => r14[0].CLK
clk => r14[1].CLK
clk => r14[2].CLK
clk => r14[3].CLK
clk => r14[4].CLK
clk => r14[5].CLK
clk => r14[6].CLK
clk => r14[7].CLK
clk => r14[8].CLK
clk => r14[9].CLK
clk => r14[10].CLK
clk => r14[11].CLK
clk => r14[12].CLK
clk => r14[13].CLK
clk => r14[14].CLK
clk => r14[15].CLK
clk => r13[0].CLK
clk => r13[1].CLK
clk => r13[2].CLK
clk => r13[3].CLK
clk => r13[4].CLK
clk => r13[5].CLK
clk => r13[6].CLK
clk => r13[7].CLK
clk => r13[8].CLK
clk => r13[9].CLK
clk => r13[10].CLK
clk => r13[11].CLK
clk => r13[12].CLK
clk => r13[13].CLK
clk => r13[14].CLK
clk => r13[15].CLK
clk => r12[0].CLK
clk => r12[1].CLK
clk => r12[2].CLK
clk => r12[3].CLK
clk => r12[4].CLK
clk => r12[5].CLK
clk => r12[6].CLK
clk => r12[7].CLK
clk => r12[8].CLK
clk => r12[9].CLK
clk => r12[10].CLK
clk => r12[11].CLK
clk => r12[12].CLK
clk => r12[13].CLK
clk => r12[14].CLK
clk => r12[15].CLK
clk => r11[0].CLK
clk => r11[1].CLK
clk => r11[2].CLK
clk => r11[3].CLK
clk => r11[4].CLK
clk => r11[5].CLK
clk => r11[6].CLK
clk => r11[7].CLK
clk => r11[8].CLK
clk => r11[9].CLK
clk => r11[10].CLK
clk => r11[11].CLK
clk => r11[12].CLK
clk => r11[13].CLK
clk => r11[14].CLK
clk => r11[15].CLK
clk => r10[0].CLK
clk => r10[1].CLK
clk => r10[2].CLK
clk => r10[3].CLK
clk => r10[4].CLK
clk => r10[5].CLK
clk => r10[6].CLK
clk => r10[7].CLK
clk => r10[8].CLK
clk => r10[9].CLK
clk => r10[10].CLK
clk => r10[11].CLK
clk => r10[12].CLK
clk => r10[13].CLK
clk => r10[14].CLK
clk => r10[15].CLK
clk => r9[0].CLK
clk => r9[1].CLK
clk => r9[2].CLK
clk => r9[3].CLK
clk => r9[4].CLK
clk => r9[5].CLK
clk => r9[6].CLK
clk => r9[7].CLK
clk => r9[8].CLK
clk => r9[9].CLK
clk => r9[10].CLK
clk => r9[11].CLK
clk => r9[12].CLK
clk => r9[13].CLK
clk => r9[14].CLK
clk => r9[15].CLK
clk => r8[0].CLK
clk => r8[1].CLK
clk => r8[2].CLK
clk => r8[3].CLK
clk => r8[4].CLK
clk => r8[5].CLK
clk => r8[6].CLK
clk => r8[7].CLK
clk => r8[8].CLK
clk => r8[9].CLK
clk => r8[10].CLK
clk => r8[11].CLK
clk => r8[12].CLK
clk => r8[13].CLK
clk => r8[14].CLK
clk => r8[15].CLK
clk => r7[0].CLK
clk => r7[1].CLK
clk => r7[2].CLK
clk => r7[3].CLK
clk => r7[4].CLK
clk => r7[5].CLK
clk => r7[6].CLK
clk => r7[7].CLK
clk => r7[8].CLK
clk => r7[9].CLK
clk => r7[10].CLK
clk => r7[11].CLK
clk => r7[12].CLK
clk => r7[13].CLK
clk => r7[14].CLK
clk => r7[15].CLK
clk => r6[0].CLK
clk => r6[1].CLK
clk => r6[2].CLK
clk => r6[3].CLK
clk => r6[4].CLK
clk => r6[5].CLK
clk => r6[6].CLK
clk => r6[7].CLK
clk => r6[8].CLK
clk => r6[9].CLK
clk => r6[10].CLK
clk => r6[11].CLK
clk => r6[12].CLK
clk => r6[13].CLK
clk => r6[14].CLK
clk => r6[15].CLK
clk => r5[0].CLK
clk => r5[1].CLK
clk => r5[2].CLK
clk => r5[3].CLK
clk => r5[4].CLK
clk => r5[5].CLK
clk => r5[6].CLK
clk => r5[7].CLK
clk => r5[8].CLK
clk => r5[9].CLK
clk => r5[10].CLK
clk => r5[11].CLK
clk => r5[12].CLK
clk => r5[13].CLK
clk => r5[14].CLK
clk => r5[15].CLK
clk => r4[0].CLK
clk => r4[1].CLK
clk => r4[2].CLK
clk => r4[3].CLK
clk => r4[4].CLK
clk => r4[5].CLK
clk => r4[6].CLK
clk => r4[7].CLK
clk => r4[8].CLK
clk => r4[9].CLK
clk => r4[10].CLK
clk => r4[11].CLK
clk => r4[12].CLK
clk => r4[13].CLK
clk => r4[14].CLK
clk => r4[15].CLK
clk => r3[0].CLK
clk => r3[1].CLK
clk => r3[2].CLK
clk => r3[3].CLK
clk => r3[4].CLK
clk => r3[5].CLK
clk => r3[6].CLK
clk => r3[7].CLK
clk => r3[8].CLK
clk => r3[9].CLK
clk => r3[10].CLK
clk => r3[11].CLK
clk => r3[12].CLK
clk => r3[13].CLK
clk => r3[14].CLK
clk => r3[15].CLK
clk => r2[0].CLK
clk => r2[1].CLK
clk => r2[2].CLK
clk => r2[3].CLK
clk => r2[4].CLK
clk => r2[5].CLK
clk => r2[6].CLK
clk => r2[7].CLK
clk => r2[8].CLK
clk => r2[9].CLK
clk => r2[10].CLK
clk => r2[11].CLK
clk => r2[12].CLK
clk => r2[13].CLK
clk => r2[14].CLK
clk => r2[15].CLK
clk => r1[0].CLK
clk => r1[1].CLK
clk => r1[2].CLK
clk => r1[3].CLK
clk => r1[4].CLK
clk => r1[5].CLK
clk => r1[6].CLK
clk => r1[7].CLK
clk => r1[8].CLK
clk => r1[9].CLK
clk => r1[10].CLK
clk => r1[11].CLK
clk => r1[12].CLK
clk => r1[13].CLK
clk => r1[14].CLK
clk => r1[15].CLK
clk => r0[0].CLK
clk => r0[1].CLK
clk => r0[2].CLK
clk => r0[3].CLK
clk => r0[4].CLK
clk => r0[5].CLK
clk => r0[6].CLK
clk => r0[7].CLK
clk => r0[8].CLK
clk => r0[9].CLK
clk => r0[10].CLK
clk => r0[11].CLK
clk => r0[12].CLK
clk => r0[13].CLK
clk => r0[14].CLK
clk => r0[15].CLK
nreset => PO1[0]~reg0.ACLR
nreset => PO1[1]~reg0.ACLR
nreset => PO1[2]~reg0.ACLR
nreset => PO1[3]~reg0.ACLR
nreset => PO1[4]~reg0.ACLR
nreset => PO1[5]~reg0.ACLR
nreset => PO1[6]~reg0.ACLR
nreset => PO1[7]~reg0.ACLR
nreset => PO1[8]~reg0.ACLR
nreset => PO1[9]~reg0.ACLR
nreset => PO1[10]~reg0.ACLR
nreset => PO1[11]~reg0.ACLR
nreset => PO1[12]~reg0.ACLR
nreset => PO1[13]~reg0.ACLR
nreset => PO1[14]~reg0.ACLR
nreset => PO1[15]~reg0.ACLR
nreset => PO0[0]~reg0.ACLR
nreset => PO0[1]~reg0.ACLR
nreset => PO0[2]~reg0.ACLR
nreset => PO0[3]~reg0.ACLR
nreset => PO0[4]~reg0.ACLR
nreset => PO0[5]~reg0.ACLR
nreset => PO0[6]~reg0.ACLR
nreset => PO0[7]~reg0.ACLR
nreset => PO0[8]~reg0.ACLR
nreset => PO0[9]~reg0.ACLR
nreset => PO0[10]~reg0.ACLR
nreset => PO0[11]~reg0.ACLR
nreset => PO0[12]~reg0.ACLR
nreset => PO0[13]~reg0.ACLR
nreset => PO0[14]~reg0.ACLR
nreset => PO0[15]~reg0.ACLR
nreset => r32[0].OUTPUTSELECT
nreset => r32[1].OUTPUTSELECT
nreset => r32[2].OUTPUTSELECT
nreset => r32[3].OUTPUTSELECT
nreset => r32[4].OUTPUTSELECT
nreset => r32[5].OUTPUTSELECT
nreset => r32[6].OUTPUTSELECT
nreset => r32[7].OUTPUTSELECT
nreset => r32[8].OUTPUTSELECT
nreset => r32[9].OUTPUTSELECT
nreset => r32[10].OUTPUTSELECT
nreset => r32[11].OUTPUTSELECT
nreset => r32[12].OUTPUTSELECT
nreset => r32[13].OUTPUTSELECT
nreset => r32[14].OUTPUTSELECT
nreset => r32[15].OUTPUTSELECT
nreset => r33[0].OUTPUTSELECT
nreset => r33[1].OUTPUTSELECT
nreset => r33[2].OUTPUTSELECT
nreset => r33[3].OUTPUTSELECT
nreset => r33[4].OUTPUTSELECT
nreset => r33[5].OUTPUTSELECT
nreset => r33[6].OUTPUTSELECT
nreset => r33[7].OUTPUTSELECT
nreset => r33[8].OUTPUTSELECT
nreset => r33[9].OUTPUTSELECT
nreset => r33[10].OUTPUTSELECT
nreset => r33[11].OUTPUTSELECT
nreset => r33[12].OUTPUTSELECT
nreset => r33[13].OUTPUTSELECT
nreset => r33[14].OUTPUTSELECT
nreset => r33[15].OUTPUTSELECT
nreset => Working_register[0]~reg0.ACLR
nreset => Working_register[1]~reg0.ACLR
nreset => Working_register[2]~reg0.ACLR
nreset => Working_register[3]~reg0.ACLR
nreset => Working_register[4]~reg0.ACLR
nreset => Working_register[5]~reg0.ACLR
nreset => Working_register[6]~reg0.ACLR
nreset => Working_register[7]~reg0.ACLR
nreset => Working_register[8]~reg0.ACLR
nreset => Working_register[9]~reg0.ACLR
nreset => Working_register[10]~reg0.ACLR
nreset => Working_register[11]~reg0.ACLR
nreset => Working_register[12]~reg0.ACLR
nreset => Working_register[13]~reg0.ACLR
nreset => Working_register[14]~reg0.ACLR
nreset => Working_register[15]~reg0.ACLR
nreset => r27[0].ACLR
nreset => r27[1].ACLR
nreset => r27[2].ACLR
nreset => r27[3].ACLR
nreset => r27[4].ACLR
nreset => r27[5].ACLR
nreset => r27[6].ACLR
nreset => r27[7].ACLR
nreset => r27[8].ACLR
nreset => r27[9].ACLR
nreset => r27[10].ACLR
nreset => r27[11].ACLR
nreset => r27[12].ACLR
nreset => r27[13].ACLR
nreset => r27[14].ACLR
nreset => r27[15].ACLR
nreset => r26[0].ACLR
nreset => r26[1].ACLR
nreset => r26[2].ACLR
nreset => r26[3].ACLR
nreset => r26[4].ACLR
nreset => r26[5].ACLR
nreset => r26[6].ACLR
nreset => r26[7].ACLR
nreset => r26[8].ACLR
nreset => r26[9].ACLR
nreset => r26[10].ACLR
nreset => r26[11].ACLR
nreset => r26[12].ACLR
nreset => r26[13].ACLR
nreset => r26[14].ACLR
nreset => r26[15].ACLR
nreset => r25[0].ACLR
nreset => r25[1].ACLR
nreset => r25[2].ACLR
nreset => r25[3].ACLR
nreset => r25[4].ACLR
nreset => r25[5].ACLR
nreset => r25[6].ACLR
nreset => r25[7].ACLR
nreset => r25[8].ACLR
nreset => r25[9].ACLR
nreset => r25[10].ACLR
nreset => r25[11].ACLR
nreset => r25[12].ACLR
nreset => r25[13].ACLR
nreset => r25[14].ACLR
nreset => r25[15].ACLR
nreset => r24[0].ACLR
nreset => r24[1].ACLR
nreset => r24[2].ACLR
nreset => r24[3].ACLR
nreset => r24[4].ACLR
nreset => r24[5].ACLR
nreset => r24[6].ACLR
nreset => r24[7].ACLR
nreset => r24[8].ACLR
nreset => r24[9].ACLR
nreset => r24[10].ACLR
nreset => r24[11].ACLR
nreset => r24[12].ACLR
nreset => r24[13].ACLR
nreset => r24[14].ACLR
nreset => r24[15].ACLR
nreset => r23[0].ACLR
nreset => r23[1].ACLR
nreset => r23[2].ACLR
nreset => r23[3].ACLR
nreset => r23[4].ACLR
nreset => r23[5].ACLR
nreset => r23[6].ACLR
nreset => r23[7].ACLR
nreset => r23[8].ACLR
nreset => r23[9].ACLR
nreset => r23[10].ACLR
nreset => r23[11].ACLR
nreset => r23[12].ACLR
nreset => r23[13].ACLR
nreset => r23[14].ACLR
nreset => r23[15].ACLR
nreset => r22[0].ACLR
nreset => r22[1].ACLR
nreset => r22[2].ACLR
nreset => r22[3].ACLR
nreset => r22[4].ACLR
nreset => r22[5].ACLR
nreset => r22[6].ACLR
nreset => r22[7].ACLR
nreset => r22[8].ACLR
nreset => r22[9].ACLR
nreset => r22[10].ACLR
nreset => r22[11].ACLR
nreset => r22[12].ACLR
nreset => r22[13].ACLR
nreset => r22[14].ACLR
nreset => r22[15].ACLR
nreset => r21[0].ACLR
nreset => r21[1].ACLR
nreset => r21[2].ACLR
nreset => r21[3].ACLR
nreset => r21[4].ACLR
nreset => r21[5].ACLR
nreset => r21[6].ACLR
nreset => r21[7].ACLR
nreset => r21[8].ACLR
nreset => r21[9].ACLR
nreset => r21[10].ACLR
nreset => r21[11].ACLR
nreset => r21[12].ACLR
nreset => r21[13].ACLR
nreset => r21[14].ACLR
nreset => r21[15].ACLR
nreset => r20[0].ACLR
nreset => r20[1].ACLR
nreset => r20[2].ACLR
nreset => r20[3].ACLR
nreset => r20[4].ACLR
nreset => r20[5].ACLR
nreset => r20[6].ACLR
nreset => r20[7].ACLR
nreset => r20[8].ACLR
nreset => r20[9].ACLR
nreset => r20[10].ACLR
nreset => r20[11].ACLR
nreset => r20[12].ACLR
nreset => r20[13].ACLR
nreset => r20[14].ACLR
nreset => r20[15].ACLR
nreset => r19[0].ACLR
nreset => r19[1].ACLR
nreset => r19[2].ACLR
nreset => r19[3].ACLR
nreset => r19[4].ACLR
nreset => r19[5].ACLR
nreset => r19[6].ACLR
nreset => r19[7].ACLR
nreset => r19[8].ACLR
nreset => r19[9].ACLR
nreset => r19[10].ACLR
nreset => r19[11].ACLR
nreset => r19[12].ACLR
nreset => r19[13].ACLR
nreset => r19[14].ACLR
nreset => r19[15].ACLR
nreset => r18[0].ACLR
nreset => r18[1].ACLR
nreset => r18[2].ACLR
nreset => r18[3].ACLR
nreset => r18[4].ACLR
nreset => r18[5].ACLR
nreset => r18[6].ACLR
nreset => r18[7].ACLR
nreset => r18[8].ACLR
nreset => r18[9].ACLR
nreset => r18[10].ACLR
nreset => r18[11].ACLR
nreset => r18[12].ACLR
nreset => r18[13].ACLR
nreset => r18[14].ACLR
nreset => r18[15].ACLR
nreset => r17[0].ACLR
nreset => r17[1].ACLR
nreset => r17[2].ACLR
nreset => r17[3].ACLR
nreset => r17[4].ACLR
nreset => r17[5].ACLR
nreset => r17[6].ACLR
nreset => r17[7].ACLR
nreset => r17[8].ACLR
nreset => r17[9].ACLR
nreset => r17[10].ACLR
nreset => r17[11].ACLR
nreset => r17[12].ACLR
nreset => r17[13].ACLR
nreset => r17[14].ACLR
nreset => r17[15].ACLR
nreset => r16[0].ACLR
nreset => r16[1].ACLR
nreset => r16[2].ACLR
nreset => r16[3].ACLR
nreset => r16[4].ACLR
nreset => r16[5].ACLR
nreset => r16[6].ACLR
nreset => r16[7].ACLR
nreset => r16[8].ACLR
nreset => r16[9].ACLR
nreset => r16[10].ACLR
nreset => r16[11].ACLR
nreset => r16[12].ACLR
nreset => r16[13].ACLR
nreset => r16[14].ACLR
nreset => r16[15].ACLR
nreset => r15[0].ACLR
nreset => r15[1].ACLR
nreset => r15[2].ACLR
nreset => r15[3].ACLR
nreset => r15[4].ACLR
nreset => r15[5].ACLR
nreset => r15[6].ACLR
nreset => r15[7].ACLR
nreset => r15[8].ACLR
nreset => r15[9].ACLR
nreset => r15[10].ACLR
nreset => r15[11].ACLR
nreset => r15[12].ACLR
nreset => r15[13].ACLR
nreset => r15[14].ACLR
nreset => r15[15].ACLR
nreset => r14[0].ACLR
nreset => r14[1].ACLR
nreset => r14[2].ACLR
nreset => r14[3].ACLR
nreset => r14[4].ACLR
nreset => r14[5].ACLR
nreset => r14[6].ACLR
nreset => r14[7].ACLR
nreset => r14[8].ACLR
nreset => r14[9].ACLR
nreset => r14[10].ACLR
nreset => r14[11].ACLR
nreset => r14[12].ACLR
nreset => r14[13].ACLR
nreset => r14[14].ACLR
nreset => r14[15].ACLR
nreset => r13[0].ACLR
nreset => r13[1].ACLR
nreset => r13[2].ACLR
nreset => r13[3].ACLR
nreset => r13[4].ACLR
nreset => r13[5].ACLR
nreset => r13[6].ACLR
nreset => r13[7].ACLR
nreset => r13[8].ACLR
nreset => r13[9].ACLR
nreset => r13[10].ACLR
nreset => r13[11].ACLR
nreset => r13[12].ACLR
nreset => r13[13].ACLR
nreset => r13[14].ACLR
nreset => r13[15].ACLR
nreset => r12[0].ACLR
nreset => r12[1].ACLR
nreset => r12[2].ACLR
nreset => r12[3].ACLR
nreset => r12[4].ACLR
nreset => r12[5].ACLR
nreset => r12[6].ACLR
nreset => r12[7].ACLR
nreset => r12[8].ACLR
nreset => r12[9].ACLR
nreset => r12[10].ACLR
nreset => r12[11].ACLR
nreset => r12[12].ACLR
nreset => r12[13].ACLR
nreset => r12[14].ACLR
nreset => r12[15].ACLR
nreset => r11[0].ACLR
nreset => r11[1].ACLR
nreset => r11[2].ACLR
nreset => r11[3].ACLR
nreset => r11[4].ACLR
nreset => r11[5].ACLR
nreset => r11[6].ACLR
nreset => r11[7].ACLR
nreset => r11[8].ACLR
nreset => r11[9].ACLR
nreset => r11[10].ACLR
nreset => r11[11].ACLR
nreset => r11[12].ACLR
nreset => r11[13].ACLR
nreset => r11[14].ACLR
nreset => r11[15].ACLR
nreset => r10[0].ACLR
nreset => r10[1].ACLR
nreset => r10[2].ACLR
nreset => r10[3].ACLR
nreset => r10[4].ACLR
nreset => r10[5].ACLR
nreset => r10[6].ACLR
nreset => r10[7].ACLR
nreset => r10[8].ACLR
nreset => r10[9].ACLR
nreset => r10[10].ACLR
nreset => r10[11].ACLR
nreset => r10[12].ACLR
nreset => r10[13].ACLR
nreset => r10[14].ACLR
nreset => r10[15].ACLR
nreset => r9[0].ACLR
nreset => r9[1].ACLR
nreset => r9[2].ACLR
nreset => r9[3].ACLR
nreset => r9[4].ACLR
nreset => r9[5].ACLR
nreset => r9[6].ACLR
nreset => r9[7].ACLR
nreset => r9[8].ACLR
nreset => r9[9].ACLR
nreset => r9[10].ACLR
nreset => r9[11].ACLR
nreset => r9[12].ACLR
nreset => r9[13].ACLR
nreset => r9[14].ACLR
nreset => r9[15].ACLR
nreset => r8[0].ACLR
nreset => r8[1].ACLR
nreset => r8[2].ACLR
nreset => r8[3].ACLR
nreset => r8[4].ACLR
nreset => r8[5].ACLR
nreset => r8[6].ACLR
nreset => r8[7].ACLR
nreset => r8[8].ACLR
nreset => r8[9].ACLR
nreset => r8[10].ACLR
nreset => r8[11].ACLR
nreset => r8[12].ACLR
nreset => r8[13].ACLR
nreset => r8[14].ACLR
nreset => r8[15].ACLR
nreset => r7[0].ACLR
nreset => r7[1].ACLR
nreset => r7[2].ACLR
nreset => r7[3].ACLR
nreset => r7[4].ACLR
nreset => r7[5].ACLR
nreset => r7[6].ACLR
nreset => r7[7].ACLR
nreset => r7[8].ACLR
nreset => r7[9].ACLR
nreset => r7[10].ACLR
nreset => r7[11].ACLR
nreset => r7[12].ACLR
nreset => r7[13].ACLR
nreset => r7[14].ACLR
nreset => r7[15].ACLR
nreset => r6[0].ACLR
nreset => r6[1].ACLR
nreset => r6[2].ACLR
nreset => r6[3].ACLR
nreset => r6[4].ACLR
nreset => r6[5].ACLR
nreset => r6[6].ACLR
nreset => r6[7].ACLR
nreset => r6[8].ACLR
nreset => r6[9].ACLR
nreset => r6[10].ACLR
nreset => r6[11].ACLR
nreset => r6[12].ACLR
nreset => r6[13].ACLR
nreset => r6[14].ACLR
nreset => r6[15].ACLR
nreset => r5[0].ACLR
nreset => r5[1].ACLR
nreset => r5[2].ACLR
nreset => r5[3].ACLR
nreset => r5[4].ACLR
nreset => r5[5].ACLR
nreset => r5[6].ACLR
nreset => r5[7].ACLR
nreset => r5[8].ACLR
nreset => r5[9].ACLR
nreset => r5[10].ACLR
nreset => r5[11].ACLR
nreset => r5[12].ACLR
nreset => r5[13].ACLR
nreset => r5[14].ACLR
nreset => r5[15].ACLR
nreset => r4[0].ACLR
nreset => r4[1].ACLR
nreset => r4[2].ACLR
nreset => r4[3].ACLR
nreset => r4[4].ACLR
nreset => r4[5].ACLR
nreset => r4[6].ACLR
nreset => r4[7].ACLR
nreset => r4[8].ACLR
nreset => r4[9].ACLR
nreset => r4[10].ACLR
nreset => r4[11].ACLR
nreset => r4[12].ACLR
nreset => r4[13].ACLR
nreset => r4[14].ACLR
nreset => r4[15].ACLR
nreset => r3[0].ACLR
nreset => r3[1].ACLR
nreset => r3[2].ACLR
nreset => r3[3].ACLR
nreset => r3[4].ACLR
nreset => r3[5].ACLR
nreset => r3[6].ACLR
nreset => r3[7].ACLR
nreset => r3[8].ACLR
nreset => r3[9].ACLR
nreset => r3[10].ACLR
nreset => r3[11].ACLR
nreset => r3[12].ACLR
nreset => r3[13].ACLR
nreset => r3[14].ACLR
nreset => r3[15].ACLR
nreset => r2[0].ACLR
nreset => r2[1].ACLR
nreset => r2[2].ACLR
nreset => r2[3].ACLR
nreset => r2[4].ACLR
nreset => r2[5].ACLR
nreset => r2[6].ACLR
nreset => r2[7].ACLR
nreset => r2[8].ACLR
nreset => r2[9].ACLR
nreset => r2[10].ACLR
nreset => r2[11].ACLR
nreset => r2[12].ACLR
nreset => r2[13].ACLR
nreset => r2[14].ACLR
nreset => r2[15].ACLR
nreset => r1[0].ACLR
nreset => r1[1].ACLR
nreset => r1[2].ACLR
nreset => r1[3].ACLR
nreset => r1[4].ACLR
nreset => r1[5].ACLR
nreset => r1[6].ACLR
nreset => r1[7].ACLR
nreset => r1[8].ACLR
nreset => r1[9].ACLR
nreset => r1[10].ACLR
nreset => r1[11].ACLR
nreset => r1[12].ACLR
nreset => r1[13].ACLR
nreset => r1[14].ACLR
nreset => r1[15].ACLR
nreset => r0[0].ACLR
nreset => r0[1].ACLR
nreset => r0[2].ACLR
nreset => r0[3].ACLR
nreset => r0[4].ACLR
nreset => r0[5].ACLR
nreset => r0[6].ACLR
nreset => r0[7].ACLR
nreset => r0[8].ACLR
nreset => r0[9].ACLR
nreset => r0[10].ACLR
nreset => r0[11].ACLR
nreset => r0[12].ACLR
nreset => r0[13].ACLR
nreset => r0[14].ACLR
nreset => r0[15].ACLR
Sel_A[0] => Sel_A[0].IN1
Sel_A[1] => Sel_A[1].IN1
Sel_A[2] => Sel_A[2].IN1
Sel_A[3] => Sel_A[3].IN1
Sel_A[4] => Sel_A[4].IN1
Sel_B[0] => Sel_B[0].IN1
Sel_B[1] => Sel_B[1].IN1
Sel_B[2] => Sel_B[2].IN1
Sel_B[3] => Sel_B[3].IN1
Sel_B[4] => Sel_B[4].IN1
Sel_B[5] => Sel_B[5].IN1
PI0[0] => PI0[0].IN1
PI0[1] => PI0[1].IN1
PI0[2] => PI0[2].IN1
PI0[3] => PI0[3].IN1
PI0[4] => PI0[4].IN1
PI0[5] => PI0[5].IN1
PI0[6] => PI0[6].IN1
PI0[7] => PI0[7].IN1
PI0[8] => PI0[8].IN1
PI0[9] => PI0[9].IN1
PI0[10] => PI0[10].IN1
PI0[11] => PI0[11].IN1
PI0[12] => PI0[12].IN1
PI0[13] => PI0[13].IN1
PI0[14] => PI0[14].IN1
PI0[15] => PI0[15].IN1
PI1[0] => PI1[0].IN1
PI1[1] => PI1[1].IN1
PI1[2] => PI1[2].IN1
PI1[3] => PI1[3].IN1
PI1[4] => PI1[4].IN1
PI1[5] => PI1[5].IN1
PI1[6] => PI1[6].IN1
PI1[7] => PI1[7].IN1
PI1[8] => PI1[8].IN1
PI1[9] => PI1[9].IN1
PI1[10] => PI1[10].IN1
PI1[11] => PI1[11].IN1
PI1[12] => PI1[12].IN1
PI1[13] => PI1[13].IN1
PI1[14] => PI1[14].IN1
PI1[15] => PI1[15].IN1
Data_A[0] <= Block3:block3.Data_A
Data_A[1] <= Block3:block3.Data_A
Data_A[2] <= Block3:block3.Data_A
Data_A[3] <= Block3:block3.Data_A
Data_A[4] <= Block3:block3.Data_A
Data_A[5] <= Block3:block3.Data_A
Data_A[6] <= Block3:block3.Data_A
Data_A[7] <= Block3:block3.Data_A
Data_A[8] <= Block3:block3.Data_A
Data_A[9] <= Block3:block3.Data_A
Data_A[10] <= Block3:block3.Data_A
Data_A[11] <= Block3:block3.Data_A
Data_A[12] <= Block3:block3.Data_A
Data_A[13] <= Block3:block3.Data_A
Data_A[14] <= Block3:block3.Data_A
Data_A[15] <= Block3:block3.Data_A
Data_B[0] <= Block3:block3.Data_B
Data_B[1] <= Block3:block3.Data_B
Data_B[2] <= Block3:block3.Data_B
Data_B[3] <= Block3:block3.Data_B
Data_B[4] <= Block3:block3.Data_B
Data_B[5] <= Block3:block3.Data_B
Data_B[6] <= Block3:block3.Data_B
Data_B[7] <= Block3:block3.Data_B
Data_B[8] <= Block3:block3.Data_B
Data_B[9] <= Block3:block3.Data_B
Data_B[10] <= Block3:block3.Data_B
Data_B[11] <= Block3:block3.Data_B
Data_B[12] <= Block3:block3.Data_B
Data_B[13] <= Block3:block3.Data_B
Data_B[14] <= Block3:block3.Data_B
Data_B[15] <= Block3:block3.Data_B
Working_register[0] <= Working_register[0].DB_MAX_OUTPUT_PORT_TYPE
Working_register[1] <= Working_register[1].DB_MAX_OUTPUT_PORT_TYPE
Working_register[2] <= Working_register[2].DB_MAX_OUTPUT_PORT_TYPE
Working_register[3] <= Working_register[3].DB_MAX_OUTPUT_PORT_TYPE
Working_register[4] <= Working_register[4].DB_MAX_OUTPUT_PORT_TYPE
Working_register[5] <= Working_register[5].DB_MAX_OUTPUT_PORT_TYPE
Working_register[6] <= Working_register[6].DB_MAX_OUTPUT_PORT_TYPE
Working_register[7] <= Working_register[7].DB_MAX_OUTPUT_PORT_TYPE
Working_register[8] <= Working_register[8].DB_MAX_OUTPUT_PORT_TYPE
Working_register[9] <= Working_register[9].DB_MAX_OUTPUT_PORT_TYPE
Working_register[10] <= Working_register[10].DB_MAX_OUTPUT_PORT_TYPE
Working_register[11] <= Working_register[11].DB_MAX_OUTPUT_PORT_TYPE
Working_register[12] <= Working_register[12].DB_MAX_OUTPUT_PORT_TYPE
Working_register[13] <= Working_register[13].DB_MAX_OUTPUT_PORT_TYPE
Working_register[14] <= Working_register[14].DB_MAX_OUTPUT_PORT_TYPE
Working_register[15] <= Working_register[15].DB_MAX_OUTPUT_PORT_TYPE
PO0[0] <= PO0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[1] <= PO0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[2] <= PO0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[3] <= PO0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[4] <= PO0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[5] <= PO0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[6] <= PO0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[7] <= PO0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[8] <= PO0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[9] <= PO0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[10] <= PO0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[11] <= PO0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[12] <= PO0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[13] <= PO0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[14] <= PO0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO0[15] <= PO0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[0] <= PO1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[1] <= PO1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[2] <= PO1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[3] <= PO1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[4] <= PO1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[5] <= PO1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[6] <= PO1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[7] <= PO1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[8] <= PO1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[9] <= PO1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[10] <= PO1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[11] <= PO1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[12] <= PO1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[13] <= PO1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[14] <= PO1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PO1[15] <= PO1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_address[0] <= r27[0].DB_MAX_OUTPUT_PORT_TYPE
vga_address[1] <= r27[1].DB_MAX_OUTPUT_PORT_TYPE
vga_address[2] <= r27[2].DB_MAX_OUTPUT_PORT_TYPE
vga_address[3] <= r27[3].DB_MAX_OUTPUT_PORT_TYPE
vga_address[4] <= r27[4].DB_MAX_OUTPUT_PORT_TYPE
vga_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|uc1|super_register_bank:inst2|Block3:block3
updateBlock => ~NO_FANOUT~
Sel_A[0] => Mux0.IN6
Sel_A[0] => Mux1.IN6
Sel_A[0] => Mux2.IN6
Sel_A[0] => Mux3.IN6
Sel_A[0] => Mux4.IN6
Sel_A[0] => Mux5.IN6
Sel_A[0] => Mux6.IN6
Sel_A[0] => Mux7.IN6
Sel_A[0] => Mux8.IN6
Sel_A[0] => Mux9.IN6
Sel_A[0] => Mux10.IN6
Sel_A[0] => Mux11.IN6
Sel_A[0] => Mux12.IN6
Sel_A[0] => Mux13.IN6
Sel_A[0] => Mux14.IN6
Sel_A[0] => Mux15.IN6
Sel_A[1] => Mux0.IN5
Sel_A[1] => Mux1.IN5
Sel_A[1] => Mux2.IN5
Sel_A[1] => Mux3.IN5
Sel_A[1] => Mux4.IN5
Sel_A[1] => Mux5.IN5
Sel_A[1] => Mux6.IN5
Sel_A[1] => Mux7.IN5
Sel_A[1] => Mux8.IN5
Sel_A[1] => Mux9.IN5
Sel_A[1] => Mux10.IN5
Sel_A[1] => Mux11.IN5
Sel_A[1] => Mux12.IN5
Sel_A[1] => Mux13.IN5
Sel_A[1] => Mux14.IN5
Sel_A[1] => Mux15.IN5
Sel_A[2] => Mux0.IN4
Sel_A[2] => Mux1.IN4
Sel_A[2] => Mux2.IN4
Sel_A[2] => Mux3.IN4
Sel_A[2] => Mux4.IN4
Sel_A[2] => Mux5.IN4
Sel_A[2] => Mux6.IN4
Sel_A[2] => Mux7.IN4
Sel_A[2] => Mux8.IN4
Sel_A[2] => Mux9.IN4
Sel_A[2] => Mux10.IN4
Sel_A[2] => Mux11.IN4
Sel_A[2] => Mux12.IN4
Sel_A[2] => Mux13.IN4
Sel_A[2] => Mux14.IN4
Sel_A[2] => Mux15.IN4
Sel_A[3] => Mux0.IN3
Sel_A[3] => Mux1.IN3
Sel_A[3] => Mux2.IN3
Sel_A[3] => Mux3.IN3
Sel_A[3] => Mux4.IN3
Sel_A[3] => Mux5.IN3
Sel_A[3] => Mux6.IN3
Sel_A[3] => Mux7.IN3
Sel_A[3] => Mux8.IN3
Sel_A[3] => Mux9.IN3
Sel_A[3] => Mux10.IN3
Sel_A[3] => Mux11.IN3
Sel_A[3] => Mux12.IN3
Sel_A[3] => Mux13.IN3
Sel_A[3] => Mux14.IN3
Sel_A[3] => Mux15.IN3
Sel_A[4] => Mux0.IN2
Sel_A[4] => Mux1.IN2
Sel_A[4] => Mux2.IN2
Sel_A[4] => Mux3.IN2
Sel_A[4] => Mux4.IN2
Sel_A[4] => Mux5.IN2
Sel_A[4] => Mux6.IN2
Sel_A[4] => Mux7.IN2
Sel_A[4] => Mux8.IN2
Sel_A[4] => Mux9.IN2
Sel_A[4] => Mux10.IN2
Sel_A[4] => Mux11.IN2
Sel_A[4] => Mux12.IN2
Sel_A[4] => Mux13.IN2
Sel_A[4] => Mux14.IN2
Sel_A[4] => Mux15.IN2
Sel_B[0] => Mux16.IN36
Sel_B[0] => Mux17.IN36
Sel_B[0] => Mux18.IN36
Sel_B[0] => Mux19.IN36
Sel_B[0] => Mux20.IN36
Sel_B[0] => Mux21.IN36
Sel_B[0] => Mux22.IN36
Sel_B[0] => Mux23.IN36
Sel_B[0] => Mux24.IN36
Sel_B[0] => Mux25.IN36
Sel_B[0] => Mux26.IN36
Sel_B[0] => Mux27.IN36
Sel_B[0] => Mux28.IN36
Sel_B[0] => Mux29.IN36
Sel_B[0] => Mux30.IN36
Sel_B[0] => Mux31.IN36
Sel_B[1] => Mux16.IN35
Sel_B[1] => Mux17.IN35
Sel_B[1] => Mux18.IN35
Sel_B[1] => Mux19.IN35
Sel_B[1] => Mux20.IN35
Sel_B[1] => Mux21.IN35
Sel_B[1] => Mux22.IN35
Sel_B[1] => Mux23.IN35
Sel_B[1] => Mux24.IN35
Sel_B[1] => Mux25.IN35
Sel_B[1] => Mux26.IN35
Sel_B[1] => Mux27.IN35
Sel_B[1] => Mux28.IN35
Sel_B[1] => Mux29.IN35
Sel_B[1] => Mux30.IN35
Sel_B[1] => Mux31.IN35
Sel_B[2] => Mux16.IN34
Sel_B[2] => Mux17.IN34
Sel_B[2] => Mux18.IN34
Sel_B[2] => Mux19.IN34
Sel_B[2] => Mux20.IN34
Sel_B[2] => Mux21.IN34
Sel_B[2] => Mux22.IN34
Sel_B[2] => Mux23.IN34
Sel_B[2] => Mux24.IN34
Sel_B[2] => Mux25.IN34
Sel_B[2] => Mux26.IN34
Sel_B[2] => Mux27.IN34
Sel_B[2] => Mux28.IN34
Sel_B[2] => Mux29.IN34
Sel_B[2] => Mux30.IN34
Sel_B[2] => Mux31.IN34
Sel_B[3] => Mux16.IN33
Sel_B[3] => Mux17.IN33
Sel_B[3] => Mux18.IN33
Sel_B[3] => Mux19.IN33
Sel_B[3] => Mux20.IN33
Sel_B[3] => Mux21.IN33
Sel_B[3] => Mux22.IN33
Sel_B[3] => Mux23.IN33
Sel_B[3] => Mux24.IN33
Sel_B[3] => Mux25.IN33
Sel_B[3] => Mux26.IN33
Sel_B[3] => Mux27.IN33
Sel_B[3] => Mux28.IN33
Sel_B[3] => Mux29.IN33
Sel_B[3] => Mux30.IN33
Sel_B[3] => Mux31.IN33
Sel_B[4] => Mux16.IN32
Sel_B[4] => Mux17.IN32
Sel_B[4] => Mux18.IN32
Sel_B[4] => Mux19.IN32
Sel_B[4] => Mux20.IN32
Sel_B[4] => Mux21.IN32
Sel_B[4] => Mux22.IN32
Sel_B[4] => Mux23.IN32
Sel_B[4] => Mux24.IN32
Sel_B[4] => Mux25.IN32
Sel_B[4] => Mux26.IN32
Sel_B[4] => Mux27.IN32
Sel_B[4] => Mux28.IN32
Sel_B[4] => Mux29.IN32
Sel_B[4] => Mux30.IN32
Sel_B[4] => Mux31.IN32
Sel_B[5] => Mux16.IN31
Sel_B[5] => Mux17.IN31
Sel_B[5] => Mux18.IN31
Sel_B[5] => Mux19.IN31
Sel_B[5] => Mux20.IN31
Sel_B[5] => Mux21.IN31
Sel_B[5] => Mux22.IN31
Sel_B[5] => Mux23.IN31
Sel_B[5] => Mux24.IN31
Sel_B[5] => Mux25.IN31
Sel_B[5] => Mux26.IN31
Sel_B[5] => Mux27.IN31
Sel_B[5] => Mux28.IN31
Sel_B[5] => Mux29.IN31
Sel_B[5] => Mux30.IN31
Sel_B[5] => Mux31.IN31
Working_Register[0] => Mux31.IN37
Working_Register[1] => Mux30.IN37
Working_Register[2] => Mux29.IN37
Working_Register[3] => Mux28.IN37
Working_Register[4] => Mux27.IN37
Working_Register[5] => Mux26.IN37
Working_Register[6] => Mux25.IN37
Working_Register[7] => Mux24.IN37
Working_Register[8] => Mux23.IN37
Working_Register[9] => Mux22.IN37
Working_Register[10] => Mux21.IN37
Working_Register[11] => Mux20.IN37
Working_Register[12] => Mux19.IN37
Working_Register[13] => Mux18.IN37
Working_Register[14] => Mux17.IN37
Working_Register[15] => Mux16.IN37
r0[0] => Mux15.IN7
r0[0] => Mux31.IN38
r0[1] => Mux14.IN7
r0[1] => Mux30.IN38
r0[2] => Mux13.IN7
r0[2] => Mux29.IN38
r0[3] => Mux12.IN7
r0[3] => Mux28.IN38
r0[4] => Mux11.IN7
r0[4] => Mux27.IN38
r0[5] => Mux10.IN7
r0[5] => Mux26.IN38
r0[6] => Mux9.IN7
r0[6] => Mux25.IN38
r0[7] => Mux8.IN7
r0[7] => Mux24.IN38
r0[8] => Mux7.IN7
r0[8] => Mux23.IN38
r0[9] => Mux6.IN7
r0[9] => Mux22.IN38
r0[10] => Mux5.IN7
r0[10] => Mux21.IN38
r0[11] => Mux4.IN7
r0[11] => Mux20.IN38
r0[12] => Mux3.IN7
r0[12] => Mux19.IN38
r0[13] => Mux2.IN7
r0[13] => Mux18.IN38
r0[14] => Mux1.IN7
r0[14] => Mux17.IN38
r0[15] => Mux0.IN7
r0[15] => Mux16.IN38
r1[0] => Mux15.IN8
r1[0] => Mux31.IN39
r1[1] => Mux14.IN8
r1[1] => Mux30.IN39
r1[2] => Mux13.IN8
r1[2] => Mux29.IN39
r1[3] => Mux12.IN8
r1[3] => Mux28.IN39
r1[4] => Mux11.IN8
r1[4] => Mux27.IN39
r1[5] => Mux10.IN8
r1[5] => Mux26.IN39
r1[6] => Mux9.IN8
r1[6] => Mux25.IN39
r1[7] => Mux8.IN8
r1[7] => Mux24.IN39
r1[8] => Mux7.IN8
r1[8] => Mux23.IN39
r1[9] => Mux6.IN8
r1[9] => Mux22.IN39
r1[10] => Mux5.IN8
r1[10] => Mux21.IN39
r1[11] => Mux4.IN8
r1[11] => Mux20.IN39
r1[12] => Mux3.IN8
r1[12] => Mux19.IN39
r1[13] => Mux2.IN8
r1[13] => Mux18.IN39
r1[14] => Mux1.IN8
r1[14] => Mux17.IN39
r1[15] => Mux0.IN8
r1[15] => Mux16.IN39
r2[0] => Mux15.IN9
r2[0] => Mux31.IN40
r2[1] => Mux14.IN9
r2[1] => Mux30.IN40
r2[2] => Mux13.IN9
r2[2] => Mux29.IN40
r2[3] => Mux12.IN9
r2[3] => Mux28.IN40
r2[4] => Mux11.IN9
r2[4] => Mux27.IN40
r2[5] => Mux10.IN9
r2[5] => Mux26.IN40
r2[6] => Mux9.IN9
r2[6] => Mux25.IN40
r2[7] => Mux8.IN9
r2[7] => Mux24.IN40
r2[8] => Mux7.IN9
r2[8] => Mux23.IN40
r2[9] => Mux6.IN9
r2[9] => Mux22.IN40
r2[10] => Mux5.IN9
r2[10] => Mux21.IN40
r2[11] => Mux4.IN9
r2[11] => Mux20.IN40
r2[12] => Mux3.IN9
r2[12] => Mux19.IN40
r2[13] => Mux2.IN9
r2[13] => Mux18.IN40
r2[14] => Mux1.IN9
r2[14] => Mux17.IN40
r2[15] => Mux0.IN9
r2[15] => Mux16.IN40
r3[0] => Mux15.IN10
r3[0] => Mux31.IN41
r3[1] => Mux14.IN10
r3[1] => Mux30.IN41
r3[2] => Mux13.IN10
r3[2] => Mux29.IN41
r3[3] => Mux12.IN10
r3[3] => Mux28.IN41
r3[4] => Mux11.IN10
r3[4] => Mux27.IN41
r3[5] => Mux10.IN10
r3[5] => Mux26.IN41
r3[6] => Mux9.IN10
r3[6] => Mux25.IN41
r3[7] => Mux8.IN10
r3[7] => Mux24.IN41
r3[8] => Mux7.IN10
r3[8] => Mux23.IN41
r3[9] => Mux6.IN10
r3[9] => Mux22.IN41
r3[10] => Mux5.IN10
r3[10] => Mux21.IN41
r3[11] => Mux4.IN10
r3[11] => Mux20.IN41
r3[12] => Mux3.IN10
r3[12] => Mux19.IN41
r3[13] => Mux2.IN10
r3[13] => Mux18.IN41
r3[14] => Mux1.IN10
r3[14] => Mux17.IN41
r3[15] => Mux0.IN10
r3[15] => Mux16.IN41
r4[0] => Mux15.IN11
r4[0] => Mux31.IN42
r4[1] => Mux14.IN11
r4[1] => Mux30.IN42
r4[2] => Mux13.IN11
r4[2] => Mux29.IN42
r4[3] => Mux12.IN11
r4[3] => Mux28.IN42
r4[4] => Mux11.IN11
r4[4] => Mux27.IN42
r4[5] => Mux10.IN11
r4[5] => Mux26.IN42
r4[6] => Mux9.IN11
r4[6] => Mux25.IN42
r4[7] => Mux8.IN11
r4[7] => Mux24.IN42
r4[8] => Mux7.IN11
r4[8] => Mux23.IN42
r4[9] => Mux6.IN11
r4[9] => Mux22.IN42
r4[10] => Mux5.IN11
r4[10] => Mux21.IN42
r4[11] => Mux4.IN11
r4[11] => Mux20.IN42
r4[12] => Mux3.IN11
r4[12] => Mux19.IN42
r4[13] => Mux2.IN11
r4[13] => Mux18.IN42
r4[14] => Mux1.IN11
r4[14] => Mux17.IN42
r4[15] => Mux0.IN11
r4[15] => Mux16.IN42
r5[0] => Mux15.IN12
r5[0] => Mux31.IN43
r5[1] => Mux14.IN12
r5[1] => Mux30.IN43
r5[2] => Mux13.IN12
r5[2] => Mux29.IN43
r5[3] => Mux12.IN12
r5[3] => Mux28.IN43
r5[4] => Mux11.IN12
r5[4] => Mux27.IN43
r5[5] => Mux10.IN12
r5[5] => Mux26.IN43
r5[6] => Mux9.IN12
r5[6] => Mux25.IN43
r5[7] => Mux8.IN12
r5[7] => Mux24.IN43
r5[8] => Mux7.IN12
r5[8] => Mux23.IN43
r5[9] => Mux6.IN12
r5[9] => Mux22.IN43
r5[10] => Mux5.IN12
r5[10] => Mux21.IN43
r5[11] => Mux4.IN12
r5[11] => Mux20.IN43
r5[12] => Mux3.IN12
r5[12] => Mux19.IN43
r5[13] => Mux2.IN12
r5[13] => Mux18.IN43
r5[14] => Mux1.IN12
r5[14] => Mux17.IN43
r5[15] => Mux0.IN12
r5[15] => Mux16.IN43
r6[0] => Mux15.IN13
r6[0] => Mux31.IN44
r6[1] => Mux14.IN13
r6[1] => Mux30.IN44
r6[2] => Mux13.IN13
r6[2] => Mux29.IN44
r6[3] => Mux12.IN13
r6[3] => Mux28.IN44
r6[4] => Mux11.IN13
r6[4] => Mux27.IN44
r6[5] => Mux10.IN13
r6[5] => Mux26.IN44
r6[6] => Mux9.IN13
r6[6] => Mux25.IN44
r6[7] => Mux8.IN13
r6[7] => Mux24.IN44
r6[8] => Mux7.IN13
r6[8] => Mux23.IN44
r6[9] => Mux6.IN13
r6[9] => Mux22.IN44
r6[10] => Mux5.IN13
r6[10] => Mux21.IN44
r6[11] => Mux4.IN13
r6[11] => Mux20.IN44
r6[12] => Mux3.IN13
r6[12] => Mux19.IN44
r6[13] => Mux2.IN13
r6[13] => Mux18.IN44
r6[14] => Mux1.IN13
r6[14] => Mux17.IN44
r6[15] => Mux0.IN13
r6[15] => Mux16.IN44
r7[0] => Mux15.IN14
r7[0] => Mux31.IN45
r7[1] => Mux14.IN14
r7[1] => Mux30.IN45
r7[2] => Mux13.IN14
r7[2] => Mux29.IN45
r7[3] => Mux12.IN14
r7[3] => Mux28.IN45
r7[4] => Mux11.IN14
r7[4] => Mux27.IN45
r7[5] => Mux10.IN14
r7[5] => Mux26.IN45
r7[6] => Mux9.IN14
r7[6] => Mux25.IN45
r7[7] => Mux8.IN14
r7[7] => Mux24.IN45
r7[8] => Mux7.IN14
r7[8] => Mux23.IN45
r7[9] => Mux6.IN14
r7[9] => Mux22.IN45
r7[10] => Mux5.IN14
r7[10] => Mux21.IN45
r7[11] => Mux4.IN14
r7[11] => Mux20.IN45
r7[12] => Mux3.IN14
r7[12] => Mux19.IN45
r7[13] => Mux2.IN14
r7[13] => Mux18.IN45
r7[14] => Mux1.IN14
r7[14] => Mux17.IN45
r7[15] => Mux0.IN14
r7[15] => Mux16.IN45
r8[0] => Mux15.IN15
r8[0] => Mux31.IN46
r8[1] => Mux14.IN15
r8[1] => Mux30.IN46
r8[2] => Mux13.IN15
r8[2] => Mux29.IN46
r8[3] => Mux12.IN15
r8[3] => Mux28.IN46
r8[4] => Mux11.IN15
r8[4] => Mux27.IN46
r8[5] => Mux10.IN15
r8[5] => Mux26.IN46
r8[6] => Mux9.IN15
r8[6] => Mux25.IN46
r8[7] => Mux8.IN15
r8[7] => Mux24.IN46
r8[8] => Mux7.IN15
r8[8] => Mux23.IN46
r8[9] => Mux6.IN15
r8[9] => Mux22.IN46
r8[10] => Mux5.IN15
r8[10] => Mux21.IN46
r8[11] => Mux4.IN15
r8[11] => Mux20.IN46
r8[12] => Mux3.IN15
r8[12] => Mux19.IN46
r8[13] => Mux2.IN15
r8[13] => Mux18.IN46
r8[14] => Mux1.IN15
r8[14] => Mux17.IN46
r8[15] => Mux0.IN15
r8[15] => Mux16.IN46
r9[0] => Mux15.IN16
r9[0] => Mux31.IN47
r9[1] => Mux14.IN16
r9[1] => Mux30.IN47
r9[2] => Mux13.IN16
r9[2] => Mux29.IN47
r9[3] => Mux12.IN16
r9[3] => Mux28.IN47
r9[4] => Mux11.IN16
r9[4] => Mux27.IN47
r9[5] => Mux10.IN16
r9[5] => Mux26.IN47
r9[6] => Mux9.IN16
r9[6] => Mux25.IN47
r9[7] => Mux8.IN16
r9[7] => Mux24.IN47
r9[8] => Mux7.IN16
r9[8] => Mux23.IN47
r9[9] => Mux6.IN16
r9[9] => Mux22.IN47
r9[10] => Mux5.IN16
r9[10] => Mux21.IN47
r9[11] => Mux4.IN16
r9[11] => Mux20.IN47
r9[12] => Mux3.IN16
r9[12] => Mux19.IN47
r9[13] => Mux2.IN16
r9[13] => Mux18.IN47
r9[14] => Mux1.IN16
r9[14] => Mux17.IN47
r9[15] => Mux0.IN16
r9[15] => Mux16.IN47
r10[0] => Mux15.IN17
r10[0] => Mux31.IN48
r10[1] => Mux14.IN17
r10[1] => Mux30.IN48
r10[2] => Mux13.IN17
r10[2] => Mux29.IN48
r10[3] => Mux12.IN17
r10[3] => Mux28.IN48
r10[4] => Mux11.IN17
r10[4] => Mux27.IN48
r10[5] => Mux10.IN17
r10[5] => Mux26.IN48
r10[6] => Mux9.IN17
r10[6] => Mux25.IN48
r10[7] => Mux8.IN17
r10[7] => Mux24.IN48
r10[8] => Mux7.IN17
r10[8] => Mux23.IN48
r10[9] => Mux6.IN17
r10[9] => Mux22.IN48
r10[10] => Mux5.IN17
r10[10] => Mux21.IN48
r10[11] => Mux4.IN17
r10[11] => Mux20.IN48
r10[12] => Mux3.IN17
r10[12] => Mux19.IN48
r10[13] => Mux2.IN17
r10[13] => Mux18.IN48
r10[14] => Mux1.IN17
r10[14] => Mux17.IN48
r10[15] => Mux0.IN17
r10[15] => Mux16.IN48
r11[0] => Mux15.IN18
r11[0] => Mux31.IN49
r11[1] => Mux14.IN18
r11[1] => Mux30.IN49
r11[2] => Mux13.IN18
r11[2] => Mux29.IN49
r11[3] => Mux12.IN18
r11[3] => Mux28.IN49
r11[4] => Mux11.IN18
r11[4] => Mux27.IN49
r11[5] => Mux10.IN18
r11[5] => Mux26.IN49
r11[6] => Mux9.IN18
r11[6] => Mux25.IN49
r11[7] => Mux8.IN18
r11[7] => Mux24.IN49
r11[8] => Mux7.IN18
r11[8] => Mux23.IN49
r11[9] => Mux6.IN18
r11[9] => Mux22.IN49
r11[10] => Mux5.IN18
r11[10] => Mux21.IN49
r11[11] => Mux4.IN18
r11[11] => Mux20.IN49
r11[12] => Mux3.IN18
r11[12] => Mux19.IN49
r11[13] => Mux2.IN18
r11[13] => Mux18.IN49
r11[14] => Mux1.IN18
r11[14] => Mux17.IN49
r11[15] => Mux0.IN18
r11[15] => Mux16.IN49
r12[0] => Mux15.IN19
r12[0] => Mux31.IN50
r12[1] => Mux14.IN19
r12[1] => Mux30.IN50
r12[2] => Mux13.IN19
r12[2] => Mux29.IN50
r12[3] => Mux12.IN19
r12[3] => Mux28.IN50
r12[4] => Mux11.IN19
r12[4] => Mux27.IN50
r12[5] => Mux10.IN19
r12[5] => Mux26.IN50
r12[6] => Mux9.IN19
r12[6] => Mux25.IN50
r12[7] => Mux8.IN19
r12[7] => Mux24.IN50
r12[8] => Mux7.IN19
r12[8] => Mux23.IN50
r12[9] => Mux6.IN19
r12[9] => Mux22.IN50
r12[10] => Mux5.IN19
r12[10] => Mux21.IN50
r12[11] => Mux4.IN19
r12[11] => Mux20.IN50
r12[12] => Mux3.IN19
r12[12] => Mux19.IN50
r12[13] => Mux2.IN19
r12[13] => Mux18.IN50
r12[14] => Mux1.IN19
r12[14] => Mux17.IN50
r12[15] => Mux0.IN19
r12[15] => Mux16.IN50
r13[0] => Mux15.IN20
r13[0] => Mux31.IN51
r13[1] => Mux14.IN20
r13[1] => Mux30.IN51
r13[2] => Mux13.IN20
r13[2] => Mux29.IN51
r13[3] => Mux12.IN20
r13[3] => Mux28.IN51
r13[4] => Mux11.IN20
r13[4] => Mux27.IN51
r13[5] => Mux10.IN20
r13[5] => Mux26.IN51
r13[6] => Mux9.IN20
r13[6] => Mux25.IN51
r13[7] => Mux8.IN20
r13[7] => Mux24.IN51
r13[8] => Mux7.IN20
r13[8] => Mux23.IN51
r13[9] => Mux6.IN20
r13[9] => Mux22.IN51
r13[10] => Mux5.IN20
r13[10] => Mux21.IN51
r13[11] => Mux4.IN20
r13[11] => Mux20.IN51
r13[12] => Mux3.IN20
r13[12] => Mux19.IN51
r13[13] => Mux2.IN20
r13[13] => Mux18.IN51
r13[14] => Mux1.IN20
r13[14] => Mux17.IN51
r13[15] => Mux0.IN20
r13[15] => Mux16.IN51
r14[0] => Mux15.IN21
r14[0] => Mux31.IN52
r14[1] => Mux14.IN21
r14[1] => Mux30.IN52
r14[2] => Mux13.IN21
r14[2] => Mux29.IN52
r14[3] => Mux12.IN21
r14[3] => Mux28.IN52
r14[4] => Mux11.IN21
r14[4] => Mux27.IN52
r14[5] => Mux10.IN21
r14[5] => Mux26.IN52
r14[6] => Mux9.IN21
r14[6] => Mux25.IN52
r14[7] => Mux8.IN21
r14[7] => Mux24.IN52
r14[8] => Mux7.IN21
r14[8] => Mux23.IN52
r14[9] => Mux6.IN21
r14[9] => Mux22.IN52
r14[10] => Mux5.IN21
r14[10] => Mux21.IN52
r14[11] => Mux4.IN21
r14[11] => Mux20.IN52
r14[12] => Mux3.IN21
r14[12] => Mux19.IN52
r14[13] => Mux2.IN21
r14[13] => Mux18.IN52
r14[14] => Mux1.IN21
r14[14] => Mux17.IN52
r14[15] => Mux0.IN21
r14[15] => Mux16.IN52
r15[0] => Mux15.IN22
r15[0] => Mux31.IN53
r15[1] => Mux14.IN22
r15[1] => Mux30.IN53
r15[2] => Mux13.IN22
r15[2] => Mux29.IN53
r15[3] => Mux12.IN22
r15[3] => Mux28.IN53
r15[4] => Mux11.IN22
r15[4] => Mux27.IN53
r15[5] => Mux10.IN22
r15[5] => Mux26.IN53
r15[6] => Mux9.IN22
r15[6] => Mux25.IN53
r15[7] => Mux8.IN22
r15[7] => Mux24.IN53
r15[8] => Mux7.IN22
r15[8] => Mux23.IN53
r15[9] => Mux6.IN22
r15[9] => Mux22.IN53
r15[10] => Mux5.IN22
r15[10] => Mux21.IN53
r15[11] => Mux4.IN22
r15[11] => Mux20.IN53
r15[12] => Mux3.IN22
r15[12] => Mux19.IN53
r15[13] => Mux2.IN22
r15[13] => Mux18.IN53
r15[14] => Mux1.IN22
r15[14] => Mux17.IN53
r15[15] => Mux0.IN22
r15[15] => Mux16.IN53
r16[0] => Mux15.IN23
r16[0] => Mux31.IN54
r16[1] => Mux14.IN23
r16[1] => Mux30.IN54
r16[2] => Mux13.IN23
r16[2] => Mux29.IN54
r16[3] => Mux12.IN23
r16[3] => Mux28.IN54
r16[4] => Mux11.IN23
r16[4] => Mux27.IN54
r16[5] => Mux10.IN23
r16[5] => Mux26.IN54
r16[6] => Mux9.IN23
r16[6] => Mux25.IN54
r16[7] => Mux8.IN23
r16[7] => Mux24.IN54
r16[8] => Mux7.IN23
r16[8] => Mux23.IN54
r16[9] => Mux6.IN23
r16[9] => Mux22.IN54
r16[10] => Mux5.IN23
r16[10] => Mux21.IN54
r16[11] => Mux4.IN23
r16[11] => Mux20.IN54
r16[12] => Mux3.IN23
r16[12] => Mux19.IN54
r16[13] => Mux2.IN23
r16[13] => Mux18.IN54
r16[14] => Mux1.IN23
r16[14] => Mux17.IN54
r16[15] => Mux0.IN23
r16[15] => Mux16.IN54
r17[0] => Mux15.IN24
r17[0] => Mux31.IN55
r17[1] => Mux14.IN24
r17[1] => Mux30.IN55
r17[2] => Mux13.IN24
r17[2] => Mux29.IN55
r17[3] => Mux12.IN24
r17[3] => Mux28.IN55
r17[4] => Mux11.IN24
r17[4] => Mux27.IN55
r17[5] => Mux10.IN24
r17[5] => Mux26.IN55
r17[6] => Mux9.IN24
r17[6] => Mux25.IN55
r17[7] => Mux8.IN24
r17[7] => Mux24.IN55
r17[8] => Mux7.IN24
r17[8] => Mux23.IN55
r17[9] => Mux6.IN24
r17[9] => Mux22.IN55
r17[10] => Mux5.IN24
r17[10] => Mux21.IN55
r17[11] => Mux4.IN24
r17[11] => Mux20.IN55
r17[12] => Mux3.IN24
r17[12] => Mux19.IN55
r17[13] => Mux2.IN24
r17[13] => Mux18.IN55
r17[14] => Mux1.IN24
r17[14] => Mux17.IN55
r17[15] => Mux0.IN24
r17[15] => Mux16.IN55
r18[0] => Mux15.IN25
r18[0] => Mux31.IN56
r18[1] => Mux14.IN25
r18[1] => Mux30.IN56
r18[2] => Mux13.IN25
r18[2] => Mux29.IN56
r18[3] => Mux12.IN25
r18[3] => Mux28.IN56
r18[4] => Mux11.IN25
r18[4] => Mux27.IN56
r18[5] => Mux10.IN25
r18[5] => Mux26.IN56
r18[6] => Mux9.IN25
r18[6] => Mux25.IN56
r18[7] => Mux8.IN25
r18[7] => Mux24.IN56
r18[8] => Mux7.IN25
r18[8] => Mux23.IN56
r18[9] => Mux6.IN25
r18[9] => Mux22.IN56
r18[10] => Mux5.IN25
r18[10] => Mux21.IN56
r18[11] => Mux4.IN25
r18[11] => Mux20.IN56
r18[12] => Mux3.IN25
r18[12] => Mux19.IN56
r18[13] => Mux2.IN25
r18[13] => Mux18.IN56
r18[14] => Mux1.IN25
r18[14] => Mux17.IN56
r18[15] => Mux0.IN25
r18[15] => Mux16.IN56
r19[0] => Mux15.IN26
r19[0] => Mux31.IN57
r19[1] => Mux14.IN26
r19[1] => Mux30.IN57
r19[2] => Mux13.IN26
r19[2] => Mux29.IN57
r19[3] => Mux12.IN26
r19[3] => Mux28.IN57
r19[4] => Mux11.IN26
r19[4] => Mux27.IN57
r19[5] => Mux10.IN26
r19[5] => Mux26.IN57
r19[6] => Mux9.IN26
r19[6] => Mux25.IN57
r19[7] => Mux8.IN26
r19[7] => Mux24.IN57
r19[8] => Mux7.IN26
r19[8] => Mux23.IN57
r19[9] => Mux6.IN26
r19[9] => Mux22.IN57
r19[10] => Mux5.IN26
r19[10] => Mux21.IN57
r19[11] => Mux4.IN26
r19[11] => Mux20.IN57
r19[12] => Mux3.IN26
r19[12] => Mux19.IN57
r19[13] => Mux2.IN26
r19[13] => Mux18.IN57
r19[14] => Mux1.IN26
r19[14] => Mux17.IN57
r19[15] => Mux0.IN26
r19[15] => Mux16.IN57
r20[0] => Mux15.IN27
r20[0] => Mux31.IN58
r20[1] => Mux14.IN27
r20[1] => Mux30.IN58
r20[2] => Mux13.IN27
r20[2] => Mux29.IN58
r20[3] => Mux12.IN27
r20[3] => Mux28.IN58
r20[4] => Mux11.IN27
r20[4] => Mux27.IN58
r20[5] => Mux10.IN27
r20[5] => Mux26.IN58
r20[6] => Mux9.IN27
r20[6] => Mux25.IN58
r20[7] => Mux8.IN27
r20[7] => Mux24.IN58
r20[8] => Mux7.IN27
r20[8] => Mux23.IN58
r20[9] => Mux6.IN27
r20[9] => Mux22.IN58
r20[10] => Mux5.IN27
r20[10] => Mux21.IN58
r20[11] => Mux4.IN27
r20[11] => Mux20.IN58
r20[12] => Mux3.IN27
r20[12] => Mux19.IN58
r20[13] => Mux2.IN27
r20[13] => Mux18.IN58
r20[14] => Mux1.IN27
r20[14] => Mux17.IN58
r20[15] => Mux0.IN27
r20[15] => Mux16.IN58
r21[0] => Mux15.IN28
r21[0] => Mux31.IN59
r21[1] => Mux14.IN28
r21[1] => Mux30.IN59
r21[2] => Mux13.IN28
r21[2] => Mux29.IN59
r21[3] => Mux12.IN28
r21[3] => Mux28.IN59
r21[4] => Mux11.IN28
r21[4] => Mux27.IN59
r21[5] => Mux10.IN28
r21[5] => Mux26.IN59
r21[6] => Mux9.IN28
r21[6] => Mux25.IN59
r21[7] => Mux8.IN28
r21[7] => Mux24.IN59
r21[8] => Mux7.IN28
r21[8] => Mux23.IN59
r21[9] => Mux6.IN28
r21[9] => Mux22.IN59
r21[10] => Mux5.IN28
r21[10] => Mux21.IN59
r21[11] => Mux4.IN28
r21[11] => Mux20.IN59
r21[12] => Mux3.IN28
r21[12] => Mux19.IN59
r21[13] => Mux2.IN28
r21[13] => Mux18.IN59
r21[14] => Mux1.IN28
r21[14] => Mux17.IN59
r21[15] => Mux0.IN28
r21[15] => Mux16.IN59
r22[0] => Mux15.IN29
r22[0] => Mux31.IN60
r22[1] => Mux14.IN29
r22[1] => Mux30.IN60
r22[2] => Mux13.IN29
r22[2] => Mux29.IN60
r22[3] => Mux12.IN29
r22[3] => Mux28.IN60
r22[4] => Mux11.IN29
r22[4] => Mux27.IN60
r22[5] => Mux10.IN29
r22[5] => Mux26.IN60
r22[6] => Mux9.IN29
r22[6] => Mux25.IN60
r22[7] => Mux8.IN29
r22[7] => Mux24.IN60
r22[8] => Mux7.IN29
r22[8] => Mux23.IN60
r22[9] => Mux6.IN29
r22[9] => Mux22.IN60
r22[10] => Mux5.IN29
r22[10] => Mux21.IN60
r22[11] => Mux4.IN29
r22[11] => Mux20.IN60
r22[12] => Mux3.IN29
r22[12] => Mux19.IN60
r22[13] => Mux2.IN29
r22[13] => Mux18.IN60
r22[14] => Mux1.IN29
r22[14] => Mux17.IN60
r22[15] => Mux0.IN29
r22[15] => Mux16.IN60
r23[0] => Mux15.IN30
r23[0] => Mux31.IN61
r23[1] => Mux14.IN30
r23[1] => Mux30.IN61
r23[2] => Mux13.IN30
r23[2] => Mux29.IN61
r23[3] => Mux12.IN30
r23[3] => Mux28.IN61
r23[4] => Mux11.IN30
r23[4] => Mux27.IN61
r23[5] => Mux10.IN30
r23[5] => Mux26.IN61
r23[6] => Mux9.IN30
r23[6] => Mux25.IN61
r23[7] => Mux8.IN30
r23[7] => Mux24.IN61
r23[8] => Mux7.IN30
r23[8] => Mux23.IN61
r23[9] => Mux6.IN30
r23[9] => Mux22.IN61
r23[10] => Mux5.IN30
r23[10] => Mux21.IN61
r23[11] => Mux4.IN30
r23[11] => Mux20.IN61
r23[12] => Mux3.IN30
r23[12] => Mux19.IN61
r23[13] => Mux2.IN30
r23[13] => Mux18.IN61
r23[14] => Mux1.IN30
r23[14] => Mux17.IN61
r23[15] => Mux0.IN30
r23[15] => Mux16.IN61
r24[0] => Mux15.IN31
r24[0] => Mux31.IN62
r24[1] => Mux14.IN31
r24[1] => Mux30.IN62
r24[2] => Mux13.IN31
r24[2] => Mux29.IN62
r24[3] => Mux12.IN31
r24[3] => Mux28.IN62
r24[4] => Mux11.IN31
r24[4] => Mux27.IN62
r24[5] => Mux10.IN31
r24[5] => Mux26.IN62
r24[6] => Mux9.IN31
r24[6] => Mux25.IN62
r24[7] => Mux8.IN31
r24[7] => Mux24.IN62
r24[8] => Mux7.IN31
r24[8] => Mux23.IN62
r24[9] => Mux6.IN31
r24[9] => Mux22.IN62
r24[10] => Mux5.IN31
r24[10] => Mux21.IN62
r24[11] => Mux4.IN31
r24[11] => Mux20.IN62
r24[12] => Mux3.IN31
r24[12] => Mux19.IN62
r24[13] => Mux2.IN31
r24[13] => Mux18.IN62
r24[14] => Mux1.IN31
r24[14] => Mux17.IN62
r24[15] => Mux0.IN31
r24[15] => Mux16.IN62
r25[0] => Mux15.IN32
r25[0] => Mux31.IN63
r25[1] => Mux14.IN32
r25[1] => Mux30.IN63
r25[2] => Mux13.IN32
r25[2] => Mux29.IN63
r25[3] => Mux12.IN32
r25[3] => Mux28.IN63
r25[4] => Mux11.IN32
r25[4] => Mux27.IN63
r25[5] => Mux10.IN32
r25[5] => Mux26.IN63
r25[6] => Mux9.IN32
r25[6] => Mux25.IN63
r25[7] => Mux8.IN32
r25[7] => Mux24.IN63
r25[8] => Mux7.IN32
r25[8] => Mux23.IN63
r25[9] => Mux6.IN32
r25[9] => Mux22.IN63
r25[10] => Mux5.IN32
r25[10] => Mux21.IN63
r25[11] => Mux4.IN32
r25[11] => Mux20.IN63
r25[12] => Mux3.IN32
r25[12] => Mux19.IN63
r25[13] => Mux2.IN32
r25[13] => Mux18.IN63
r25[14] => Mux1.IN32
r25[14] => Mux17.IN63
r25[15] => Mux0.IN32
r25[15] => Mux16.IN63
r26[0] => Mux15.IN33
r26[0] => Mux31.IN64
r26[1] => Mux14.IN33
r26[1] => Mux30.IN64
r26[2] => Mux13.IN33
r26[2] => Mux29.IN64
r26[3] => Mux12.IN33
r26[3] => Mux28.IN64
r26[4] => Mux11.IN33
r26[4] => Mux27.IN64
r26[5] => Mux10.IN33
r26[5] => Mux26.IN64
r26[6] => Mux9.IN33
r26[6] => Mux25.IN64
r26[7] => Mux8.IN33
r26[7] => Mux24.IN64
r26[8] => Mux7.IN33
r26[8] => Mux23.IN64
r26[9] => Mux6.IN33
r26[9] => Mux22.IN64
r26[10] => Mux5.IN33
r26[10] => Mux21.IN64
r26[11] => Mux4.IN33
r26[11] => Mux20.IN64
r26[12] => Mux3.IN33
r26[12] => Mux19.IN64
r26[13] => Mux2.IN33
r26[13] => Mux18.IN64
r26[14] => Mux1.IN33
r26[14] => Mux17.IN64
r26[15] => Mux0.IN33
r26[15] => Mux16.IN64
r27[0] => Mux15.IN34
r27[0] => Mux31.IN65
r27[1] => Mux14.IN34
r27[1] => Mux30.IN65
r27[2] => Mux13.IN34
r27[2] => Mux29.IN65
r27[3] => Mux12.IN34
r27[3] => Mux28.IN65
r27[4] => Mux11.IN34
r27[4] => Mux27.IN65
r27[5] => Mux10.IN34
r27[5] => Mux26.IN65
r27[6] => Mux9.IN34
r27[6] => Mux25.IN65
r27[7] => Mux8.IN34
r27[7] => Mux24.IN65
r27[8] => Mux7.IN34
r27[8] => Mux23.IN65
r27[9] => Mux6.IN34
r27[9] => Mux22.IN65
r27[10] => Mux5.IN34
r27[10] => Mux21.IN65
r27[11] => Mux4.IN34
r27[11] => Mux20.IN65
r27[12] => Mux3.IN34
r27[12] => Mux19.IN65
r27[13] => Mux2.IN34
r27[13] => Mux18.IN65
r27[14] => Mux1.IN34
r27[14] => Mux17.IN65
r27[15] => Mux0.IN34
r27[15] => Mux16.IN65
r28[0] => Mux15.IN35
r28[0] => Mux31.IN66
r28[1] => Mux14.IN35
r28[1] => Mux30.IN66
r28[2] => Mux13.IN35
r28[2] => Mux29.IN66
r28[3] => Mux12.IN35
r28[3] => Mux28.IN66
r28[4] => Mux11.IN35
r28[4] => Mux27.IN66
r28[5] => Mux10.IN35
r28[5] => Mux26.IN66
r28[6] => Mux9.IN35
r28[6] => Mux25.IN66
r28[7] => Mux8.IN35
r28[7] => Mux24.IN66
r28[8] => Mux7.IN35
r28[8] => Mux23.IN66
r28[9] => Mux6.IN35
r28[9] => Mux22.IN66
r28[10] => Mux5.IN35
r28[10] => Mux21.IN66
r28[11] => Mux4.IN35
r28[11] => Mux20.IN66
r28[12] => Mux3.IN35
r28[12] => Mux19.IN66
r28[13] => Mux2.IN35
r28[13] => Mux18.IN66
r28[14] => Mux1.IN35
r28[14] => Mux17.IN66
r28[15] => Mux0.IN35
r28[15] => Mux16.IN66
r29[0] => Mux15.IN36
r29[0] => Mux31.IN67
r29[1] => Mux14.IN36
r29[1] => Mux30.IN67
r29[2] => Mux13.IN36
r29[2] => Mux29.IN67
r29[3] => Mux12.IN36
r29[3] => Mux28.IN67
r29[4] => Mux11.IN36
r29[4] => Mux27.IN67
r29[5] => Mux10.IN36
r29[5] => Mux26.IN67
r29[6] => Mux9.IN36
r29[6] => Mux25.IN67
r29[7] => Mux8.IN36
r29[7] => Mux24.IN67
r29[8] => Mux7.IN36
r29[8] => Mux23.IN67
r29[9] => Mux6.IN36
r29[9] => Mux22.IN67
r29[10] => Mux5.IN36
r29[10] => Mux21.IN67
r29[11] => Mux4.IN36
r29[11] => Mux20.IN67
r29[12] => Mux3.IN36
r29[12] => Mux19.IN67
r29[13] => Mux2.IN36
r29[13] => Mux18.IN67
r29[14] => Mux1.IN36
r29[14] => Mux17.IN67
r29[15] => Mux0.IN36
r29[15] => Mux16.IN67
r32[0] => Mux31.IN68
r32[1] => Mux30.IN68
r32[2] => Mux29.IN68
r32[3] => Mux28.IN68
r32[4] => Mux27.IN68
r32[5] => Mux26.IN68
r32[6] => Mux25.IN68
r32[7] => Mux24.IN68
r32[8] => Mux23.IN68
r32[9] => Mux22.IN68
r32[10] => Mux21.IN68
r32[11] => Mux20.IN68
r32[12] => Mux19.IN68
r32[13] => Mux18.IN68
r32[14] => Mux17.IN68
r32[15] => Mux16.IN68
r33[0] => Mux31.IN69
r33[1] => Mux30.IN69
r33[2] => Mux29.IN69
r33[3] => Mux28.IN69
r33[4] => Mux27.IN69
r33[5] => Mux26.IN69
r33[6] => Mux25.IN69
r33[7] => Mux24.IN69
r33[8] => Mux23.IN69
r33[9] => Mux22.IN69
r33[10] => Mux21.IN69
r33[11] => Mux20.IN69
r33[12] => Mux19.IN69
r33[13] => Mux18.IN69
r33[14] => Mux17.IN69
r33[15] => Mux16.IN69
Data_A[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Data_A[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Data_A[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Data_A[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Data_A[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Data_A[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Data_A[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Data_A[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Data_A[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Data_A[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Data_A[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Data_A[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Data_A[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Data_A[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Data_A[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Data_A[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Data_B[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Data_B[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Data_B[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Data_B[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Data_B[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Data_B[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Data_B[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Data_B[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Data_B[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Data_B[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Data_B[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Data_B[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Data_B[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Data_B[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Data_B[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Data_B[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|uc1|shifter:inst7
ALU_OUT[0] => Mux14.IN3
ALU_OUT[0] => Mux15.IN3
ALU_OUT[1] => Mux13.IN3
ALU_OUT[1] => Mux14.IN2
ALU_OUT[1] => Mux15.IN1
ALU_OUT[1] => Mux15.IN2
ALU_OUT[2] => Mux12.IN3
ALU_OUT[2] => Mux13.IN2
ALU_OUT[2] => Mux14.IN0
ALU_OUT[2] => Mux14.IN1
ALU_OUT[3] => Mux11.IN3
ALU_OUT[3] => Mux12.IN2
ALU_OUT[3] => Mux13.IN0
ALU_OUT[3] => Mux13.IN1
ALU_OUT[4] => Mux10.IN3
ALU_OUT[4] => Mux11.IN2
ALU_OUT[4] => Mux12.IN0
ALU_OUT[4] => Mux12.IN1
ALU_OUT[5] => Mux9.IN3
ALU_OUT[5] => Mux10.IN2
ALU_OUT[5] => Mux11.IN0
ALU_OUT[5] => Mux11.IN1
ALU_OUT[6] => Mux8.IN3
ALU_OUT[6] => Mux9.IN2
ALU_OUT[6] => Mux10.IN0
ALU_OUT[6] => Mux10.IN1
ALU_OUT[7] => Mux7.IN3
ALU_OUT[7] => Mux8.IN2
ALU_OUT[7] => Mux9.IN0
ALU_OUT[7] => Mux9.IN1
ALU_OUT[8] => Mux6.IN3
ALU_OUT[8] => Mux7.IN2
ALU_OUT[8] => Mux8.IN0
ALU_OUT[8] => Mux8.IN1
ALU_OUT[9] => Mux5.IN3
ALU_OUT[9] => Mux6.IN2
ALU_OUT[9] => Mux7.IN0
ALU_OUT[9] => Mux7.IN1
ALU_OUT[10] => Mux4.IN3
ALU_OUT[10] => Mux5.IN2
ALU_OUT[10] => Mux6.IN0
ALU_OUT[10] => Mux6.IN1
ALU_OUT[11] => Mux3.IN3
ALU_OUT[11] => Mux4.IN2
ALU_OUT[11] => Mux5.IN0
ALU_OUT[11] => Mux5.IN1
ALU_OUT[12] => Mux2.IN3
ALU_OUT[12] => Mux3.IN2
ALU_OUT[12] => Mux4.IN0
ALU_OUT[12] => Mux4.IN1
ALU_OUT[13] => Mux1.IN3
ALU_OUT[13] => Mux2.IN2
ALU_OUT[13] => Mux3.IN0
ALU_OUT[13] => Mux3.IN1
ALU_OUT[14] => Mux0.IN3
ALU_OUT[14] => Mux1.IN2
ALU_OUT[14] => Mux2.IN0
ALU_OUT[14] => Mux2.IN1
ALU_OUT[15] => Mux0.IN2
ALU_OUT[15] => Mux1.IN0
ALU_OUT[15] => Mux1.IN1
SH[0] => Mux0.IN5
SH[0] => Mux1.IN5
SH[0] => Mux2.IN5
SH[0] => Mux3.IN5
SH[0] => Mux4.IN5
SH[0] => Mux5.IN5
SH[0] => Mux6.IN5
SH[0] => Mux7.IN5
SH[0] => Mux8.IN5
SH[0] => Mux9.IN5
SH[0] => Mux10.IN5
SH[0] => Mux11.IN5
SH[0] => Mux12.IN5
SH[0] => Mux13.IN5
SH[0] => Mux14.IN5
SH[0] => Mux15.IN5
SH[1] => Mux0.IN4
SH[1] => Mux1.IN4
SH[1] => Mux2.IN4
SH[1] => Mux3.IN4
SH[1] => Mux4.IN4
SH[1] => Mux5.IN4
SH[1] => Mux6.IN4
SH[1] => Mux7.IN4
SH[1] => Mux8.IN4
SH[1] => Mux9.IN4
SH[1] => Mux10.IN4
SH[1] => Mux11.IN4
SH[1] => Mux12.IN4
SH[1] => Mux13.IN4
SH[1] => Mux14.IN4
SH[1] => Mux15.IN4
SH_OUT[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SH_OUT[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|uc1|DATA:inst12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|uc1|DATA:inst12|altsyncram:altsyncram_component
wren_a => altsyncram_joi1:auto_generated.wren_a
rden_a => altsyncram_joi1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_joi1:auto_generated.data_a[0]
data_a[1] => altsyncram_joi1:auto_generated.data_a[1]
data_a[2] => altsyncram_joi1:auto_generated.data_a[2]
data_a[3] => altsyncram_joi1:auto_generated.data_a[3]
data_a[4] => altsyncram_joi1:auto_generated.data_a[4]
data_a[5] => altsyncram_joi1:auto_generated.data_a[5]
data_a[6] => altsyncram_joi1:auto_generated.data_a[6]
data_a[7] => altsyncram_joi1:auto_generated.data_a[7]
data_a[8] => altsyncram_joi1:auto_generated.data_a[8]
data_a[9] => altsyncram_joi1:auto_generated.data_a[9]
data_a[10] => altsyncram_joi1:auto_generated.data_a[10]
data_a[11] => altsyncram_joi1:auto_generated.data_a[11]
data_a[12] => altsyncram_joi1:auto_generated.data_a[12]
data_a[13] => altsyncram_joi1:auto_generated.data_a[13]
data_a[14] => altsyncram_joi1:auto_generated.data_a[14]
data_a[15] => altsyncram_joi1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_joi1:auto_generated.address_a[0]
address_a[1] => altsyncram_joi1:auto_generated.address_a[1]
address_a[2] => altsyncram_joi1:auto_generated.address_a[2]
address_a[3] => altsyncram_joi1:auto_generated.address_a[3]
address_a[4] => altsyncram_joi1:auto_generated.address_a[4]
address_a[5] => altsyncram_joi1:auto_generated.address_a[5]
address_a[6] => altsyncram_joi1:auto_generated.address_a[6]
address_a[7] => altsyncram_joi1:auto_generated.address_a[7]
address_a[8] => altsyncram_joi1:auto_generated.address_a[8]
address_a[9] => altsyncram_joi1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_joi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_joi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_joi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_joi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_joi1:auto_generated.q_a[3]
q_a[4] <= altsyncram_joi1:auto_generated.q_a[4]
q_a[5] <= altsyncram_joi1:auto_generated.q_a[5]
q_a[6] <= altsyncram_joi1:auto_generated.q_a[6]
q_a[7] <= altsyncram_joi1:auto_generated.q_a[7]
q_a[8] <= altsyncram_joi1:auto_generated.q_a[8]
q_a[9] <= altsyncram_joi1:auto_generated.q_a[9]
q_a[10] <= altsyncram_joi1:auto_generated.q_a[10]
q_a[11] <= altsyncram_joi1:auto_generated.q_a[11]
q_a[12] <= altsyncram_joi1:auto_generated.q_a[12]
q_a[13] <= altsyncram_joi1:auto_generated.q_a[13]
q_a[14] <= altsyncram_joi1:auto_generated.q_a[14]
q_a[15] <= altsyncram_joi1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|uc1|DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|uc1|constant_reg:inst6
k_in[0] => k_out.DATAB
k_in[0] => k_out.DATAA
k_in[1] => k_out.DATAB
k_in[1] => k_out.DATAA
k_in[2] => k_out.DATAB
k_in[2] => k_out.DATAA
k_in[3] => k_out.DATAB
k_in[3] => k_out.DATAA
k_in[4] => k_out.DATAB
k_in[4] => k_out.DATAA
k_in[5] => k_out.DATAB
k_in[5] => k_out.DATAA
k_in[6] => k_out.DATAB
k_in[6] => k_out.DATAA
k_in[7] => k_out.DATAB
k_in[7] => k_out.DATAA
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
byte_select => k_out.OUTPUTSELECT
ena => k_out[0]~reg0.ENA
ena => k_out[15]~reg0.ENA
ena => k_out[14]~reg0.ENA
ena => k_out[13]~reg0.ENA
ena => k_out[12]~reg0.ENA
ena => k_out[11]~reg0.ENA
ena => k_out[10]~reg0.ENA
ena => k_out[9]~reg0.ENA
ena => k_out[8]~reg0.ENA
ena => k_out[7]~reg0.ENA
ena => k_out[6]~reg0.ENA
ena => k_out[5]~reg0.ENA
ena => k_out[4]~reg0.ENA
ena => k_out[3]~reg0.ENA
ena => k_out[2]~reg0.ENA
ena => k_out[1]~reg0.ENA
clk => k_out[0]~reg0.CLK
clk => k_out[1]~reg0.CLK
clk => k_out[2]~reg0.CLK
clk => k_out[3]~reg0.CLK
clk => k_out[4]~reg0.CLK
clk => k_out[5]~reg0.CLK
clk => k_out[6]~reg0.CLK
clk => k_out[7]~reg0.CLK
clk => k_out[8]~reg0.CLK
clk => k_out[9]~reg0.CLK
clk => k_out[10]~reg0.CLK
clk => k_out[11]~reg0.CLK
clk => k_out[12]~reg0.CLK
clk => k_out[13]~reg0.CLK
clk => k_out[14]~reg0.CLK
clk => k_out[15]~reg0.CLK
nreset => k_out[0]~reg0.ACLR
nreset => k_out[1]~reg0.ACLR
nreset => k_out[2]~reg0.ACLR
nreset => k_out[3]~reg0.ACLR
nreset => k_out[4]~reg0.ACLR
nreset => k_out[5]~reg0.ACLR
nreset => k_out[6]~reg0.ACLR
nreset => k_out[7]~reg0.ACLR
nreset => k_out[8]~reg0.ACLR
nreset => k_out[9]~reg0.ACLR
nreset => k_out[10]~reg0.ACLR
nreset => k_out[11]~reg0.ACLR
nreset => k_out[12]~reg0.ACLR
nreset => k_out[13]~reg0.ACLR
nreset => k_out[14]~reg0.ACLR
nreset => k_out[15]~reg0.ACLR
k_out[0] <= k_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[1] <= k_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[2] <= k_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[3] <= k_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[4] <= k_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[5] <= k_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[6] <= k_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[7] <= k_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[8] <= k_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[9] <= k_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[10] <= k_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[11] <= k_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[12] <= k_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[13] <= k_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[14] <= k_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_out[15] <= k_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uc1|mux3bits:inst15
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data1x[0] => sub_wire1[3].IN1
data1x[1] => sub_wire1[4].IN1
data1x[2] => sub_wire1[5].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result


|uc1|mux3bits:inst15|lpm_mux:LPM_MUX_component
data[0][0] => mux_9rc:auto_generated.data[0]
data[0][1] => mux_9rc:auto_generated.data[1]
data[0][2] => mux_9rc:auto_generated.data[2]
data[1][0] => mux_9rc:auto_generated.data[3]
data[1][1] => mux_9rc:auto_generated.data[4]
data[1][2] => mux_9rc:auto_generated.data[5]
sel[0] => mux_9rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]
result[1] <= mux_9rc:auto_generated.result[1]
result[2] <= mux_9rc:auto_generated.result[2]


|uc1|mux3bits:inst15|lpm_mux:LPM_MUX_component|mux_9rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


