$date
	Thu Feb 11 23:12:50 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! Co $end
$var wire 1 " S $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Ci $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1"
1%
#2
0%
1$
#3
1!
0"
1%
#4
0!
1"
0%
0$
1#
#5
1!
0"
1%
#6
0%
1$
#7
1"
1%
#8
