Analysis & Synthesis report for Sokoban
Fri Jun 29 08:43:36 2012
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|cmdstate
 10. State Machine - |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|state
 11. State Machine - |Sokoban|DisplayWorks:Display|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated
 20. Source assignments for DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated|altsyncram_7si1:altsyncram1
 21. Source assignments for MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1|altsyncram_b961:auto_generated
 22. Source assignments for MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2|altsyncram_c961:auto_generated
 23. Source assignments for MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3|altsyncram_d961:auto_generated
 24. Source assignments for MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4|altsyncram_e961:auto_generated
 25. Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica1
 26. Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica2
 27. Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica3
 28. Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica4
 29. Parameter Settings for User Entity Instance: Timer:Timer_Contador
 30. Parameter Settings for User Entity Instance: Timer:Timer_Contador|Mod10:Mod10_Unidade
 31. Parameter Settings for User Entity Instance: Timer:Timer_Contador|Mod10:Mod10_Dezena
 32. Parameter Settings for User Entity Instance: Timer:Timer_Contador|Mod10:Mod10_Centena
 33. Parameter Settings for User Entity Instance: Logica:Logica_Maquina
 34. Parameter Settings for User Entity Instance: DisplayWorks:Display|vgacon:vga_component
 35. Parameter Settings for User Entity Instance: DisplayWorks:Display|vgacon:vga_component|vga_pll:divider|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem
 37. Parameter Settings for User Entity Instance: DisplayWorks:Display|ReadMemory:BitmapRead
 38. Parameter Settings for User Entity Instance: KB_Handler:Teclado|kbdex_ctrl:kbdex
 39. Parameter Settings for User Entity Instance: KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl
 40. Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0
 41. Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1
 42. Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2
 43. Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3
 44. Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4
 45. Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0
 47. Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|lpm_mult:Mult0
 48. Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1
 49. Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1
 50. altpll Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "KB_Handler:Teclado|kbdex_ctrl:kbdex"
 54. Port Connectivity Checks: "DisplayWorks:Display|vgacon:vga_component"
 55. Port Connectivity Checks: "Timer:Timer_Contador|Mod10:Mod10_Centena"
 56. Port Connectivity Checks: "Timer:Timer_Contador|Mod10:Mod10_Unidade"
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 29 08:43:36 2012        ;
; Quartus II Version                 ; 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition ;
; Revision Name                      ; Sokoban                                      ;
; Top-level Entity Name              ; Sokoban                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 8,734                                        ;
;     Total combinational functions  ; 7,014                                        ;
;     Dedicated logic registers      ; 3,523                                        ;
; Total registers                    ; 3523                                         ;
; Total pins                         ; 18                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 132,672                                      ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Sokoban            ; Sokoban            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                               ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+
; Packages/vgacon.vhd               ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/vgacon.vhd               ;
; Packages/DisplayWorks.vhd         ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/DisplayWorks.vhd         ;
; Packages/KB_Handler.VHD           ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/KB_Handler.VHD           ;
; Packages/kbdex_ctrl.vhd           ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/kbdex_ctrl.vhd           ;
; Packages/DivClock.vhd             ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/DivClock.vhd             ;
; Packages/Logica.vhd               ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/Logica.vhd               ;
; Packages/MemLogica_Mux.vhd        ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/MemLogica_Mux.vhd        ;
; Packages/MemLogica.vhd            ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/MemLogica.vhd            ;
; Packages/package_DisplayWorks.vhd ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/package_DisplayWorks.vhd ;
; Packages/package_KB_Handler.vhd   ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/package_KB_Handler.vhd   ;
; Packages/package_Sokoban.vhd      ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/package_Sokoban.vhd      ;
; Packages/package_Timer.vhd        ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/package_Timer.vhd        ;
; Packages/ps2_iobase.vhd           ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/ps2_iobase.vhd           ;
; Packages/Mod10.vhd                ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/Mod10.vhd                ;
; Packages/ReadMemory.vhd           ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/ReadMemory.vhd           ;
; Packages/Timer.vhd                ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/Timer.vhd                ;
; Packages/TimerExpand.vhd          ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Packages/TimerExpand.vhd          ;
; Sokoban.vhd                       ; yes             ; User VHDL File                         ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/Sokoban.vhd                       ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/altpll.tdf                                                 ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;
; db/altsyncram_49f1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/altsyncram_49f1.tdf            ;
; db/altsyncram_7si1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/altsyncram_7si1.tdf            ;
; vga_mem.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/vga_mem.mif                       ;
; db/decode_kpa.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/decode_kpa.tdf                 ;
; db/mux_vjb.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/mux_vjb.tdf                    ;
; db/altsyncram_b961.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/altsyncram_b961.tdf            ;
; stage1.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/stage1.mif                        ;
; db/altsyncram_c961.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/altsyncram_c961.tdf            ;
; stage2.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/stage2.mif                        ;
; db/altsyncram_d961.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/altsyncram_d961.tdf            ;
; stage3.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/stage3.mif                        ;
; db/altsyncram_e961.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/altsyncram_e961.tdf            ;
; stage4.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/stage4.mif                        ;
; lpm_mult.tdf                      ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;
; multcore.tdf                      ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/multcore.tdf                                               ;
; mpar_add.tdf                      ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/mpar_add.tdf                                               ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;
; db/add_sub_4ch.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/add_sub_4ch.tdf                ;
; db/add_sub_8ch.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/add_sub_8ch.tdf                ;
; altshift.tdf                      ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/altshift.tdf                                               ;
; lpm_divide.tdf                    ; yes             ; Megafunction                           ; c:/altera/91sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;
; db/lpm_divide_0gm.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/lpm_divide_0gm.tdf             ;
; db/sign_div_unsign_anh.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/sign_div_unsign_anh.tdf        ;
; db/alt_u_div_m5f.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/alt_u_div_m5f.tdf              ;
; db/add_sub_lkc.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/add_sub_lkc.tdf                ;
; db/add_sub_mkc.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/add_sub_mkc.tdf                ;
; db/add_sub_7ch.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/andre.filliettaz/Meus documentos/MC613/Sokoban/db/add_sub_7ch.tdf                ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 8,734      ;
;                                             ;            ;
; Total combinational functions               ; 7014       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 3925       ;
;     -- 3 input functions                    ; 970        ;
;     -- <=2 input functions                  ; 2119       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 6509       ;
;     -- arithmetic mode                      ; 505        ;
;                                             ;            ;
; Total registers                             ; 3523       ;
;     -- Dedicated logic registers            ; 3523       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 18         ;
; Total memory bits                           ; 132672     ;
; Total PLLs                                  ; 1          ;
; Maximum fan-out node                        ; slow_clock ;
; Maximum fan-out                             ; 3415       ;
; Total fan-out                               ; 33227      ;
; Average fan-out                             ; 3.13       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Sokoban                                             ; 7014 (48)         ; 3523 (33)    ; 132672      ; 0            ; 0       ; 0         ; 18   ; 0            ; |Sokoban                                                                                                                                                                           ; work         ;
;    |DisplayWorks:Display|                            ; 1812 (321)        ; 150 (93)     ; 129600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display                                                                                                                                                      ;              ;
;       |ReadMemory:BitmapRead|                        ; 761 (761)         ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|ReadMemory:BitmapRead                                                                                                                                ;              ;
;       |TimerExpand:C_Centena|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|TimerExpand:C_Centena                                                                                                                                ;              ;
;       |TimerExpand:C_Dezena|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|TimerExpand:C_Dezena                                                                                                                                 ;              ;
;       |TimerExpand:C_Unidade|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|TimerExpand:C_Unidade                                                                                                                                ;              ;
;       |lpm_mult:Mult0|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|lpm_mult:Mult0                                                                                                                                       ;              ;
;          |multcore:mult_core|                        ; 9 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ;              ;
;             |mpar_add:padder|                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                    ;              ;
;                |lpm_add_sub:adder[0]|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                               ;              ;
;                   |add_sub_7ch:auto_generated|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated                                                    ;              ;
;       |vgacon:vga_component|                         ; 697 (106)         ; 44 (40)      ; 129600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component                                                                                                                                 ;              ;
;          |dual_clock_ram:vgamem|                     ; 22 (0)            ; 4 (0)        ; 129600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem                                                                                                           ;              ;
;             |altsyncram:ram_block_rtl_0|             ; 22 (0)            ; 4 (0)        ; 129600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0                                                                                ;              ;
;                |altsyncram_49f1:auto_generated|      ; 22 (0)            ; 4 (0)        ; 129600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated                                                 ;              ;
;                   |altsyncram_7si1:altsyncram1|      ; 22 (0)            ; 4 (4)        ; 129600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated|altsyncram_7si1:altsyncram1                     ;              ;
;                      |decode_kpa:decode4|            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated|altsyncram_7si1:altsyncram1|decode_kpa:decode4  ;              ;
;                      |decode_kpa:decode_a|           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated|altsyncram_7si1:altsyncram1|decode_kpa:decode_a ;              ;
;          |lpm_divide:Div0|                           ; 237 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0                                                                                                                 ;              ;
;             |lpm_divide_0gm:auto_generated|          ; 237 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0|lpm_divide_0gm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_anh:divider|         ; 237 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider                                                       ;              ;
;                   |alt_u_div_m5f:divider|            ; 237 (237)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider                                 ;              ;
;          |lpm_divide:Div1|                           ; 233 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1                                                                                                                 ;              ;
;             |lpm_divide_0gm:auto_generated|          ; 233 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1|lpm_divide_0gm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_anh:divider|         ; 233 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider                                                       ;              ;
;                   |alt_u_div_m5f:divider|            ; 233 (233)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider                                 ;              ;
;          |lpm_mult:Mult0|                            ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0                                                                                                                  ;              ;
;             |multcore:mult_core|                     ; 50 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core                                                                                               ;              ;
;                |mpar_add:padder|                     ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                               ;              ;
;                   |lpm_add_sub:adder[0]|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ;              ;
;                      |add_sub_4ch:auto_generated|    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated                               ;              ;
;                   |mpar_add:sub_par_add|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                          ;              ;
;                      |lpm_add_sub:adder[0]|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                     ;              ;
;                         |add_sub_8ch:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8ch:auto_generated          ;              ;
;          |lpm_mult:Mult1|                            ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1                                                                                                                  ;              ;
;             |multcore:mult_core|                     ; 49 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1|multcore:mult_core                                                                                               ;              ;
;                |mpar_add:padder|                     ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                               ;              ;
;                   |lpm_add_sub:adder[0]|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                          ;              ;
;                      |add_sub_4ch:auto_generated|    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated                               ;              ;
;                   |mpar_add:sub_par_add|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                          ;              ;
;                      |lpm_add_sub:adder[0]|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                     ;              ;
;                         |add_sub_8ch:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8ch:auto_generated          ;              ;
;          |vga_pll:divider|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|vga_pll:divider                                                                                                                 ;              ;
;             |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|DisplayWorks:Display|vgacon:vga_component|vga_pll:divider|altpll:altpll_component                                                                                         ;              ;
;    |KB_Handler:Teclado|                              ; 267 (52)          ; 157 (29)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|KB_Handler:Teclado                                                                                                                                                        ;              ;
;       |kbdex_ctrl:kbdex|                             ; 215 (98)          ; 128 (64)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex                                                                                                                                       ;              ;
;          |ps2_iobase:ps2_ctrl|                       ; 117 (117)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl                                                                                                                   ;              ;
;    |Logica:Logica_Maquina|                           ; 219 (219)         ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|Logica:Logica_Maquina                                                                                                                                                     ;              ;
;    |MemLogica:Memoria_Logica1|                       ; 531 (531)         ; 768 (768)    ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica1                                                                                                                                                 ;              ;
;       |altsyncram:Data_rtl_1|                        ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1                                                                                                                           ;              ;
;          |altsyncram_b961:auto_generated|            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1|altsyncram_b961:auto_generated                                                                                            ;              ;
;    |MemLogica:Memoria_Logica2|                       ; 723 (723)         ; 768 (768)    ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica2                                                                                                                                                 ;              ;
;       |altsyncram:Data_rtl_2|                        ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2                                                                                                                           ;              ;
;          |altsyncram_c961:auto_generated|            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2|altsyncram_c961:auto_generated                                                                                            ;              ;
;    |MemLogica:Memoria_Logica3|                       ; 631 (631)         ; 768 (768)    ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica3                                                                                                                                                 ;              ;
;       |altsyncram:Data_rtl_3|                        ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3                                                                                                                           ;              ;
;          |altsyncram_d961:auto_generated|            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3|altsyncram_d961:auto_generated                                                                                            ;              ;
;    |MemLogica:Memoria_Logica4|                       ; 619 (619)         ; 768 (768)    ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica4                                                                                                                                                 ;              ;
;       |altsyncram:Data_rtl_4|                        ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4                                                                                                                           ;              ;
;          |altsyncram_e961:auto_generated|            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4|altsyncram_e961:auto_generated                                                                                            ;              ;
;    |MemLogica_Mux:Mux_Memoria|                       ; 2059 (2059)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|MemLogica_Mux:Mux_Memoria                                                                                                                                                 ;              ;
;    |Timer:Timer_Contador|                            ; 105 (4)           ; 43 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|Timer:Timer_Contador                                                                                                                                                      ;              ;
;       |DivClock:ConversorClock|                      ; 71 (71)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|Timer:Timer_Contador|DivClock:ConversorClock                                                                                                                              ;              ;
;       |Mod10:Mod10_Centena|                          ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|Timer:Timer_Contador|Mod10:Mod10_Centena                                                                                                                                  ;              ;
;       |Mod10:Mod10_Dezena|                           ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|Timer:Timer_Contador|Mod10:Mod10_Dezena                                                                                                                                   ;              ;
;       |Mod10:Mod10_Unidade|                          ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sokoban|Timer:Timer_Contador|Mod10:Mod10_Unidade                                                                                                                                  ;              ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated|altsyncram_7si1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 43200        ; 3            ; 43200        ; 3            ; 129600 ; vga_mem.mif ;
; MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1|altsyncram_b961:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Single Port    ; 256          ; 3            ; --           ; --           ; 768    ; stage1.mif  ;
; MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2|altsyncram_c961:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Single Port    ; 256          ; 3            ; --           ; --           ; 768    ; stage2.mif  ;
; MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3|altsyncram_d961:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Single Port    ; 256          ; 3            ; --           ; --           ; 768    ; stage3.mif  ;
; MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4|altsyncram_e961:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Single Port    ; 256          ; 3            ; --           ; --           ; 768    ; stage4.mif  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|cmdstate                                                                                ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; Name               ; cmdstate.CLEAR ; cmdstate.WAITACK1 ; cmdstate.SENDVAL ; cmdstate.SETLIGHTS ; cmdstate.WAITACK ; cmdstate.SEND ; cmdstate.SETCMD ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; cmdstate.SETCMD    ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 0               ;
; cmdstate.SEND      ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 1             ; 1               ;
; cmdstate.WAITACK   ; 0              ; 0                 ; 0                ; 0                  ; 1                ; 0             ; 1               ;
; cmdstate.SETLIGHTS ; 0              ; 0                 ; 0                ; 1                  ; 0                ; 0             ; 1               ;
; cmdstate.SENDVAL   ; 0              ; 0                 ; 1                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.WAITACK1  ; 0              ; 1                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.CLEAR     ; 1              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|state                                                           ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; Name          ; state.CLRDP ; state.EXT1 ; state.EXT0 ; state.RELEASE ; state.CODE ; state.DECODE ; state.FETCH ; state.IDLE ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; state.IDLE    ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 0          ;
; state.FETCH   ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 1           ; 1          ;
; state.DECODE  ; 0           ; 0          ; 0          ; 0             ; 0          ; 1            ; 0           ; 1          ;
; state.CODE    ; 0           ; 0          ; 0          ; 0             ; 1          ; 0            ; 0           ; 1          ;
; state.RELEASE ; 0           ; 0          ; 0          ; 1             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT0    ; 0           ; 0          ; 1          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT1    ; 0           ; 1          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.CLRDP   ; 1           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Sokoban|DisplayWorks:Display|state                                                                                                                                                                                    ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+---------------+---------------+------------+------------+------------+------------+
; Name           ; state.carrega5 ; state.carrega4 ; state.carrega3 ; state.carrega2 ; state.carrega1 ; state.Normal ; state.Inicio4 ; state.Inicio3 ; state.Inicio2 ; state.Inicio1 ; state.pre4 ; state.pre3 ; state.pre2 ; state.pre1 ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+---------------+---------------+------------+------------+------------+------------+
; state.pre1     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0          ;
; state.pre2     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 1          ; 1          ;
; state.pre3     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 1          ; 0          ; 1          ;
; state.pre4     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 1          ; 0          ; 0          ; 1          ;
; state.Inicio1  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 1             ; 0          ; 0          ; 0          ; 1          ;
; state.Inicio2  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 1             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.Inicio3  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 1             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.Inicio4  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 1             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.Normal   ; 0              ; 0              ; 0              ; 0              ; 0              ; 1            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.carrega1 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.carrega2 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.carrega3 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.carrega4 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
; state.carrega5 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1          ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+---------------+---------------+------------+------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; KB_Handler:Teclado|kbdex_ctrl:kbdex|selbt          ; GND                 ; yes                    ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|relbt          ; GND                 ; yes                    ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|selE0          ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                           ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------------+
; KB_Handler:Teclado|kbdex_ctrl:kbdex|key2code[8..12]                   ; Stuck at GND due to stuck port data_in                                       ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|hdata[4]                          ; Stuck at GND due to stuck port data_in                                       ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|key1code[8..12]                   ; Stuck at GND due to stuck port data_in                                       ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|key0code[8..12]                   ; Stuck at GND due to stuck port data_in                                       ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|hdata[4]      ; Stuck at GND due to stuck port data_in                                       ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|ps2_clk~reg0  ; Stuck at GND due to stuck port data_in                                       ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|key2code[14..15]                  ; Merged with KB_Handler:Teclado|kbdex_ctrl:kbdex|key2code[13]                 ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|key1code[14..15]                  ; Merged with KB_Handler:Teclado|kbdex_ctrl:kbdex|key1code[13]                 ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|key0code[14..15]                  ; Merged with KB_Handler:Teclado|kbdex_ctrl:kbdex|key0code[13]                 ;
; Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[0]            ; Merged with Timer:Timer_Contador|Mod10:Mod10_Centena|Q[0]                    ;
; Timer:Timer_Contador|Mod10:Mod10_Centena|Q[3]                         ; Merged with Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[3]       ;
; Timer:Timer_Contador|Mod10:Mod10_Centena|Q[2]                         ; Merged with Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[2]       ;
; Timer:Timer_Contador|Mod10:Mod10_Centena|Q[1]                         ; Merged with Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[1]       ;
; Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[0]             ; Merged with Timer:Timer_Contador|Mod10:Mod10_Dezena|Q[0]                     ;
; Timer:Timer_Contador|Mod10:Mod10_Dezena|Q[3]                          ; Merged with Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[3]        ;
; Timer:Timer_Contador|Mod10:Mod10_Dezena|Q[2]                          ; Merged with Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[2]        ;
; Timer:Timer_Contador|Mod10:Mod10_Dezena|Q[1]                          ; Merged with Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[1]        ;
; Timer:Timer_Contador|Mod10:Mod10_Unidade|\Refresh:count[0]            ; Merged with Timer:Timer_Contador|Mod10:Mod10_Unidade|Q[0]                    ;
; Timer:Timer_Contador|Mod10:Mod10_Unidade|Q[3]                         ; Merged with Timer:Timer_Contador|Mod10:Mod10_Unidade|\Refresh:count[3]       ;
; Timer:Timer_Contador|Mod10:Mod10_Unidade|Q[2]                         ; Merged with Timer:Timer_Contador|Mod10:Mod10_Unidade|\Refresh:count[2]       ;
; Timer:Timer_Contador|Mod10:Mod10_Unidade|Q[1]                         ; Merged with Timer:Timer_Contador|Mod10:Mod10_Unidade|\Refresh:count[1]       ;
; MemLogica:Memoria_Logica1|read_a[7]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[7]                              ;
; MemLogica:Memoria_Logica2|read_a[7]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[7]                              ;
; MemLogica:Memoria_Logica3|read_a[7]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[7]                              ;
; MemLogica:Memoria_Logica1|read_a[6]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[6]                              ;
; MemLogica:Memoria_Logica2|read_a[6]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[6]                              ;
; MemLogica:Memoria_Logica3|read_a[6]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[6]                              ;
; MemLogica:Memoria_Logica1|read_a[5]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[5]                              ;
; MemLogica:Memoria_Logica2|read_a[5]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[5]                              ;
; MemLogica:Memoria_Logica3|read_a[5]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[5]                              ;
; MemLogica:Memoria_Logica1|read_a[4]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[4]                              ;
; MemLogica:Memoria_Logica2|read_a[4]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[4]                              ;
; MemLogica:Memoria_Logica3|read_a[4]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[4]                              ;
; MemLogica:Memoria_Logica1|read_a[3]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[3]                              ;
; MemLogica:Memoria_Logica2|read_a[3]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[3]                              ;
; MemLogica:Memoria_Logica3|read_a[3]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[3]                              ;
; MemLogica:Memoria_Logica1|read_a[2]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[2]                              ;
; MemLogica:Memoria_Logica2|read_a[2]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[2]                              ;
; MemLogica:Memoria_Logica3|read_a[2]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[2]                              ;
; MemLogica:Memoria_Logica1|read_a[1]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[1]                              ;
; MemLogica:Memoria_Logica2|read_a[1]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[1]                              ;
; MemLogica:Memoria_Logica3|read_a[1]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[1]                              ;
; MemLogica:Memoria_Logica1|read_a[0]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[0]                              ;
; MemLogica:Memoria_Logica2|read_a[0]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[0]                              ;
; MemLogica:Memoria_Logica3|read_a[0]                                   ; Merged with MemLogica:Memoria_Logica4|read_a[0]                              ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Bloco_Personagem[1]         ; Stuck at GND due to stuck port data_in                                       ;
; KB_Handler:Teclado|CMD_BUFFER[2]                                      ; Merged with KB_Handler:Teclado|NAO_COPIA[2]                                  ;
; KB_Handler:Teclado|CMD_BUFFER[1]                                      ; Merged with KB_Handler:Teclado|NAO_COPIA[1]                                  ;
; KB_Handler:Teclado|CMD_BUFFER[0]                                      ; Merged with KB_Handler:Teclado|NAO_COPIA[0]                                  ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|hdata[3,5..6]                     ; Merged with KB_Handler:Teclado|kbdex_ctrl:kbdex|hdata[7]                     ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|hdata[3,5..6] ; Merged with KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|hdata[7] ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Bloco_Personagem[2]         ; Stuck at VCC due to stuck port data_in                                       ;
; DisplayWorks:Display|state.pre3                                       ; Lost fanout                                                                  ;
; DisplayWorks:Display|state.pre4                                       ; Lost fanout                                                                  ;
; DisplayWorks:Display|state.Inicio3                                    ; Lost fanout                                                                  ;
; DisplayWorks:Display|state.Inicio4                                    ; Lost fanout                                                                  ;
; MemLogica:Memoria_Logica4|read_a[0..7]                                ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 83                                ;                                                                              ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                           ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------+
; KB_Handler:Teclado|kbdex_ctrl:kbdex|hdata[4] ; Stuck at GND              ; KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|hdata[4] ;
;                                              ; due to stuck port data_in ;                                                                  ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3523  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 333   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3313  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; Logica:Logica_Maquina|L_reset                                          ; 1       ;
; DisplayWorks:Display|\vga_writer:coluna_logica[0]                      ; 28      ;
; DisplayWorks:Display|\vga_writer:linha_logica[0]                       ; 11      ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|sigclkreleased ; 3       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:CaixasFora[2]                ; 3       ;
; Timer:Timer_Contador|Mod10:Mod10_Unidade|Q[0]                          ; 13      ;
; DisplayWorks:Display|map_address[4]                                    ; 370     ;
; DisplayWorks:Display|map_address[1]                                    ; 393     ;
; DisplayWorks:Display|map_address[0]                                    ; 392     ;
; KB_Handler:Teclado|lights[0]                                           ; 7       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[0]            ; 5       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[1]            ; 8       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[3]            ; 9       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[4]            ; 9       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[5]            ; 9       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[6]            ; 9       ;
; Timer:Timer_Contador|DivClock:ConversorClock|COUNT[0]                  ; 2       ;
; KB_Handler:Teclado|kbdex_ctrl:kbdex|sigsending                         ; 2       ;
; Logica:Logica_Maquina|\Maquina_de_Estados:Bloco_Personagem[0]          ; 3       ;
; Total number of inverted registers = 19                                ;         ;
+------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                      ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                               ; Megafunction                                                                 ; Type ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|data_out[0] ; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|ram_block~20 ; RAM  ;
; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|data_out[1] ; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|ram_block~20 ; RAM  ;
; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|data_out[2] ; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|ram_block~20 ; RAM  ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Sokoban|Timer:Timer_Contador|Mod10:Mod10_Unidade|\Refresh:count[3]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Sokoban|Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[2]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|count[2] ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Sokoban|Timer:Timer_Contador|DivClock:ConversorClock|COUNT[14]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Sokoban|\clock_divider:i[5]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|hdata[0]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Sokoban|Logica:Logica_Maquina|Mux[1]                                     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Sokoban|Logica:Logica_Maquina|\Maquina_de_Estados:ProximaCasa2[6]        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:linha_logica[2]                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:enesimo_bitmap_da_coluna[1]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:coluna_logica[1]                ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:coluna_bitmap[0]                ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:linha_bitmap[3]                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |Sokoban|Logica:Logica_Maquina|\Maquina_de_Estados:CaixasFora[5]          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Sokoban|Logica:Logica_Maquina|Mem_Adress[4]                              ;
; 9:1                ; 13 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|bitmap_address[2]                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Sokoban|Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[7]      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:pos_bitmap[5]                   ;
; 15:1               ; 5 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |Sokoban|Logica:Logica_Maquina|state.ProximoCaixa_Chao3                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |Sokoban|Logica:Logica_Maquina|state.Fim_Stage1                           ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:pos_bitmap[11]                  ;
; 26:1               ; 2 bits    ; 34 LEs        ; 22 LEs               ; 12 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:pos_bitmap[6]                   ;
; 27:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |Sokoban|DisplayWorks:Display|\vga_writer:pos_bitmap[7]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Sokoban|Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[2]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Sokoban|Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[1]       ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Sokoban|Logica:Logica_Maquina|\Maquina_de_Estados:Pos_Personagem[1]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Sokoban|MemLogica_Mux:Mux_Memoria|Mux5                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|nstate.CODE                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Sokoban|DisplayWorks:Display|pos_bitmap                                  ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |Sokoban|Logica:Logica_Maquina|ProximaCasa1                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|Selector13                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Sokoban|KB_Handler:Teclado|kbdex_ctrl:kbdex|Selector12                   ;
; 12:1               ; 11 bits   ; 88 LEs        ; 77 LEs               ; 11 LEs                 ; No         ; |Sokoban|DisplayWorks:Display|state                                       ;
; 22:1               ; 2 bits    ; 28 LEs        ; 10 LEs               ; 18 LEs                 ; No         ; |Sokoban|DisplayWorks:Display|state                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_49f1:auto_generated|altsyncram_7si1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1|altsyncram_b961:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2|altsyncram_c961:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3|altsyncram_d961:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4|altsyncram_e961:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica1 ;
+----------------+------------+------------------------------------------+
; Parameter Name ; Value      ; Type                                     ;
+----------------+------------+------------------------------------------+
; wordsize       ; 3          ; Signed Integer                           ;
; bits_of_addr   ; 8          ; Signed Integer                           ;
; mif_file       ; stage1.mif ; String                                   ;
+----------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica2 ;
+----------------+------------+------------------------------------------+
; Parameter Name ; Value      ; Type                                     ;
+----------------+------------+------------------------------------------+
; wordsize       ; 3          ; Signed Integer                           ;
; bits_of_addr   ; 8          ; Signed Integer                           ;
; mif_file       ; stage2.mif ; String                                   ;
+----------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica3 ;
+----------------+------------+------------------------------------------+
; Parameter Name ; Value      ; Type                                     ;
+----------------+------------+------------------------------------------+
; wordsize       ; 3          ; Signed Integer                           ;
; bits_of_addr   ; 8          ; Signed Integer                           ;
; mif_file       ; stage3.mif ; String                                   ;
+----------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemLogica:Memoria_Logica4 ;
+----------------+------------+------------------------------------------+
; Parameter Name ; Value      ; Type                                     ;
+----------------+------------+------------------------------------------+
; wordsize       ; 3          ; Signed Integer                           ;
; bits_of_addr   ; 8          ; Signed Integer                           ;
; mif_file       ; stage4.mif ; String                                   ;
+----------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Timer:Timer_Contador ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; centena_stage1 ; 0000  ; Unsigned Binary                          ;
; dezena_stage1  ; 0110  ; Unsigned Binary                          ;
; unidade_stage1 ; 0001  ; Unsigned Binary                          ;
; centena_stage2 ; 0010  ; Unsigned Binary                          ;
; dezena_stage2  ; 0000  ; Unsigned Binary                          ;
; unidade_stage2 ; 0001  ; Unsigned Binary                          ;
; centena_stage3 ; 0001  ; Unsigned Binary                          ;
; dezena_stage3  ; 1000  ; Unsigned Binary                          ;
; unidade_stage3 ; 0001  ; Unsigned Binary                          ;
; centena_stage4 ; 0011  ; Unsigned Binary                          ;
; dezena_stage4  ; 0000  ; Unsigned Binary                          ;
; unidade_stage4 ; 0001  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Timer:Timer_Contador|Mod10:Mod10_Unidade ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; inicial_stage1 ; 0001  ; Unsigned Binary                                              ;
; inicial_stage2 ; 0001  ; Unsigned Binary                                              ;
; inicial_stage3 ; 0001  ; Unsigned Binary                                              ;
; inicial_stage4 ; 0001  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Timer:Timer_Contador|Mod10:Mod10_Dezena ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; inicial_stage1 ; 0110  ; Unsigned Binary                                             ;
; inicial_stage2 ; 0000  ; Unsigned Binary                                             ;
; inicial_stage3 ; 1000  ; Unsigned Binary                                             ;
; inicial_stage4 ; 0000  ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Timer:Timer_Contador|Mod10:Mod10_Centena ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; inicial_stage1 ; 0000  ; Unsigned Binary                                              ;
; inicial_stage2 ; 0010  ; Unsigned Binary                                              ;
; inicial_stage3 ; 0001  ; Unsigned Binary                                              ;
; inicial_stage4 ; 0011  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Logica:Logica_Maquina ;
+---------------------------+----------+-----------------------------+
; Parameter Name            ; Value    ; Type                        ;
+---------------------------+----------+-----------------------------+
; pos_inicial_personagem1   ; 01111011 ; Unsigned Binary             ;
; bloco_inicial_personagem1 ; 101      ; Unsigned Binary             ;
; total_caixas1             ; 00000100 ; Unsigned Binary             ;
; pos_inicial_personagem2   ; 01001111 ; Unsigned Binary             ;
; bloco_inicial_personagem2 ; 100      ; Unsigned Binary             ;
; total_caixas2             ; 00000110 ; Unsigned Binary             ;
; pos_inicial_personagem3   ; 10011010 ; Unsigned Binary             ;
; bloco_inicial_personagem3 ; 100      ; Unsigned Binary             ;
; total_caixas3             ; 00000110 ; Unsigned Binary             ;
; pos_inicial_personagem4   ; 00101100 ; Unsigned Binary             ;
; bloco_inicial_personagem4 ; 100      ; Unsigned Binary             ;
; total_caixas4             ; 00001011 ; Unsigned Binary             ;
+---------------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayWorks:Display|vgacon:vga_component ;
+-----------------+-------+--------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                         ;
+-----------------+-------+--------------------------------------------------------------+
; num_horz_pixels ; 240   ; Signed Integer                                               ;
; num_vert_pixels ; 180   ; Signed Integer                                               ;
+-----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayWorks:Display|vgacon:vga_component|vga_pll:divider|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                       ;
+-------------------------------+-------------------+----------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                                                    ;
; M                             ; 0                 ; Untyped                                                                    ;
; N                             ; 1                 ; Untyped                                                                    ;
; M2                            ; 1                 ; Untyped                                                                    ;
; N2                            ; 1                 ; Untyped                                                                    ;
; SS                            ; 1                 ; Untyped                                                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                                                    ;
; C0_LOW                        ; 0                 ; Untyped                                                                    ;
; C1_LOW                        ; 0                 ; Untyped                                                                    ;
; C2_LOW                        ; 0                 ; Untyped                                                                    ;
; C3_LOW                        ; 0                 ; Untyped                                                                    ;
; C4_LOW                        ; 0                 ; Untyped                                                                    ;
; C5_LOW                        ; 0                 ; Untyped                                                                    ;
; C6_LOW                        ; 0                 ; Untyped                                                                    ;
; C7_LOW                        ; 0                 ; Untyped                                                                    ;
; C8_LOW                        ; 0                 ; Untyped                                                                    ;
; C9_LOW                        ; 0                 ; Untyped                                                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C0_PH                         ; 0                 ; Untyped                                                                    ;
; C1_PH                         ; 0                 ; Untyped                                                                    ;
; C2_PH                         ; 0                 ; Untyped                                                                    ;
; C3_PH                         ; 0                 ; Untyped                                                                    ;
; C4_PH                         ; 0                 ; Untyped                                                                    ;
; C5_PH                         ; 0                 ; Untyped                                                                    ;
; C6_PH                         ; 0                 ; Untyped                                                                    ;
; C7_PH                         ; 0                 ; Untyped                                                                    ;
; C8_PH                         ; 0                 ; Untyped                                                                    ;
; C9_PH                         ; 0                 ; Untyped                                                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                                                    ;
; L0_LOW                        ; 1                 ; Untyped                                                                    ;
; L1_LOW                        ; 1                 ; Untyped                                                                    ;
; G0_LOW                        ; 1                 ; Untyped                                                                    ;
; G1_LOW                        ; 1                 ; Untyped                                                                    ;
; G2_LOW                        ; 1                 ; Untyped                                                                    ;
; G3_LOW                        ; 1                 ; Untyped                                                                    ;
; E0_LOW                        ; 1                 ; Untyped                                                                    ;
; E1_LOW                        ; 1                 ; Untyped                                                                    ;
; E2_LOW                        ; 1                 ; Untyped                                                                    ;
; E3_LOW                        ; 1                 ; Untyped                                                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                    ;
; L0_PH                         ; 0                 ; Untyped                                                                    ;
; L1_PH                         ; 0                 ; Untyped                                                                    ;
; G0_PH                         ; 0                 ; Untyped                                                                    ;
; G1_PH                         ; 0                 ; Untyped                                                                    ;
; G2_PH                         ; 0                 ; Untyped                                                                    ;
; G3_PH                         ; 0                 ; Untyped                                                                    ;
; E0_PH                         ; 0                 ; Untyped                                                                    ;
; E1_PH                         ; 0                 ; Untyped                                                                    ;
; E2_PH                         ; 0                 ; Untyped                                                                    ;
; E3_PH                         ; 0                 ; Untyped                                                                    ;
; M_PH                          ; 0                 ; Untyped                                                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                    ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                    ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                             ;
+-------------------------------+-------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; memsize        ; 43200 ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayWorks:Display|ReadMemory:BitmapRead ;
+----------------+------------+-----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                      ;
+----------------+------------+-----------------------------------------------------------+
; wordsize       ; 3          ; Signed Integer                                            ;
; bits_of_addr   ; 13         ; Signed Integer                                            ;
; mif_file       ; tijolo.mif ; String                                                    ;
+----------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KB_Handler:Teclado|kbdex_ctrl:kbdex ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; clkfreq        ; 2700  ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; clkfreq        ; 2700  ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 3                    ; Untyped                                                                         ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                         ;
; NUMWORDS_A                         ; 43200                ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 3                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                         ;
; NUMWORDS_B                         ; 43200                ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; vga_mem.mif          ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_49f1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 3                    ; Untyped                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; stage1.mif           ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_b961      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 3                    ; Untyped                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; stage2.mif           ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_c961      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 3                    ; Untyped                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; stage3.mif           ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_d961      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 3                    ; Untyped                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; stage4.mif           ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_e961      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                        ;
+------------------------------------------------+------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 10         ; Untyped                                     ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                     ;
; LPM_WIDTHP                                     ; 19         ; Untyped                                     ;
; LPM_WIDTHR                                     ; 19         ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                     ;
; LATENCY                                        ; 0          ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                     ;
+------------------------------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_0gm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------+
; Parameter Name                                 ; Value      ; Type                   ;
+------------------------------------------------+------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12         ; Untyped                ;
; LPM_WIDTHB                                     ; 5          ; Untyped                ;
; LPM_WIDTHP                                     ; 17         ; Untyped                ;
; LPM_WIDTHR                                     ; 17         ; Untyped                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                ;
; LATENCY                                        ; 0          ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                ;
; USE_EAB                                        ; OFF        ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                ;
+------------------------------------------------+------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                        ;
+------------------------------------------------+------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 10         ; Untyped                                     ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                     ;
; LPM_WIDTHP                                     ; 19         ; Untyped                                     ;
; LPM_WIDTHR                                     ; 19         ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                     ;
; LATENCY                                        ; 0          ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                     ;
+------------------------------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_0gm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; DisplayWorks:Display|vgacon:vga_component|vga_pll:divider|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                          ;
; Entity Instance                           ; DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 3                                                                                          ;
;     -- NUMWORDS_A                         ; 43200                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 3                                                                                          ;
;     -- NUMWORDS_B                         ; 43200                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 3                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 3                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 3                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 3                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 3                                                        ;
; Entity Instance                       ; DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                       ;
;     -- LPM_WIDTHB                     ; 9                                                        ;
;     -- LPM_WIDTHP                     ; 19                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; DisplayWorks:Display|lpm_mult:Mult0                      ;
;     -- LPM_WIDTHA                     ; 12                                                       ;
;     -- LPM_WIDTHB                     ; 5                                                        ;
;     -- LPM_WIDTHP                     ; 17                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                                       ;
;     -- LPM_WIDTHB                     ; 9                                                        ;
;     -- LPM_WIDTHP                     ; 19                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KB_Handler:Teclado|kbdex_ctrl:kbdex"                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; en               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; key_code[47..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DisplayWorks:Display|vgacon:vga_component"                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vga_clk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Timer:Timer_Contador|Mod10:Mod10_Centena"                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; zerou ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Timer:Timer_Contador|Mod10:Mod10_Unidade" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 29 08:42:45 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sokoban -c Sokoban
Info: Found 2 design units, including 1 entities, in source file packages/conv_7seg.vhd
    Info: Found design unit 1: conv_7seg-Behavior
    Info: Found entity 1: conv_7seg
Info: Found 6 design units, including 3 entities, in source file packages/vgacon.vhd
    Info: Found design unit 1: vgacon-behav
    Info: Found design unit 2: dual_clock_ram-behav
    Info: Found design unit 3: vga_pll-SYN
    Info: Found entity 1: vgacon
    Info: Found entity 2: dual_clock_ram
    Info: Found entity 3: vga_pll
Info: Found 2 design units, including 1 entities, in source file packages/displayworks.vhd
    Info: Found design unit 1: DisplayWorks-behavior
    Info: Found entity 1: DisplayWorks
Info: Found 2 design units, including 1 entities, in source file packages/kb_handler.vhd
    Info: Found design unit 1: KB_Handler-Behavior
    Info: Found entity 1: KB_Handler
Info: Found 2 design units, including 1 entities, in source file packages/kbdex_ctrl.vhd
    Info: Found design unit 1: kbdex_ctrl-rtl
    Info: Found entity 1: kbdex_ctrl
Info: Found 2 design units, including 1 entities, in source file packages/keyboard.vhd
    Info: Found design unit 1: keyboard-a
    Info: Found entity 1: keyboard
Info: Found 2 design units, including 1 entities, in source file packages/divclock.vhd
    Info: Found design unit 1: DivClock-Behavior
    Info: Found entity 1: DivClock
Info: Found 2 design units, including 1 entities, in source file packages/logica.vhd
    Info: Found design unit 1: Logica-Behavior
    Info: Found entity 1: Logica
Info: Found 2 design units, including 1 entities, in source file packages/memlogica_mux.vhd
    Info: Found design unit 1: MemLogica_Mux-Behavior
    Info: Found entity 1: MemLogica_Mux
Warning: Can't analyze file -- file Packages/Logica_package.vhd is missing
Info: Found 2 design units, including 1 entities, in source file packages/memlogica.vhd
    Info: Found design unit 1: MemLogica-RTL
    Info: Found entity 1: MemLogica
Info: Found 1 design units, including 0 entities, in source file packages/package_displayworks.vhd
    Info: Found design unit 1: package_DisplayWorks
Info: Found 1 design units, including 0 entities, in source file packages/package_kb_handler.vhd
    Info: Found design unit 1: package_KB_Handler
Info: Found 1 design units, including 0 entities, in source file packages/package_sokoban.vhd
    Info: Found design unit 1: package_Sokoban
Info: Found 1 design units, including 0 entities, in source file packages/package_timer.vhd
    Info: Found design unit 1: package_Timer
Info: Found 2 design units, including 1 entities, in source file packages/ps2_iobase.vhd
    Info: Found design unit 1: ps2_iobase-rtl
    Info: Found entity 1: ps2_iobase
Info: Found 2 design units, including 1 entities, in source file packages/mod10.vhd
    Info: Found design unit 1: Mod10-Behavior
    Info: Found entity 1: Mod10
Info: Found 2 design units, including 1 entities, in source file packages/readmemory.vhd
    Info: Found design unit 1: ReadMemory-RTL
    Info: Found entity 1: ReadMemory
Info: Found 2 design units, including 1 entities, in source file packages/timer.vhd
    Info: Found design unit 1: Timer-behavior
    Info: Found entity 1: Timer
Info: Found 2 design units, including 1 entities, in source file packages/timerexpand.vhd
    Info: Found design unit 1: TimerExpand-Behavior
    Info: Found entity 1: TimerExpand
Info: Found 2 design units, including 1 entities, in source file sokoban.vhd
    Info: Found design unit 1: Sokoban-Behavior
    Info: Found entity 1: Sokoban
Info: Elaborating entity "Sokoban" for the top level hierarchy
Info: Elaborating entity "MemLogica" for hierarchy "MemLogica:Memoria_Logica1"
Warning (10036): Verilog HDL or VHDL warning at MemLogica.vhd(41): object "read_b" assigned a value but never read
Info: Elaborating entity "MemLogica" for hierarchy "MemLogica:Memoria_Logica2"
Warning (10036): Verilog HDL or VHDL warning at MemLogica.vhd(41): object "read_b" assigned a value but never read
Info: Elaborating entity "MemLogica" for hierarchy "MemLogica:Memoria_Logica3"
Warning (10036): Verilog HDL or VHDL warning at MemLogica.vhd(41): object "read_b" assigned a value but never read
Info: Elaborating entity "MemLogica" for hierarchy "MemLogica:Memoria_Logica4"
Warning (10036): Verilog HDL or VHDL warning at MemLogica.vhd(41): object "read_b" assigned a value but never read
Info: Elaborating entity "MemLogica_Mux" for hierarchy "MemLogica_Mux:Mux_Memoria"
Info: Elaborating entity "Timer" for hierarchy "Timer:Timer_Contador"
Warning (10492): VHDL Process Statement warning at Timer.vhd(84): signal "Clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "DivClock" for hierarchy "Timer:Timer_Contador|DivClock:ConversorClock"
Warning (10492): VHDL Process Statement warning at DivClock.vhd(28): signal "Clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Mod10" for hierarchy "Timer:Timer_Contador|Mod10:Mod10_Unidade"
Warning (10492): VHDL Process Statement warning at Mod10.vhd(43): signal "Clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(44): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(46): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(48): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Mod10" for hierarchy "Timer:Timer_Contador|Mod10:Mod10_Dezena"
Warning (10492): VHDL Process Statement warning at Mod10.vhd(43): signal "Clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(44): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(46): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(48): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Mod10" for hierarchy "Timer:Timer_Contador|Mod10:Mod10_Centena"
Warning (10492): VHDL Process Statement warning at Mod10.vhd(43): signal "Clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(44): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(46): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Mod10.vhd(48): signal "MUX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Logica" for hierarchy "Logica:Logica_Maquina"
Warning (10492): VHDL Process Statement warning at Logica.vhd(110): signal "Alarm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info: Elaborating entity "DisplayWorks" for hierarchy "DisplayWorks:Display"
Info: Elaborating entity "TimerExpand" for hierarchy "DisplayWorks:Display|TimerExpand:C_Unidade"
Info: Elaborating entity "vgacon" for hierarchy "DisplayWorks:Display|vgacon:vga_component"
Info: Elaborating entity "vga_pll" for hierarchy "DisplayWorks:Display|vgacon:vga_component|vga_pll:divider"
Info: Elaborating entity "altpll" for hierarchy "DisplayWorks:Display|vgacon:vga_component|vga_pll:divider|altpll:altpll_component"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|vga_pll:divider|altpll:altpll_component"
Info: Instantiated megafunction "DisplayWorks:Display|vgacon:vga_component|vga_pll:divider|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "dual_clock_ram" for hierarchy "DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem"
Info: Elaborating entity "ReadMemory" for hierarchy "DisplayWorks:Display|ReadMemory:BitmapRead"
Warning (10541): VHDL Signal Declaration warning at ReadMemory.vhd(35): used implicit default value for signal "Data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "KB_Handler" for hierarchy "KB_Handler:Teclado"
Critical Warning (10920): VHDL Incomplete Partial Association warning at KB_Handler.VHD(46): port or argument "key_code" has 32/48 unassociated elements
Warning (10492): VHDL Process Statement warning at KB_Handler.VHD(116): signal "sctrl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "kbdex_ctrl" for hierarchy "KB_Handler:Teclado|kbdex_ctrl:kbdex"
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(128): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(151): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(153): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(155): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(206): signal "sigfetch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(215): inferring latch(es) for signal or variable "selE0", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(240): signal "key0en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(250): signal "key1en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(260): signal "key2en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(269): inferring latch(es) for signal or variable "relbt", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(279): inferring latch(es) for signal or variable "selbt", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(296): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(296): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(296): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(298): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(300): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(302): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(310): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(312): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(318): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(320): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(322): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(327): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(327): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(329): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(329): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(331): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(331): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "selbt" at kbdex_ctrl.vhd(279)
Info (10041): Inferred latch for "relbt" at kbdex_ctrl.vhd(269)
Info (10041): Inferred latch for "selE0" at kbdex_ctrl.vhd(215)
Info: Elaborating entity "ps2_iobase" for hierarchy "KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl"
Warning (10492): VHDL Process Statement warning at ps2_iobase.vhd(162): signal "sigsending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Found 4 instances of uninferred RAM logic
    Info: RAM logic "MemLogica:Memoria_Logica1|Data" is uninferred due to asynchronous read logic
    Info: RAM logic "MemLogica:Memoria_Logica2|Data" is uninferred due to asynchronous read logic
    Info: RAM logic "MemLogica:Memoria_Logica3|Data" is uninferred due to asynchronous read logic
    Info: RAM logic "MemLogica:Memoria_Logica4|Data" is uninferred due to asynchronous read logic
Warning: 6975 out of 8192 addresses are reinitialized. The latest initialized data will replace the existing data. There are 6975 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 6960 is reinitialized
    Warning: Memory Initialization File address 6961 is reinitialized
    Warning: Memory Initialization File address 6962 is reinitialized
    Warning: Memory Initialization File address 6963 is reinitialized
    Warning: Memory Initialization File address 6964 is reinitialized
    Warning: Memory Initialization File address 6965 is reinitialized
    Warning: Memory Initialization File address 6966 is reinitialized
    Warning: Memory Initialization File address 6967 is reinitialized
    Warning: Memory Initialization File address 6968 is reinitialized
    Warning: Memory Initialization File address 6969 is reinitialized
Warning: 234 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 234 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 216 is reinitialized
    Warning: Memory Initialization File address 217 is reinitialized
    Warning: Memory Initialization File address 218 is reinitialized
    Warning: Memory Initialization File address 219 is reinitialized
    Warning: Memory Initialization File address 220 is reinitialized
    Warning: Memory Initialization File address 221 is reinitialized
    Warning: Memory Initialization File address 222 is reinitialized
    Warning: Memory Initialization File address 223 is reinitialized
    Warning: Memory Initialization File address 224 is reinitialized
    Warning: Memory Initialization File address 225 is reinitialized
Warning: 234 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 234 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 216 is reinitialized
    Warning: Memory Initialization File address 217 is reinitialized
    Warning: Memory Initialization File address 218 is reinitialized
    Warning: Memory Initialization File address 219 is reinitialized
    Warning: Memory Initialization File address 220 is reinitialized
    Warning: Memory Initialization File address 221 is reinitialized
    Warning: Memory Initialization File address 222 is reinitialized
    Warning: Memory Initialization File address 223 is reinitialized
    Warning: Memory Initialization File address 224 is reinitialized
    Warning: Memory Initialization File address 225 is reinitialized
Warning: 234 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 234 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 216 is reinitialized
    Warning: Memory Initialization File address 217 is reinitialized
    Warning: Memory Initialization File address 218 is reinitialized
    Warning: Memory Initialization File address 219 is reinitialized
    Warning: Memory Initialization File address 220 is reinitialized
    Warning: Memory Initialization File address 221 is reinitialized
    Warning: Memory Initialization File address 222 is reinitialized
    Warning: Memory Initialization File address 223 is reinitialized
    Warning: Memory Initialization File address 224 is reinitialized
    Warning: Memory Initialization File address 225 is reinitialized
Warning: 234 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 234 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 216 is reinitialized
    Warning: Memory Initialization File address 217 is reinitialized
    Warning: Memory Initialization File address 218 is reinitialized
    Warning: Memory Initialization File address 219 is reinitialized
    Warning: Memory Initialization File address 220 is reinitialized
    Warning: Memory Initialization File address 221 is reinitialized
    Warning: Memory Initialization File address 222 is reinitialized
    Warning: Memory Initialization File address 223 is reinitialized
    Warning: Memory Initialization File address 224 is reinitialized
    Warning: Memory Initialization File address 225 is reinitialized
Info: Inferred 5 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|ram_block~20" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 16
        Info: Parameter NUMWORDS_A set to 43200
        Info: Parameter WIDTH_B set to 3
        Info: Parameter WIDTHAD_B set to 16
        Info: Parameter NUMWORDS_B set to 43200
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to vga_mem.mif
    Info: Inferred altsyncram megafunction from the following design logic: "MemLogica:Memoria_Logica1|Data~12" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stage1.mif
    Info: Inferred altsyncram megafunction from the following design logic: "MemLogica:Memoria_Logica2|Data~12" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stage2.mif
    Info: Inferred altsyncram megafunction from the following design logic: "MemLogica:Memoria_Logica3|Data~12" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stage3.mif
    Info: Inferred altsyncram megafunction from the following design logic: "MemLogica:Memoria_Logica4|Data~12" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to stage4.mif
Info: Inferred 5 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "DisplayWorks:Display|vgacon:vga_component|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayWorks:Display|vgacon:vga_component|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "DisplayWorks:Display|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "DisplayWorks:Display|vgacon:vga_component|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayWorks:Display|vgacon:vga_component|Div1"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0"
Info: Instantiated megafunction "DisplayWorks:Display|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTHAD_A" = "16"
    Info: Parameter "NUMWORDS_A" = "43200"
    Info: Parameter "WIDTH_B" = "3"
    Info: Parameter "WIDTHAD_B" = "16"
    Info: Parameter "NUMWORDS_B" = "43200"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "vga_mem.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_49f1.tdf
    Info: Found entity 1: altsyncram_49f1
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7si1.tdf
    Info: Found entity 1: altsyncram_7si1
Info: Found 1 design units, including 1 entities, in source file db/decode_kpa.tdf
    Info: Found entity 1: decode_kpa
Info: Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf
    Info: Found entity 1: mux_vjb
Info: Elaborated megafunction instantiation "MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1"
Info: Instantiated megafunction "MemLogica:Memoria_Logica1|altsyncram:Data_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "stage1.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b961.tdf
    Info: Found entity 1: altsyncram_b961
Info: Elaborated megafunction instantiation "MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2"
Info: Instantiated megafunction "MemLogica:Memoria_Logica2|altsyncram:Data_rtl_2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "stage2.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c961.tdf
    Info: Found entity 1: altsyncram_c961
Info: Elaborated megafunction instantiation "MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3"
Info: Instantiated megafunction "MemLogica:Memoria_Logica3|altsyncram:Data_rtl_3" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "stage3.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d961.tdf
    Info: Found entity 1: altsyncram_d961
Info: Elaborated megafunction instantiation "MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4"
Info: Instantiated megafunction "MemLogica:Memoria_Logica4|altsyncram:Data_rtl_4" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "stage4.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e961.tdf
    Info: Found entity 1: altsyncram_e961
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0"
Info: Instantiated megafunction "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "9"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf
    Info: Found entity 1: add_sub_4ch
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf
    Info: Found entity 1: add_sub_8ch
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0"
Info: Instantiated megafunction "DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "19"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf
    Info: Found entity 1: lpm_divide_0gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info: Found entity 1: sign_div_unsign_anh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf
    Info: Found entity 1: alt_u_div_m5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0"
Info: Instantiated megafunction "DisplayWorks:Display|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "5"
    Info: Parameter "LPM_WIDTHP" = "17"
    Info: Parameter "LPM_WIDTHR" = "17"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf
    Info: Found entity 1: add_sub_7ch
Info: Elaborated megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "DisplayWorks:Display|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1"
Info: Instantiated megafunction "DisplayWorks:Display|vgacon:vga_component|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "19"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Logica:Logica_Maquina|state.EsperarComando" is converted into an equivalent circuit using register "Logica:Logica_Maquina|state.EsperarComando~_emulated" and latch "Logica:Logica_Maquina|state.EsperarComando~latch"
    Warning (13310): Register "KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|ps2_data~en" is converted into an equivalent circuit using register "KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|ps2_data~en_emulated" and latch "KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|ps2_data~enlatch"
    Warning (13310): Register "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[3]" is converted into an equivalent circuit using register "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[3]~_emulated" and latch "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[3]~latch"
    Warning (13310): Register "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[2]" is converted into an equivalent circuit using register "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[2]~_emulated" and latch "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[2]~latch"
    Warning (13310): Register "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[1]" is converted into an equivalent circuit using register "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[1]~_emulated" and latch "Timer:Timer_Contador|Mod10:Mod10_Dezena|\Refresh:count[2]~latch"
    Warning (13310): Register "Timer:Timer_Contador|Mod10:Mod10_Centena|Q[0]" is converted into an equivalent circuit using register "Timer:Timer_Contador|Mod10:Mod10_Centena|Q[0]~_emulated" and latch "Timer:Timer_Contador|Mod10:Mod10_Centena|Q[0]~latch"
    Warning (13310): Register "Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[1]" is converted into an equivalent circuit using register "Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[1]~_emulated" and latch "Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[1]~latch"
    Warning (13310): Register "Timer:Timer_Contador|Mod10:Mod10_Dezena|Zerou" is converted into an equivalent circuit using register "Timer:Timer_Contador|Mod10:Mod10_Dezena|Zerou~_emulated" and latch "Timer:Timer_Contador|Mod10:Mod10_Centena|\Refresh:count[1]~latch"
    Warning (13310): Register "KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|send_rdy" is converted into an equivalent circuit using register "KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|send_rdy~_emulated" and latch "KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|send_rdy~latch"
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register DisplayWorks:Display|\vga_writer:coluna_logica[0] will power up to High
    Critical Warning (18010): Register DisplayWorks:Display|\vga_writer:linha_logica[0] will power up to High
    Critical Warning (18010): Register KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|fcount[4] will power up to Low
    Critical Warning (18010): Register KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|fcount[1] will power up to Low
    Critical Warning (18010): Register KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|rcount[4] will power up to Low
    Critical Warning (18010): Register KB_Handler:Teclado|kbdex_ctrl:kbdex|ps2_iobase:ps2_ctrl|rcount[1] will power up to Low
    Critical Warning (18010): Register DisplayWorks:Display|map_address[4] will power up to High
    Critical Warning (18010): Register DisplayWorks:Display|map_address[1] will power up to High
    Critical Warning (18010): Register DisplayWorks:Display|map_address[0] will power up to High
Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info: Register "DisplayWorks:Display|state.pre3" lost all its fanouts during netlist optimizations.
    Info: Register "DisplayWorks:Display|state.pre4" lost all its fanouts during netlist optimizations.
    Info: Register "DisplayWorks:Display|state.Inicio3" lost all its fanouts during netlist optimizations.
    Info: Register "DisplayWorks:Display|state.Inicio4" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "MemLogica:Memoria_Logica4|read_a[7]" lost all its fanouts during netlist optimizations.
Info: Implemented 8823 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 14 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 8759 logic cells
    Info: Implemented 45 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Fri Jun 29 08:43:36 2012
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:51


