## Design Files:
 - teenDynClamp_V02.pro	        KiCad Project
 - teenDynClamp_V02.sch         Circuit eeSchema
 - teenDynClamp_V02.net         Circuit netlist
 - teenDynClamp_V02.kicad_pcb   PCB Layout
 - *.lib, *.dcm                 Library files

## PCB Fabrication details:
 - Material: 2 layer FR-4 PCB
 - Copper Thickness: 2 Oz/ft^2

## PCB Fabrication Files (Gerbers):
 - File name	 Description            Contains
 - F_Cu		     Front side copper      Circuit connections
 - B_Cu		     Back side copper       Circuit connections
 - F_Mask		   Front solder mask      solder mask locations
 - B_Mask		   Back solder mask       solder mask locations
 - F_SilkS     Front silk Screen      Labels and text
 - B_SilkS	   Back silk Screen       Nothing
 - Edge_Cuts	 Board perimeter        Boundary
 - job		     Job file
 - *.drl		   Drill paths and locations

## PCB Settings (Oshpark)
 - Track Width	            10 mils
 - Clearance		            10 mils
 - Via Size		              20 mils
 - Via drill		            10 mils
 - Solder mask clearance	  2 mils
 - Solder mask min width	  4 mils

_(1 mil = 1/1000 inch)_
