
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df40  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800e118  0800e118  0000f118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e258  0800e258  000101e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e258  0800e258  0000f258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e260  0800e260  000101e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e260  0800e260  0000f260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e264  0800e264  0000f264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800e268  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017cc  200001e0  0800e448  000101e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019ac  0800e448  000109ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028cf9  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a9b  00000000  00000000  00038f09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002040  00000000  00000000  0003e9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001894  00000000  00000000  000409e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027515  00000000  00000000  0004227c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a6d7  00000000  00000000  00069791  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5fcd  00000000  00000000  00093e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00179e35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e30  00000000  00000000  00179e78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00182ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200001e0 	.word	0x200001e0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800e100 	.word	0x0800e100

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200001e4 	.word	0x200001e4
 8000214:	0800e100 	.word	0x0800e100

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	60f8      	str	r0, [r7, #12]
 800054c:	60b9      	str	r1, [r7, #8]
 800054e:	607a      	str	r2, [r7, #4]
 8000550:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	68ba      	ldr	r2, [r7, #8]
 8000556:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	887a      	ldrh	r2, [r7, #2]
 8000562:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	2200      	movs	r2, #0
 8000568:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	2200      	movs	r2, #0
 800056e:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	6858      	ldr	r0, [r3, #4]
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	891b      	ldrh	r3, [r3, #8]
 8000578:	2201      	movs	r2, #1
 800057a:	4619      	mov	r1, r3
 800057c:	f004 fb34 	bl	8004be8 <HAL_GPIO_WritePin>
}
 8000580:	bf00      	nop
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}

08000588 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0
 800058e:	6178      	str	r0, [r7, #20]
 8000590:	6139      	str	r1, [r7, #16]
 8000592:	60fa      	str	r2, [r7, #12]
 8000594:	ed87 0a01 	vstr	s0, [r7, #4]
 8000598:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d00c      	beq.n	80005ba <DAC8551_Init+0x32>
 80005a0:	693b      	ldr	r3, [r7, #16]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d009      	beq.n	80005ba <DAC8551_Init+0x32>
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d006      	beq.n	80005ba <DAC8551_Init+0x32>
 80005ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80005b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005b8:	d801      	bhi.n	80005be <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 80005ba:	2302      	movs	r3, #2
 80005bc:	e02f      	b.n	800061e <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	693a      	ldr	r2, [r7, #16]
 80005c2:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	68fa      	ldr	r2, [r7, #12]
 80005c8:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	897a      	ldrh	r2, [r7, #10]
 80005ce:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	2200      	movs	r2, #0
 80005da:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	2200      	movs	r2, #0
 80005e0:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 80005e2:	897b      	ldrh	r3, [r7, #10]
 80005e4:	2201      	movs	r2, #1
 80005e6:	4619      	mov	r1, r3
 80005e8:	68f8      	ldr	r0, [r7, #12]
 80005ea:	f004 fafd 	bl	8004be8 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 80005ee:	6978      	ldr	r0, [r7, #20]
 80005f0:	f000 f83d 	bl	800066e <DAC8551_PowerUp>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 80005fa:	2303      	movs	r3, #3
 80005fc:	e00f      	b.n	800061e <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	2201      	movs	r2, #1
 8000602:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 8000604:	2100      	movs	r1, #0
 8000606:	6978      	ldr	r0, [r7, #20]
 8000608:	f000 f80d 	bl	8000626 <DAC8551_WriteValue>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d004      	beq.n	800061c <DAC8551_Init+0x94>
    	hdac->initialized = false;
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	2200      	movs	r2, #0
 8000616:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 8000618:	2303      	movs	r3, #3
 800061a:	e000      	b.n	800061e <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 800061c:	2300      	movs	r3, #0
}
 800061e:	4618      	mov	r0, r3
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 8000626:	b580      	push	{r7, lr}
 8000628:	b084      	sub	sp, #16
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
 800062e:	460b      	mov	r3, r1
 8000630:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 f871 	bl	800071a <DAC8551_ValidateHandle>
 8000638:	4603      	mov	r3, r0
 800063a:	f083 0301 	eor.w	r3, r3, #1
 800063e:	b2db      	uxtb	r3, r3
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 8000644:	2302      	movs	r3, #2
 8000646:	e00e      	b.n	8000666 <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 8000648:	887b      	ldrh	r3, [r7, #2]
 800064a:	461a      	mov	r2, r3
 800064c:	2100      	movs	r1, #0
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f000 f820 	bl	8000694 <DAC8551_WriteCommand>
 8000654:	4603      	mov	r3, r0
 8000656:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d102      	bne.n	8000664 <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	887a      	ldrh	r2, [r7, #2]
 8000662:	821a      	strh	r2, [r3, #16]
    }

    return status;
 8000664:	7bfb      	ldrb	r3, [r7, #15]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	b082      	sub	sp, #8
 8000672:	af00      	add	r7, sp, #0
 8000674:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d101      	bne.n	8000680 <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 800067c:	2302      	movs	r3, #2
 800067e:	e005      	b.n	800068c <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 8000680:	2200      	movs	r2, #0
 8000682:	2130      	movs	r1, #48	@ 0x30
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f000 f805 	bl	8000694 <DAC8551_WriteCommand>
 800068a:	4603      	mov	r3, r0
}
 800068c:	4618      	mov	r0, r3
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}

08000694 <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	70fb      	strb	r3, [r7, #3]
 80006a0:	4613      	mov	r3, r2
 80006a2:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d007      	beq.n	80006ba <DAC8551_WriteCommand+0x26>
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d003      	beq.n	80006ba <DAC8551_WriteCommand+0x26>
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	685b      	ldr	r3, [r3, #4]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d101      	bne.n	80006be <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 80006ba:	2302      	movs	r3, #2
 80006bc:	e029      	b.n	8000712 <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 80006be:	78fb      	ldrb	r3, [r7, #3]
 80006c0:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 80006c2:	883b      	ldrh	r3, [r7, #0]
 80006c4:	0a1b      	lsrs	r3, r3, #8
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 80006cc:	883b      	ldrh	r3, [r7, #0]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6858      	ldr	r0, [r3, #4]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	891b      	ldrh	r3, [r3, #8]
 80006da:	2200      	movs	r2, #0
 80006dc:	4619      	mov	r1, r3
 80006de:	f004 fa83 	bl	8004be8 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6818      	ldr	r0, [r3, #0]
 80006e6:	f107 010c 	add.w	r1, r7, #12
 80006ea:	2364      	movs	r3, #100	@ 0x64
 80006ec:	2203      	movs	r2, #3
 80006ee:	f007 fe03 	bl	80082f8 <HAL_SPI_Transmit>
 80006f2:	4603      	mov	r3, r0
 80006f4:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6858      	ldr	r0, [r3, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	891b      	ldrh	r3, [r3, #8]
 80006fe:	2201      	movs	r2, #1
 8000700:	4619      	mov	r1, r3
 8000702:	f004 fa71 	bl	8004be8 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d101      	bne.n	8000710 <DAC8551_WriteCommand+0x7c>
 800070c:	2300      	movs	r3, #0
 800070e:	e000      	b.n	8000712 <DAC8551_WriteCommand+0x7e>
 8000710:	2303      	movs	r3, #3
}
 8000712:	4618      	mov	r0, r3
 8000714:	3710      	adds	r7, #16
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}

0800071a <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 800071a:	b480      	push	{r7}
 800071c:	b083      	sub	sp, #12
 800071e:	af00      	add	r7, sp, #0
 8000720:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d015      	beq.n	8000754 <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	7c9b      	ldrb	r3, [r3, #18]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d011      	beq.n	8000754 <DAC8551_ValidateHandle+0x3a>
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d00d      	beq.n	8000754 <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 800073c:	2b00      	cmp	r3, #0
 800073e:	d009      	beq.n	8000754 <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	edd3 7a03 	vldr	s15, [r3, #12]
 8000746:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800074a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074e:	dd01      	ble.n	8000754 <DAC8551_ValidateHandle+0x3a>
 8000750:	2301      	movs	r3, #1
 8000752:	e000      	b.n	8000756 <DAC8551_ValidateHandle+0x3c>
 8000754:	2300      	movs	r3, #0
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	b2db      	uxtb	r3, r3
}
 800075c:	4618      	mov	r0, r3
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 8000768:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800076c:	b089      	sub	sp, #36	@ 0x24
 800076e:	af00      	add	r7, sp, #0
 8000770:	60f8      	str	r0, [r7, #12]
 8000772:	60b9      	str	r1, [r7, #8]
 8000774:	4611      	mov	r1, r2
 8000776:	461a      	mov	r2, r3
 8000778:	460b      	mov	r3, r1
 800077a:	71fb      	strb	r3, [r7, #7]
 800077c:	4613      	mov	r3, r2
 800077e:	80bb      	strh	r3, [r7, #4]
 8000780:	466b      	mov	r3, sp
 8000782:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	68ba      	ldr	r2, [r7, #8]
 8000788:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	88ba      	ldrh	r2, [r7, #4]
 8000794:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800079c:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80007a4:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 80007a6:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 80007aa:	460b      	mov	r3, r1
 80007ac:	3b01      	subs	r3, #1
 80007ae:	61bb      	str	r3, [r7, #24]
 80007b0:	b28b      	uxth	r3, r1
 80007b2:	2200      	movs	r2, #0
 80007b4:	4698      	mov	r8, r3
 80007b6:	4691      	mov	r9, r2
 80007b8:	f04f 0200 	mov.w	r2, #0
 80007bc:	f04f 0300 	mov.w	r3, #0
 80007c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80007c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80007c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80007cc:	b28b      	uxth	r3, r1
 80007ce:	2200      	movs	r2, #0
 80007d0:	461c      	mov	r4, r3
 80007d2:	4615      	mov	r5, r2
 80007d4:	f04f 0200 	mov.w	r2, #0
 80007d8:	f04f 0300 	mov.w	r3, #0
 80007dc:	00eb      	lsls	r3, r5, #3
 80007de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80007e2:	00e2      	lsls	r2, r4, #3
 80007e4:	460b      	mov	r3, r1
 80007e6:	3307      	adds	r3, #7
 80007e8:	08db      	lsrs	r3, r3, #3
 80007ea:	00db      	lsls	r3, r3, #3
 80007ec:	ebad 0d03 	sub.w	sp, sp, r3
 80007f0:	466b      	mov	r3, sp
 80007f2:	3300      	adds	r3, #0
 80007f4:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 80007f6:	2200      	movs	r2, #0
 80007f8:	6979      	ldr	r1, [r7, #20]
 80007fa:	68f8      	ldr	r0, [r7, #12]
 80007fc:	f000 f84c 	bl	8000898 <eepromReadPage>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <eepromInit+0xa2>
 8000806:	2301      	movs	r3, #1
 8000808:	e012      	b.n	8000830 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 800080a:	2300      	movs	r3, #0
 800080c:	83fb      	strh	r3, [r7, #30]
 800080e:	e009      	b.n	8000824 <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 8000810:	8bfb      	ldrh	r3, [r7, #30]
 8000812:	697a      	ldr	r2, [r7, #20]
 8000814:	5cd3      	ldrb	r3, [r2, r3]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <eepromInit+0xb6>
 800081a:	2302      	movs	r3, #2
 800081c:	e008      	b.n	8000830 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 800081e:	8bfb      	ldrh	r3, [r7, #30]
 8000820:	3301      	adds	r3, #1
 8000822:	83fb      	strh	r3, [r7, #30]
 8000824:	8bfa      	ldrh	r2, [r7, #30]
 8000826:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800082a:	429a      	cmp	r2, r3
 800082c:	d3f0      	bcc.n	8000810 <eepromInit+0xa8>

	return EE_OK;
 800082e:	2300      	movs	r3, #0
 8000830:	46b5      	mov	sp, r6
}
 8000832:	4618      	mov	r0, r3
 8000834:	3724      	adds	r7, #36	@ 0x24
 8000836:	46bd      	mov	sp, r7
 8000838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800083c <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 800083c:	b5b0      	push	{r4, r5, r7, lr}
 800083e:	b08a      	sub	sp, #40	@ 0x28
 8000840:	af04      	add	r7, sp, #16
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	4613      	mov	r3, r2
 8000848:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	895b      	ldrh	r3, [r3, #10]
 800084e:	88fa      	ldrh	r2, [r7, #6]
 8000850:	fb12 f303 	smulbb	r3, r2, r3
 8000854:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	6818      	ldr	r0, [r3, #0]
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	791b      	ldrb	r3, [r3, #4]
 800085e:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 8000864:	461d      	mov	r5, r3
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	895b      	ldrh	r3, [r3, #10]
 800086a:	8afa      	ldrh	r2, [r7, #22]
 800086c:	2164      	movs	r1, #100	@ 0x64
 800086e:	9102      	str	r1, [sp, #8]
 8000870:	9301      	str	r3, [sp, #4]
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	462b      	mov	r3, r5
 8000878:	4621      	mov	r1, r4
 800087a:	f004 fa83 	bl	8004d84 <HAL_I2C_Mem_Write>
 800087e:	4603      	mov	r3, r0
 8000880:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 8000882:	7d7b      	ldrb	r3, [r7, #21]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d102      	bne.n	800088e <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 8000888:	200a      	movs	r0, #10
 800088a:	f001 fb71 	bl	8001f70 <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 800088e:	7d7b      	ldrb	r3, [r7, #21]
}
 8000890:	4618      	mov	r0, r3
 8000892:	3718      	adds	r7, #24
 8000894:	46bd      	mov	sp, r7
 8000896:	bdb0      	pop	{r4, r5, r7, pc}

08000898 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 8000898:	b5b0      	push	{r4, r5, r7, lr}
 800089a:	b08a      	sub	sp, #40	@ 0x28
 800089c:	af04      	add	r7, sp, #16
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	4613      	mov	r3, r2
 80008a4:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	895b      	ldrh	r3, [r3, #10]
 80008aa:	88fa      	ldrh	r2, [r7, #6]
 80008ac:	fb12 f303 	smulbb	r3, r2, r3
 80008b0:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	791b      	ldrb	r3, [r3, #4]
 80008ba:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 80008c0:	461d      	mov	r5, r3
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	895b      	ldrh	r3, [r3, #10]
 80008c6:	8afa      	ldrh	r2, [r7, #22]
 80008c8:	2114      	movs	r1, #20
 80008ca:	9102      	str	r1, [sp, #8]
 80008cc:	9301      	str	r3, [sp, #4]
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	9300      	str	r3, [sp, #0]
 80008d2:	462b      	mov	r3, r5
 80008d4:	4621      	mov	r1, r4
 80008d6:	f004 fb69 	bl	8004fac <HAL_I2C_Mem_Read>
 80008da:	4603      	mov	r3, r0
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bdb0      	pop	{r4, r5, r7, pc}

080008e4 <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 80008e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80008e8:	b087      	sub	sp, #28
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	6078      	str	r0, [r7, #4]
 80008ee:	466b      	mov	r3, sp
 80008f0:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 80008f2:	2300      	movs	r3, #0
 80008f4:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	8959      	ldrh	r1, [r3, #10]
 80008fa:	460b      	mov	r3, r1
 80008fc:	3b01      	subs	r3, #1
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	b28b      	uxth	r3, r1
 8000902:	2200      	movs	r2, #0
 8000904:	4698      	mov	r8, r3
 8000906:	4691      	mov	r9, r2
 8000908:	f04f 0200 	mov.w	r2, #0
 800090c:	f04f 0300 	mov.w	r3, #0
 8000910:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000914:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000918:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800091c:	b28b      	uxth	r3, r1
 800091e:	2200      	movs	r2, #0
 8000920:	461c      	mov	r4, r3
 8000922:	4615      	mov	r5, r2
 8000924:	f04f 0200 	mov.w	r2, #0
 8000928:	f04f 0300 	mov.w	r3, #0
 800092c:	00eb      	lsls	r3, r5, #3
 800092e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000932:	00e2      	lsls	r2, r4, #3
 8000934:	460b      	mov	r3, r1
 8000936:	3307      	adds	r3, #7
 8000938:	08db      	lsrs	r3, r3, #3
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	ebad 0d03 	sub.w	sp, sp, r3
 8000940:	466b      	mov	r3, sp
 8000942:	3300      	adds	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	895b      	ldrh	r3, [r3, #10]
 800094a:	461a      	mov	r2, r3
 800094c:	2100      	movs	r1, #0
 800094e:	68f8      	ldr	r0, [r7, #12]
 8000950:	f00d f922 	bl	800db98 <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000954:	2300      	movs	r3, #0
 8000956:	82bb      	strh	r3, [r7, #20]
 8000958:	e012      	b.n	8000980 <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 800095a:	8abb      	ldrh	r3, [r7, #20]
 800095c:	461a      	mov	r2, r3
 800095e:	68f9      	ldr	r1, [r7, #12]
 8000960:	6878      	ldr	r0, [r7, #4]
 8000962:	f7ff ff6b 	bl	800083c <eepromWritePage>
 8000966:	4603      	mov	r3, r0
 8000968:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 800096a:	200a      	movs	r0, #10
 800096c:	f001 fb00 	bl	8001f70 <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000970:	7dfb      	ldrb	r3, [r7, #23]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <eepromFormat+0x96>
 8000976:	7dfb      	ldrb	r3, [r7, #23]
 8000978:	e008      	b.n	800098c <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 800097a:	8abb      	ldrh	r3, [r7, #20]
 800097c:	3301      	adds	r3, #1
 800097e:	82bb      	strh	r3, [r7, #20]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	895b      	ldrh	r3, [r3, #10]
 8000984:	8aba      	ldrh	r2, [r7, #20]
 8000986:	429a      	cmp	r2, r3
 8000988:	d3e7      	bcc.n	800095a <eepromFormat+0x76>
	}
	return status;
 800098a:	7dfb      	ldrb	r3, [r7, #23]
 800098c:	46b5      	mov	sp, r6
}
 800098e:	4618      	mov	r0, r3
 8000990:	371c      	adds	r7, #28
 8000992:	46bd      	mov	sp, r7
 8000994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099c:	f001 fa78 	bl	8001e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a0:	f000 f82c 	bl	80009fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a4:	f000 fc16 	bl	80011d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80009a8:	f000 fbe2 	bl	8001170 <MX_DMA_Init>
  MX_ADC1_Init();
 80009ac:	f000 f874 	bl	8000a98 <MX_ADC1_Init>
  MX_ADC2_Init();
 80009b0:	f000 f950 	bl	8000c54 <MX_ADC2_Init>
  MX_COMP1_Init();
 80009b4:	f000 f9fc 	bl	8000db0 <MX_COMP1_Init>
  MX_COMP2_Init();
 80009b8:	f000 fa20 	bl	8000dfc <MX_COMP2_Init>
  MX_COMP4_Init();
 80009bc:	f000 fa44 	bl	8000e48 <MX_COMP4_Init>
  MX_DAC1_Init();
 80009c0:	f000 fa68 	bl	8000e94 <MX_DAC1_Init>
  MX_DAC3_Init();
 80009c4:	f000 faaa 	bl	8000f1c <MX_DAC3_Init>
  MX_FDCAN1_Init();
 80009c8:	f000 fae2 	bl	8000f90 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 80009cc:	f000 fb26 	bl	800101c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80009d0:	f000 fb82 	bl	80010d8 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 80009d4:	f00c fa04 	bl	800cde0 <MX_USB_Device_Init>
  MX_IWDG_Init();
 80009d8:	f000 fb60 	bl	800109c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);
  systemInit();
 80009dc:	f001 f972 	bl	8001cc4 <systemInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 80009e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009e4:	4804      	ldr	r0, [pc, #16]	@ (80009f8 <main+0x60>)
 80009e6:	f004 f917 	bl	8004c18 <HAL_GPIO_TogglePin>
	  systemTask();
 80009ea:	f001 fa35 	bl	8001e58 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(100);
 80009ee:	2064      	movs	r0, #100	@ 0x64
 80009f0:	f001 fabe 	bl	8001f70 <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 80009f4:	bf00      	nop
 80009f6:	e7f3      	b.n	80009e0 <main+0x48>
 80009f8:	48000800 	.word	0x48000800

080009fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b094      	sub	sp, #80	@ 0x50
 8000a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a02:	f107 0318 	add.w	r3, r7, #24
 8000a06:	2238      	movs	r2, #56	@ 0x38
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f00d f8c4 	bl	800db98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f006 fc98 	bl	8007354 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000a24:	2329      	movs	r3, #41	@ 0x29
 8000a26:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a28:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a2c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a32:	2301      	movs	r3, #1
 8000a34:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a36:	2302      	movs	r3, #2
 8000a38:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000a42:	2355      	movs	r3, #85	@ 0x55
 8000a44:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a46:	2302      	movs	r3, #2
 8000a48:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a52:	f107 0318 	add.w	r3, r7, #24
 8000a56:	4618      	mov	r0, r3
 8000a58:	f006 fd30 	bl	80074bc <HAL_RCC_OscConfig>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000a62:	f000 fc7f 	bl	8001364 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a66:	230f      	movs	r3, #15
 8000a68:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2104      	movs	r1, #4
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f007 f82e 	bl	8007ae0 <HAL_RCC_ClockConfig>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000a8a:	f000 fc6b 	bl	8001364 <Error_Handler>
  }
}
 8000a8e:	bf00      	nop
 8000a90:	3750      	adds	r7, #80	@ 0x50
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08c      	sub	sp, #48	@ 0x30
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	605a      	str	r2, [r3, #4]
 8000aa8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2220      	movs	r2, #32
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f00d f871 	bl	800db98 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ab6:	4b5e      	ldr	r3, [pc, #376]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ab8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000abc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000abe:	4b5c      	ldr	r3, [pc, #368]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ac0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ac4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ac6:	4b5a      	ldr	r3, [pc, #360]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000acc:	4b58      	ldr	r3, [pc, #352]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000ad2:	4b57      	ldr	r3, [pc, #348]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ad8:	4b55      	ldr	r3, [pc, #340]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ade:	4b54      	ldr	r3, [pc, #336]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ae0:	2204      	movs	r2, #4
 8000ae2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ae4:	4b52      	ldr	r3, [pc, #328]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000aea:	4b51      	ldr	r3, [pc, #324]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 8000af0:	4b4f      	ldr	r3, [pc, #316]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000af2:	2207      	movs	r2, #7
 8000af4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000af6:	4b4e      	ldr	r3, [pc, #312]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000afe:	4b4c      	ldr	r3, [pc, #304]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b04:	4b4a      	ldr	r3, [pc, #296]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b0a:	4b49      	ldr	r3, [pc, #292]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b12:	4b47      	ldr	r3, [pc, #284]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000b18:	4b45      	ldr	r3, [pc, #276]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b20:	4843      	ldr	r0, [pc, #268]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b22:	f001 fcd7 	bl	80024d4 <HAL_ADC_Init>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000b2c:	f000 fc1a 	bl	8001364 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b38:	4619      	mov	r1, r3
 8000b3a:	483d      	ldr	r0, [pc, #244]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b3c:	f002 fd34 	bl	80035a8 <HAL_ADCEx_MultiModeConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000b46:	f000 fc0d 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b4a:	4b3a      	ldr	r3, [pc, #232]	@ (8000c34 <MX_ADC1_Init+0x19c>)
 8000b4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b4e:	2306      	movs	r3, #6
 8000b50:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000b52:	2306      	movs	r3, #6
 8000b54:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000b56:	4b38      	ldr	r3, [pc, #224]	@ (8000c38 <MX_ADC1_Init+0x1a0>)
 8000b58:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b5a:	2304      	movs	r3, #4
 8000b5c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	4619      	mov	r1, r3
 8000b66:	4832      	ldr	r0, [pc, #200]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b68:	f001 ff00 	bl	800296c <HAL_ADC_ConfigChannel>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000b72:	f000 fbf7 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000b76:	4b31      	ldr	r3, [pc, #196]	@ (8000c3c <MX_ADC1_Init+0x1a4>)
 8000b78:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b7a:	230c      	movs	r3, #12
 8000b7c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b7e:	237f      	movs	r3, #127	@ 0x7f
 8000b80:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	4619      	mov	r1, r3
 8000b86:	482a      	ldr	r0, [pc, #168]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000b88:	f001 fef0 	bl	800296c <HAL_ADC_ConfigChannel>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000b92:	f000 fbe7 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000b96:	4b2a      	ldr	r3, [pc, #168]	@ (8000c40 <MX_ADC1_Init+0x1a8>)
 8000b98:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000b9a:	2312      	movs	r3, #18
 8000b9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4823      	ldr	r0, [pc, #140]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000ba4:	f001 fee2 	bl	800296c <HAL_ADC_ConfigChannel>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000bae:	f000 fbd9 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000bb2:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <MX_ADC1_Init+0x1ac>)
 8000bb4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000bb6:	2318      	movs	r3, #24
 8000bb8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	481c      	ldr	r0, [pc, #112]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000bc0:	f001 fed4 	bl	800296c <HAL_ADC_ConfigChannel>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8000bca:	f000 fbcb 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000bce:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_ADC1_Init+0x1b0>)
 8000bd0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000bd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bd6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4814      	ldr	r0, [pc, #80]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000bde:	f001 fec5 	bl	800296c <HAL_ADC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000be8:	f000 fbbc 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000bec:	4b17      	ldr	r3, [pc, #92]	@ (8000c4c <MX_ADC1_Init+0x1b4>)
 8000bee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000bf0:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000bf4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	480d      	ldr	r0, [pc, #52]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000bfc:	f001 feb6 	bl	800296c <HAL_ADC_ConfigChannel>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000c06:	f000 fbad 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <MX_ADC1_Init+0x1b8>)
 8000c0c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000c0e:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000c12:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	4619      	mov	r1, r3
 8000c18:	4805      	ldr	r0, [pc, #20]	@ (8000c30 <MX_ADC1_Init+0x198>)
 8000c1a:	f001 fea7 	bl	800296c <HAL_ADC_ConfigChannel>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 8000c24:	f000 fb9e 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c28:	bf00      	nop
 8000c2a:	3730      	adds	r7, #48	@ 0x30
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000260 	.word	0x20000260
 8000c34:	04300002 	.word	0x04300002
 8000c38:	407f0000 	.word	0x407f0000
 8000c3c:	19200040 	.word	0x19200040
 8000c40:	1d500080 	.word	0x1d500080
 8000c44:	21800100 	.word	0x21800100
 8000c48:	25b00200 	.word	0x25b00200
 8000c4c:	c3210000 	.word	0xc3210000
 8000c50:	c7520000 	.word	0xc7520000

08000c54 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c5a:	463b      	mov	r3, r7
 8000c5c:	2220      	movs	r2, #32
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f00c ff99 	bl	800db98 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c66:	4b4a      	ldr	r3, [pc, #296]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c68:	4a4a      	ldr	r2, [pc, #296]	@ (8000d94 <MX_ADC2_Init+0x140>)
 8000c6a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c6c:	4b48      	ldr	r3, [pc, #288]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c6e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000c72:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000c74:	4b46      	ldr	r3, [pc, #280]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c7a:	4b45      	ldr	r3, [pc, #276]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000c80:	4b43      	ldr	r3, [pc, #268]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c86:	4b42      	ldr	r3, [pc, #264]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c8c:	4b40      	ldr	r3, [pc, #256]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c8e:	2204      	movs	r2, #4
 8000c90:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000c92:	4b3f      	ldr	r3, [pc, #252]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000c98:	4b3d      	ldr	r3, [pc, #244]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8000c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000ca0:	2205      	movs	r2, #5
 8000ca2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ca4:	4b3a      	ldr	r3, [pc, #232]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cac:	4b38      	ldr	r3, [pc, #224]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cb2:	4b37      	ldr	r3, [pc, #220]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000cb8:	4b35      	ldr	r3, [pc, #212]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cc0:	4b33      	ldr	r3, [pc, #204]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000cc6:	4b32      	ldr	r3, [pc, #200]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000cce:	4830      	ldr	r0, [pc, #192]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000cd0:	f001 fc00 	bl	80024d4 <HAL_ADC_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000cda:	f000 fb43 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000cde:	4b2e      	ldr	r3, [pc, #184]	@ (8000d98 <MX_ADC2_Init+0x144>)
 8000ce0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ce2:	2306      	movs	r3, #6
 8000ce4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000ce6:	2306      	movs	r3, #6
 8000ce8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000cea:	4b2c      	ldr	r3, [pc, #176]	@ (8000d9c <MX_ADC2_Init+0x148>)
 8000cec:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cee:	2304      	movs	r3, #4
 8000cf0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000cf6:	463b      	mov	r3, r7
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4825      	ldr	r0, [pc, #148]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000cfc:	f001 fe36 	bl	800296c <HAL_ADC_ConfigChannel>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000d06:	f000 fb2d 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000d0a:	4b25      	ldr	r3, [pc, #148]	@ (8000da0 <MX_ADC2_Init+0x14c>)
 8000d0c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d0e:	230c      	movs	r3, #12
 8000d10:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d12:	237f      	movs	r3, #127	@ 0x7f
 8000d14:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d16:	463b      	mov	r3, r7
 8000d18:	4619      	mov	r1, r3
 8000d1a:	481d      	ldr	r0, [pc, #116]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000d1c:	f001 fe26 	bl	800296c <HAL_ADC_ConfigChannel>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8000d26:	f000 fb1d 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000da4 <MX_ADC2_Init+0x150>)
 8000d2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d2e:	2312      	movs	r3, #18
 8000d30:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d32:	463b      	mov	r3, r7
 8000d34:	4619      	mov	r1, r3
 8000d36:	4816      	ldr	r0, [pc, #88]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000d38:	f001 fe18 	bl	800296c <HAL_ADC_ConfigChannel>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8000d42:	f000 fb0f 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000d46:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <MX_ADC2_Init+0x154>)
 8000d48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000d4a:	2318      	movs	r3, #24
 8000d4c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <MX_ADC2_Init+0x148>)
 8000d50:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d52:	463b      	mov	r3, r7
 8000d54:	4619      	mov	r1, r3
 8000d56:	480e      	ldr	r0, [pc, #56]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000d58:	f001 fe08 	bl	800296c <HAL_ADC_ConfigChannel>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 8000d62:	f000 faff 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <MX_ADC2_Init+0x158>)
 8000d68:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000d6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d6e:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d70:	237f      	movs	r3, #127	@ 0x7f
 8000d72:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d74:	463b      	mov	r3, r7
 8000d76:	4619      	mov	r1, r3
 8000d78:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_ADC2_Init+0x13c>)
 8000d7a:	f001 fdf7 	bl	800296c <HAL_ADC_ConfigChannel>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_ADC2_Init+0x134>
  {
    Error_Handler();
 8000d84:	f000 faee 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000d88:	bf00      	nop
 8000d8a:	3720      	adds	r7, #32
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	200002cc 	.word	0x200002cc
 8000d94:	50000100 	.word	0x50000100
 8000d98:	10c00010 	.word	0x10c00010
 8000d9c:	407f0000 	.word	0x407f0000
 8000da0:	2e300800 	.word	0x2e300800
 8000da4:	32601000 	.word	0x32601000
 8000da8:	3ac04000 	.word	0x3ac04000
 8000dac:	47520000 	.word	0x47520000

08000db0 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000db6:	4a10      	ldr	r2, [pc, #64]	@ (8000df8 <MX_COMP1_Init+0x48>)
 8000db8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000dbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dc0:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000dc4:	2250      	movs	r2, #80	@ 0x50
 8000dc6:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000dce:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000de0:	4804      	ldr	r0, [pc, #16]	@ (8000df4 <MX_COMP1_Init+0x44>)
 8000de2:	f002 fd2d 	bl	8003840 <HAL_COMP_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8000dec:	f000 faba 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	200003f8 	.word	0x200003f8
 8000df8:	40010200 	.word	0x40010200

08000dfc <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000e00:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e02:	4a10      	ldr	r2, [pc, #64]	@ (8000e44 <MX_COMP2_Init+0x48>)
 8000e04:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e0c:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e10:	2250      	movs	r2, #80	@ 0x50
 8000e12:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000e14:	4b0a      	ldr	r3, [pc, #40]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e1a:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000e20:	4b07      	ldr	r3, [pc, #28]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000e2c:	4804      	ldr	r0, [pc, #16]	@ (8000e40 <MX_COMP2_Init+0x44>)
 8000e2e:	f002 fd07 	bl	8003840 <HAL_COMP_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 8000e38:	f000 fa94 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	2000041c 	.word	0x2000041c
 8000e44:	40010204 	.word	0x40010204

08000e48 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e4e:	4a10      	ldr	r2, [pc, #64]	@ (8000e90 <MX_COMP4_Init+0x48>)
 8000e50:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000e58:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e5a:	2240      	movs	r2, #64	@ 0x40
 8000e5c:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e64:	4b09      	ldr	r3, [pc, #36]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e70:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000e76:	4805      	ldr	r0, [pc, #20]	@ (8000e8c <MX_COMP4_Init+0x44>)
 8000e78:	f002 fce2 	bl	8003840 <HAL_COMP_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8000e82:	f000 fa6f 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000440 	.word	0x20000440
 8000e90:	4001020c 	.word	0x4001020c

08000e94 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08c      	sub	sp, #48	@ 0x30
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2230      	movs	r2, #48	@ 0x30
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f00c fe79 	bl	800db98 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f14 <MX_DAC1_Init+0x80>)
 8000ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f18 <MX_DAC1_Init+0x84>)
 8000eaa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000eac:	4819      	ldr	r0, [pc, #100]	@ (8000f14 <MX_DAC1_Init+0x80>)
 8000eae:	f002 feb2 	bl	8003c16 <HAL_DAC_Init>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000eb8:	f000 fa54 	bl	8001364 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ee0:	463b      	mov	r3, r7
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	480b      	ldr	r0, [pc, #44]	@ (8000f14 <MX_DAC1_Init+0x80>)
 8000ee8:	f002 feb8 	bl	8003c5c <HAL_DAC_ConfigChannel>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000ef2:	f000 fa37 	bl	8001364 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2210      	movs	r2, #16
 8000efa:	4619      	mov	r1, r3
 8000efc:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <MX_DAC1_Init+0x80>)
 8000efe:	f002 fead 	bl	8003c5c <HAL_DAC_ConfigChannel>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8000f08:	f000 fa2c 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000f0c:	bf00      	nop
 8000f0e:	3730      	adds	r7, #48	@ 0x30
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000464 	.word	0x20000464
 8000f18:	50000800 	.word	0x50000800

08000f1c <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08c      	sub	sp, #48	@ 0x30
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f22:	463b      	mov	r3, r7
 8000f24:	2230      	movs	r2, #48	@ 0x30
 8000f26:	2100      	movs	r1, #0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f00c fe35 	bl	800db98 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000f2e:	4b16      	ldr	r3, [pc, #88]	@ (8000f88 <MX_DAC3_Init+0x6c>)
 8000f30:	4a16      	ldr	r2, [pc, #88]	@ (8000f8c <MX_DAC3_Init+0x70>)
 8000f32:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000f34:	4814      	ldr	r0, [pc, #80]	@ (8000f88 <MX_DAC3_Init+0x6c>)
 8000f36:	f002 fe6e 	bl	8003c16 <HAL_DAC_Init>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000f40:	f000 fa10 	bl	8001364 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000f44:	2302      	movs	r3, #2
 8000f46:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000f68:	463b      	mov	r3, r7
 8000f6a:	2210      	movs	r2, #16
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4806      	ldr	r0, [pc, #24]	@ (8000f88 <MX_DAC3_Init+0x6c>)
 8000f70:	f002 fe74 	bl	8003c5c <HAL_DAC_ConfigChannel>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000f7a:	f000 f9f3 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000f7e:	bf00      	nop
 8000f80:	3730      	adds	r7, #48	@ 0x30
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000478 	.word	0x20000478
 8000f8c:	50001000 	.word	0x50001000

08000f90 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000f94:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000f96:	4a20      	ldr	r2, [pc, #128]	@ (8001018 <MX_FDCAN1_Init+0x88>)
 8000f98:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000fac:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000fb2:	4b18      	ldr	r3, [pc, #96]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000fb8:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000fbe:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fc0:	2210      	movs	r2, #16
 8000fc2:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000fc4:	4b13      	ldr	r3, [pc, #76]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000fca:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000fd0:	4b10      	ldr	r3, [pc, #64]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000fee:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ff4:	4b07      	ldr	r3, [pc, #28]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ffa:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001000:	4804      	ldr	r0, [pc, #16]	@ (8001014 <MX_FDCAN1_Init+0x84>)
 8001002:	f003 fabf 	bl	8004584 <HAL_FDCAN_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 800100c:	f000 f9aa 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2000048c 	.word	0x2000048c
 8001018:	40006400 	.word	0x40006400

0800101c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001020:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <MX_I2C2_Init+0x74>)
 8001022:	4a1c      	ldr	r2, [pc, #112]	@ (8001094 <MX_I2C2_Init+0x78>)
 8001024:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 8001026:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <MX_I2C2_Init+0x74>)
 8001028:	4a1b      	ldr	r2, [pc, #108]	@ (8001098 <MX_I2C2_Init+0x7c>)
 800102a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <MX_I2C2_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001032:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <MX_I2C2_Init+0x74>)
 8001034:	2201      	movs	r2, #1
 8001036:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001038:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <MX_I2C2_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800103e:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <MX_I2C2_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001044:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <MX_I2C2_Init+0x74>)
 8001046:	2200      	movs	r2, #0
 8001048:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <MX_I2C2_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001050:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <MX_I2C2_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001056:	480e      	ldr	r0, [pc, #56]	@ (8001090 <MX_I2C2_Init+0x74>)
 8001058:	f003 fdf8 	bl	8004c4c <HAL_I2C_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001062:	f000 f97f 	bl	8001364 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001066:	2100      	movs	r1, #0
 8001068:	4809      	ldr	r0, [pc, #36]	@ (8001090 <MX_I2C2_Init+0x74>)
 800106a:	f004 fb7b 	bl	8005764 <HAL_I2CEx_ConfigAnalogFilter>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001074:	f000 f976 	bl	8001364 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001078:	2100      	movs	r1, #0
 800107a:	4805      	ldr	r0, [pc, #20]	@ (8001090 <MX_I2C2_Init+0x74>)
 800107c:	f004 fbbd 	bl	80057fa <HAL_I2CEx_ConfigDigitalFilter>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001086:	f000 f96d 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200004f0 	.word	0x200004f0
 8001094:	40005800 	.word	0x40005800
 8001098:	40b285c2 	.word	0x40b285c2

0800109c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80010a0:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <MX_IWDG_Init+0x34>)
 80010a2:	4a0c      	ldr	r2, [pc, #48]	@ (80010d4 <MX_IWDG_Init+0x38>)
 80010a4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80010a6:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <MX_IWDG_Init+0x34>)
 80010a8:	2203      	movs	r2, #3
 80010aa:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80010ac:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <MX_IWDG_Init+0x34>)
 80010ae:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80010b2:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 80010b4:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <MX_IWDG_Init+0x34>)
 80010b6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80010ba:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <MX_IWDG_Init+0x34>)
 80010be:	f004 fbe8 	bl	8005892 <HAL_IWDG_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80010c8:	f000 f94c 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000544 	.word	0x20000544
 80010d4:	40003000 	.word	0x40003000

080010d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010dc:	4b22      	ldr	r3, [pc, #136]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 80010de:	4a23      	ldr	r2, [pc, #140]	@ (800116c <MX_USART1_UART_Init+0x94>)
 80010e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010e2:	4b21      	ldr	r3, [pc, #132]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 80010e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 80010fe:	220c      	movs	r2, #12
 8001100:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001102:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001108:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800110e:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001114:	4b14      	ldr	r3, [pc, #80]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800111a:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 800111c:	2200      	movs	r2, #0
 800111e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001120:	4811      	ldr	r0, [pc, #68]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 8001122:	f007 fce3 	bl	8008aec <HAL_UART_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800112c:	f000 f91a 	bl	8001364 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001130:	2100      	movs	r1, #0
 8001132:	480d      	ldr	r0, [pc, #52]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 8001134:	f008 fadc 	bl	80096f0 <HAL_UARTEx_SetTxFifoThreshold>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800113e:	f000 f911 	bl	8001364 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001142:	2100      	movs	r1, #0
 8001144:	4808      	ldr	r0, [pc, #32]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 8001146:	f008 fb11 	bl	800976c <HAL_UARTEx_SetRxFifoThreshold>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001150:	f000 f908 	bl	8001364 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001154:	4804      	ldr	r0, [pc, #16]	@ (8001168 <MX_USART1_UART_Init+0x90>)
 8001156:	f008 fa92 	bl	800967e <HAL_UARTEx_DisableFifoMode>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001160:	f000 f900 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000554 	.word	0x20000554
 800116c:	40013800 	.word	0x40013800

08001170 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001176:	4b16      	ldr	r3, [pc, #88]	@ (80011d0 <MX_DMA_Init+0x60>)
 8001178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800117a:	4a15      	ldr	r2, [pc, #84]	@ (80011d0 <MX_DMA_Init+0x60>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6493      	str	r3, [r2, #72]	@ 0x48
 8001182:	4b13      	ldr	r3, [pc, #76]	@ (80011d0 <MX_DMA_Init+0x60>)
 8001184:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800118e:	4b10      	ldr	r3, [pc, #64]	@ (80011d0 <MX_DMA_Init+0x60>)
 8001190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001192:	4a0f      	ldr	r2, [pc, #60]	@ (80011d0 <MX_DMA_Init+0x60>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	6493      	str	r3, [r2, #72]	@ 0x48
 800119a:	4b0d      	ldr	r3, [pc, #52]	@ (80011d0 <MX_DMA_Init+0x60>)
 800119c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	603b      	str	r3, [r7, #0]
 80011a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	200b      	movs	r0, #11
 80011ac:	f002 fcff 	bl	8003bae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011b0:	200b      	movs	r0, #11
 80011b2:	f002 fd16 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2100      	movs	r1, #0
 80011ba:	200c      	movs	r0, #12
 80011bc:	f002 fcf7 	bl	8003bae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011c0:	200c      	movs	r0, #12
 80011c2:	f002 fd0e 	bl	8003be2 <HAL_NVIC_EnableIRQ>

}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40021000 	.word	0x40021000

080011d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011da:	f107 0314 	add.w	r3, r7, #20
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ea:	4b51      	ldr	r3, [pc, #324]	@ (8001330 <MX_GPIO_Init+0x15c>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	4a50      	ldr	r2, [pc, #320]	@ (8001330 <MX_GPIO_Init+0x15c>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011f6:	4b4e      	ldr	r3, [pc, #312]	@ (8001330 <MX_GPIO_Init+0x15c>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001202:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	4a4a      	ldr	r2, [pc, #296]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001208:	f043 0320 	orr.w	r3, r3, #32
 800120c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800120e:	4b48      	ldr	r3, [pc, #288]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	f003 0320 	and.w	r3, r3, #32
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	4b45      	ldr	r3, [pc, #276]	@ (8001330 <MX_GPIO_Init+0x15c>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	4a44      	ldr	r2, [pc, #272]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001226:	4b42      	ldr	r3, [pc, #264]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	60bb      	str	r3, [r7, #8]
 8001230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001232:	4b3f      	ldr	r3, [pc, #252]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001236:	4a3e      	ldr	r2, [pc, #248]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800123e:	4b3c      	ldr	r3, [pc, #240]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800124a:	4b39      	ldr	r3, [pc, #228]	@ (8001330 <MX_GPIO_Init+0x15c>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124e:	4a38      	ldr	r2, [pc, #224]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001250:	f043 0308 	orr.w	r3, r3, #8
 8001254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001256:	4b36      	ldr	r3, [pc, #216]	@ (8001330 <MX_GPIO_Init+0x15c>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	f003 0308 	and.w	r3, r3, #8
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 8001262:	2200      	movs	r2, #0
 8001264:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 8001268:	4832      	ldr	r0, [pc, #200]	@ (8001334 <MX_GPIO_Init+0x160>)
 800126a:	f003 fcbd 	bl	8004be8 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001274:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001278:	f003 fcb6 	bl	8004be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 8001282:	482d      	ldr	r0, [pc, #180]	@ (8001338 <MX_GPIO_Init+0x164>)
 8001284:	f003 fcb0 	bl	8004be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001288:	2200      	movs	r2, #0
 800128a:	2104      	movs	r1, #4
 800128c:	482b      	ldr	r0, [pc, #172]	@ (800133c <MX_GPIO_Init+0x168>)
 800128e:	f003 fcab 	bl	8004be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 8001292:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001296:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001298:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800129c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4619      	mov	r1, r3
 80012a8:	4822      	ldr	r0, [pc, #136]	@ (8001334 <MX_GPIO_Init+0x160>)
 80012aa:	f003 fb1b 	bl	80048e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 80012ae:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 80012b2:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b4:	2301      	movs	r3, #1
 80012b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012bc:	2300      	movs	r3, #0
 80012be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	4619      	mov	r1, r3
 80012c6:	481b      	ldr	r0, [pc, #108]	@ (8001334 <MX_GPIO_Init+0x160>)
 80012c8:	f003 fb0c 	bl	80048e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 80012cc:	f248 0320 	movw	r3, #32800	@ 0x8020
 80012d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d2:	2301      	movs	r3, #1
 80012d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012da:	2300      	movs	r3, #0
 80012dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e8:	f003 fafc 	bl	80048e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 80012ec:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 80012f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f2:	2301      	movs	r3, #1
 80012f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	4619      	mov	r1, r3
 8001304:	480c      	ldr	r0, [pc, #48]	@ (8001338 <MX_GPIO_Init+0x164>)
 8001306:	f003 faed 	bl	80048e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 800130a:	2304      	movs	r3, #4
 800130c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130e:	2301      	movs	r3, #1
 8001310:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001316:	2300      	movs	r3, #0
 8001318:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	4619      	mov	r1, r3
 8001320:	4806      	ldr	r0, [pc, #24]	@ (800133c <MX_GPIO_Init+0x168>)
 8001322:	f003 fadf 	bl	80048e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001326:	bf00      	nop
 8001328:	3728      	adds	r7, #40	@ 0x28
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000
 8001334:	48000800 	.word	0x48000800
 8001338:	48000400 	.word	0x48000400
 800133c:	48000c00 	.word	0x48000c00

08001340 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 8001348:	1d39      	adds	r1, r7, #4
 800134a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800134e:	2201      	movs	r2, #1
 8001350:	4803      	ldr	r0, [pc, #12]	@ (8001360 <__io_putchar+0x20>)
 8001352:	f007 fc1b 	bl	8008b8c <HAL_UART_Transmit>

  return ch;
 8001356:	687b      	ldr	r3, [r7, #4]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000554 	.word	0x20000554

08001364 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001368:	b672      	cpsid	i
}
 800136a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <Error_Handler+0x8>

08001370 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <HAL_MspInit+0x54>)
 8001378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800137a:	4a12      	ldr	r2, [pc, #72]	@ (80013c4 <HAL_MspInit+0x54>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6613      	str	r3, [r2, #96]	@ 0x60
 8001382:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <HAL_MspInit+0x54>)
 8001384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <HAL_MspInit+0x54>)
 8001390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001392:	4a0c      	ldr	r2, [pc, #48]	@ (80013c4 <HAL_MspInit+0x54>)
 8001394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001398:	6593      	str	r3, [r2, #88]	@ 0x58
 800139a:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <HAL_MspInit+0x54>)
 800139c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800139e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 80013a6:	2000      	movs	r0, #0
 80013a8:	f000 fe04 	bl	8001fb4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80013ac:	2000      	movs	r0, #0
 80013ae:	f000 fe15 	bl	8001fdc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80013b2:	f000 fe27 	bl	8002004 <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80013b6:	f006 f871 	bl	800749c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40021000 	.word	0x40021000

080013c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b0a0      	sub	sp, #128	@ 0x80
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013e4:	2244      	movs	r2, #68	@ 0x44
 80013e6:	2100      	movs	r1, #0
 80013e8:	4618      	mov	r0, r3
 80013ea:	f00c fbd5 	bl	800db98 <memset>
  if(hadc->Instance==ADC1)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013f6:	f040 8082 	bne.w	80014fe <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001400:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001404:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001406:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800140a:	4618      	mov	r0, r3
 800140c:	f006 fd84 	bl	8007f18 <HAL_RCCEx_PeriphCLKConfig>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001416:	f7ff ffa5 	bl	8001364 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800141a:	4b8b      	ldr	r3, [pc, #556]	@ (8001648 <HAL_ADC_MspInit+0x280>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	3301      	adds	r3, #1
 8001420:	4a89      	ldr	r2, [pc, #548]	@ (8001648 <HAL_ADC_MspInit+0x280>)
 8001422:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001424:	4b88      	ldr	r3, [pc, #544]	@ (8001648 <HAL_ADC_MspInit+0x280>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d10b      	bne.n	8001444 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800142c:	4b87      	ldr	r3, [pc, #540]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800142e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001430:	4a86      	ldr	r2, [pc, #536]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001432:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001436:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001438:	4b84      	ldr	r3, [pc, #528]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800143a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
 8001442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001444:	4b81      	ldr	r3, [pc, #516]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001448:	4a80      	ldr	r2, [pc, #512]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001450:	4b7e      	ldr	r3, [pc, #504]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	623b      	str	r3, [r7, #32]
 800145a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145c:	4b7b      	ldr	r3, [pc, #492]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800145e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001460:	4a7a      	ldr	r2, [pc, #488]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001468:	4b78      	ldr	r3, [pc, #480]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800146a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8001474:	230f      	movs	r3, #15
 8001476:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001478:	2303      	movs	r3, #3
 800147a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001480:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001484:	4619      	mov	r1, r3
 8001486:	4872      	ldr	r0, [pc, #456]	@ (8001650 <HAL_ADC_MspInit+0x288>)
 8001488:	f003 fa2c 	bl	80048e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 800148c:	2303      	movs	r3, #3
 800148e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001490:	2303      	movs	r3, #3
 8001492:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001498:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800149c:	4619      	mov	r1, r3
 800149e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a2:	f003 fa1f 	bl	80048e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014a6:	4b6b      	ldr	r3, [pc, #428]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014a8:	4a6b      	ldr	r2, [pc, #428]	@ (8001658 <HAL_ADC_MspInit+0x290>)
 80014aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80014ac:	4b69      	ldr	r3, [pc, #420]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014ae:	2205      	movs	r2, #5
 80014b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b2:	4b68      	ldr	r3, [pc, #416]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b8:	4b66      	ldr	r3, [pc, #408]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80014be:	4b65      	ldr	r3, [pc, #404]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014c0:	2280      	movs	r2, #128	@ 0x80
 80014c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014c4:	4b63      	ldr	r3, [pc, #396]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014cc:	4b61      	ldr	r3, [pc, #388]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014d4:	4b5f      	ldr	r3, [pc, #380]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014d6:	2220      	movs	r2, #32
 80014d8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014da:	4b5e      	ldr	r3, [pc, #376]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014e0:	485c      	ldr	r0, [pc, #368]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014e2:	f002 fd75 	bl	8003fd0 <HAL_DMA_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 80014ec:	f7ff ff3a 	bl	8001364 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4a58      	ldr	r2, [pc, #352]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014f4:	655a      	str	r2, [r3, #84]	@ 0x54
 80014f6:	4a57      	ldr	r2, [pc, #348]	@ (8001654 <HAL_ADC_MspInit+0x28c>)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80014fc:	e09f      	b.n	800163e <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a56      	ldr	r2, [pc, #344]	@ (800165c <HAL_ADC_MspInit+0x294>)
 8001504:	4293      	cmp	r3, r2
 8001506:	f040 809a 	bne.w	800163e <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800150a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800150e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001510:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001514:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001516:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800151a:	4618      	mov	r0, r3
 800151c:	f006 fcfc 	bl	8007f18 <HAL_RCCEx_PeriphCLKConfig>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <HAL_ADC_MspInit+0x162>
      Error_Handler();
 8001526:	f7ff ff1d 	bl	8001364 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800152a:	4b47      	ldr	r3, [pc, #284]	@ (8001648 <HAL_ADC_MspInit+0x280>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	3301      	adds	r3, #1
 8001530:	4a45      	ldr	r2, [pc, #276]	@ (8001648 <HAL_ADC_MspInit+0x280>)
 8001532:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001534:	4b44      	ldr	r3, [pc, #272]	@ (8001648 <HAL_ADC_MspInit+0x280>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d10b      	bne.n	8001554 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800153c:	4b43      	ldr	r3, [pc, #268]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	4a42      	ldr	r2, [pc, #264]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001542:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001548:	4b40      	ldr	r3, [pc, #256]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800154a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001550:	61bb      	str	r3, [r7, #24]
 8001552:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001554:	4b3d      	ldr	r3, [pc, #244]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001558:	4a3c      	ldr	r2, [pc, #240]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800155a:	f043 0301 	orr.w	r3, r3, #1
 800155e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001560:	4b3a      	ldr	r3, [pc, #232]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001562:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800156c:	4b37      	ldr	r3, [pc, #220]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800156e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001570:	4a36      	ldr	r2, [pc, #216]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001572:	f043 0304 	orr.w	r3, r3, #4
 8001576:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001578:	4b34      	ldr	r3, [pc, #208]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800157a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001584:	4b31      	ldr	r3, [pc, #196]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001588:	4a30      	ldr	r2, [pc, #192]	@ (800164c <HAL_ADC_MspInit+0x284>)
 800158a:	f043 0302 	orr.w	r3, r3, #2
 800158e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001590:	4b2e      	ldr	r3, [pc, #184]	@ (800164c <HAL_ADC_MspInit+0x284>)
 8001592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 800159c:	2390      	movs	r3, #144	@ 0x90
 800159e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a0:	2303      	movs	r3, #3
 80015a2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80015ac:	4619      	mov	r1, r3
 80015ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b2:	f003 f997 	bl	80048e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 80015b6:	2330      	movs	r3, #48	@ 0x30
 80015b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ba:	2303      	movs	r3, #3
 80015bc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80015c6:	4619      	mov	r1, r3
 80015c8:	4821      	ldr	r0, [pc, #132]	@ (8001650 <HAL_ADC_MspInit+0x288>)
 80015ca:	f003 f98b 	bl	80048e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 80015ce:	f648 0304 	movw	r3, #34820	@ 0x8804
 80015d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d4:	2303      	movs	r3, #3
 80015d6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015dc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80015e0:	4619      	mov	r1, r3
 80015e2:	481f      	ldr	r0, [pc, #124]	@ (8001660 <HAL_ADC_MspInit+0x298>)
 80015e4:	f003 f97e 	bl	80048e4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80015e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 80015ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001668 <HAL_ADC_MspInit+0x2a0>)
 80015ec:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80015ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 80015f0:	2224      	movs	r2, #36	@ 0x24
 80015f2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001600:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 8001602:	2280      	movs	r2, #128	@ 0x80
 8001604:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001606:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 8001608:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800160c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 8001610:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001614:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001616:	4b13      	ldr	r3, [pc, #76]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 8001618:	2220      	movs	r2, #32
 800161a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800161c:	4b11      	ldr	r3, [pc, #68]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 800161e:	2200      	movs	r2, #0
 8001620:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001622:	4810      	ldr	r0, [pc, #64]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 8001624:	f002 fcd4 	bl	8003fd0 <HAL_DMA_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 800162e:	f7ff fe99 	bl	8001364 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a0b      	ldr	r2, [pc, #44]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 8001636:	655a      	str	r2, [r3, #84]	@ 0x54
 8001638:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <HAL_ADC_MspInit+0x29c>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800163e:	bf00      	nop
 8001640:	3780      	adds	r7, #128	@ 0x80
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200005e8 	.word	0x200005e8
 800164c:	40021000 	.word	0x40021000
 8001650:	48000800 	.word	0x48000800
 8001654:	20000338 	.word	0x20000338
 8001658:	40020008 	.word	0x40020008
 800165c:	50000100 	.word	0x50000100
 8001660:	48000400 	.word	0x48000400
 8001664:	20000398 	.word	0x20000398
 8001668:	4002001c 	.word	0x4002001c

0800166c <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08c      	sub	sp, #48	@ 0x30
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 031c 	add.w	r3, r7, #28
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a4d      	ldr	r2, [pc, #308]	@ (80017c0 <HAL_COMP_MspInit+0x154>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d135      	bne.n	80016fa <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	4b4d      	ldr	r3, [pc, #308]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	4a4c      	ldr	r2, [pc, #304]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169a:	4b4a      	ldr	r3, [pc, #296]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	61bb      	str	r3, [r7, #24]
 80016a4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	4b47      	ldr	r3, [pc, #284]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016aa:	4a46      	ldr	r2, [pc, #280]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b2:	4b44      	ldr	r3, [pc, #272]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016be:	2340      	movs	r3, #64	@ 0x40
 80016c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c2:	2302      	movs	r3, #2
 80016c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	2300      	movs	r3, #0
 80016cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 80016ce:	2308      	movs	r3, #8
 80016d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f107 031c 	add.w	r3, r7, #28
 80016d6:	4619      	mov	r1, r3
 80016d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016dc:	f003 f902 	bl	80048e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016e0:	2302      	movs	r3, #2
 80016e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e4:	2303      	movs	r3, #3
 80016e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ec:	f107 031c 	add.w	r3, r7, #28
 80016f0:	4619      	mov	r1, r3
 80016f2:	4835      	ldr	r0, [pc, #212]	@ (80017c8 <HAL_COMP_MspInit+0x15c>)
 80016f4:	f003 f8f6 	bl	80048e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 80016f8:	e05d      	b.n	80017b6 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a33      	ldr	r2, [pc, #204]	@ (80017cc <HAL_COMP_MspInit+0x160>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d12a      	bne.n	800175a <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001704:	4b2f      	ldr	r3, [pc, #188]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 8001706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001708:	4a2e      	ldr	r2, [pc, #184]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 800170a:	f043 0301 	orr.w	r3, r3, #1
 800170e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001710:	4b2c      	ldr	r3, [pc, #176]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 8001712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800171c:	2304      	movs	r3, #4
 800171e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001720:	2302      	movs	r3, #2
 8001722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 800172c:	2308      	movs	r3, #8
 800172e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001730:	f107 031c 	add.w	r3, r7, #28
 8001734:	4619      	mov	r1, r3
 8001736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800173a:	f003 f8d3 	bl	80048e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800173e:	2308      	movs	r3, #8
 8001740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001742:	2303      	movs	r3, #3
 8001744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174a:	f107 031c 	add.w	r3, r7, #28
 800174e:	4619      	mov	r1, r3
 8001750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001754:	f003 f8c6 	bl	80048e4 <HAL_GPIO_Init>
}
 8001758:	e02d      	b.n	80017b6 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a1c      	ldr	r2, [pc, #112]	@ (80017d0 <HAL_COMP_MspInit+0x164>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d128      	bne.n	80017b6 <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001764:	4b17      	ldr	r3, [pc, #92]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 8001766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001768:	4a16      	ldr	r2, [pc, #88]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 800176a:	f043 0302 	orr.w	r3, r3, #2
 800176e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001770:	4b14      	ldr	r3, [pc, #80]	@ (80017c4 <HAL_COMP_MspInit+0x158>)
 8001772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800177c:	2301      	movs	r3, #1
 800177e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001780:	2303      	movs	r3, #3
 8001782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001788:	f107 031c 	add.w	r3, r7, #28
 800178c:	4619      	mov	r1, r3
 800178e:	480e      	ldr	r0, [pc, #56]	@ (80017c8 <HAL_COMP_MspInit+0x15c>)
 8001790:	f003 f8a8 	bl	80048e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001794:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179a:	2302      	movs	r3, #2
 800179c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a2:	2300      	movs	r3, #0
 80017a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 80017a6:	2308      	movs	r3, #8
 80017a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017aa:	f107 031c 	add.w	r3, r7, #28
 80017ae:	4619      	mov	r1, r3
 80017b0:	4805      	ldr	r0, [pc, #20]	@ (80017c8 <HAL_COMP_MspInit+0x15c>)
 80017b2:	f003 f897 	bl	80048e4 <HAL_GPIO_Init>
}
 80017b6:	bf00      	nop
 80017b8:	3730      	adds	r7, #48	@ 0x30
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40010200 	.word	0x40010200
 80017c4:	40021000 	.word	0x40021000
 80017c8:	48000400 	.word	0x48000400
 80017cc:	40010204 	.word	0x40010204
 80017d0:	4001020c 	.word	0x4001020c

080017d4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a13      	ldr	r2, [pc, #76]	@ (8001830 <HAL_DAC_MspInit+0x5c>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d10c      	bne.n	8001800 <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80017e6:	4b13      	ldr	r3, [pc, #76]	@ (8001834 <HAL_DAC_MspInit+0x60>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	4a12      	ldr	r2, [pc, #72]	@ (8001834 <HAL_DAC_MspInit+0x60>)
 80017ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f2:	4b10      	ldr	r3, [pc, #64]	@ (8001834 <HAL_DAC_MspInit+0x60>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 80017fe:	e010      	b.n	8001822 <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0c      	ldr	r2, [pc, #48]	@ (8001838 <HAL_DAC_MspInit+0x64>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d10b      	bne.n	8001822 <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 800180a:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <HAL_DAC_MspInit+0x60>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	4a09      	ldr	r2, [pc, #36]	@ (8001834 <HAL_DAC_MspInit+0x60>)
 8001810:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001816:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <HAL_DAC_MspInit+0x60>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800181e:	60bb      	str	r3, [r7, #8]
 8001820:	68bb      	ldr	r3, [r7, #8]
}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	50000800 	.word	0x50000800
 8001834:	40021000 	.word	0x40021000
 8001838:	50001000 	.word	0x50001000

0800183c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b09a      	sub	sp, #104	@ 0x68
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	2244      	movs	r2, #68	@ 0x44
 800185a:	2100      	movs	r1, #0
 800185c:	4618      	mov	r0, r3
 800185e:	f00c f99b 	bl	800db98 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a20      	ldr	r2, [pc, #128]	@ (80018e8 <HAL_FDCAN_MspInit+0xac>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d138      	bne.n	80018de <HAL_FDCAN_MspInit+0xa2>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800186c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001870:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001872:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001876:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	4618      	mov	r0, r3
 800187e:	f006 fb4b 	bl	8007f18 <HAL_RCCEx_PeriphCLKConfig>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001888:	f7ff fd6c 	bl	8001364 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800188c:	4b17      	ldr	r3, [pc, #92]	@ (80018ec <HAL_FDCAN_MspInit+0xb0>)
 800188e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001890:	4a16      	ldr	r2, [pc, #88]	@ (80018ec <HAL_FDCAN_MspInit+0xb0>)
 8001892:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001896:	6593      	str	r3, [r2, #88]	@ 0x58
 8001898:	4b14      	ldr	r3, [pc, #80]	@ (80018ec <HAL_FDCAN_MspInit+0xb0>)
 800189a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a4:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <HAL_FDCAN_MspInit+0xb0>)
 80018a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a8:	4a10      	ldr	r2, [pc, #64]	@ (80018ec <HAL_FDCAN_MspInit+0xb0>)
 80018aa:	f043 0302 	orr.w	r3, r3, #2
 80018ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b0:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <HAL_FDCAN_MspInit+0xb0>)
 80018b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018c0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c2:	2302      	movs	r3, #2
 80018c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80018ce:	2309      	movs	r3, #9
 80018d0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018d6:	4619      	mov	r1, r3
 80018d8:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <HAL_FDCAN_MspInit+0xb4>)
 80018da:	f003 f803 	bl	80048e4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80018de:	bf00      	nop
 80018e0:	3768      	adds	r7, #104	@ 0x68
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40006400 	.word	0x40006400
 80018ec:	40021000 	.word	0x40021000
 80018f0:	48000400 	.word	0x48000400

080018f4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b09a      	sub	sp, #104	@ 0x68
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	2244      	movs	r2, #68	@ 0x44
 8001912:	2100      	movs	r1, #0
 8001914:	4618      	mov	r0, r3
 8001916:	f00c f93f 	bl	800db98 <memset>
  if(hi2c->Instance==I2C2)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a1f      	ldr	r2, [pc, #124]	@ (800199c <HAL_I2C_MspInit+0xa8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d137      	bne.n	8001994 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001924:	2380      	movs	r3, #128	@ 0x80
 8001926:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001928:	2300      	movs	r3, #0
 800192a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800192c:	f107 0310 	add.w	r3, r7, #16
 8001930:	4618      	mov	r0, r3
 8001932:	f006 faf1 	bl	8007f18 <HAL_RCCEx_PeriphCLKConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800193c:	f7ff fd12 	bl	8001364 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001940:	4b17      	ldr	r3, [pc, #92]	@ (80019a0 <HAL_I2C_MspInit+0xac>)
 8001942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001944:	4a16      	ldr	r2, [pc, #88]	@ (80019a0 <HAL_I2C_MspInit+0xac>)
 8001946:	f043 0301 	orr.w	r3, r3, #1
 800194a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800194c:	4b14      	ldr	r3, [pc, #80]	@ (80019a0 <HAL_I2C_MspInit+0xac>)
 800194e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001958:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800195c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800195e:	2312      	movs	r3, #18
 8001960:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001966:	2300      	movs	r3, #0
 8001968:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800196a:	2304      	movs	r3, #4
 800196c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001972:	4619      	mov	r1, r3
 8001974:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001978:	f002 ffb4 	bl	80048e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800197c:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <HAL_I2C_MspInit+0xac>)
 800197e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001980:	4a07      	ldr	r2, [pc, #28]	@ (80019a0 <HAL_I2C_MspInit+0xac>)
 8001982:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001986:	6593      	str	r3, [r2, #88]	@ 0x58
 8001988:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <HAL_I2C_MspInit+0xac>)
 800198a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001994:	bf00      	nop
 8001996:	3768      	adds	r7, #104	@ 0x68
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40005800 	.word	0x40005800
 80019a0:	40021000 	.word	0x40021000

080019a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b09a      	sub	sp, #104	@ 0x68
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019bc:	f107 0310 	add.w	r3, r7, #16
 80019c0:	2244      	movs	r2, #68	@ 0x44
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f00c f8e7 	bl	800db98 <memset>
  if(huart->Instance==USART1)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001a48 <HAL_UART_MspInit+0xa4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d135      	bne.n	8001a40 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80019d4:	2301      	movs	r3, #1
 80019d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4618      	mov	r0, r3
 80019e2:	f006 fa99 	bl	8007f18 <HAL_RCCEx_PeriphCLKConfig>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019ec:	f7ff fcba 	bl	8001364 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019f0:	4b16      	ldr	r3, [pc, #88]	@ (8001a4c <HAL_UART_MspInit+0xa8>)
 80019f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f4:	4a15      	ldr	r2, [pc, #84]	@ (8001a4c <HAL_UART_MspInit+0xa8>)
 80019f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80019fc:	4b13      	ldr	r3, [pc, #76]	@ (8001a4c <HAL_UART_MspInit+0xa8>)
 80019fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a08:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <HAL_UART_MspInit+0xa8>)
 8001a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0c:	4a0f      	ldr	r2, [pc, #60]	@ (8001a4c <HAL_UART_MspInit+0xa8>)
 8001a0e:	f043 0302 	orr.w	r3, r3, #2
 8001a12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a14:	4b0d      	ldr	r3, [pc, #52]	@ (8001a4c <HAL_UART_MspInit+0xa8>)
 8001a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a20:	23c0      	movs	r3, #192	@ 0xc0
 8001a22:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
 8001a26:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a30:	2307      	movs	r3, #7
 8001a32:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a34:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <HAL_UART_MspInit+0xac>)
 8001a3c:	f002 ff52 	bl	80048e4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a40:	bf00      	nop
 8001a42:	3768      	adds	r7, #104	@ 0x68
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40013800 	.word	0x40013800
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	48000400 	.word	0x48000400

08001a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <NMI_Handler+0x4>

08001a5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <HardFault_Handler+0x4>

08001a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <MemManage_Handler+0x4>

08001a6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <BusFault_Handler+0x4>

08001a74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <UsageFault_Handler+0x4>

08001a7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr

08001a8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aaa:	f000 fa43 	bl	8001f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <DMA1_Channel1_IRQHandler+0x10>)
 8001aba:	f002 fc13 	bl	80042e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000338 	.word	0x20000338

08001ac8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001acc:	4802      	ldr	r0, [pc, #8]	@ (8001ad8 <DMA1_Channel2_IRQHandler+0x10>)
 8001ace:	f002 fc09 	bl	80042e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000398 	.word	0x20000398

08001adc <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001ae0:	4802      	ldr	r0, [pc, #8]	@ (8001aec <USB_LP_IRQHandler+0x10>)
 8001ae2:	f004 f825 	bl	8005b30 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20001364 	.word	0x20001364

08001af0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001af4:	4802      	ldr	r0, [pc, #8]	@ (8001b00 <SPI1_IRQHandler+0x10>)
 8001af6:	f006 fd75 	bl	80085e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200001fc 	.word	0x200001fc

08001b04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	e00a      	b.n	8001b2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b16:	f3af 8000 	nop.w
 8001b1a:	4601      	mov	r1, r0
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	1c5a      	adds	r2, r3, #1
 8001b20:	60ba      	str	r2, [r7, #8]
 8001b22:	b2ca      	uxtb	r2, r1
 8001b24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	dbf0      	blt.n	8001b16 <_read+0x12>
  }

  return len;
 8001b34:	687b      	ldr	r3, [r7, #4]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b086      	sub	sp, #24
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	60f8      	str	r0, [r7, #12]
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	e009      	b.n	8001b64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	1c5a      	adds	r2, r3, #1
 8001b54:	60ba      	str	r2, [r7, #8]
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fbf1 	bl	8001340 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	3301      	adds	r3, #1
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697a      	ldr	r2, [r7, #20]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	dbf1      	blt.n	8001b50 <_write+0x12>
  }
  return len;
 8001b6c:	687b      	ldr	r3, [r7, #4]
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <_close>:

int _close(int file)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
 8001b96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b9e:	605a      	str	r2, [r3, #4]
  return 0;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <_isatty>:

int _isatty(int file)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bb6:	2301      	movs	r3, #1
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be8:	4a14      	ldr	r2, [pc, #80]	@ (8001c3c <_sbrk+0x5c>)
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <_sbrk+0x60>)
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf4:	4b13      	ldr	r3, [pc, #76]	@ (8001c44 <_sbrk+0x64>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d102      	bne.n	8001c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <_sbrk+0x64>)
 8001bfe:	4a12      	ldr	r2, [pc, #72]	@ (8001c48 <_sbrk+0x68>)
 8001c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c02:	4b10      	ldr	r3, [pc, #64]	@ (8001c44 <_sbrk+0x64>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d207      	bcs.n	8001c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c10:	f00c f810 	bl	800dc34 <__errno>
 8001c14:	4603      	mov	r3, r0
 8001c16:	220c      	movs	r2, #12
 8001c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1e:	e009      	b.n	8001c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c20:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <_sbrk+0x64>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c26:	4b07      	ldr	r3, [pc, #28]	@ (8001c44 <_sbrk+0x64>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a05      	ldr	r2, [pc, #20]	@ (8001c44 <_sbrk+0x64>)
 8001c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c32:	68fb      	ldr	r3, [r7, #12]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20008000 	.word	0x20008000
 8001c40:	00000400 	.word	0x00000400
 8001c44:	200005ec 	.word	0x200005ec
 8001c48:	200019b0 	.word	0x200019b0

08001c4c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c50:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <SystemInit+0x20>)
 8001c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c56:	4a05      	ldr	r2, [pc, #20]	@ (8001c6c <SystemInit+0x20>)
 8001c58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c70:	480d      	ldr	r0, [pc, #52]	@ (8001ca8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c72:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c74:	f7ff ffea 	bl	8001c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c78:	480c      	ldr	r0, [pc, #48]	@ (8001cac <LoopForever+0x6>)
  ldr r1, =_edata
 8001c7a:	490d      	ldr	r1, [pc, #52]	@ (8001cb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001cb4 <LoopForever+0xe>)
  movs r3, #0
 8001c7e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c80:	e002      	b.n	8001c88 <LoopCopyDataInit>

08001c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c86:	3304      	adds	r3, #4

08001c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c8c:	d3f9      	bcc.n	8001c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c90:	4c0a      	ldr	r4, [pc, #40]	@ (8001cbc <LoopForever+0x16>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c94:	e001      	b.n	8001c9a <LoopFillZerobss>

08001c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c98:	3204      	adds	r2, #4

08001c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c9c:	d3fb      	bcc.n	8001c96 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001c9e:	f00b ffcf 	bl	800dc40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ca2:	f7fe fe79 	bl	8000998 <main>

08001ca6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ca6:	e7fe      	b.n	8001ca6 <LoopForever>
  ldr   r0, =_estack
 8001ca8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001cb4:	0800e268 	.word	0x0800e268
  ldr r2, =_sbss
 8001cb8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001cbc:	200019ac 	.word	0x200019ac

08001cc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cc0:	e7fe      	b.n	8001cc0 <ADC1_2_IRQHandler>
	...

08001cc4 <systemInit>:
//uint8_t temp_conversion_counter = 0;

bool config_saved = 0;


void systemInit(){
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af02      	add	r7, sp, #8

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 8001cca:	2320      	movs	r3, #32
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	2302      	movs	r3, #2
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd6:	22a0      	movs	r2, #160	@ 0xa0
 8001cd8:	4942      	ldr	r1, [pc, #264]	@ (8001de4 <systemInit+0x120>)
 8001cda:	4843      	ldr	r0, [pc, #268]	@ (8001de8 <systemInit+0x124>)
 8001cdc:	f7fe fd44 	bl	8000768 <eepromInit>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d02e      	beq.n	8001d48 <systemInit+0x84>
		if(ee == EE_ERROR){
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d10b      	bne.n	8001d08 <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 8001cf0:	483e      	ldr	r0, [pc, #248]	@ (8001dec <systemInit+0x128>)
 8001cf2:	f00b fe71 	bl	800d9d8 <puts>
			HAL_IWDG_Refresh(&hiwdg);
 8001cf6:	483e      	ldr	r0, [pc, #248]	@ (8001df0 <systemInit+0x12c>)
 8001cf8:	f003 fe1a 	bl	8005930 <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 8001cfc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d00:	f000 f936 	bl	8001f70 <HAL_Delay>
			Error_Handler();
 8001d04:	f7ff fb2e 	bl	8001364 <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d11f      	bne.n	8001d4e <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 8001d0e:	4839      	ldr	r0, [pc, #228]	@ (8001df4 <systemInit+0x130>)
 8001d10:	f00b fe62 	bl	800d9d8 <puts>
			HAL_Delay(100);
 8001d14:	2064      	movs	r0, #100	@ 0x64
 8001d16:	f000 f92b 	bl	8001f70 <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 8001d1a:	4833      	ldr	r0, [pc, #204]	@ (8001de8 <systemInit+0x124>)
 8001d1c:	f7fe fde2 	bl	80008e4 <eepromFormat>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00c      	beq.n	8001d40 <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 8001d26:	4834      	ldr	r0, [pc, #208]	@ (8001df8 <systemInit+0x134>)
 8001d28:	f00b fe56 	bl	800d9d8 <puts>
				HAL_IWDG_Refresh(&hiwdg);
 8001d2c:	4830      	ldr	r0, [pc, #192]	@ (8001df0 <systemInit+0x12c>)
 8001d2e:	f003 fdff 	bl	8005930 <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 8001d32:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d36:	f000 f91b 	bl	8001f70 <HAL_Delay>
				Error_Handler();
 8001d3a:	f7ff fb13 	bl	8001364 <Error_Handler>
 8001d3e:	e006      	b.n	8001d4e <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 8001d40:	482e      	ldr	r0, [pc, #184]	@ (8001dfc <systemInit+0x138>)
 8001d42:	f00b fe49 	bl	800d9d8 <puts>
 8001d46:	e002      	b.n	8001d4e <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 8001d48:	482d      	ldr	r0, [pc, #180]	@ (8001e00 <systemInit+0x13c>)
 8001d4a:	f00b fe45 	bl	800d9d8 <puts>
	HAL_IWDG_Refresh(&hiwdg);
 8001d4e:	4828      	ldr	r0, [pc, #160]	@ (8001df0 <systemInit+0x12c>)
 8001d50:	f003 fdee 	bl	8005930 <HAL_IWDG_Refresh>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001d54:	217f      	movs	r1, #127	@ 0x7f
 8001d56:	482b      	ldr	r0, [pc, #172]	@ (8001e04 <systemInit+0x140>)
 8001d58:	f001 fbc4 	bl	80034e4 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001d5c:	217f      	movs	r1, #127	@ 0x7f
 8001d5e:	482a      	ldr	r0, [pc, #168]	@ (8001e08 <systemInit+0x144>)
 8001d60:	f001 fbc0 	bl	80034e4 <HAL_ADCEx_Calibration_Start>
	//HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
	//HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
	HAL_IWDG_Refresh(&hiwdg);
 8001d64:	4822      	ldr	r0, [pc, #136]	@ (8001df0 <systemInit+0x12c>)
 8001d66:	f003 fde3 	bl	8005930 <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 8001d6a:	2340      	movs	r3, #64	@ 0x40
 8001d6c:	4a27      	ldr	r2, [pc, #156]	@ (8001e0c <systemInit+0x148>)
 8001d6e:	4928      	ldr	r1, [pc, #160]	@ (8001e10 <systemInit+0x14c>)
 8001d70:	4828      	ldr	r0, [pc, #160]	@ (8001e14 <systemInit+0x150>)
 8001d72:	f7fe fbe7 	bl	8000544 <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 8001d76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d7a:	4a27      	ldr	r2, [pc, #156]	@ (8001e18 <systemInit+0x154>)
 8001d7c:	4924      	ldr	r1, [pc, #144]	@ (8001e10 <systemInit+0x14c>)
 8001d7e:	4827      	ldr	r0, [pc, #156]	@ (8001e1c <systemInit+0x158>)
 8001d80:	f7fe fbe0 	bl	8000544 <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 8001d84:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d88:	4a20      	ldr	r2, [pc, #128]	@ (8001e0c <systemInit+0x148>)
 8001d8a:	4921      	ldr	r1, [pc, #132]	@ (8001e10 <systemInit+0x14c>)
 8001d8c:	4824      	ldr	r0, [pc, #144]	@ (8001e20 <systemInit+0x15c>)
 8001d8e:	f7fe fbd9 	bl	8000544 <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 8001d92:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001d96:	2380      	movs	r3, #128	@ 0x80
 8001d98:	4a1c      	ldr	r2, [pc, #112]	@ (8001e0c <systemInit+0x148>)
 8001d9a:	491d      	ldr	r1, [pc, #116]	@ (8001e10 <systemInit+0x14c>)
 8001d9c:	4821      	ldr	r0, [pc, #132]	@ (8001e24 <systemInit+0x160>)
 8001d9e:	f7fe fbf3 	bl	8000588 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 8001da2:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001da6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001daa:	4a1b      	ldr	r2, [pc, #108]	@ (8001e18 <systemInit+0x154>)
 8001dac:	4918      	ldr	r1, [pc, #96]	@ (8001e10 <systemInit+0x14c>)
 8001dae:	481e      	ldr	r0, [pc, #120]	@ (8001e28 <systemInit+0x164>)
 8001db0:	f7fe fbea 	bl	8000588 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 8001db4:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001db8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dbc:	4a13      	ldr	r2, [pc, #76]	@ (8001e0c <systemInit+0x148>)
 8001dbe:	4914      	ldr	r1, [pc, #80]	@ (8001e10 <systemInit+0x14c>)
 8001dc0:	481a      	ldr	r0, [pc, #104]	@ (8001e2c <systemInit+0x168>)
 8001dc2:	f7fe fbe1 	bl	8000588 <DAC8551_Init>
//	RGB_Init(&drvR, 1150, &hadR, &hdacR, &hdac4, DAC_CHANNEL_1, &hcomp7, &htim2, TIM_CHANNEL_4, &hadc2, &adc2_buf[1], 200, &ts3, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM);
//	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_2, &hcomp5, &htim2, TIM_CHANNEL_3, &hadc2, &adc2_buf[2], 100, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
//	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac3, DAC_CHANNEL_2, &hcomp4, &htim2, TIM_CHANNEL_1, &hadc2, &adc2_buf[3], 50, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);

	HAL_IWDG_Refresh(&hiwdg);
 8001dc6:	480a      	ldr	r0, [pc, #40]	@ (8001df0 <systemInit+0x12c>)
 8001dc8:	f003 fdb2 	bl	8005930 <HAL_IWDG_Refresh>

	HAL_Delay(500);
 8001dcc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001dd0:	f000 f8ce 	bl	8001f70 <HAL_Delay>

	//HAL_TIM_Base_Start(&htim7);	//TEC DC power module PWM period conversion timer
	//HAL_UART_Receive_IT(&huart2, rx_buffer, RX_BUFFER_SIZE);
	HAL_IWDG_Refresh(&hiwdg);
 8001dd4:	4806      	ldr	r0, [pc, #24]	@ (8001df0 <systemInit+0x12c>)
 8001dd6:	f003 fdab 	bl	8005930 <HAL_IWDG_Refresh>
	//HAL_TIM_Base_Start(&htim5);
}
 8001dda:	bf00      	nop
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	200004f0 	.word	0x200004f0
 8001de8:	200005f0 	.word	0x200005f0
 8001dec:	0800e118 	.word	0x0800e118
 8001df0:	20000544 	.word	0x20000544
 8001df4:	0800e148 	.word	0x0800e148
 8001df8:	0800e15c 	.word	0x0800e15c
 8001dfc:	0800e198 	.word	0x0800e198
 8001e00:	0800e1ac 	.word	0x0800e1ac
 8001e04:	20000260 	.word	0x20000260
 8001e08:	200002cc 	.word	0x200002cc
 8001e0c:	48000800 	.word	0x48000800
 8001e10:	200001fc 	.word	0x200001fc
 8001e14:	200005fc 	.word	0x200005fc
 8001e18:	48000400 	.word	0x48000400
 8001e1c:	20000608 	.word	0x20000608
 8001e20:	20000614 	.word	0x20000614
 8001e24:	20000620 	.word	0x20000620
 8001e28:	20000634 	.word	0x20000634
 8001e2c:	20000648 	.word	0x20000648

08001e30 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a06      	ldr	r2, [pc, #24]	@ (8001e54 <HAL_ADC_ConvCpltCallback+0x24>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d105      	bne.n	8001e4c <HAL_ADC_ConvCpltCallback+0x1c>
 8001e40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e48:	f002 fee6 	bl	8004c18 <HAL_GPIO_TogglePin>
}
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000260 	.word	0x20000260

08001e58 <systemTask>:
//		//HAL_UART_Receive_IT(&huart2, rx_buffer, RX_BUFFER_SIZE);
//		printf("By uartCallback checkCRC rx_buffer error\r\n");
//	}
//}

void systemTask(){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001e5c:	4807      	ldr	r0, [pc, #28]	@ (8001e7c <systemTask+0x24>)
 8001e5e:	f003 fd67 	bl	8005930 <HAL_IWDG_Refresh>
    // Основная логика обработки
    //if(usb_ready) usbCallback();
//    if(uart_rx_ready) uartCallback();

	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 8001e62:	2207      	movs	r2, #7
 8001e64:	4906      	ldr	r1, [pc, #24]	@ (8001e80 <systemTask+0x28>)
 8001e66:	4807      	ldr	r0, [pc, #28]	@ (8001e84 <systemTask+0x2c>)
 8001e68:	f000 fcb8 	bl	80027dc <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 8001e6c:	2205      	movs	r2, #5
 8001e6e:	4906      	ldr	r1, [pc, #24]	@ (8001e88 <systemTask+0x30>)
 8001e70:	4806      	ldr	r0, [pc, #24]	@ (8001e8c <systemTask+0x34>)
 8001e72:	f000 fcb3 	bl	80027dc <HAL_ADC_Start_DMA>
//        HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
//    }
//
//    tecPWMconversion(&tec1);
//    tecPWMconversion(&tec2);
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000544 	.word	0x20000544
 8001e80:	2000065c 	.word	0x2000065c
 8001e84:	20000260 	.word	0x20000260
 8001e88:	20000678 	.word	0x20000678
 8001e8c:	200002cc 	.word	0x200002cc

08001e90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e9a:	2003      	movs	r0, #3
 8001e9c:	f001 fe7c 	bl	8003b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ea0:	200f      	movs	r0, #15
 8001ea2:	f000 f80d 	bl	8001ec0 <HAL_InitTick>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	71fb      	strb	r3, [r7, #7]
 8001eb0:	e001      	b.n	8001eb6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001eb2:	f7ff fa5d 	bl	8001370 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001eb6:	79fb      	ldrb	r3, [r7, #7]

}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ecc:	4b16      	ldr	r3, [pc, #88]	@ (8001f28 <HAL_InitTick+0x68>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d022      	beq.n	8001f1a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ed4:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <HAL_InitTick+0x6c>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4b13      	ldr	r3, [pc, #76]	@ (8001f28 <HAL_InitTick+0x68>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ee0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f001 fe88 	bl	8003bfe <HAL_SYSTICK_Config>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10f      	bne.n	8001f14 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b0f      	cmp	r3, #15
 8001ef8:	d809      	bhi.n	8001f0e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001efa:	2200      	movs	r2, #0
 8001efc:	6879      	ldr	r1, [r7, #4]
 8001efe:	f04f 30ff 	mov.w	r0, #4294967295
 8001f02:	f001 fe54 	bl	8003bae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f06:	4a0a      	ldr	r2, [pc, #40]	@ (8001f30 <HAL_InitTick+0x70>)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	e007      	b.n	8001f1e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	73fb      	strb	r3, [r7, #15]
 8001f12:	e004      	b.n	8001f1e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	73fb      	strb	r3, [r7, #15]
 8001f18:	e001      	b.n	8001f1e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000008 	.word	0x20000008
 8001f2c:	20000000 	.word	0x20000000
 8001f30:	20000004 	.word	0x20000004

08001f34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f38:	4b05      	ldr	r3, [pc, #20]	@ (8001f50 <HAL_IncTick+0x1c>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <HAL_IncTick+0x20>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4413      	add	r3, r2
 8001f42:	4a03      	ldr	r2, [pc, #12]	@ (8001f50 <HAL_IncTick+0x1c>)
 8001f44:	6013      	str	r3, [r2, #0]
}
 8001f46:	bf00      	nop
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	2000068c 	.word	0x2000068c
 8001f54:	20000008 	.word	0x20000008

08001f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f5c:	4b03      	ldr	r3, [pc, #12]	@ (8001f6c <HAL_GetTick+0x14>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	2000068c 	.word	0x2000068c

08001f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f78:	f7ff ffee 	bl	8001f58 <HAL_GetTick>
 8001f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f88:	d004      	beq.n	8001f94 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f8a:	4b09      	ldr	r3, [pc, #36]	@ (8001fb0 <HAL_Delay+0x40>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	4413      	add	r3, r2
 8001f92:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f94:	bf00      	nop
 8001f96:	f7ff ffdf 	bl	8001f58 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d8f7      	bhi.n	8001f96 <HAL_Delay+0x26>
  {
  }
}
 8001fa6:	bf00      	nop
 8001fa8:	bf00      	nop
 8001faa:	3710      	adds	r7, #16
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	20000008 	.word	0x20000008

08001fb4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8001fbc:	4b06      	ldr	r3, [pc, #24]	@ (8001fd8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001fc4:	4904      	ldr	r1, [pc, #16]	@ (8001fd8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	600b      	str	r3, [r1, #0]
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	40010030 	.word	0x40010030

08001fdc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8001fe4:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f023 0202 	bic.w	r2, r3, #2
 8001fec:	4904      	ldr	r1, [pc, #16]	@ (8002000 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	600b      	str	r3, [r1, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	40010030 	.word	0x40010030

08002004 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 800200a:	4b0f      	ldr	r3, [pc, #60]	@ (8002048 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a0e      	ldr	r2, [pc, #56]	@ (8002048 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002016:	f7ff ff9f 	bl	8001f58 <HAL_GetTick>
 800201a:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 800201c:	e008      	b.n	8002030 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 800201e:	f7ff ff9b 	bl	8001f58 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b0a      	cmp	r3, #10
 800202a:	d901      	bls.n	8002030 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e006      	b.n	800203e <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0308 	and.w	r3, r3, #8
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0f0      	beq.n	800201e <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40010030 	.word	0x40010030

0800204c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	609a      	str	r2, [r3, #8]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	609a      	str	r2, [r3, #8]
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b087      	sub	sp, #28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	3360      	adds	r3, #96	@ 0x60
 80020c6:	461a      	mov	r2, r3
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4b08      	ldr	r3, [pc, #32]	@ (80020f8 <LL_ADC_SetOffset+0x44>)
 80020d6:	4013      	ands	r3, r2
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	430a      	orrs	r2, r1
 80020e2:	4313      	orrs	r3, r2
 80020e4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020ec:	bf00      	nop
 80020ee:	371c      	adds	r7, #28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	03fff000 	.word	0x03fff000

080020fc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3360      	adds	r3, #96	@ 0x60
 800210a:	461a      	mov	r2, r3
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800211c:	4618      	mov	r0, r3
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002128:	b480      	push	{r7}
 800212a:	b087      	sub	sp, #28
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	3360      	adds	r3, #96	@ 0x60
 8002138:	461a      	mov	r2, r3
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	431a      	orrs	r2, r3
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002152:	bf00      	nop
 8002154:	371c      	adds	r7, #28
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800215e:	b480      	push	{r7}
 8002160:	b087      	sub	sp, #28
 8002162:	af00      	add	r7, sp, #0
 8002164:	60f8      	str	r0, [r7, #12]
 8002166:	60b9      	str	r1, [r7, #8]
 8002168:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3360      	adds	r3, #96	@ 0x60
 800216e:	461a      	mov	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	431a      	orrs	r2, r3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002188:	bf00      	nop
 800218a:	371c      	adds	r7, #28
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002194:	b480      	push	{r7}
 8002196:	b087      	sub	sp, #28
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3360      	adds	r3, #96	@ 0x60
 80021a4:	461a      	mov	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	431a      	orrs	r2, r3
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80021be:	bf00      	nop
 80021c0:	371c      	adds	r7, #28
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80021ca:	b480      	push	{r7}
 80021cc:	b083      	sub	sp, #12
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	695b      	ldr	r3, [r3, #20]
 80021d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	615a      	str	r2, [r3, #20]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002204:	2301      	movs	r3, #1
 8002206:	e000      	b.n	800220a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002216:	b480      	push	{r7}
 8002218:	b087      	sub	sp, #28
 800221a:	af00      	add	r7, sp, #0
 800221c:	60f8      	str	r0, [r7, #12]
 800221e:	60b9      	str	r1, [r7, #8]
 8002220:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	3330      	adds	r3, #48	@ 0x30
 8002226:	461a      	mov	r2, r3
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	0a1b      	lsrs	r3, r3, #8
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	f003 030c 	and.w	r3, r3, #12
 8002232:	4413      	add	r3, r2
 8002234:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	f003 031f 	and.w	r3, r3, #31
 8002240:	211f      	movs	r1, #31
 8002242:	fa01 f303 	lsl.w	r3, r1, r3
 8002246:	43db      	mvns	r3, r3
 8002248:	401a      	ands	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	0e9b      	lsrs	r3, r3, #26
 800224e:	f003 011f 	and.w	r1, r3, #31
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	f003 031f 	and.w	r3, r3, #31
 8002258:	fa01 f303 	lsl.w	r3, r1, r3
 800225c:	431a      	orrs	r2, r3
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002262:	bf00      	nop
 8002264:	371c      	adds	r7, #28
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800226e:	b480      	push	{r7}
 8002270:	b087      	sub	sp, #28
 8002272:	af00      	add	r7, sp, #0
 8002274:	60f8      	str	r0, [r7, #12]
 8002276:	60b9      	str	r1, [r7, #8]
 8002278:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	3314      	adds	r3, #20
 800227e:	461a      	mov	r2, r3
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	0e5b      	lsrs	r3, r3, #25
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	f003 0304 	and.w	r3, r3, #4
 800228a:	4413      	add	r3, r2
 800228c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	0d1b      	lsrs	r3, r3, #20
 8002296:	f003 031f 	and.w	r3, r3, #31
 800229a:	2107      	movs	r1, #7
 800229c:	fa01 f303 	lsl.w	r3, r1, r3
 80022a0:	43db      	mvns	r3, r3
 80022a2:	401a      	ands	r2, r3
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	0d1b      	lsrs	r3, r3, #20
 80022a8:	f003 031f 	and.w	r3, r3, #31
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	431a      	orrs	r2, r3
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80022b8:	bf00      	nop
 80022ba:	371c      	adds	r7, #28
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022dc:	43db      	mvns	r3, r3
 80022de:	401a      	ands	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f003 0318 	and.w	r3, r3, #24
 80022e6:	4908      	ldr	r1, [pc, #32]	@ (8002308 <LL_ADC_SetChannelSingleDiff+0x44>)
 80022e8:	40d9      	lsrs	r1, r3
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	400b      	ands	r3, r1
 80022ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022f2:	431a      	orrs	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	0007ffff 	.word	0x0007ffff

0800230c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 031f 	and.w	r3, r3, #31
}
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002338:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	6093      	str	r3, [r2, #8]
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800235c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002360:	d101      	bne.n	8002366 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002384:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002388:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023b0:	d101      	bne.n	80023b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023d8:	f043 0201 	orr.w	r2, r3, #1
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002400:	f043 0202 	orr.w	r2, r3, #2
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	2b01      	cmp	r3, #1
 8002426:	d101      	bne.n	800242c <LL_ADC_IsEnabled+0x18>
 8002428:	2301      	movs	r3, #1
 800242a:	e000      	b.n	800242e <LL_ADC_IsEnabled+0x1a>
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b02      	cmp	r3, #2
 800244c:	d101      	bne.n	8002452 <LL_ADC_IsDisableOngoing+0x18>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <LL_ADC_IsDisableOngoing+0x1a>
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002470:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002474:	f043 0204 	orr.w	r2, r3, #4
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 0304 	and.w	r3, r3, #4
 8002498:	2b04      	cmp	r3, #4
 800249a:	d101      	bne.n	80024a0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800249c:	2301      	movs	r3, #1
 800249e:	e000      	b.n	80024a2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b08      	cmp	r3, #8
 80024c0:	d101      	bne.n	80024c6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024c2:	2301      	movs	r3, #1
 80024c4:	e000      	b.n	80024c8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024d4:	b590      	push	{r4, r7, lr}
 80024d6:	b089      	sub	sp, #36	@ 0x24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e167      	b.n	80027be <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d109      	bne.n	8002510 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7fe ff63 	bl	80013c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff ff19 	bl	800234c <LL_ADC_IsDeepPowerDownEnabled>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d004      	beq.n	800252a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff feff 	bl	8002328 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ff34 	bl	800239c <LL_ADC_IsInternalRegulatorEnabled>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d115      	bne.n	8002566 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff18 	bl	8002374 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002544:	4ba0      	ldr	r3, [pc, #640]	@ (80027c8 <HAL_ADC_Init+0x2f4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	099b      	lsrs	r3, r3, #6
 800254a:	4aa0      	ldr	r2, [pc, #640]	@ (80027cc <HAL_ADC_Init+0x2f8>)
 800254c:	fba2 2303 	umull	r2, r3, r2, r3
 8002550:	099b      	lsrs	r3, r3, #6
 8002552:	3301      	adds	r3, #1
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002558:	e002      	b.n	8002560 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	3b01      	subs	r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f9      	bne.n	800255a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff ff16 	bl	800239c <LL_ADC_IsInternalRegulatorEnabled>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10d      	bne.n	8002592 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257a:	f043 0210 	orr.w	r2, r3, #16
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002586:	f043 0201 	orr.w	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff ff76 	bl	8002488 <LL_ADC_REG_IsConversionOngoing>
 800259c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a2:	f003 0310 	and.w	r3, r3, #16
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f040 8100 	bne.w	80027ac <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f040 80fc 	bne.w	80027ac <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025bc:	f043 0202 	orr.w	r2, r3, #2
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff23 	bl	8002414 <LL_ADC_IsEnabled>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d111      	bne.n	80025f8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025d4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025d8:	f7ff ff1c 	bl	8002414 <LL_ADC_IsEnabled>
 80025dc:	4604      	mov	r4, r0
 80025de:	487c      	ldr	r0, [pc, #496]	@ (80027d0 <HAL_ADC_Init+0x2fc>)
 80025e0:	f7ff ff18 	bl	8002414 <LL_ADC_IsEnabled>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4323      	orrs	r3, r4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d105      	bne.n	80025f8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	4619      	mov	r1, r3
 80025f2:	4878      	ldr	r0, [pc, #480]	@ (80027d4 <HAL_ADC_Init+0x300>)
 80025f4:	f7ff fd2a 	bl	800204c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	7f5b      	ldrb	r3, [r3, #29]
 80025fc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002602:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002608:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800260e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002616:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002618:	4313      	orrs	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002622:	2b01      	cmp	r3, #1
 8002624:	d106      	bne.n	8002634 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262a:	3b01      	subs	r3, #1
 800262c:	045b      	lsls	r3, r3, #17
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4313      	orrs	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002638:	2b00      	cmp	r3, #0
 800263a:	d009      	beq.n	8002650 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002640:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002648:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	4313      	orrs	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	4b60      	ldr	r3, [pc, #384]	@ (80027d8 <HAL_ADC_Init+0x304>)
 8002658:	4013      	ands	r3, r2
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6812      	ldr	r2, [r2, #0]
 800265e:	69b9      	ldr	r1, [r7, #24]
 8002660:	430b      	orrs	r3, r1
 8002662:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7ff ff15 	bl	80024ae <LL_ADC_INJ_IsConversionOngoing>
 8002684:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d16d      	bne.n	8002768 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d16a      	bne.n	8002768 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002696:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800269e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026ae:	f023 0302 	bic.w	r3, r3, #2
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	69b9      	ldr	r1, [r7, #24]
 80026b8:	430b      	orrs	r3, r1
 80026ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d017      	beq.n	80026f4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	691a      	ldr	r2, [r3, #16]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80026d2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80026dc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80026e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	6911      	ldr	r1, [r2, #16]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80026f2:	e013      	b.n	800271c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	691a      	ldr	r2, [r3, #16]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002702:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002714:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002718:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002722:	2b01      	cmp	r3, #1
 8002724:	d118      	bne.n	8002758 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002730:	f023 0304 	bic.w	r3, r3, #4
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800273c:	4311      	orrs	r1, r2
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002742:	4311      	orrs	r1, r2
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002748:	430a      	orrs	r2, r1
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 0201 	orr.w	r2, r2, #1
 8002754:	611a      	str	r2, [r3, #16]
 8002756:	e007      	b.n	8002768 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	691a      	ldr	r2, [r3, #16]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0201 	bic.w	r2, r2, #1
 8002766:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d10c      	bne.n	800278a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	f023 010f 	bic.w	r1, r3, #15
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1b      	ldr	r3, [r3, #32]
 800277e:	1e5a      	subs	r2, r3, #1
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	631a      	str	r2, [r3, #48]	@ 0x30
 8002788:	e007      	b.n	800279a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 020f 	bic.w	r2, r2, #15
 8002798:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800279e:	f023 0303 	bic.w	r3, r3, #3
 80027a2:	f043 0201 	orr.w	r2, r3, #1
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80027aa:	e007      	b.n	80027bc <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b0:	f043 0210 	orr.w	r2, r3, #16
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80027bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3724      	adds	r7, #36	@ 0x24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd90      	pop	{r4, r7, pc}
 80027c6:	bf00      	nop
 80027c8:	20000000 	.word	0x20000000
 80027cc:	053e2d63 	.word	0x053e2d63
 80027d0:	50000100 	.word	0x50000100
 80027d4:	50000300 	.word	0x50000300
 80027d8:	fff04007 	.word	0xfff04007

080027dc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027e8:	4851      	ldr	r0, [pc, #324]	@ (8002930 <HAL_ADC_Start_DMA+0x154>)
 80027ea:	f7ff fd8f 	bl	800230c <LL_ADC_GetMultimode>
 80027ee:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fe47 	bl	8002488 <LL_ADC_REG_IsConversionOngoing>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f040 808f 	bne.w	8002920 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_ADC_Start_DMA+0x34>
 800280c:	2302      	movs	r3, #2
 800280e:	e08a      	b.n	8002926 <HAL_ADC_Start_DMA+0x14a>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d005      	beq.n	800282a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	2b05      	cmp	r3, #5
 8002822:	d002      	beq.n	800282a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	2b09      	cmp	r3, #9
 8002828:	d173      	bne.n	8002912 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 fc8e 	bl	800314c <ADC_Enable>
 8002830:	4603      	mov	r3, r0
 8002832:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002834:	7dfb      	ldrb	r3, [r7, #23]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d166      	bne.n	8002908 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002842:	f023 0301 	bic.w	r3, r3, #1
 8002846:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a38      	ldr	r2, [pc, #224]	@ (8002934 <HAL_ADC_Start_DMA+0x158>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d002      	beq.n	800285e <HAL_ADC_Start_DMA+0x82>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	e001      	b.n	8002862 <HAL_ADC_Start_DMA+0x86>
 800285e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	6812      	ldr	r2, [r2, #0]
 8002866:	4293      	cmp	r3, r2
 8002868:	d002      	beq.n	8002870 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d105      	bne.n	800287c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002874:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002880:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800288c:	f023 0206 	bic.w	r2, r3, #6
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	661a      	str	r2, [r3, #96]	@ 0x60
 8002894:	e002      	b.n	800289c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a0:	4a25      	ldr	r2, [pc, #148]	@ (8002938 <HAL_ADC_Start_DMA+0x15c>)
 80028a2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a8:	4a24      	ldr	r2, [pc, #144]	@ (800293c <HAL_ADC_Start_DMA+0x160>)
 80028aa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b0:	4a23      	ldr	r2, [pc, #140]	@ (8002940 <HAL_ADC_Start_DMA+0x164>)
 80028b2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	221c      	movs	r2, #28
 80028ba:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0210 	orr.w	r2, r2, #16
 80028d2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0201 	orr.w	r2, r2, #1
 80028e2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	3340      	adds	r3, #64	@ 0x40
 80028ee:	4619      	mov	r1, r3
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f001 fc14 	bl	8004120 <HAL_DMA_Start_IT>
 80028f8:	4603      	mov	r3, r0
 80028fa:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff fdad 	bl	8002460 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002906:	e00d      	b.n	8002924 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002910:	e008      	b.n	8002924 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800291e:	e001      	b.n	8002924 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002920:	2302      	movs	r3, #2
 8002922:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002924:	7dfb      	ldrb	r3, [r7, #23]
}
 8002926:	4618      	mov	r0, r3
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	50000300 	.word	0x50000300
 8002934:	50000100 	.word	0x50000100
 8002938:	08003317 	.word	0x08003317
 800293c:	080033ef 	.word	0x080033ef
 8002940:	0800340b 	.word	0x0800340b

08002944 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b0b6      	sub	sp, #216	@ 0xd8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800297c:	2300      	movs	r3, #0
 800297e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002986:	2b01      	cmp	r3, #1
 8002988:	d101      	bne.n	800298e <HAL_ADC_ConfigChannel+0x22>
 800298a:	2302      	movs	r3, #2
 800298c:	e3c8      	b.n	8003120 <HAL_ADC_ConfigChannel+0x7b4>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff fd74 	bl	8002488 <LL_ADC_REG_IsConversionOngoing>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f040 83ad 	bne.w	8003102 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6818      	ldr	r0, [r3, #0]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	6859      	ldr	r1, [r3, #4]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	461a      	mov	r2, r3
 80029b6:	f7ff fc2e 	bl	8002216 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff fd62 	bl	8002488 <LL_ADC_REG_IsConversionOngoing>
 80029c4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fd6e 	bl	80024ae <LL_ADC_INJ_IsConversionOngoing>
 80029d2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029d6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f040 81d9 	bne.w	8002d92 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f040 81d4 	bne.w	8002d92 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029f2:	d10f      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2200      	movs	r2, #0
 80029fe:	4619      	mov	r1, r3
 8002a00:	f7ff fc35 	bl	800226e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff fbdc 	bl	80021ca <LL_ADC_SetSamplingTimeCommonConfig>
 8002a12:	e00e      	b.n	8002a32 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6818      	ldr	r0, [r3, #0]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	6819      	ldr	r1, [r3, #0]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	461a      	mov	r2, r3
 8002a22:	f7ff fc24 	bl	800226e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fbcc 	bl	80021ca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	695a      	ldr	r2, [r3, #20]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	08db      	lsrs	r3, r3, #3
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d022      	beq.n	8002a9a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6818      	ldr	r0, [r3, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	6919      	ldr	r1, [r3, #16]
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a64:	f7ff fb26 	bl	80020b4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6818      	ldr	r0, [r3, #0]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	6919      	ldr	r1, [r3, #16]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	461a      	mov	r2, r3
 8002a76:	f7ff fb72 	bl	800215e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6818      	ldr	r0, [r3, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d102      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x124>
 8002a8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a8e:	e000      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x126>
 8002a90:	2300      	movs	r3, #0
 8002a92:	461a      	mov	r2, r3
 8002a94:	f7ff fb7e 	bl	8002194 <LL_ADC_SetOffsetSaturation>
 8002a98:	e17b      	b.n	8002d92 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff fb2b 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10a      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x15a>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff fb20 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002abc:	4603      	mov	r3, r0
 8002abe:	0e9b      	lsrs	r3, r3, #26
 8002ac0:	f003 021f 	and.w	r2, r3, #31
 8002ac4:	e01e      	b.n	8002b04 <HAL_ADC_ConfigChannel+0x198>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2100      	movs	r1, #0
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff fb15 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002adc:	fa93 f3a3 	rbit	r3, r3
 8002ae0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ae4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ae8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002aec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002af4:	2320      	movs	r3, #32
 8002af6:	e004      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002af8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002afc:	fab3 f383 	clz	r3, r3
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d105      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x1b0>
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	0e9b      	lsrs	r3, r3, #26
 8002b16:	f003 031f 	and.w	r3, r3, #31
 8002b1a:	e018      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1e2>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b28:	fa93 f3a3 	rbit	r3, r3
 8002b2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002b30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002b38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002b40:	2320      	movs	r3, #32
 8002b42:	e004      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002b44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b48:	fab3 f383 	clz	r3, r3
 8002b4c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d106      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2200      	movs	r2, #0
 8002b58:	2100      	movs	r1, #0
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fae4 	bl	8002128 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2101      	movs	r1, #1
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fac8 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10a      	bne.n	8002b8c <HAL_ADC_ConfigChannel+0x220>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fabd 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002b82:	4603      	mov	r3, r0
 8002b84:	0e9b      	lsrs	r3, r3, #26
 8002b86:	f003 021f 	and.w	r2, r3, #31
 8002b8a:	e01e      	b.n	8002bca <HAL_ADC_ConfigChannel+0x25e>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2101      	movs	r1, #1
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fab2 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ba2:	fa93 f3a3 	rbit	r3, r3
 8002ba6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002baa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002bb2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002bba:	2320      	movs	r3, #32
 8002bbc:	e004      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002bbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d105      	bne.n	8002be2 <HAL_ADC_ConfigChannel+0x276>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	0e9b      	lsrs	r3, r3, #26
 8002bdc:	f003 031f 	and.w	r3, r3, #31
 8002be0:	e018      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x2a8>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002bee:	fa93 f3a3 	rbit	r3, r3
 8002bf2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002bf6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bfa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002bfe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002c06:	2320      	movs	r3, #32
 8002c08:	e004      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002c0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d106      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	2101      	movs	r1, #1
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff fa81 	bl	8002128 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2102      	movs	r1, #2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fa65 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002c32:	4603      	mov	r3, r0
 8002c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d10a      	bne.n	8002c52 <HAL_ADC_ConfigChannel+0x2e6>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2102      	movs	r1, #2
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff fa5a 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	0e9b      	lsrs	r3, r3, #26
 8002c4c:	f003 021f 	and.w	r2, r3, #31
 8002c50:	e01e      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x324>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2102      	movs	r1, #2
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff fa4f 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c68:	fa93 f3a3 	rbit	r3, r3
 8002c6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002c70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002c78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002c80:	2320      	movs	r3, #32
 8002c82:	e004      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c88:	fab3 f383 	clz	r3, r3
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d105      	bne.n	8002ca8 <HAL_ADC_ConfigChannel+0x33c>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	0e9b      	lsrs	r3, r3, #26
 8002ca2:	f003 031f 	and.w	r3, r3, #31
 8002ca6:	e016      	b.n	8002cd6 <HAL_ADC_ConfigChannel+0x36a>
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002cb4:	fa93 f3a3 	rbit	r3, r3
 8002cb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002cba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002cc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002cc8:	2320      	movs	r3, #32
 8002cca:	e004      	b.n	8002cd6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002ccc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cd0:	fab3 f383 	clz	r3, r3
 8002cd4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d106      	bne.n	8002ce8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	2102      	movs	r1, #2
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fa20 	bl	8002128 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2103      	movs	r1, #3
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff fa04 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10a      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x3a8>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2103      	movs	r1, #3
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff f9f9 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	0e9b      	lsrs	r3, r3, #26
 8002d0e:	f003 021f 	and.w	r2, r3, #31
 8002d12:	e017      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x3d8>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2103      	movs	r1, #3
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff f9ee 	bl	80020fc <LL_ADC_GetOffsetChannel>
 8002d20:	4603      	mov	r3, r0
 8002d22:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d26:	fa93 f3a3 	rbit	r3, r3
 8002d2a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002d2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d2e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002d30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002d36:	2320      	movs	r3, #32
 8002d38:	e003      	b.n	8002d42 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002d3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d3c:	fab3 f383 	clz	r3, r3
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d105      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x3f0>
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	0e9b      	lsrs	r3, r3, #26
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	e011      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x414>
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d64:	fa93 f3a3 	rbit	r3, r3
 8002d68:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002d6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002d6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002d74:	2320      	movs	r3, #32
 8002d76:	e003      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002d78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d7a:	fab3 f383 	clz	r3, r3
 8002d7e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d106      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	2103      	movs	r1, #3
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff f9cb 	bl	8002128 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff fb3c 	bl	8002414 <LL_ADC_IsEnabled>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f040 8140 	bne.w	8003024 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6818      	ldr	r0, [r3, #0]
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	6819      	ldr	r1, [r3, #0]
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	461a      	mov	r2, r3
 8002db2:	f7ff fa87 	bl	80022c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	4a8f      	ldr	r2, [pc, #572]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x68c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	f040 8131 	bne.w	8003024 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d10b      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x47e>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	0e9b      	lsrs	r3, r3, #26
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f003 031f 	and.w	r3, r3, #31
 8002dde:	2b09      	cmp	r3, #9
 8002de0:	bf94      	ite	ls
 8002de2:	2301      	movls	r3, #1
 8002de4:	2300      	movhi	r3, #0
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	e019      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x4b2>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002df2:	fa93 f3a3 	rbit	r3, r3
 8002df6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002df8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dfa:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002dfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002e02:	2320      	movs	r3, #32
 8002e04:	e003      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002e06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e08:	fab3 f383 	clz	r3, r3
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	3301      	adds	r3, #1
 8002e10:	f003 031f 	and.w	r3, r3, #31
 8002e14:	2b09      	cmp	r3, #9
 8002e16:	bf94      	ite	ls
 8002e18:	2301      	movls	r3, #1
 8002e1a:	2300      	movhi	r3, #0
 8002e1c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d079      	beq.n	8002f16 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d107      	bne.n	8002e3e <HAL_ADC_ConfigChannel+0x4d2>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	0e9b      	lsrs	r3, r3, #26
 8002e34:	3301      	adds	r3, #1
 8002e36:	069b      	lsls	r3, r3, #26
 8002e38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e3c:	e015      	b.n	8002e6a <HAL_ADC_ConfigChannel+0x4fe>
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e46:	fa93 f3a3 	rbit	r3, r3
 8002e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e4e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002e50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002e56:	2320      	movs	r3, #32
 8002e58:	e003      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e5c:	fab3 f383 	clz	r3, r3
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	3301      	adds	r3, #1
 8002e64:	069b      	lsls	r3, r3, #26
 8002e66:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d109      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x51e>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	0e9b      	lsrs	r3, r3, #26
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	f003 031f 	and.w	r3, r3, #31
 8002e82:	2101      	movs	r1, #1
 8002e84:	fa01 f303 	lsl.w	r3, r1, r3
 8002e88:	e017      	b.n	8002eba <HAL_ADC_ConfigChannel+0x54e>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e92:	fa93 f3a3 	rbit	r3, r3
 8002e96:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002e98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002e9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002ea2:	2320      	movs	r3, #32
 8002ea4:	e003      	b.n	8002eae <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002ea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ea8:	fab3 f383 	clz	r3, r3
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	3301      	adds	r3, #1
 8002eb0:	f003 031f 	and.w	r3, r3, #31
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eba:	ea42 0103 	orr.w	r1, r2, r3
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10a      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x574>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	0e9b      	lsrs	r3, r3, #26
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	f003 021f 	and.w	r2, r3, #31
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	4413      	add	r3, r2
 8002edc:	051b      	lsls	r3, r3, #20
 8002ede:	e018      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x5a6>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ee8:	fa93 f3a3 	rbit	r3, r3
 8002eec:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d101      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002ef8:	2320      	movs	r3, #32
 8002efa:	e003      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002efe:	fab3 f383 	clz	r3, r3
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	3301      	adds	r3, #1
 8002f06:	f003 021f 	and.w	r2, r3, #31
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	4413      	add	r3, r2
 8002f10:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f12:	430b      	orrs	r3, r1
 8002f14:	e081      	b.n	800301a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d107      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x5c6>
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	0e9b      	lsrs	r3, r3, #26
 8002f28:	3301      	adds	r3, #1
 8002f2a:	069b      	lsls	r3, r3, #26
 8002f2c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f30:	e015      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x5f2>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3a:	fa93 f3a3 	rbit	r3, r3
 8002f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f42:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002f4a:	2320      	movs	r3, #32
 8002f4c:	e003      	b.n	8002f56 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f50:	fab3 f383 	clz	r3, r3
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	3301      	adds	r3, #1
 8002f58:	069b      	lsls	r3, r3, #26
 8002f5a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d109      	bne.n	8002f7e <HAL_ADC_ConfigChannel+0x612>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	0e9b      	lsrs	r3, r3, #26
 8002f70:	3301      	adds	r3, #1
 8002f72:	f003 031f 	and.w	r3, r3, #31
 8002f76:	2101      	movs	r1, #1
 8002f78:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7c:	e017      	b.n	8002fae <HAL_ADC_ConfigChannel+0x642>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f84:	6a3b      	ldr	r3, [r7, #32]
 8002f86:	fa93 f3a3 	rbit	r3, r3
 8002f8a:	61fb      	str	r3, [r7, #28]
  return result;
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002f96:	2320      	movs	r3, #32
 8002f98:	e003      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	fab3 f383 	clz	r3, r3
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	f003 031f 	and.w	r3, r3, #31
 8002fa8:	2101      	movs	r1, #1
 8002faa:	fa01 f303 	lsl.w	r3, r1, r3
 8002fae:	ea42 0103 	orr.w	r1, r2, r3
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10d      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x66e>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	0e9b      	lsrs	r3, r3, #26
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	f003 021f 	and.w	r2, r3, #31
 8002fca:	4613      	mov	r3, r2
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	4413      	add	r3, r2
 8002fd0:	3b1e      	subs	r3, #30
 8002fd2:	051b      	lsls	r3, r3, #20
 8002fd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fd8:	e01e      	b.n	8003018 <HAL_ADC_ConfigChannel+0x6ac>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	613b      	str	r3, [r7, #16]
  return result;
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d104      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002ff2:	2320      	movs	r3, #32
 8002ff4:	e006      	b.n	8003004 <HAL_ADC_ConfigChannel+0x698>
 8002ff6:	bf00      	nop
 8002ff8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	fab3 f383 	clz	r3, r3
 8003002:	b2db      	uxtb	r3, r3
 8003004:	3301      	adds	r3, #1
 8003006:	f003 021f 	and.w	r2, r3, #31
 800300a:	4613      	mov	r3, r2
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	4413      	add	r3, r2
 8003010:	3b1e      	subs	r3, #30
 8003012:	051b      	lsls	r3, r3, #20
 8003014:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003018:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800301e:	4619      	mov	r1, r3
 8003020:	f7ff f925 	bl	800226e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	4b3f      	ldr	r3, [pc, #252]	@ (8003128 <HAL_ADC_ConfigChannel+0x7bc>)
 800302a:	4013      	ands	r3, r2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d071      	beq.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003030:	483e      	ldr	r0, [pc, #248]	@ (800312c <HAL_ADC_ConfigChannel+0x7c0>)
 8003032:	f7ff f831 	bl	8002098 <LL_ADC_GetCommonPathInternalCh>
 8003036:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a3c      	ldr	r2, [pc, #240]	@ (8003130 <HAL_ADC_ConfigChannel+0x7c4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d004      	beq.n	800304e <HAL_ADC_ConfigChannel+0x6e2>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a3a      	ldr	r2, [pc, #232]	@ (8003134 <HAL_ADC_ConfigChannel+0x7c8>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d127      	bne.n	800309e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800304e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003052:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d121      	bne.n	800309e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003062:	d157      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003064:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003068:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800306c:	4619      	mov	r1, r3
 800306e:	482f      	ldr	r0, [pc, #188]	@ (800312c <HAL_ADC_ConfigChannel+0x7c0>)
 8003070:	f7fe ffff 	bl	8002072 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003074:	4b30      	ldr	r3, [pc, #192]	@ (8003138 <HAL_ADC_ConfigChannel+0x7cc>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	099b      	lsrs	r3, r3, #6
 800307a:	4a30      	ldr	r2, [pc, #192]	@ (800313c <HAL_ADC_ConfigChannel+0x7d0>)
 800307c:	fba2 2303 	umull	r2, r3, r2, r3
 8003080:	099b      	lsrs	r3, r3, #6
 8003082:	1c5a      	adds	r2, r3, #1
 8003084:	4613      	mov	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	4413      	add	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800308e:	e002      	b.n	8003096 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	3b01      	subs	r3, #1
 8003094:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1f9      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800309c:	e03a      	b.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a27      	ldr	r2, [pc, #156]	@ (8003140 <HAL_ADC_ConfigChannel+0x7d4>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d113      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10d      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a22      	ldr	r2, [pc, #136]	@ (8003144 <HAL_ADC_ConfigChannel+0x7d8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d02a      	beq.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030c6:	4619      	mov	r1, r3
 80030c8:	4818      	ldr	r0, [pc, #96]	@ (800312c <HAL_ADC_ConfigChannel+0x7c0>)
 80030ca:	f7fe ffd2 	bl	8002072 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030ce:	e021      	b.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a1c      	ldr	r2, [pc, #112]	@ (8003148 <HAL_ADC_ConfigChannel+0x7dc>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d11c      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d116      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a16      	ldr	r2, [pc, #88]	@ (8003144 <HAL_ADC_ConfigChannel+0x7d8>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d011      	beq.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030f8:	4619      	mov	r1, r3
 80030fa:	480c      	ldr	r0, [pc, #48]	@ (800312c <HAL_ADC_ConfigChannel+0x7c0>)
 80030fc:	f7fe ffb9 	bl	8002072 <LL_ADC_SetCommonPathInternalCh>
 8003100:	e008      	b.n	8003114 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003106:	f043 0220 	orr.w	r2, r3, #32
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800311c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003120:	4618      	mov	r0, r3
 8003122:	37d8      	adds	r7, #216	@ 0xd8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	80080000 	.word	0x80080000
 800312c:	50000300 	.word	0x50000300
 8003130:	c3210000 	.word	0xc3210000
 8003134:	90c00010 	.word	0x90c00010
 8003138:	20000000 	.word	0x20000000
 800313c:	053e2d63 	.word	0x053e2d63
 8003140:	c7520000 	.word	0xc7520000
 8003144:	50000100 	.word	0x50000100
 8003148:	cb840000 	.word	0xcb840000

0800314c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003154:	2300      	movs	r3, #0
 8003156:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff f959 	bl	8002414 <LL_ADC_IsEnabled>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d169      	bne.n	800323c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	4b36      	ldr	r3, [pc, #216]	@ (8003248 <ADC_Enable+0xfc>)
 8003170:	4013      	ands	r3, r2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00d      	beq.n	8003192 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317a:	f043 0210 	orr.w	r2, r3, #16
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003186:	f043 0201 	orr.w	r2, r3, #1
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e055      	b.n	800323e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff f914 	bl	80023c4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800319c:	482b      	ldr	r0, [pc, #172]	@ (800324c <ADC_Enable+0x100>)
 800319e:	f7fe ff7b 	bl	8002098 <LL_ADC_GetCommonPathInternalCh>
 80031a2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d013      	beq.n	80031d4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031ac:	4b28      	ldr	r3, [pc, #160]	@ (8003250 <ADC_Enable+0x104>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	099b      	lsrs	r3, r3, #6
 80031b2:	4a28      	ldr	r2, [pc, #160]	@ (8003254 <ADC_Enable+0x108>)
 80031b4:	fba2 2303 	umull	r2, r3, r2, r3
 80031b8:	099b      	lsrs	r3, r3, #6
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	4613      	mov	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	4413      	add	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031c6:	e002      	b.n	80031ce <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1f9      	bne.n	80031c8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80031d4:	f7fe fec0 	bl	8001f58 <HAL_GetTick>
 80031d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031da:	e028      	b.n	800322e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff f917 	bl	8002414 <LL_ADC_IsEnabled>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d104      	bne.n	80031f6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff f8e7 	bl	80023c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80031f6:	f7fe feaf 	bl	8001f58 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d914      	bls.n	800322e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b01      	cmp	r3, #1
 8003210:	d00d      	beq.n	800322e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003216:	f043 0210 	orr.w	r2, r3, #16
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003222:	f043 0201 	orr.w	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e007      	b.n	800323e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b01      	cmp	r3, #1
 800323a:	d1cf      	bne.n	80031dc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	8000003f 	.word	0x8000003f
 800324c:	50000300 	.word	0x50000300
 8003250:	20000000 	.word	0x20000000
 8003254:	053e2d63 	.word	0x053e2d63

08003258 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff f8e8 	bl	800243a <LL_ADC_IsDisableOngoing>
 800326a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff f8cf 	bl	8002414 <LL_ADC_IsEnabled>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d047      	beq.n	800330c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d144      	bne.n	800330c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f003 030d 	and.w	r3, r3, #13
 800328c:	2b01      	cmp	r3, #1
 800328e:	d10c      	bne.n	80032aa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff f8a9 	bl	80023ec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2203      	movs	r2, #3
 80032a0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032a2:	f7fe fe59 	bl	8001f58 <HAL_GetTick>
 80032a6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032a8:	e029      	b.n	80032fe <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ae:	f043 0210 	orr.w	r2, r3, #16
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ba:	f043 0201 	orr.w	r2, r3, #1
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e023      	b.n	800330e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032c6:	f7fe fe47 	bl	8001f58 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d914      	bls.n	80032fe <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00d      	beq.n	80032fe <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e6:	f043 0210 	orr.w	r2, r3, #16
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032f2:	f043 0201 	orr.w	r2, r3, #1
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e007      	b.n	800330e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1dc      	bne.n	80032c6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003322:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800332c:	2b00      	cmp	r3, #0
 800332e:	d14b      	bne.n	80033c8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003334:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d021      	beq.n	800338e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe ff4e 	bl	80021f0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d032      	beq.n	80033c0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d12b      	bne.n	80033c0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800336c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003378:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d11f      	bne.n	80033c0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003384:	f043 0201 	orr.w	r2, r3, #1
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800338c:	e018      	b.n	80033c0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d111      	bne.n	80033c0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d105      	bne.n	80033c0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b8:	f043 0201 	orr.w	r2, r3, #1
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f7fe fd35 	bl	8001e30 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033c6:	e00e      	b.n	80033e6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033cc:	f003 0310 	and.w	r3, r3, #16
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f7ff fabf 	bl	8002958 <HAL_ADC_ErrorCallback>
}
 80033da:	e004      	b.n	80033e6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	4798      	blx	r3
}
 80033e6:	bf00      	nop
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b084      	sub	sp, #16
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fa:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f7ff faa1 	bl	8002944 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003402:	bf00      	nop
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003416:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800341c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003428:	f043 0204 	orr.w	r2, r3, #4
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff fa91 	bl	8002958 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003436:	bf00      	nop
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <LL_ADC_IsEnabled>:
{
 800343e:	b480      	push	{r7}
 8003440:	b083      	sub	sp, #12
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <LL_ADC_IsEnabled+0x18>
 8003452:	2301      	movs	r3, #1
 8003454:	e000      	b.n	8003458 <LL_ADC_IsEnabled+0x1a>
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <LL_ADC_StartCalibration>:
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003476:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003480:	4313      	orrs	r3, r2
 8003482:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	609a      	str	r2, [r3, #8]
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <LL_ADC_IsCalibrationOnGoing>:
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80034a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034aa:	d101      	bne.n	80034b0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80034ac:	2301      	movs	r3, #1
 80034ae:	e000      	b.n	80034b2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr

080034be <LL_ADC_REG_IsConversionOngoing>:
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f003 0304 	and.w	r3, r3, #4
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d101      	bne.n	80034d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80034d2:	2301      	movs	r3, #1
 80034d4:	e000      	b.n	80034d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d101      	bne.n	8003500 <HAL_ADCEx_Calibration_Start+0x1c>
 80034fc:	2302      	movs	r3, #2
 80034fe:	e04d      	b.n	800359c <HAL_ADCEx_Calibration_Start+0xb8>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff fea5 	bl	8003258 <ADC_Disable>
 800350e:	4603      	mov	r3, r0
 8003510:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003512:	7bfb      	ldrb	r3, [r7, #15]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d136      	bne.n	8003586 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003520:	f023 0302 	bic.w	r3, r3, #2
 8003524:	f043 0202 	orr.w	r2, r3, #2
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6839      	ldr	r1, [r7, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff ff96 	bl	8003464 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003538:	e014      	b.n	8003564 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	3301      	adds	r3, #1
 800353e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	4a18      	ldr	r2, [pc, #96]	@ (80035a4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d90d      	bls.n	8003564 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354c:	f023 0312 	bic.w	r3, r3, #18
 8003550:	f043 0210 	orr.w	r2, r3, #16
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e01b      	b.n	800359c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff ff94 	bl	8003496 <LL_ADC_IsCalibrationOnGoing>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1e2      	bne.n	800353a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003578:	f023 0303 	bic.w	r3, r3, #3
 800357c:	f043 0201 	orr.w	r2, r3, #1
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003584:	e005      	b.n	8003592 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358a:	f043 0210 	orr.w	r2, r3, #16
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800359a:	7bfb      	ldrb	r3, [r7, #15]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	0004de01 	.word	0x0004de01

080035a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80035a8:	b590      	push	{r4, r7, lr}
 80035aa:	b0a1      	sub	sp, #132	@ 0x84
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035b2:	2300      	movs	r3, #0
 80035b4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d101      	bne.n	80035c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80035c2:	2302      	movs	r3, #2
 80035c4:	e08b      	b.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80035ce:	2300      	movs	r3, #0
 80035d0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80035d2:	2300      	movs	r3, #0
 80035d4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035de:	d102      	bne.n	80035e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80035e0:	4b41      	ldr	r3, [pc, #260]	@ (80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80035e2:	60bb      	str	r3, [r7, #8]
 80035e4:	e001      	b.n	80035ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80035e6:	2300      	movs	r3, #0
 80035e8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10b      	bne.n	8003608 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f4:	f043 0220 	orr.w	r2, r3, #32
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e06a      	b.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff ff57 	bl	80034be <LL_ADC_REG_IsConversionOngoing>
 8003610:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff ff51 	bl	80034be <LL_ADC_REG_IsConversionOngoing>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d14c      	bne.n	80036bc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003622:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003624:	2b00      	cmp	r3, #0
 8003626:	d149      	bne.n	80036bc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003628:	4b30      	ldr	r3, [pc, #192]	@ (80036ec <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800362a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d028      	beq.n	8003686 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003634:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	6859      	ldr	r1, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003646:	035b      	lsls	r3, r3, #13
 8003648:	430b      	orrs	r3, r1
 800364a:	431a      	orrs	r2, r3
 800364c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800364e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003650:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003654:	f7ff fef3 	bl	800343e <LL_ADC_IsEnabled>
 8003658:	4604      	mov	r4, r0
 800365a:	4823      	ldr	r0, [pc, #140]	@ (80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800365c:	f7ff feef 	bl	800343e <LL_ADC_IsEnabled>
 8003660:	4603      	mov	r3, r0
 8003662:	4323      	orrs	r3, r4
 8003664:	2b00      	cmp	r3, #0
 8003666:	d133      	bne.n	80036d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003668:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003670:	f023 030f 	bic.w	r3, r3, #15
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	6811      	ldr	r1, [r2, #0]
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	6892      	ldr	r2, [r2, #8]
 800367c:	430a      	orrs	r2, r1
 800367e:	431a      	orrs	r2, r3
 8003680:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003682:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003684:	e024      	b.n	80036d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003686:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800368e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003690:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003692:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003696:	f7ff fed2 	bl	800343e <LL_ADC_IsEnabled>
 800369a:	4604      	mov	r4, r0
 800369c:	4812      	ldr	r0, [pc, #72]	@ (80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800369e:	f7ff fece 	bl	800343e <LL_ADC_IsEnabled>
 80036a2:	4603      	mov	r3, r0
 80036a4:	4323      	orrs	r3, r4
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d112      	bne.n	80036d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80036aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80036b2:	f023 030f 	bic.w	r3, r3, #15
 80036b6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80036b8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036ba:	e009      	b.n	80036d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c0:	f043 0220 	orr.w	r2, r3, #32
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80036ce:	e000      	b.n	80036d2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036d0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80036da:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3784      	adds	r7, #132	@ 0x84
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd90      	pop	{r4, r7, pc}
 80036e6:	bf00      	nop
 80036e8:	50000100 	.word	0x50000100
 80036ec:	50000300 	.word	0x50000300

080036f0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80036f8:	4b05      	ldr	r3, [pc, #20]	@ (8003710 <LL_EXTI_EnableIT_0_31+0x20>)
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	4904      	ldr	r1, [pc, #16]	@ (8003710 <LL_EXTI_EnableIT_0_31+0x20>)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4313      	orrs	r3, r2
 8003702:	600b      	str	r3, [r1, #0]
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	40010400 	.word	0x40010400

08003714 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800371c:	4b06      	ldr	r3, [pc, #24]	@ (8003738 <LL_EXTI_DisableIT_0_31+0x24>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	43db      	mvns	r3, r3
 8003724:	4904      	ldr	r1, [pc, #16]	@ (8003738 <LL_EXTI_DisableIT_0_31+0x24>)
 8003726:	4013      	ands	r3, r2
 8003728:	600b      	str	r3, [r1, #0]
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40010400 	.word	0x40010400

0800373c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003744:	4b05      	ldr	r3, [pc, #20]	@ (800375c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	4904      	ldr	r1, [pc, #16]	@ (800375c <LL_EXTI_EnableEvent_0_31+0x20>)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4313      	orrs	r3, r2
 800374e:	604b      	str	r3, [r1, #4]

}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	40010400 	.word	0x40010400

08003760 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003768:	4b06      	ldr	r3, [pc, #24]	@ (8003784 <LL_EXTI_DisableEvent_0_31+0x24>)
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	43db      	mvns	r3, r3
 8003770:	4904      	ldr	r1, [pc, #16]	@ (8003784 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003772:	4013      	ands	r3, r2
 8003774:	604b      	str	r3, [r1, #4]
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40010400 	.word	0x40010400

08003788 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003790:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	4904      	ldr	r1, [pc, #16]	@ (80037a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4313      	orrs	r3, r2
 800379a:	608b      	str	r3, [r1, #8]

}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	40010400 	.word	0x40010400

080037ac <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80037b4:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	43db      	mvns	r3, r3
 80037bc:	4904      	ldr	r1, [pc, #16]	@ (80037d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80037be:	4013      	ands	r3, r2
 80037c0:	608b      	str	r3, [r1, #8]

}
 80037c2:	bf00      	nop
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	40010400 	.word	0x40010400

080037d4 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80037dc:	4b05      	ldr	r3, [pc, #20]	@ (80037f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80037de:	68da      	ldr	r2, [r3, #12]
 80037e0:	4904      	ldr	r1, [pc, #16]	@ (80037f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60cb      	str	r3, [r1, #12]
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	40010400 	.word	0x40010400

080037f8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003800:	4b06      	ldr	r3, [pc, #24]	@ (800381c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003802:	68da      	ldr	r2, [r3, #12]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	43db      	mvns	r3, r3
 8003808:	4904      	ldr	r1, [pc, #16]	@ (800381c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800380a:	4013      	ands	r3, r2
 800380c:	60cb      	str	r3, [r1, #12]
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40010400 	.word	0x40010400

08003820 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003828:	4a04      	ldr	r2, [pc, #16]	@ (800383c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6153      	str	r3, [r2, #20]
}
 800382e:	bf00      	nop
 8003830:	370c      	adds	r7, #12
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40010400 	.word	0x40010400

08003840 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d102      	bne.n	800385c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	77fb      	strb	r3, [r7, #31]
 800385a:	e0bc      	b.n	80039d6 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003866:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800386a:	d102      	bne.n	8003872 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	77fb      	strb	r3, [r7, #31]
 8003870:	e0b1      	b.n	80039d6 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	7f5b      	ldrb	r3, [r3, #29]
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	d108      	bne.n	800388e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f7fd feef 	bl	800166c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003898:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 80038b4:	4313      	orrs	r3, r2
 80038b6:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	4b48      	ldr	r3, [pc, #288]	@ (80039e0 <HAL_COMP_Init+0x1a0>)
 80038c0:	4013      	ands	r3, r2
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	6812      	ldr	r2, [r2, #0]
 80038c6:	6979      	ldr	r1, [r7, #20]
 80038c8:	430b      	orrs	r3, r1
 80038ca:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d016      	beq.n	8003908 <HAL_COMP_Init+0xc8>
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d113      	bne.n	8003908 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038e0:	4b40      	ldr	r3, [pc, #256]	@ (80039e4 <HAL_COMP_Init+0x1a4>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	099b      	lsrs	r3, r3, #6
 80038e6:	4a40      	ldr	r2, [pc, #256]	@ (80039e8 <HAL_COMP_Init+0x1a8>)
 80038e8:	fba2 2303 	umull	r2, r3, r2, r3
 80038ec:	099b      	lsrs	r3, r3, #6
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80038fa:	e002      	b.n	8003902 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	3b01      	subs	r3, #1
 8003900:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f9      	bne.n	80038fc <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a37      	ldr	r2, [pc, #220]	@ (80039ec <HAL_COMP_Init+0x1ac>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d012      	beq.n	8003938 <HAL_COMP_Init+0xf8>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a36      	ldr	r2, [pc, #216]	@ (80039f0 <HAL_COMP_Init+0x1b0>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d00a      	beq.n	8003932 <HAL_COMP_Init+0xf2>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a34      	ldr	r2, [pc, #208]	@ (80039f4 <HAL_COMP_Init+0x1b4>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d102      	bne.n	800392c <HAL_COMP_Init+0xec>
 8003926:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800392a:	e007      	b.n	800393c <HAL_COMP_Init+0xfc>
 800392c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003930:	e004      	b.n	800393c <HAL_COMP_Init+0xfc>
 8003932:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003936:	e001      	b.n	800393c <HAL_COMP_Init+0xfc>
 8003938:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800393c:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d037      	beq.n	80039ba <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	f003 0310 	and.w	r3, r3, #16
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003956:	6938      	ldr	r0, [r7, #16]
 8003958:	f7ff ff16 	bl	8003788 <LL_EXTI_EnableRisingTrig_0_31>
 800395c:	e002      	b.n	8003964 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800395e:	6938      	ldr	r0, [r7, #16]
 8003960:	f7ff ff24 	bl	80037ac <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	f003 0320 	and.w	r3, r3, #32
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003970:	6938      	ldr	r0, [r7, #16]
 8003972:	f7ff ff2f 	bl	80037d4 <LL_EXTI_EnableFallingTrig_0_31>
 8003976:	e002      	b.n	800397e <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003978:	6938      	ldr	r0, [r7, #16]
 800397a:	f7ff ff3d 	bl	80037f8 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 800397e:	6938      	ldr	r0, [r7, #16]
 8003980:	f7ff ff4e 	bl	8003820 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003990:	6938      	ldr	r0, [r7, #16]
 8003992:	f7ff fed3 	bl	800373c <LL_EXTI_EnableEvent_0_31>
 8003996:	e002      	b.n	800399e <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003998:	6938      	ldr	r0, [r7, #16]
 800399a:	f7ff fee1 	bl	8003760 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 80039aa:	6938      	ldr	r0, [r7, #16]
 80039ac:	f7ff fea0 	bl	80036f0 <LL_EXTI_EnableIT_0_31>
 80039b0:	e009      	b.n	80039c6 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 80039b2:	6938      	ldr	r0, [r7, #16]
 80039b4:	f7ff feae 	bl	8003714 <LL_EXTI_DisableIT_0_31>
 80039b8:	e005      	b.n	80039c6 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 80039ba:	6938      	ldr	r0, [r7, #16]
 80039bc:	f7ff fed0 	bl	8003760 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 80039c0:	6938      	ldr	r0, [r7, #16]
 80039c2:	f7ff fea7 	bl	8003714 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	7f5b      	ldrb	r3, [r3, #29]
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d102      	bne.n	80039d6 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80039d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3720      	adds	r7, #32
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	ff007e0f 	.word	0xff007e0f
 80039e4:	20000000 	.word	0x20000000
 80039e8:	053e2d63 	.word	0x053e2d63
 80039ec:	40010200 	.word	0x40010200
 80039f0:	40010204 	.word	0x40010204
 80039f4:	40010208 	.word	0x40010208

080039f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a08:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a0e:	68ba      	ldr	r2, [r7, #8]
 8003a10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a14:	4013      	ands	r3, r2
 8003a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a2a:	4a04      	ldr	r2, [pc, #16]	@ (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	60d3      	str	r3, [r2, #12]
}
 8003a30:	bf00      	nop
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a44:	4b04      	ldr	r3, [pc, #16]	@ (8003a58 <__NVIC_GetPriorityGrouping+0x18>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	0a1b      	lsrs	r3, r3, #8
 8003a4a:	f003 0307 	and.w	r3, r3, #7
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	db0b      	blt.n	8003a86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	f003 021f 	and.w	r2, r3, #31
 8003a74:	4907      	ldr	r1, [pc, #28]	@ (8003a94 <__NVIC_EnableIRQ+0x38>)
 8003a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	e000e100 	.word	0xe000e100

08003a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	6039      	str	r1, [r7, #0]
 8003aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	db0a      	blt.n	8003ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	490c      	ldr	r1, [pc, #48]	@ (8003ae4 <__NVIC_SetPriority+0x4c>)
 8003ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab6:	0112      	lsls	r2, r2, #4
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	440b      	add	r3, r1
 8003abc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ac0:	e00a      	b.n	8003ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	4908      	ldr	r1, [pc, #32]	@ (8003ae8 <__NVIC_SetPriority+0x50>)
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	3b04      	subs	r3, #4
 8003ad0:	0112      	lsls	r2, r2, #4
 8003ad2:	b2d2      	uxtb	r2, r2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	761a      	strb	r2, [r3, #24]
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	e000e100 	.word	0xe000e100
 8003ae8:	e000ed00 	.word	0xe000ed00

08003aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b089      	sub	sp, #36	@ 0x24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f1c3 0307 	rsb	r3, r3, #7
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	bf28      	it	cs
 8003b0a:	2304      	movcs	r3, #4
 8003b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	3304      	adds	r3, #4
 8003b12:	2b06      	cmp	r3, #6
 8003b14:	d902      	bls.n	8003b1c <NVIC_EncodePriority+0x30>
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	3b03      	subs	r3, #3
 8003b1a:	e000      	b.n	8003b1e <NVIC_EncodePriority+0x32>
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b20:	f04f 32ff 	mov.w	r2, #4294967295
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43da      	mvns	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	401a      	ands	r2, r3
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b34:	f04f 31ff 	mov.w	r1, #4294967295
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3e:	43d9      	mvns	r1, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b44:	4313      	orrs	r3, r2
         );
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3724      	adds	r7, #36	@ 0x24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
	...

08003b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b64:	d301      	bcc.n	8003b6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b66:	2301      	movs	r3, #1
 8003b68:	e00f      	b.n	8003b8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8003b94 <SysTick_Config+0x40>)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b72:	210f      	movs	r1, #15
 8003b74:	f04f 30ff 	mov.w	r0, #4294967295
 8003b78:	f7ff ff8e 	bl	8003a98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b7c:	4b05      	ldr	r3, [pc, #20]	@ (8003b94 <SysTick_Config+0x40>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b82:	4b04      	ldr	r3, [pc, #16]	@ (8003b94 <SysTick_Config+0x40>)
 8003b84:	2207      	movs	r2, #7
 8003b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	e000e010 	.word	0xe000e010

08003b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f7ff ff29 	bl	80039f8 <__NVIC_SetPriorityGrouping>
}
 8003ba6:	bf00      	nop
 8003ba8:	3708      	adds	r7, #8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b086      	sub	sp, #24
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	60b9      	str	r1, [r7, #8]
 8003bb8:	607a      	str	r2, [r7, #4]
 8003bba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bbc:	f7ff ff40 	bl	8003a40 <__NVIC_GetPriorityGrouping>
 8003bc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	68b9      	ldr	r1, [r7, #8]
 8003bc6:	6978      	ldr	r0, [r7, #20]
 8003bc8:	f7ff ff90 	bl	8003aec <NVIC_EncodePriority>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff ff5f 	bl	8003a98 <__NVIC_SetPriority>
}
 8003bda:	bf00      	nop
 8003bdc:	3718      	adds	r7, #24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	4603      	mov	r3, r0
 8003bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7ff ff33 	bl	8003a5c <__NVIC_EnableIRQ>
}
 8003bf6:	bf00      	nop
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b082      	sub	sp, #8
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff ffa4 	bl	8003b54 <SysTick_Config>
 8003c0c:	4603      	mov	r3, r0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b082      	sub	sp, #8
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e014      	b.n	8003c52 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	791b      	ldrb	r3, [r3, #4]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d105      	bne.n	8003c3e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7fd fdcb 	bl	80017d4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2202      	movs	r2, #2
 8003c42:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3708      	adds	r7, #8
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b08a      	sub	sp, #40	@ 0x28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <HAL_DAC_ConfigChannel+0x1c>
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d101      	bne.n	8003c7c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e1a1      	b.n	8003fc0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	795b      	ldrb	r3, [r3, #5]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_DAC_ConfigChannel+0x32>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e198      	b.n	8003fc0 <HAL_DAC_ConfigChannel+0x364>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2202      	movs	r2, #2
 8003c98:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d17a      	bne.n	8003d98 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003ca2:	f7fe f959 	bl	8001f58 <HAL_GetTick>
 8003ca6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d13d      	bne.n	8003d2a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cae:	e018      	b.n	8003ce2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003cb0:	f7fe f952 	bl	8001f58 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d911      	bls.n	8003ce2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	f043 0208 	orr.w	r2, r3, #8
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2203      	movs	r2, #3
 8003cdc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e16e      	b.n	8003fc0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1df      	bne.n	8003cb0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cf8:	641a      	str	r2, [r3, #64]	@ 0x40
 8003cfa:	e020      	b.n	8003d3e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003cfc:	f7fe f92c 	bl	8001f58 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d90f      	bls.n	8003d2a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	da0a      	bge.n	8003d2a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	f043 0208 	orr.w	r2, r3, #8
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2203      	movs	r2, #3
 8003d24:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e14a      	b.n	8003fc0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	dbe3      	blt.n	8003cfc <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f003 0310 	and.w	r3, r3, #16
 8003d4a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d52:	43db      	mvns	r3, r3
 8003d54:	ea02 0103 	and.w	r1, r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f003 0310 	and.w	r3, r3, #16
 8003d62:	409a      	lsls	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f003 0310 	and.w	r3, r3, #16
 8003d78:	21ff      	movs	r1, #255	@ 0xff
 8003d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	ea02 0103 	and.w	r1, r2, r3
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f003 0310 	and.w	r3, r3, #16
 8003d8e:	409a      	lsls	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	69db      	ldr	r3, [r3, #28]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d11d      	bne.n	8003ddc <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f003 0310 	and.w	r3, r3, #16
 8003dae:	221f      	movs	r2, #31
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	43db      	mvns	r3, r3
 8003db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003db8:	4013      	ands	r3, r2
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f003 0310 	and.w	r3, r3, #16
 8003dc8:	697a      	ldr	r2, [r7, #20]
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3
 8003dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dda:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f003 0310 	and.w	r3, r3, #16
 8003dea:	2207      	movs	r2, #7
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	43db      	mvns	r3, r3
 8003df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df4:	4013      	ands	r3, r2
 8003df6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d102      	bne.n	8003e06 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8003e00:	2300      	movs	r3, #0
 8003e02:	623b      	str	r3, [r7, #32]
 8003e04:	e00f      	b.n	8003e26 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d102      	bne.n	8003e14 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	623b      	str	r3, [r7, #32]
 8003e12:	e008      	b.n	8003e26 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d102      	bne.n	8003e22 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	623b      	str	r3, [r7, #32]
 8003e20:	e001      	b.n	8003e26 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	6a3a      	ldr	r2, [r7, #32]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f003 0310 	and.w	r3, r3, #16
 8003e3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e48:	4013      	ands	r3, r2
 8003e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	791b      	ldrb	r3, [r3, #4]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d102      	bne.n	8003e5a <HAL_DAC_ConfigChannel+0x1fe>
 8003e54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e58:	e000      	b.n	8003e5c <HAL_DAC_ConfigChannel+0x200>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f003 0310 	and.w	r3, r3, #16
 8003e68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	43db      	mvns	r3, r3
 8003e72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e74:	4013      	ands	r3, r2
 8003e76:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	795b      	ldrb	r3, [r3, #5]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d102      	bne.n	8003e86 <HAL_DAC_ConfigChannel+0x22a>
 8003e80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e84:	e000      	b.n	8003e88 <HAL_DAC_ConfigChannel+0x22c>
 8003e86:	2300      	movs	r3, #0
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e90:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003e94:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d114      	bne.n	8003ec8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003e9e:	f003 ffbd 	bl	8007e1c <HAL_RCC_GetHCLKFreq>
 8003ea2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	4a48      	ldr	r2, [pc, #288]	@ (8003fc8 <HAL_DAC_ConfigChannel+0x36c>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d904      	bls.n	8003eb6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eb4:	e00f      	b.n	8003ed6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4a44      	ldr	r2, [pc, #272]	@ (8003fcc <HAL_DAC_ConfigChannel+0x370>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d90a      	bls.n	8003ed4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ec4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ec6:	e006      	b.n	8003ed6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ed2:	e000      	b.n	8003ed6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003ed4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6819      	ldr	r1, [r3, #0]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	43da      	mvns	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	400a      	ands	r2, r1
 8003f0c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f003 0310 	and.w	r3, r3, #16
 8003f1c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	43db      	mvns	r3, r3
 8003f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f28:	4013      	ands	r3, r2
 8003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f40:	4313      	orrs	r3, r2
 8003f42:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f4a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6819      	ldr	r1, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f003 0310 	and.w	r3, r3, #16
 8003f58:	22c0      	movs	r2, #192	@ 0xc0
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	43da      	mvns	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	400a      	ands	r2, r1
 8003f66:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	089b      	lsrs	r3, r3, #2
 8003f6e:	f003 030f 	and.w	r3, r3, #15
 8003f72:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	089b      	lsrs	r3, r3, #2
 8003f7a:	021b      	lsls	r3, r3, #8
 8003f7c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f003 0310 	and.w	r3, r3, #16
 8003f92:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8003f96:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	ea02 0103 	and.w	r1, r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f003 0310 	and.w	r3, r3, #16
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	409a      	lsls	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003fbe:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3728      	adds	r7, #40	@ 0x28
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	09896800 	.word	0x09896800
 8003fcc:	04c4b400 	.word	0x04c4b400

08003fd0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e08d      	b.n	80040fe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	4b47      	ldr	r3, [pc, #284]	@ (8004108 <HAL_DMA_Init+0x138>)
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d80f      	bhi.n	800400e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	4b45      	ldr	r3, [pc, #276]	@ (800410c <HAL_DMA_Init+0x13c>)
 8003ff6:	4413      	add	r3, r2
 8003ff8:	4a45      	ldr	r2, [pc, #276]	@ (8004110 <HAL_DMA_Init+0x140>)
 8003ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8003ffe:	091b      	lsrs	r3, r3, #4
 8004000:	009a      	lsls	r2, r3, #2
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a42      	ldr	r2, [pc, #264]	@ (8004114 <HAL_DMA_Init+0x144>)
 800400a:	641a      	str	r2, [r3, #64]	@ 0x40
 800400c:	e00e      	b.n	800402c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	461a      	mov	r2, r3
 8004014:	4b40      	ldr	r3, [pc, #256]	@ (8004118 <HAL_DMA_Init+0x148>)
 8004016:	4413      	add	r3, r2
 8004018:	4a3d      	ldr	r2, [pc, #244]	@ (8004110 <HAL_DMA_Init+0x140>)
 800401a:	fba2 2303 	umull	r2, r3, r2, r3
 800401e:	091b      	lsrs	r3, r3, #4
 8004020:	009a      	lsls	r2, r3, #2
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a3c      	ldr	r2, [pc, #240]	@ (800411c <HAL_DMA_Init+0x14c>)
 800402a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004046:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004050:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800405c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004068:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	4313      	orrs	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 fa1e 	bl	80044c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800408c:	d102      	bne.n	8004094 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80040a8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d010      	beq.n	80040d4 <HAL_DMA_Init+0x104>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d80c      	bhi.n	80040d4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 fa3e 	bl	800453c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80040d0:	605a      	str	r2, [r3, #4]
 80040d2:	e008      	b.n	80040e6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40020407 	.word	0x40020407
 800410c:	bffdfff8 	.word	0xbffdfff8
 8004110:	cccccccd 	.word	0xcccccccd
 8004114:	40020000 	.word	0x40020000
 8004118:	bffdfbf8 	.word	0xbffdfbf8
 800411c:	40020400 	.word	0x40020400

08004120 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800412e:	2300      	movs	r3, #0
 8004130:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004138:	2b01      	cmp	r3, #1
 800413a:	d101      	bne.n	8004140 <HAL_DMA_Start_IT+0x20>
 800413c:	2302      	movs	r3, #2
 800413e:	e066      	b.n	800420e <HAL_DMA_Start_IT+0xee>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d155      	bne.n	8004200 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2202      	movs	r2, #2
 8004158:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0201 	bic.w	r2, r2, #1
 8004170:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	68b9      	ldr	r1, [r7, #8]
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 f962 	bl	8004442 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004182:	2b00      	cmp	r3, #0
 8004184:	d008      	beq.n	8004198 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f042 020e 	orr.w	r2, r2, #14
 8004194:	601a      	str	r2, [r3, #0]
 8004196:	e00f      	b.n	80041b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0204 	bic.w	r2, r2, #4
 80041a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f042 020a 	orr.w	r2, r2, #10
 80041b6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d007      	beq.n	80041d6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041d4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d007      	beq.n	80041ee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0201 	orr.w	r2, r2, #1
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	e005      	b.n	800420c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004208:	2302      	movs	r3, #2
 800420a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800420c:	7dfb      	ldrb	r3, [r7, #23]
}
 800420e:	4618      	mov	r0, r3
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b084      	sub	sp, #16
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800421e:	2300      	movs	r3, #0
 8004220:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d00d      	beq.n	800424a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2204      	movs	r2, #4
 8004232:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	73fb      	strb	r3, [r7, #15]
 8004248:	e047      	b.n	80042da <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 020e 	bic.w	r2, r2, #14
 8004258:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f022 0201 	bic.w	r2, r2, #1
 8004268:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004274:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004278:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800427e:	f003 021f 	and.w	r2, r3, #31
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004286:	2101      	movs	r1, #1
 8004288:	fa01 f202 	lsl.w	r2, r1, r2
 800428c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004296:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00c      	beq.n	80042ba <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80042b8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	4798      	blx	r3
    }
  }
  return status;
 80042da:	7bfb      	ldrb	r3, [r7, #15]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004300:	f003 031f 	and.w	r3, r3, #31
 8004304:	2204      	movs	r2, #4
 8004306:	409a      	lsls	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4013      	ands	r3, r2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d026      	beq.n	800435e <HAL_DMA_IRQHandler+0x7a>
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b00      	cmp	r3, #0
 8004318:	d021      	beq.n	800435e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0320 	and.w	r3, r3, #32
 8004324:	2b00      	cmp	r3, #0
 8004326:	d107      	bne.n	8004338 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0204 	bic.w	r2, r2, #4
 8004336:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433c:	f003 021f 	and.w	r2, r3, #31
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004344:	2104      	movs	r1, #4
 8004346:	fa01 f202 	lsl.w	r2, r1, r2
 800434a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004350:	2b00      	cmp	r3, #0
 8004352:	d071      	beq.n	8004438 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800435c:	e06c      	b.n	8004438 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004362:	f003 031f 	and.w	r3, r3, #31
 8004366:	2202      	movs	r2, #2
 8004368:	409a      	lsls	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	4013      	ands	r3, r2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d02e      	beq.n	80043d0 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d029      	beq.n	80043d0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0320 	and.w	r3, r3, #32
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10b      	bne.n	80043a2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 020a 	bic.w	r2, r2, #10
 8004398:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a6:	f003 021f 	and.w	r2, r3, #31
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ae:	2102      	movs	r1, #2
 80043b0:	fa01 f202 	lsl.w	r2, r1, r2
 80043b4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d038      	beq.n	8004438 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80043ce:	e033      	b.n	8004438 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d4:	f003 031f 	and.w	r3, r3, #31
 80043d8:	2208      	movs	r2, #8
 80043da:	409a      	lsls	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4013      	ands	r3, r2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d02a      	beq.n	800443a <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f003 0308 	and.w	r3, r3, #8
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d025      	beq.n	800443a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 020e 	bic.w	r2, r2, #14
 80043fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004402:	f003 021f 	and.w	r2, r3, #31
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	2101      	movs	r1, #1
 800440c:	fa01 f202 	lsl.w	r2, r1, r2
 8004410:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2201      	movs	r2, #1
 8004416:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800442c:	2b00      	cmp	r3, #0
 800442e:	d004      	beq.n	800443a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004438:	bf00      	nop
 800443a:	bf00      	nop
}
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004442:	b480      	push	{r7}
 8004444:	b085      	sub	sp, #20
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	607a      	str	r2, [r7, #4]
 800444e:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004454:	68fa      	ldr	r2, [r7, #12]
 8004456:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004458:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800445e:	2b00      	cmp	r3, #0
 8004460:	d004      	beq.n	800446c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800446a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004470:	f003 021f 	and.w	r2, r3, #31
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004478:	2101      	movs	r1, #1
 800447a:	fa01 f202 	lsl.w	r2, r1, r2
 800447e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	683a      	ldr	r2, [r7, #0]
 8004486:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	2b10      	cmp	r3, #16
 800448e:	d108      	bne.n	80044a2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044a0:	e007      	b.n	80044b2 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	60da      	str	r2, [r3, #12]
}
 80044b2:	bf00      	nop
 80044b4:	3714      	adds	r7, #20
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
	...

080044c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	461a      	mov	r2, r3
 80044ce:	4b16      	ldr	r3, [pc, #88]	@ (8004528 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d802      	bhi.n	80044da <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80044d4:	4b15      	ldr	r3, [pc, #84]	@ (800452c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80044d6:	617b      	str	r3, [r7, #20]
 80044d8:	e001      	b.n	80044de <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80044da:	4b15      	ldr	r3, [pc, #84]	@ (8004530 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80044dc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	3b08      	subs	r3, #8
 80044ea:	4a12      	ldr	r2, [pc, #72]	@ (8004534 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80044ec:	fba2 2303 	umull	r2, r3, r2, r3
 80044f0:	091b      	lsrs	r3, r3, #4
 80044f2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f8:	089b      	lsrs	r3, r3, #2
 80044fa:	009a      	lsls	r2, r3, #2
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	4413      	add	r3, r2
 8004500:	461a      	mov	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a0b      	ldr	r2, [pc, #44]	@ (8004538 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800450a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f003 031f 	and.w	r3, r3, #31
 8004512:	2201      	movs	r2, #1
 8004514:	409a      	lsls	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800451a:	bf00      	nop
 800451c:	371c      	adds	r7, #28
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	40020407 	.word	0x40020407
 800452c:	40020800 	.word	0x40020800
 8004530:	40020820 	.word	0x40020820
 8004534:	cccccccd 	.word	0xcccccccd
 8004538:	40020880 	.word	0x40020880

0800453c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	461a      	mov	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a08      	ldr	r2, [pc, #32]	@ (8004580 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800455e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	3b01      	subs	r3, #1
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	2201      	movs	r2, #1
 800456a:	409a      	lsls	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004570:	bf00      	nop
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr
 800457c:	1000823f 	.word	0x1000823f
 8004580:	40020940 	.word	0x40020940

08004584 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e147      	b.n	8004826 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d106      	bne.n	80045b0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7fd f946 	bl	800183c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699a      	ldr	r2, [r3, #24]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0210 	bic.w	r2, r2, #16
 80045be:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045c0:	f7fd fcca 	bl	8001f58 <HAL_GetTick>
 80045c4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80045c6:	e012      	b.n	80045ee <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80045c8:	f7fd fcc6 	bl	8001f58 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b0a      	cmp	r3, #10
 80045d4:	d90b      	bls.n	80045ee <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045da:	f043 0201 	orr.w	r2, r3, #1
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2203      	movs	r2, #3
 80045e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e11b      	b.n	8004826 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	f003 0308 	and.w	r3, r3, #8
 80045f8:	2b08      	cmp	r3, #8
 80045fa:	d0e5      	beq.n	80045c8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699a      	ldr	r2, [r3, #24]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0201 	orr.w	r2, r2, #1
 800460a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800460c:	f7fd fca4 	bl	8001f58 <HAL_GetTick>
 8004610:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004612:	e012      	b.n	800463a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004614:	f7fd fca0 	bl	8001f58 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b0a      	cmp	r3, #10
 8004620:	d90b      	bls.n	800463a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004626:	f043 0201 	orr.w	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2203      	movs	r2, #3
 8004632:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e0f5      	b.n	8004826 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0e5      	beq.n	8004614 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	699a      	ldr	r2, [r3, #24]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 0202 	orr.w	r2, r2, #2
 8004656:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a74      	ldr	r2, [pc, #464]	@ (8004830 <HAL_FDCAN_Init+0x2ac>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d103      	bne.n	800466a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004662:	4a74      	ldr	r2, [pc, #464]	@ (8004834 <HAL_FDCAN_Init+0x2b0>)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	7c1b      	ldrb	r3, [r3, #16]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d108      	bne.n	8004684 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	699a      	ldr	r2, [r3, #24]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004680:	619a      	str	r2, [r3, #24]
 8004682:	e007      	b.n	8004694 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004692:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	7c5b      	ldrb	r3, [r3, #17]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d108      	bne.n	80046ae <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046aa:	619a      	str	r2, [r3, #24]
 80046ac:	e007      	b.n	80046be <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	699a      	ldr	r2, [r3, #24]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80046bc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	7c9b      	ldrb	r3, [r3, #18]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d108      	bne.n	80046d8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	699a      	ldr	r2, [r3, #24]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046d4:	619a      	str	r2, [r3, #24]
 80046d6:	e007      	b.n	80046e8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	699a      	ldr	r2, [r3, #24]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046e6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	699a      	ldr	r2, [r3, #24]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800470c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	691a      	ldr	r2, [r3, #16]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0210 	bic.w	r2, r2, #16
 800471c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d108      	bne.n	8004738 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699a      	ldr	r2, [r3, #24]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f042 0204 	orr.w	r2, r2, #4
 8004734:	619a      	str	r2, [r3, #24]
 8004736:	e02c      	b.n	8004792 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d028      	beq.n	8004792 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	2b02      	cmp	r3, #2
 8004746:	d01c      	beq.n	8004782 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	699a      	ldr	r2, [r3, #24]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004756:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	691a      	ldr	r2, [r3, #16]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0210 	orr.w	r2, r2, #16
 8004766:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	2b03      	cmp	r3, #3
 800476e:	d110      	bne.n	8004792 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699a      	ldr	r2, [r3, #24]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0220 	orr.w	r2, r2, #32
 800477e:	619a      	str	r2, [r3, #24]
 8004780:	e007      	b.n	8004792 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	699a      	ldr	r2, [r3, #24]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 0220 	orr.w	r2, r2, #32
 8004790:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	3b01      	subs	r3, #1
 8004798:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	3b01      	subs	r3, #1
 80047a0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80047a2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80047aa:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	3b01      	subs	r3, #1
 80047b4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80047ba:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80047bc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047c6:	d115      	bne.n	80047f4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047cc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d2:	3b01      	subs	r3, #1
 80047d4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80047d6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047dc:	3b01      	subs	r3, #1
 80047de:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80047e0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e8:	3b01      	subs	r3, #1
 80047ea:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80047f0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80047f2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f814 	bl	8004838 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	40006400 	.word	0x40006400
 8004834:	40006500 	.word	0x40006500

08004838 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004840:	4b27      	ldr	r3, [pc, #156]	@ (80048e0 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8004842:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004852:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800485a:	041a      	lsls	r2, r3, #16
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004878:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004880:	061a      	lsls	r2, r3, #24
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	e005      	b.n	80048c6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	3304      	adds	r3, #4
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d3f3      	bcc.n	80048ba <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80048d2:	bf00      	nop
 80048d4:	bf00      	nop
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	4000a400 	.word	0x4000a400

080048e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80048ee:	2300      	movs	r3, #0
 80048f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80048f2:	e15a      	b.n	8004baa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	2101      	movs	r1, #1
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004900:	4013      	ands	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b00      	cmp	r3, #0
 8004908:	f000 814c 	beq.w	8004ba4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f003 0303 	and.w	r3, r3, #3
 8004914:	2b01      	cmp	r3, #1
 8004916:	d005      	beq.n	8004924 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004920:	2b02      	cmp	r3, #2
 8004922:	d130      	bne.n	8004986 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	2203      	movs	r2, #3
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	43db      	mvns	r3, r3
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	4013      	ands	r3, r2
 800493a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	68da      	ldr	r2, [r3, #12]
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	4313      	orrs	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800495a:	2201      	movs	r2, #1
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	fa02 f303 	lsl.w	r3, r2, r3
 8004962:	43db      	mvns	r3, r3
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	4013      	ands	r3, r2
 8004968:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	091b      	lsrs	r3, r3, #4
 8004970:	f003 0201 	and.w	r2, r3, #1
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	fa02 f303 	lsl.w	r3, r2, r3
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	4313      	orrs	r3, r2
 800497e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f003 0303 	and.w	r3, r3, #3
 800498e:	2b03      	cmp	r3, #3
 8004990:	d017      	beq.n	80049c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	2203      	movs	r2, #3
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43db      	mvns	r3, r3
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4013      	ands	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	fa02 f303 	lsl.w	r3, r2, r3
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f003 0303 	and.w	r3, r3, #3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d123      	bne.n	8004a16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	08da      	lsrs	r2, r3, #3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3208      	adds	r2, #8
 80049d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	f003 0307 	and.w	r3, r3, #7
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	220f      	movs	r2, #15
 80049e6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ea:	43db      	mvns	r3, r3
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	4013      	ands	r3, r2
 80049f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	691a      	ldr	r2, [r3, #16]
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	08da      	lsrs	r2, r3, #3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3208      	adds	r2, #8
 8004a10:	6939      	ldr	r1, [r7, #16]
 8004a12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	2203      	movs	r2, #3
 8004a22:	fa02 f303 	lsl.w	r3, r2, r3
 8004a26:	43db      	mvns	r3, r3
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f003 0203 	and.w	r2, r3, #3
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	005b      	lsls	r3, r3, #1
 8004a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f000 80a6 	beq.w	8004ba4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a58:	4b5b      	ldr	r3, [pc, #364]	@ (8004bc8 <HAL_GPIO_Init+0x2e4>)
 8004a5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a5c:	4a5a      	ldr	r2, [pc, #360]	@ (8004bc8 <HAL_GPIO_Init+0x2e4>)
 8004a5e:	f043 0301 	orr.w	r3, r3, #1
 8004a62:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a64:	4b58      	ldr	r3, [pc, #352]	@ (8004bc8 <HAL_GPIO_Init+0x2e4>)
 8004a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	60bb      	str	r3, [r7, #8]
 8004a6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a70:	4a56      	ldr	r2, [pc, #344]	@ (8004bcc <HAL_GPIO_Init+0x2e8>)
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	089b      	lsrs	r3, r3, #2
 8004a76:	3302      	adds	r3, #2
 8004a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f003 0303 	and.w	r3, r3, #3
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	220f      	movs	r2, #15
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	4013      	ands	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004a9a:	d01f      	beq.n	8004adc <HAL_GPIO_Init+0x1f8>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8004bd0 <HAL_GPIO_Init+0x2ec>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d019      	beq.n	8004ad8 <HAL_GPIO_Init+0x1f4>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a4b      	ldr	r2, [pc, #300]	@ (8004bd4 <HAL_GPIO_Init+0x2f0>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d013      	beq.n	8004ad4 <HAL_GPIO_Init+0x1f0>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a4a      	ldr	r2, [pc, #296]	@ (8004bd8 <HAL_GPIO_Init+0x2f4>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d00d      	beq.n	8004ad0 <HAL_GPIO_Init+0x1ec>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a49      	ldr	r2, [pc, #292]	@ (8004bdc <HAL_GPIO_Init+0x2f8>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d007      	beq.n	8004acc <HAL_GPIO_Init+0x1e8>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a48      	ldr	r2, [pc, #288]	@ (8004be0 <HAL_GPIO_Init+0x2fc>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d101      	bne.n	8004ac8 <HAL_GPIO_Init+0x1e4>
 8004ac4:	2305      	movs	r3, #5
 8004ac6:	e00a      	b.n	8004ade <HAL_GPIO_Init+0x1fa>
 8004ac8:	2306      	movs	r3, #6
 8004aca:	e008      	b.n	8004ade <HAL_GPIO_Init+0x1fa>
 8004acc:	2304      	movs	r3, #4
 8004ace:	e006      	b.n	8004ade <HAL_GPIO_Init+0x1fa>
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e004      	b.n	8004ade <HAL_GPIO_Init+0x1fa>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e002      	b.n	8004ade <HAL_GPIO_Init+0x1fa>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e000      	b.n	8004ade <HAL_GPIO_Init+0x1fa>
 8004adc:	2300      	movs	r3, #0
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	f002 0203 	and.w	r2, r2, #3
 8004ae4:	0092      	lsls	r2, r2, #2
 8004ae6:	4093      	lsls	r3, r2
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004aee:	4937      	ldr	r1, [pc, #220]	@ (8004bcc <HAL_GPIO_Init+0x2e8>)
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	089b      	lsrs	r3, r3, #2
 8004af4:	3302      	adds	r3, #2
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004afc:	4b39      	ldr	r3, [pc, #228]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004b20:	4a30      	ldr	r2, [pc, #192]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004b26:	4b2f      	ldr	r3, [pc, #188]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	43db      	mvns	r3, r3
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	4013      	ands	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004b4a:	4a26      	ldr	r2, [pc, #152]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004b50:	4b24      	ldr	r3, [pc, #144]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	43db      	mvns	r3, r3
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b74:	4a1b      	ldr	r2, [pc, #108]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	43db      	mvns	r3, r3
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	4013      	ands	r3, r2
 8004b88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b9e:	4a11      	ldr	r2, [pc, #68]	@ (8004be4 <HAL_GPIO_Init+0x300>)
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f47f ae9d 	bne.w	80048f4 <HAL_GPIO_Init+0x10>
  }
}
 8004bba:	bf00      	nop
 8004bbc:	bf00      	nop
 8004bbe:	371c      	adds	r7, #28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	40010000 	.word	0x40010000
 8004bd0:	48000400 	.word	0x48000400
 8004bd4:	48000800 	.word	0x48000800
 8004bd8:	48000c00 	.word	0x48000c00
 8004bdc:	48001000 	.word	0x48001000
 8004be0:	48001400 	.word	0x48001400
 8004be4:	40010400 	.word	0x40010400

08004be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	807b      	strh	r3, [r7, #2]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bf8:	787b      	ldrb	r3, [r7, #1]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004bfe:	887a      	ldrh	r2, [r7, #2]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004c04:	e002      	b.n	8004c0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004c06:	887a      	ldrh	r2, [r7, #2]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	460b      	mov	r3, r1
 8004c22:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004c2a:	887a      	ldrh	r2, [r7, #2]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4013      	ands	r3, r2
 8004c30:	041a      	lsls	r2, r3, #16
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	43d9      	mvns	r1, r3
 8004c36:	887b      	ldrh	r3, [r7, #2]
 8004c38:	400b      	ands	r3, r1
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	619a      	str	r2, [r3, #24]
}
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e08d      	b.n	8004d7a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d106      	bne.n	8004c78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fc fe3e 	bl	80018f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2224      	movs	r2, #36	@ 0x24
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0201 	bic.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689a      	ldr	r2, [r3, #8]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d107      	bne.n	8004cc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689a      	ldr	r2, [r3, #8]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cc2:	609a      	str	r2, [r3, #8]
 8004cc4:	e006      	b.n	8004cd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689a      	ldr	r2, [r3, #8]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004cd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d108      	bne.n	8004cee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cea:	605a      	str	r2, [r3, #4]
 8004cec:	e007      	b.n	8004cfe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cfc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004d0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d10:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68da      	ldr	r2, [r3, #12]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	691a      	ldr	r2, [r3, #16]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	69d9      	ldr	r1, [r3, #28]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1a      	ldr	r2, [r3, #32]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f042 0201 	orr.w	r2, r2, #1
 8004d5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
	...

08004d84 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b088      	sub	sp, #32
 8004d88:	af02      	add	r7, sp, #8
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	4608      	mov	r0, r1
 8004d8e:	4611      	mov	r1, r2
 8004d90:	461a      	mov	r2, r3
 8004d92:	4603      	mov	r3, r0
 8004d94:	817b      	strh	r3, [r7, #10]
 8004d96:	460b      	mov	r3, r1
 8004d98:	813b      	strh	r3, [r7, #8]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b20      	cmp	r3, #32
 8004da8:	f040 80f9 	bne.w	8004f9e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <HAL_I2C_Mem_Write+0x34>
 8004db2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d105      	bne.n	8004dc4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dbe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e0ed      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d101      	bne.n	8004dd2 <HAL_I2C_Mem_Write+0x4e>
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e0e6      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004dda:	f7fd f8bd 	bl	8001f58 <HAL_GetTick>
 8004dde:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	2319      	movs	r3, #25
 8004de6:	2201      	movs	r2, #1
 8004de8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 fac3 	bl	8005378 <I2C_WaitOnFlagUntilTimeout>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e0d1      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2221      	movs	r2, #33	@ 0x21
 8004e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2240      	movs	r2, #64	@ 0x40
 8004e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a3a      	ldr	r2, [r7, #32]
 8004e16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e24:	88f8      	ldrh	r0, [r7, #6]
 8004e26:	893a      	ldrh	r2, [r7, #8]
 8004e28:	8979      	ldrh	r1, [r7, #10]
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	9301      	str	r3, [sp, #4]
 8004e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	4603      	mov	r3, r0
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f000 f9d3 	bl	80051e0 <I2C_RequestMemoryWrite>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d005      	beq.n	8004e4c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e0a9      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	2bff      	cmp	r3, #255	@ 0xff
 8004e54:	d90e      	bls.n	8004e74 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	22ff      	movs	r2, #255	@ 0xff
 8004e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	8979      	ldrh	r1, [r7, #10]
 8004e64:	2300      	movs	r3, #0
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 fc47 	bl	8005700 <I2C_TransferConfig>
 8004e72:	e00f      	b.n	8004e94 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e82:	b2da      	uxtb	r2, r3
 8004e84:	8979      	ldrh	r1, [r7, #10]
 8004e86:	2300      	movs	r3, #0
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 fc36 	bl	8005700 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 fac6 	bl	800542a <I2C_WaitOnTXISFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e07b      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	781a      	ldrb	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d034      	beq.n	8004f4c <HAL_I2C_Mem_Write+0x1c8>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d130      	bne.n	8004f4c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	2180      	movs	r1, #128	@ 0x80
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 fa3f 	bl	8005378 <I2C_WaitOnFlagUntilTimeout>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e04d      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2bff      	cmp	r3, #255	@ 0xff
 8004f0c:	d90e      	bls.n	8004f2c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	22ff      	movs	r2, #255	@ 0xff
 8004f12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	8979      	ldrh	r1, [r7, #10]
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 fbeb 	bl	8005700 <I2C_TransferConfig>
 8004f2a:	e00f      	b.n	8004f4c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	8979      	ldrh	r1, [r7, #10]
 8004f3e:	2300      	movs	r3, #0
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 fbda 	bl	8005700 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d19e      	bne.n	8004e94 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 faac 	bl	80054b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e01a      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2220      	movs	r2, #32
 8004f70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6859      	ldr	r1, [r3, #4]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <HAL_I2C_Mem_Write+0x224>)
 8004f7e:	400b      	ands	r3, r1
 8004f80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2220      	movs	r2, #32
 8004f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	e000      	b.n	8004fa0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004f9e:	2302      	movs	r3, #2
  }
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3718      	adds	r7, #24
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	fe00e800 	.word	0xfe00e800

08004fac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b088      	sub	sp, #32
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	4611      	mov	r1, r2
 8004fb8:	461a      	mov	r2, r3
 8004fba:	4603      	mov	r3, r0
 8004fbc:	817b      	strh	r3, [r7, #10]
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	813b      	strh	r3, [r7, #8]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b20      	cmp	r3, #32
 8004fd0:	f040 80fd 	bne.w	80051ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d002      	beq.n	8004fe0 <HAL_I2C_Mem_Read+0x34>
 8004fda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d105      	bne.n	8004fec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fe6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0f1      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d101      	bne.n	8004ffa <HAL_I2C_Mem_Read+0x4e>
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	e0ea      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005002:	f7fc ffa9 	bl	8001f58 <HAL_GetTick>
 8005006:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	2319      	movs	r3, #25
 800500e:	2201      	movs	r2, #1
 8005010:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 f9af 	bl	8005378 <I2C_WaitOnFlagUntilTimeout>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e0d5      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2222      	movs	r2, #34	@ 0x22
 8005028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2240      	movs	r2, #64	@ 0x40
 8005030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a3a      	ldr	r2, [r7, #32]
 800503e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005044:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800504c:	88f8      	ldrh	r0, [r7, #6]
 800504e:	893a      	ldrh	r2, [r7, #8]
 8005050:	8979      	ldrh	r1, [r7, #10]
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	9301      	str	r3, [sp, #4]
 8005056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	4603      	mov	r3, r0
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 f913 	bl	8005288 <I2C_RequestMemoryRead>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e0ad      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005078:	b29b      	uxth	r3, r3
 800507a:	2bff      	cmp	r3, #255	@ 0xff
 800507c:	d90e      	bls.n	800509c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	22ff      	movs	r2, #255	@ 0xff
 8005082:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005088:	b2da      	uxtb	r2, r3
 800508a:	8979      	ldrh	r1, [r7, #10]
 800508c:	4b52      	ldr	r3, [pc, #328]	@ (80051d8 <HAL_I2C_Mem_Read+0x22c>)
 800508e:	9300      	str	r3, [sp, #0]
 8005090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 fb33 	bl	8005700 <I2C_TransferConfig>
 800509a:	e00f      	b.n	80050bc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050aa:	b2da      	uxtb	r2, r3
 80050ac:	8979      	ldrh	r1, [r7, #10]
 80050ae:	4b4a      	ldr	r3, [pc, #296]	@ (80051d8 <HAL_I2C_Mem_Read+0x22c>)
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 fb22 	bl	8005700 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c2:	2200      	movs	r2, #0
 80050c4:	2104      	movs	r1, #4
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f000 f956 	bl	8005378 <I2C_WaitOnFlagUntilTimeout>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e07c      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800510c:	b29b      	uxth	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d034      	beq.n	800517c <HAL_I2C_Mem_Read+0x1d0>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005116:	2b00      	cmp	r3, #0
 8005118:	d130      	bne.n	800517c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005120:	2200      	movs	r2, #0
 8005122:	2180      	movs	r1, #128	@ 0x80
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 f927 	bl	8005378 <I2C_WaitOnFlagUntilTimeout>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e04d      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005138:	b29b      	uxth	r3, r3
 800513a:	2bff      	cmp	r3, #255	@ 0xff
 800513c:	d90e      	bls.n	800515c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	22ff      	movs	r2, #255	@ 0xff
 8005142:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005148:	b2da      	uxtb	r2, r3
 800514a:	8979      	ldrh	r1, [r7, #10]
 800514c:	2300      	movs	r3, #0
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 fad3 	bl	8005700 <I2C_TransferConfig>
 800515a:	e00f      	b.n	800517c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800516a:	b2da      	uxtb	r2, r3
 800516c:	8979      	ldrh	r1, [r7, #10]
 800516e:	2300      	movs	r3, #0
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 fac2 	bl	8005700 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005180:	b29b      	uxth	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d19a      	bne.n	80050bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f994 	bl	80054b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e01a      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2220      	movs	r2, #32
 80051a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6859      	ldr	r1, [r3, #4]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	4b0b      	ldr	r3, [pc, #44]	@ (80051dc <HAL_I2C_Mem_Read+0x230>)
 80051ae:	400b      	ands	r3, r1
 80051b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051ca:	2300      	movs	r3, #0
 80051cc:	e000      	b.n	80051d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80051ce:	2302      	movs	r3, #2
  }
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3718      	adds	r7, #24
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	80002400 	.word	0x80002400
 80051dc:	fe00e800 	.word	0xfe00e800

080051e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af02      	add	r7, sp, #8
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	4608      	mov	r0, r1
 80051ea:	4611      	mov	r1, r2
 80051ec:	461a      	mov	r2, r3
 80051ee:	4603      	mov	r3, r0
 80051f0:	817b      	strh	r3, [r7, #10]
 80051f2:	460b      	mov	r3, r1
 80051f4:	813b      	strh	r3, [r7, #8]
 80051f6:	4613      	mov	r3, r2
 80051f8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	b2da      	uxtb	r2, r3
 80051fe:	8979      	ldrh	r1, [r7, #10]
 8005200:	4b20      	ldr	r3, [pc, #128]	@ (8005284 <I2C_RequestMemoryWrite+0xa4>)
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 fa79 	bl	8005700 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	69b9      	ldr	r1, [r7, #24]
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f000 f909 	bl	800542a <I2C_WaitOnTXISFlagUntilTimeout>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e02c      	b.n	800527c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005222:	88fb      	ldrh	r3, [r7, #6]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d105      	bne.n	8005234 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005228:	893b      	ldrh	r3, [r7, #8]
 800522a:	b2da      	uxtb	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	629a      	str	r2, [r3, #40]	@ 0x28
 8005232:	e015      	b.n	8005260 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005234:	893b      	ldrh	r3, [r7, #8]
 8005236:	0a1b      	lsrs	r3, r3, #8
 8005238:	b29b      	uxth	r3, r3
 800523a:	b2da      	uxtb	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005242:	69fa      	ldr	r2, [r7, #28]
 8005244:	69b9      	ldr	r1, [r7, #24]
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f000 f8ef 	bl	800542a <I2C_WaitOnTXISFlagUntilTimeout>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e012      	b.n	800527c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005256:	893b      	ldrh	r3, [r7, #8]
 8005258:	b2da      	uxtb	r2, r3
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	2200      	movs	r2, #0
 8005268:	2180      	movs	r1, #128	@ 0x80
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 f884 	bl	8005378 <I2C_WaitOnFlagUntilTimeout>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	80002000 	.word	0x80002000

08005288 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af02      	add	r7, sp, #8
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	4608      	mov	r0, r1
 8005292:	4611      	mov	r1, r2
 8005294:	461a      	mov	r2, r3
 8005296:	4603      	mov	r3, r0
 8005298:	817b      	strh	r3, [r7, #10]
 800529a:	460b      	mov	r3, r1
 800529c:	813b      	strh	r3, [r7, #8]
 800529e:	4613      	mov	r3, r2
 80052a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80052a2:	88fb      	ldrh	r3, [r7, #6]
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	8979      	ldrh	r1, [r7, #10]
 80052a8:	4b20      	ldr	r3, [pc, #128]	@ (800532c <I2C_RequestMemoryRead+0xa4>)
 80052aa:	9300      	str	r3, [sp, #0]
 80052ac:	2300      	movs	r3, #0
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 fa26 	bl	8005700 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b4:	69fa      	ldr	r2, [r7, #28]
 80052b6:	69b9      	ldr	r1, [r7, #24]
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 f8b6 	bl	800542a <I2C_WaitOnTXISFlagUntilTimeout>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e02c      	b.n	8005322 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052c8:	88fb      	ldrh	r3, [r7, #6]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d105      	bne.n	80052da <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052ce:	893b      	ldrh	r3, [r7, #8]
 80052d0:	b2da      	uxtb	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80052d8:	e015      	b.n	8005306 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052da:	893b      	ldrh	r3, [r7, #8]
 80052dc:	0a1b      	lsrs	r3, r3, #8
 80052de:	b29b      	uxth	r3, r3
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052e8:	69fa      	ldr	r2, [r7, #28]
 80052ea:	69b9      	ldr	r1, [r7, #24]
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f000 f89c 	bl	800542a <I2C_WaitOnTXISFlagUntilTimeout>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e012      	b.n	8005322 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052fc:	893b      	ldrh	r3, [r7, #8]
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	2200      	movs	r2, #0
 800530e:	2140      	movs	r1, #64	@ 0x40
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f000 f831 	bl	8005378 <I2C_WaitOnFlagUntilTimeout>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	80002000 	.word	0x80002000

08005330 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b02      	cmp	r3, #2
 8005344:	d103      	bne.n	800534e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2200      	movs	r2, #0
 800534c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b01      	cmp	r3, #1
 800535a:	d007      	beq.n	800536c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699a      	ldr	r2, [r3, #24]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f042 0201 	orr.w	r2, r2, #1
 800536a:	619a      	str	r2, [r3, #24]
  }
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	603b      	str	r3, [r7, #0]
 8005384:	4613      	mov	r3, r2
 8005386:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005388:	e03b      	b.n	8005402 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800538a:	69ba      	ldr	r2, [r7, #24]
 800538c:	6839      	ldr	r1, [r7, #0]
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 f8d6 	bl	8005540 <I2C_IsErrorOccurred>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e041      	b.n	8005422 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a4:	d02d      	beq.n	8005402 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a6:	f7fc fdd7 	bl	8001f58 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d302      	bcc.n	80053bc <I2C_WaitOnFlagUntilTimeout+0x44>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d122      	bne.n	8005402 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	699a      	ldr	r2, [r3, #24]
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	4013      	ands	r3, r2
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	bf0c      	ite	eq
 80053cc:	2301      	moveq	r3, #1
 80053ce:	2300      	movne	r3, #0
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	461a      	mov	r2, r3
 80053d4:	79fb      	ldrb	r3, [r7, #7]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d113      	bne.n	8005402 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053de:	f043 0220 	orr.w	r2, r3, #32
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e00f      	b.n	8005422 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	699a      	ldr	r2, [r3, #24]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4013      	ands	r3, r2
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	429a      	cmp	r2, r3
 8005410:	bf0c      	ite	eq
 8005412:	2301      	moveq	r3, #1
 8005414:	2300      	movne	r3, #0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	461a      	mov	r2, r3
 800541a:	79fb      	ldrb	r3, [r7, #7]
 800541c:	429a      	cmp	r2, r3
 800541e:	d0b4      	beq.n	800538a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}

0800542a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800542a:	b580      	push	{r7, lr}
 800542c:	b084      	sub	sp, #16
 800542e:	af00      	add	r7, sp, #0
 8005430:	60f8      	str	r0, [r7, #12]
 8005432:	60b9      	str	r1, [r7, #8]
 8005434:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005436:	e033      	b.n	80054a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	68b9      	ldr	r1, [r7, #8]
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f000 f87f 	bl	8005540 <I2C_IsErrorOccurred>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e031      	b.n	80054b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005452:	d025      	beq.n	80054a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005454:	f7fc fd80 	bl	8001f58 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	429a      	cmp	r2, r3
 8005462:	d302      	bcc.n	800546a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d11a      	bne.n	80054a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b02      	cmp	r3, #2
 8005476:	d013      	beq.n	80054a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800547c:	f043 0220 	orr.w	r2, r3, #32
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2220      	movs	r2, #32
 8005488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e007      	b.n	80054b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d1c4      	bne.n	8005438 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054c4:	e02f      	b.n	8005526 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	68b9      	ldr	r1, [r7, #8]
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f000 f838 	bl	8005540 <I2C_IsErrorOccurred>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d001      	beq.n	80054da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e02d      	b.n	8005536 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054da:	f7fc fd3d 	bl	8001f58 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d302      	bcc.n	80054f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d11a      	bne.n	8005526 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	f003 0320 	and.w	r3, r3, #32
 80054fa:	2b20      	cmp	r3, #32
 80054fc:	d013      	beq.n	8005526 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005502:	f043 0220 	orr.w	r2, r3, #32
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2220      	movs	r2, #32
 800550e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e007      	b.n	8005536 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	f003 0320 	and.w	r3, r3, #32
 8005530:	2b20      	cmp	r3, #32
 8005532:	d1c8      	bne.n	80054c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
	...

08005540 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b08a      	sub	sp, #40	@ 0x28
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800554c:	2300      	movs	r3, #0
 800554e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800555a:	2300      	movs	r3, #0
 800555c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	f003 0310 	and.w	r3, r3, #16
 8005568:	2b00      	cmp	r3, #0
 800556a:	d068      	beq.n	800563e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2210      	movs	r2, #16
 8005572:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005574:	e049      	b.n	800560a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557c:	d045      	beq.n	800560a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800557e:	f7fc fceb 	bl	8001f58 <HAL_GetTick>
 8005582:	4602      	mov	r2, r0
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	68ba      	ldr	r2, [r7, #8]
 800558a:	429a      	cmp	r2, r3
 800558c:	d302      	bcc.n	8005594 <I2C_IsErrorOccurred+0x54>
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d13a      	bne.n	800560a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800559e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055b6:	d121      	bne.n	80055fc <I2C_IsErrorOccurred+0xbc>
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055be:	d01d      	beq.n	80055fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80055c0:	7cfb      	ldrb	r3, [r7, #19]
 80055c2:	2b20      	cmp	r3, #32
 80055c4:	d01a      	beq.n	80055fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80055d6:	f7fc fcbf 	bl	8001f58 <HAL_GetTick>
 80055da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055dc:	e00e      	b.n	80055fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80055de:	f7fc fcbb 	bl	8001f58 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b19      	cmp	r3, #25
 80055ea:	d907      	bls.n	80055fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80055ec:	6a3b      	ldr	r3, [r7, #32]
 80055ee:	f043 0320 	orr.w	r3, r3, #32
 80055f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80055fa:	e006      	b.n	800560a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	f003 0320 	and.w	r3, r3, #32
 8005606:	2b20      	cmp	r3, #32
 8005608:	d1e9      	bne.n	80055de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	f003 0320 	and.w	r3, r3, #32
 8005614:	2b20      	cmp	r3, #32
 8005616:	d003      	beq.n	8005620 <I2C_IsErrorOccurred+0xe0>
 8005618:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800561c:	2b00      	cmp	r3, #0
 800561e:	d0aa      	beq.n	8005576 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005620:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005624:	2b00      	cmp	r3, #0
 8005626:	d103      	bne.n	8005630 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2220      	movs	r2, #32
 800562e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	f043 0304 	orr.w	r3, r3, #4
 8005636:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00b      	beq.n	8005668 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005650:	6a3b      	ldr	r3, [r7, #32]
 8005652:	f043 0301 	orr.w	r3, r3, #1
 8005656:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005660:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00b      	beq.n	800568a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	f043 0308 	orr.w	r3, r3, #8
 8005678:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005682:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00b      	beq.n	80056ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005694:	6a3b      	ldr	r3, [r7, #32]
 8005696:	f043 0302 	orr.w	r3, r3, #2
 800569a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80056ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d01c      	beq.n	80056ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f7ff fe3b 	bl	8005330 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	6859      	ldr	r1, [r3, #4]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	4b0d      	ldr	r3, [pc, #52]	@ (80056fc <I2C_IsErrorOccurred+0x1bc>)
 80056c6:	400b      	ands	r3, r1
 80056c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056ce:	6a3b      	ldr	r3, [r7, #32]
 80056d0:	431a      	orrs	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2220      	movs	r2, #32
 80056da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80056ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3728      	adds	r7, #40	@ 0x28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	fe00e800 	.word	0xfe00e800

08005700 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	607b      	str	r3, [r7, #4]
 800570a:	460b      	mov	r3, r1
 800570c:	817b      	strh	r3, [r7, #10]
 800570e:	4613      	mov	r3, r2
 8005710:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005712:	897b      	ldrh	r3, [r7, #10]
 8005714:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005718:	7a7b      	ldrb	r3, [r7, #9]
 800571a:	041b      	lsls	r3, r3, #16
 800571c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005720:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	4313      	orrs	r3, r2
 800572a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800572e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	0d5b      	lsrs	r3, r3, #21
 800573a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800573e:	4b08      	ldr	r3, [pc, #32]	@ (8005760 <I2C_TransferConfig+0x60>)
 8005740:	430b      	orrs	r3, r1
 8005742:	43db      	mvns	r3, r3
 8005744:	ea02 0103 	and.w	r1, r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	430a      	orrs	r2, r1
 8005750:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005752:	bf00      	nop
 8005754:	371c      	adds	r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	03ff63ff 	.word	0x03ff63ff

08005764 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b20      	cmp	r3, #32
 8005778:	d138      	bne.n	80057ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005780:	2b01      	cmp	r3, #1
 8005782:	d101      	bne.n	8005788 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005784:	2302      	movs	r3, #2
 8005786:	e032      	b.n	80057ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2224      	movs	r2, #36	@ 0x24
 8005794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6819      	ldr	r1, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	683a      	ldr	r2, [r7, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f042 0201 	orr.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2220      	movs	r2, #32
 80057dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057e8:	2300      	movs	r3, #0
 80057ea:	e000      	b.n	80057ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057ec:	2302      	movs	r3, #2
  }
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	370c      	adds	r7, #12
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr

080057fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b085      	sub	sp, #20
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
 8005802:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b20      	cmp	r3, #32
 800580e:	d139      	bne.n	8005884 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005816:	2b01      	cmp	r3, #1
 8005818:	d101      	bne.n	800581e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800581a:	2302      	movs	r3, #2
 800581c:	e033      	b.n	8005886 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2224      	movs	r2, #36	@ 0x24
 800582a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 0201 	bic.w	r2, r2, #1
 800583c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800584c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	021b      	lsls	r3, r3, #8
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	4313      	orrs	r3, r2
 8005856:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0201 	orr.w	r2, r2, #1
 800586e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2220      	movs	r2, #32
 8005874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005880:	2300      	movs	r3, #0
 8005882:	e000      	b.n	8005886 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005884:	2302      	movs	r3, #2
  }
}
 8005886:	4618      	mov	r0, r3
 8005888:	3714      	adds	r7, #20
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr

08005892 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b084      	sub	sp, #16
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d101      	bne.n	80058a4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e041      	b.n	8005928 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80058ac:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f245 5255 	movw	r2, #21845	@ 0x5555
 80058b6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	6852      	ldr	r2, [r2, #4]
 80058c0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	6892      	ldr	r2, [r2, #8]
 80058ca:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80058cc:	f7fc fb44 	bl	8001f58 <HAL_GetTick>
 80058d0:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80058d2:	e00f      	b.n	80058f4 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80058d4:	f7fc fb40 	bl	8001f58 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b31      	cmp	r3, #49	@ 0x31
 80058e0:	d908      	bls.n	80058f4 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f003 0307 	and.w	r3, r3, #7
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d001      	beq.n	80058f4 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e019      	b.n	8005928 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f003 0307 	and.w	r3, r3, #7
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1e8      	bne.n	80058d4 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	429a      	cmp	r2, r3
 800590e:	d005      	beq.n	800591c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	68d2      	ldr	r2, [r2, #12]
 8005918:	611a      	str	r2, [r3, #16]
 800591a:	e004      	b.n	8005926 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005924:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005940:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e0c0      	b.n	8005ae4 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b00      	cmp	r3, #0
 800596c:	d106      	bne.n	800597c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f007 fc12 	bl	800d1a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2203      	movs	r2, #3
 8005980:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4618      	mov	r0, r3
 800598a:	f003 ff92 	bl	80098b2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800598e:	2300      	movs	r3, #0
 8005990:	73fb      	strb	r3, [r7, #15]
 8005992:	e03e      	b.n	8005a12 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005994:	7bfa      	ldrb	r2, [r7, #15]
 8005996:	6879      	ldr	r1, [r7, #4]
 8005998:	4613      	mov	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4413      	add	r3, r2
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	440b      	add	r3, r1
 80059a2:	3311      	adds	r3, #17
 80059a4:	2201      	movs	r2, #1
 80059a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80059a8:	7bfa      	ldrb	r2, [r7, #15]
 80059aa:	6879      	ldr	r1, [r7, #4]
 80059ac:	4613      	mov	r3, r2
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	4413      	add	r3, r2
 80059b2:	00db      	lsls	r3, r3, #3
 80059b4:	440b      	add	r3, r1
 80059b6:	3310      	adds	r3, #16
 80059b8:	7bfa      	ldrb	r2, [r7, #15]
 80059ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80059bc:	7bfa      	ldrb	r2, [r7, #15]
 80059be:	6879      	ldr	r1, [r7, #4]
 80059c0:	4613      	mov	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4413      	add	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	440b      	add	r3, r1
 80059ca:	3313      	adds	r3, #19
 80059cc:	2200      	movs	r2, #0
 80059ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80059d0:	7bfa      	ldrb	r2, [r7, #15]
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	4613      	mov	r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	4413      	add	r3, r2
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	440b      	add	r3, r1
 80059de:	3320      	adds	r3, #32
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80059e4:	7bfa      	ldrb	r2, [r7, #15]
 80059e6:	6879      	ldr	r1, [r7, #4]
 80059e8:	4613      	mov	r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	00db      	lsls	r3, r3, #3
 80059f0:	440b      	add	r3, r1
 80059f2:	3324      	adds	r3, #36	@ 0x24
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
 80059fa:	6879      	ldr	r1, [r7, #4]
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	4613      	mov	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	00db      	lsls	r3, r3, #3
 8005a06:	440b      	add	r3, r1
 8005a08:	2200      	movs	r2, #0
 8005a0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	73fb      	strb	r3, [r7, #15]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	791b      	ldrb	r3, [r3, #4]
 8005a16:	7bfa      	ldrb	r2, [r7, #15]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d3bb      	bcc.n	8005994 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	73fb      	strb	r3, [r7, #15]
 8005a20:	e044      	b.n	8005aac <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005a22:	7bfa      	ldrb	r2, [r7, #15]
 8005a24:	6879      	ldr	r1, [r7, #4]
 8005a26:	4613      	mov	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	4413      	add	r3, r2
 8005a2c:	00db      	lsls	r3, r3, #3
 8005a2e:	440b      	add	r3, r1
 8005a30:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005a34:	2200      	movs	r2, #0
 8005a36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005a38:	7bfa      	ldrb	r2, [r7, #15]
 8005a3a:	6879      	ldr	r1, [r7, #4]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	4413      	add	r3, r2
 8005a42:	00db      	lsls	r3, r3, #3
 8005a44:	440b      	add	r3, r1
 8005a46:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005a4a:	7bfa      	ldrb	r2, [r7, #15]
 8005a4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005a4e:	7bfa      	ldrb	r2, [r7, #15]
 8005a50:	6879      	ldr	r1, [r7, #4]
 8005a52:	4613      	mov	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4413      	add	r3, r2
 8005a58:	00db      	lsls	r3, r3, #3
 8005a5a:	440b      	add	r3, r1
 8005a5c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005a60:	2200      	movs	r2, #0
 8005a62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005a64:	7bfa      	ldrb	r2, [r7, #15]
 8005a66:	6879      	ldr	r1, [r7, #4]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	4413      	add	r3, r2
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	440b      	add	r3, r1
 8005a72:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005a76:	2200      	movs	r2, #0
 8005a78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a7a:	7bfa      	ldrb	r2, [r7, #15]
 8005a7c:	6879      	ldr	r1, [r7, #4]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	4413      	add	r3, r2
 8005a84:	00db      	lsls	r3, r3, #3
 8005a86:	440b      	add	r3, r1
 8005a88:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a90:	7bfa      	ldrb	r2, [r7, #15]
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	4613      	mov	r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	440b      	add	r3, r1
 8005a9e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005aa6:	7bfb      	ldrb	r3, [r7, #15]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	73fb      	strb	r3, [r7, #15]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	791b      	ldrb	r3, [r3, #4]
 8005ab0:	7bfa      	ldrb	r2, [r7, #15]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d3b5      	bcc.n	8005a22 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6818      	ldr	r0, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3304      	adds	r3, #4
 8005abe:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005ac2:	f003 ff11 	bl	80098e8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	7a9b      	ldrb	r3, [r3, #10]
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d102      	bne.n	8005ae2 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f001 fc0e 	bl	80072fe <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d101      	bne.n	8005b02 <HAL_PCD_Start+0x16>
 8005afe:	2302      	movs	r3, #2
 8005b00:	e012      	b.n	8005b28 <HAL_PCD_Start+0x3c>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f003 feb8 	bl	8009884 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f005 fc95 	bl	800b448 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3708      	adds	r7, #8
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f005 fc9a 	bl	800b476 <USB_ReadInterrupts>
 8005b42:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fb06 	bl	8006160 <PCD_EP_ISR_Handler>

    return;
 8005b54:	e110      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d013      	beq.n	8005b88 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b72:	b292      	uxth	r2, r2
 8005b74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f007 fba2 	bl	800d2c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005b7e:	2100      	movs	r1, #0
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f8fc 	bl	8005d7e <HAL_PCD_SetAddress>

    return;
 8005b86:	e0f7      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00c      	beq.n	8005bac <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005ba4:	b292      	uxth	r2, r2
 8005ba6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005baa:	e0e5      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00c      	beq.n	8005bd0 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005bc8:	b292      	uxth	r2, r2
 8005bca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005bce:	e0d3      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d034      	beq.n	8005c44 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 0204 	bic.w	r2, r2, #4
 8005bec:	b292      	uxth	r2, r2
 8005bee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f022 0208 	bic.w	r2, r2, #8
 8005c04:	b292      	uxth	r2, r2
 8005c06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d107      	bne.n	8005c24 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f007 fd42 	bl	800d6a8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f007 fb85 	bl	800d334 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c3c:	b292      	uxth	r2, r2
 8005c3e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005c42:	e099      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d027      	beq.n	8005c9e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f042 0208 	orr.w	r2, r2, #8
 8005c60:	b292      	uxth	r2, r2
 8005c62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c78:	b292      	uxth	r2, r2
 8005c7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f042 0204 	orr.w	r2, r2, #4
 8005c90:	b292      	uxth	r2, r2
 8005c92:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f007 fb32 	bl	800d300 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005c9c:	e06c      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d040      	beq.n	8005d2a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cba:	b292      	uxth	r2, r2
 8005cbc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d12b      	bne.n	8005d22 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f042 0204 	orr.w	r2, r2, #4
 8005cdc:	b292      	uxth	r2, r2
 8005cde:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f042 0208 	orr.w	r2, r2, #8
 8005cf4:	b292      	uxth	r2, r2
 8005cf6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	089b      	lsrs	r3, r3, #2
 8005d0e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005d18:	2101      	movs	r1, #1
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f007 fcc4 	bl	800d6a8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005d20:	e02a      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f007 faec 	bl	800d300 <HAL_PCD_SuspendCallback>
    return;
 8005d28:	e026      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00f      	beq.n	8005d54 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d3c:	b29a      	uxth	r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005d46:	b292      	uxth	r2, r2
 8005d48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f007 faaa 	bl	800d2a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005d52:	e011      	b.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00c      	beq.n	8005d78 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d70:	b292      	uxth	r2, r2
 8005d72:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005d76:	bf00      	nop
  }
}
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b082      	sub	sp, #8
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
 8005d86:	460b      	mov	r3, r1
 8005d88:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d101      	bne.n	8005d98 <HAL_PCD_SetAddress+0x1a>
 8005d94:	2302      	movs	r3, #2
 8005d96:	e012      	b.n	8005dbe <HAL_PCD_SetAddress+0x40>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	78fa      	ldrb	r2, [r7, #3]
 8005da4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	78fa      	ldrb	r2, [r7, #3]
 8005dac:	4611      	mov	r1, r2
 8005dae:	4618      	mov	r0, r3
 8005db0:	f005 fb36 	bl	800b420 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b084      	sub	sp, #16
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	4608      	mov	r0, r1
 8005dd0:	4611      	mov	r1, r2
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	70fb      	strb	r3, [r7, #3]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	803b      	strh	r3, [r7, #0]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005de0:	2300      	movs	r3, #0
 8005de2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005de4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	da0e      	bge.n	8005e0a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dec:	78fb      	ldrb	r3, [r7, #3]
 8005dee:	f003 0207 	and.w	r2, r3, #7
 8005df2:	4613      	mov	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4413      	add	r3, r2
 8005df8:	00db      	lsls	r3, r3, #3
 8005dfa:	3310      	adds	r3, #16
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	4413      	add	r3, r2
 8005e00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	705a      	strb	r2, [r3, #1]
 8005e08:	e00e      	b.n	8005e28 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e0a:	78fb      	ldrb	r3, [r7, #3]
 8005e0c:	f003 0207 	and.w	r2, r3, #7
 8005e10:	4613      	mov	r3, r2
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	4413      	add	r3, r2
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	4413      	add	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005e28:	78fb      	ldrb	r3, [r7, #3]
 8005e2a:	f003 0307 	and.w	r3, r3, #7
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005e34:	883b      	ldrh	r3, [r7, #0]
 8005e36:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	78ba      	ldrb	r2, [r7, #2]
 8005e42:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005e44:	78bb      	ldrb	r3, [r7, #2]
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d102      	bne.n	8005e50 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d101      	bne.n	8005e5e <HAL_PCD_EP_Open+0x98>
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	e00e      	b.n	8005e7c <HAL_PCD_EP_Open+0xb6>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68f9      	ldr	r1, [r7, #12]
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f003 fd59 	bl	8009924 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8005e7a:	7afb      	ldrb	r3, [r7, #11]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3710      	adds	r7, #16
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	da0e      	bge.n	8005eb6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e98:	78fb      	ldrb	r3, [r7, #3]
 8005e9a:	f003 0207 	and.w	r2, r3, #7
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4413      	add	r3, r2
 8005ea4:	00db      	lsls	r3, r3, #3
 8005ea6:	3310      	adds	r3, #16
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	4413      	add	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	705a      	strb	r2, [r3, #1]
 8005eb4:	e00e      	b.n	8005ed4 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005eb6:	78fb      	ldrb	r3, [r7, #3]
 8005eb8:	f003 0207 	and.w	r2, r3, #7
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	4413      	add	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ed4:	78fb      	ldrb	r3, [r7, #3]
 8005ed6:	f003 0307 	and.w	r3, r3, #7
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d101      	bne.n	8005eee <HAL_PCD_EP_Close+0x6a>
 8005eea:	2302      	movs	r3, #2
 8005eec:	e00e      	b.n	8005f0c <HAL_PCD_EP_Close+0x88>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68f9      	ldr	r1, [r7, #12]
 8005efc:	4618      	mov	r0, r3
 8005efe:	f004 f9f9 	bl	800a2f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b086      	sub	sp, #24
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	607a      	str	r2, [r7, #4]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	460b      	mov	r3, r1
 8005f22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f24:	7afb      	ldrb	r3, [r7, #11]
 8005f26:	f003 0207 	and.w	r2, r3, #7
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	00db      	lsls	r3, r3, #3
 8005f32:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4413      	add	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	683a      	ldr	r2, [r7, #0]
 8005f46:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	2200      	movs	r2, #0
 8005f52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f54:	7afb      	ldrb	r3, [r7, #11]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6979      	ldr	r1, [r7, #20]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f004 fbb1 	bl	800a6ce <USB_EPStartXfer>

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3718      	adds	r7, #24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}

08005f76 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005f76:	b480      	push	{r7}
 8005f78:	b083      	sub	sp, #12
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
 8005f7e:	460b      	mov	r3, r1
 8005f80:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005f82:	78fb      	ldrb	r3, [r7, #3]
 8005f84:	f003 0207 	and.w	r2, r3, #7
 8005f88:	6879      	ldr	r1, [r7, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	440b      	add	r3, r1
 8005f94:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8005f98:	681b      	ldr	r3, [r3, #0]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	370c      	adds	r7, #12
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr

08005fa6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005fa6:	b580      	push	{r7, lr}
 8005fa8:	b086      	sub	sp, #24
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	60f8      	str	r0, [r7, #12]
 8005fae:	607a      	str	r2, [r7, #4]
 8005fb0:	603b      	str	r3, [r7, #0]
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fb6:	7afb      	ldrb	r3, [r7, #11]
 8005fb8:	f003 0207 	and.w	r2, r3, #7
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	4413      	add	r3, r2
 8005fc2:	00db      	lsls	r3, r3, #3
 8005fc4:	3310      	adds	r3, #16
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	4413      	add	r3, r2
 8005fca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	683a      	ldr	r2, [r7, #0]
 8005fd6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	683a      	ldr	r2, [r7, #0]
 8005fe4:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ff2:	7afb      	ldrb	r3, [r7, #11]
 8005ff4:	f003 0307 	and.w	r3, r3, #7
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6979      	ldr	r1, [r7, #20]
 8006004:	4618      	mov	r0, r3
 8006006:	f004 fb62 	bl	800a6ce <USB_EPStartXfer>

  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3718      	adds	r7, #24
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	460b      	mov	r3, r1
 800601e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006020:	78fb      	ldrb	r3, [r7, #3]
 8006022:	f003 0307 	and.w	r3, r3, #7
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	7912      	ldrb	r2, [r2, #4]
 800602a:	4293      	cmp	r3, r2
 800602c:	d901      	bls.n	8006032 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e03e      	b.n	80060b0 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006032:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006036:	2b00      	cmp	r3, #0
 8006038:	da0e      	bge.n	8006058 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800603a:	78fb      	ldrb	r3, [r7, #3]
 800603c:	f003 0207 	and.w	r2, r3, #7
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	00db      	lsls	r3, r3, #3
 8006048:	3310      	adds	r3, #16
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	4413      	add	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2201      	movs	r2, #1
 8006054:	705a      	strb	r2, [r3, #1]
 8006056:	e00c      	b.n	8006072 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006058:	78fa      	ldrb	r2, [r7, #3]
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	00db      	lsls	r3, r3, #3
 8006062:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	4413      	add	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2201      	movs	r2, #1
 8006076:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006078:	78fb      	ldrb	r3, [r7, #3]
 800607a:	f003 0307 	and.w	r3, r3, #7
 800607e:	b2da      	uxtb	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800608a:	2b01      	cmp	r3, #1
 800608c:	d101      	bne.n	8006092 <HAL_PCD_EP_SetStall+0x7e>
 800608e:	2302      	movs	r3, #2
 8006090:	e00e      	b.n	80060b0 <HAL_PCD_EP_SetStall+0x9c>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2201      	movs	r2, #1
 8006096:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68f9      	ldr	r1, [r7, #12]
 80060a0:	4618      	mov	r0, r3
 80060a2:	f005 f8c3 	bl	800b22c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	460b      	mov	r3, r1
 80060c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80060c4:	78fb      	ldrb	r3, [r7, #3]
 80060c6:	f003 030f 	and.w	r3, r3, #15
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	7912      	ldrb	r2, [r2, #4]
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d901      	bls.n	80060d6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e040      	b.n	8006158 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80060d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	da0e      	bge.n	80060fc <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060de:	78fb      	ldrb	r3, [r7, #3]
 80060e0:	f003 0207 	and.w	r2, r3, #7
 80060e4:	4613      	mov	r3, r2
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4413      	add	r3, r2
 80060ea:	00db      	lsls	r3, r3, #3
 80060ec:	3310      	adds	r3, #16
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	4413      	add	r3, r2
 80060f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2201      	movs	r2, #1
 80060f8:	705a      	strb	r2, [r3, #1]
 80060fa:	e00e      	b.n	800611a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	f003 0207 	and.w	r2, r3, #7
 8006102:	4613      	mov	r3, r2
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4413      	add	r3, r2
 8006108:	00db      	lsls	r3, r3, #3
 800610a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	4413      	add	r3, r2
 8006112:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006120:	78fb      	ldrb	r3, [r7, #3]
 8006122:	f003 0307 	and.w	r3, r3, #7
 8006126:	b2da      	uxtb	r2, r3
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006132:	2b01      	cmp	r3, #1
 8006134:	d101      	bne.n	800613a <HAL_PCD_EP_ClrStall+0x82>
 8006136:	2302      	movs	r3, #2
 8006138:	e00e      	b.n	8006158 <HAL_PCD_EP_ClrStall+0xa0>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68f9      	ldr	r1, [r7, #12]
 8006148:	4618      	mov	r0, r3
 800614a:	f005 f8c0 	bl	800b2ce <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b092      	sub	sp, #72	@ 0x48
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006168:	e333      	b.n	80067d2 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006172:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006174:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006176:	b2db      	uxtb	r3, r3
 8006178:	f003 030f 	and.w	r3, r3, #15
 800617c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8006180:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006184:	2b00      	cmp	r3, #0
 8006186:	f040 8108 	bne.w	800639a <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800618a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800618c:	f003 0310 	and.w	r3, r3, #16
 8006190:	2b00      	cmp	r3, #0
 8006192:	d14c      	bne.n	800622e <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	881b      	ldrh	r3, [r3, #0]
 800619a:	b29b      	uxth	r3, r3
 800619c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80061a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061a4:	813b      	strh	r3, [r7, #8]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	893b      	ldrh	r3, [r7, #8]
 80061ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	3310      	adds	r3, #16
 80061bc:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	461a      	mov	r2, r3
 80061ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	00db      	lsls	r3, r3, #3
 80061d0:	4413      	add	r3, r2
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	6812      	ldr	r2, [r2, #0]
 80061d6:	4413      	add	r3, r2
 80061d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80061dc:	881b      	ldrh	r3, [r3, #0]
 80061de:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80061e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80061e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e8:	695a      	ldr	r2, [r3, #20]
 80061ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	441a      	add	r2, r3
 80061f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061f2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80061f4:	2100      	movs	r1, #0
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f007 f83b 	bl	800d272 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	7b1b      	ldrb	r3, [r3, #12]
 8006200:	b2db      	uxtb	r3, r3
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 82e5 	beq.w	80067d2 <PCD_EP_ISR_Handler+0x672>
 8006208:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	2b00      	cmp	r3, #0
 800620e:	f040 82e0 	bne.w	80067d2 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	7b1b      	ldrb	r3, [r3, #12]
 8006216:	b2db      	uxtb	r3, r3
 8006218:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800621c:	b2da      	uxtb	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	731a      	strb	r2, [r3, #12]
 800622c:	e2d1      	b.n	80067d2 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006234:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	881b      	ldrh	r3, [r3, #0]
 800623c:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800623e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006244:	2b00      	cmp	r3, #0
 8006246:	d032      	beq.n	80062ae <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006250:	b29b      	uxth	r3, r3
 8006252:	461a      	mov	r2, r3
 8006254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	00db      	lsls	r3, r3, #3
 800625a:	4413      	add	r3, r2
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6812      	ldr	r2, [r2, #0]
 8006260:	4413      	add	r3, r2
 8006262:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006266:	881b      	ldrh	r3, [r3, #0]
 8006268:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800626c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800626e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6818      	ldr	r0, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800627a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800627c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800627e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006280:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006282:	b29b      	uxth	r3, r3
 8006284:	f005 f94a 	bl	800b51c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	881b      	ldrh	r3, [r3, #0]
 800628e:	b29a      	uxth	r2, r3
 8006290:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006294:	4013      	ands	r3, r2
 8006296:	817b      	strh	r3, [r7, #10]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	897a      	ldrh	r2, [r7, #10]
 800629e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80062a2:	b292      	uxth	r2, r2
 80062a4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f006 ffb6 	bl	800d218 <HAL_PCD_SetupStageCallback>
 80062ac:	e291      	b.n	80067d2 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80062ae:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f280 828d 	bge.w	80067d2 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	881b      	ldrh	r3, [r3, #0]
 80062be:	b29a      	uxth	r2, r3
 80062c0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80062c4:	4013      	ands	r3, r2
 80062c6:	81fb      	strh	r3, [r7, #14]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	89fa      	ldrh	r2, [r7, #14]
 80062ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80062d2:	b292      	uxth	r2, r2
 80062d4:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062de:	b29b      	uxth	r3, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	00db      	lsls	r3, r3, #3
 80062e8:	4413      	add	r3, r2
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	6812      	ldr	r2, [r2, #0]
 80062ee:	4413      	add	r3, r2
 80062f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80062f4:	881b      	ldrh	r3, [r3, #0]
 80062f6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80062fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062fc:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80062fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d019      	beq.n	800633a <PCD_EP_ISR_Handler+0x1da>
 8006306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d015      	beq.n	800633a <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6818      	ldr	r0, [r3, #0]
 8006312:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006314:	6959      	ldr	r1, [r3, #20]
 8006316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006318:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800631a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800631c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800631e:	b29b      	uxth	r3, r3
 8006320:	f005 f8fc 	bl	800b51c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006326:	695a      	ldr	r2, [r3, #20]
 8006328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	441a      	add	r2, r3
 800632e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006330:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006332:	2100      	movs	r1, #0
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f006 ff81 	bl	800d23c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	881b      	ldrh	r3, [r3, #0]
 8006340:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006342:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006344:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006348:	2b00      	cmp	r3, #0
 800634a:	f040 8242 	bne.w	80067d2 <PCD_EP_ISR_Handler+0x672>
 800634e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006350:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006354:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006358:	f000 823b 	beq.w	80067d2 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	881b      	ldrh	r3, [r3, #0]
 8006362:	b29b      	uxth	r3, r3
 8006364:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006368:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800636c:	81bb      	strh	r3, [r7, #12]
 800636e:	89bb      	ldrh	r3, [r7, #12]
 8006370:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006374:	81bb      	strh	r3, [r7, #12]
 8006376:	89bb      	ldrh	r3, [r7, #12]
 8006378:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800637c:	81bb      	strh	r3, [r7, #12]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	89bb      	ldrh	r3, [r7, #12]
 8006384:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006388:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800638c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006394:	b29b      	uxth	r3, r3
 8006396:	8013      	strh	r3, [r2, #0]
 8006398:	e21b      	b.n	80067d2 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	461a      	mov	r2, r3
 80063a0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	4413      	add	r3, r2
 80063a8:	881b      	ldrh	r3, [r3, #0]
 80063aa:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80063ac:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f280 80f1 	bge.w	8006598 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	461a      	mov	r2, r3
 80063bc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	4413      	add	r3, r2
 80063c4:	881b      	ldrh	r3, [r3, #0]
 80063c6:	b29a      	uxth	r2, r3
 80063c8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80063cc:	4013      	ands	r3, r2
 80063ce:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	461a      	mov	r2, r3
 80063d6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	4413      	add	r3, r2
 80063de:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80063e0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80063e4:	b292      	uxth	r2, r2
 80063e6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80063e8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80063ec:	4613      	mov	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4413      	add	r3, r2
 80063f2:	00db      	lsls	r3, r3, #3
 80063f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	4413      	add	r3, r2
 80063fc:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80063fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006400:	7b1b      	ldrb	r3, [r3, #12]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d123      	bne.n	800644e <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800640e:	b29b      	uxth	r3, r3
 8006410:	461a      	mov	r2, r3
 8006412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	00db      	lsls	r3, r3, #3
 8006418:	4413      	add	r3, r2
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	6812      	ldr	r2, [r2, #0]
 800641e:	4413      	add	r3, r2
 8006420:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006424:	881b      	ldrh	r3, [r3, #0]
 8006426:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800642a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800642e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006432:	2b00      	cmp	r3, #0
 8006434:	f000 808b 	beq.w	800654e <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6818      	ldr	r0, [r3, #0]
 800643c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800643e:	6959      	ldr	r1, [r3, #20]
 8006440:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006442:	88da      	ldrh	r2, [r3, #6]
 8006444:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006448:	f005 f868 	bl	800b51c <USB_ReadPMA>
 800644c:	e07f      	b.n	800654e <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800644e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006450:	78db      	ldrb	r3, [r3, #3]
 8006452:	2b02      	cmp	r3, #2
 8006454:	d109      	bne.n	800646a <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006456:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006458:	461a      	mov	r2, r3
 800645a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f9c6 	bl	80067ee <HAL_PCD_EP_DB_Receive>
 8006462:	4603      	mov	r3, r0
 8006464:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006468:	e071      	b.n	800654e <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	461a      	mov	r2, r3
 8006470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	4413      	add	r3, r2
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	b29b      	uxth	r3, r3
 800647c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006480:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006484:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	441a      	add	r2, r3
 8006494:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006496:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800649a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800649e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064a2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	4413      	add	r3, r2
 80064b8:	881b      	ldrh	r3, [r3, #0]
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d022      	beq.n	800650a <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	461a      	mov	r2, r3
 80064d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	00db      	lsls	r3, r3, #3
 80064d6:	4413      	add	r3, r2
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	6812      	ldr	r2, [r2, #0]
 80064dc:	4413      	add	r3, r2
 80064de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064e8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80064ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d02c      	beq.n	800654e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6818      	ldr	r0, [r3, #0]
 80064f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064fa:	6959      	ldr	r1, [r3, #20]
 80064fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064fe:	891a      	ldrh	r2, [r3, #8]
 8006500:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006504:	f005 f80a 	bl	800b51c <USB_ReadPMA>
 8006508:	e021      	b.n	800654e <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006512:	b29b      	uxth	r3, r3
 8006514:	461a      	mov	r2, r3
 8006516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006518:	781b      	ldrb	r3, [r3, #0]
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	4413      	add	r3, r2
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	6812      	ldr	r2, [r2, #0]
 8006522:	4413      	add	r3, r2
 8006524:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800652e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006532:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006536:	2b00      	cmp	r3, #0
 8006538:	d009      	beq.n	800654e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6818      	ldr	r0, [r3, #0]
 800653e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006540:	6959      	ldr	r1, [r3, #20]
 8006542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006544:	895a      	ldrh	r2, [r3, #10]
 8006546:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800654a:	f004 ffe7 	bl	800b51c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800654e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006550:	69da      	ldr	r2, [r3, #28]
 8006552:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006556:	441a      	add	r2, r3
 8006558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800655a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800655c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800655e:	695a      	ldr	r2, [r3, #20]
 8006560:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006564:	441a      	add	r2, r3
 8006566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006568:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800656a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d005      	beq.n	800657e <PCD_EP_ISR_Handler+0x41e>
 8006572:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	429a      	cmp	r2, r3
 800657c:	d206      	bcs.n	800658c <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800657e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006580:	781b      	ldrb	r3, [r3, #0]
 8006582:	4619      	mov	r1, r3
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f006 fe59 	bl	800d23c <HAL_PCD_DataOutStageCallback>
 800658a:	e005      	b.n	8006598 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006592:	4618      	mov	r0, r3
 8006594:	f004 f89b 	bl	800a6ce <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006598:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800659a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f000 8117 	beq.w	80067d2 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80065a4:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80065a8:	4613      	mov	r3, r2
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	4413      	add	r3, r2
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	3310      	adds	r3, #16
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	4413      	add	r3, r2
 80065b6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	461a      	mov	r2, r3
 80065be:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	4413      	add	r3, r2
 80065c6:	881b      	ldrh	r3, [r3, #0]
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80065ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065d2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	461a      	mov	r2, r3
 80065da:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	441a      	add	r2, r3
 80065e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80065e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80065f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065f2:	78db      	ldrb	r3, [r3, #3]
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	f040 80a1 	bne.w	800673c <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80065fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065fc:	2200      	movs	r2, #0
 80065fe:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006602:	7b1b      	ldrb	r3, [r3, #12]
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 8092 	beq.w	800672e <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800660a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800660c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006610:	2b00      	cmp	r3, #0
 8006612:	d046      	beq.n	80066a2 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006614:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006616:	785b      	ldrb	r3, [r3, #1]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d126      	bne.n	800666a <PCD_EP_ISR_Handler+0x50a>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	617b      	str	r3, [r7, #20]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800662a:	b29b      	uxth	r3, r3
 800662c:	461a      	mov	r2, r3
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	4413      	add	r3, r2
 8006632:	617b      	str	r3, [r7, #20]
 8006634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	00da      	lsls	r2, r3, #3
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	4413      	add	r3, r2
 800663e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006642:	613b      	str	r3, [r7, #16]
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	881b      	ldrh	r3, [r3, #0]
 8006648:	b29b      	uxth	r3, r3
 800664a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800664e:	b29a      	uxth	r2, r3
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	801a      	strh	r2, [r3, #0]
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	b29b      	uxth	r3, r3
 800665a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800665e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006662:	b29a      	uxth	r2, r3
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	801a      	strh	r2, [r3, #0]
 8006668:	e061      	b.n	800672e <PCD_EP_ISR_Handler+0x5ce>
 800666a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800666c:	785b      	ldrb	r3, [r3, #1]
 800666e:	2b01      	cmp	r3, #1
 8006670:	d15d      	bne.n	800672e <PCD_EP_ISR_Handler+0x5ce>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	61fb      	str	r3, [r7, #28]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006680:	b29b      	uxth	r3, r3
 8006682:	461a      	mov	r2, r3
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	4413      	add	r3, r2
 8006688:	61fb      	str	r3, [r7, #28]
 800668a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	00da      	lsls	r2, r3, #3
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	4413      	add	r3, r2
 8006694:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2200      	movs	r2, #0
 800669e:	801a      	strh	r2, [r3, #0]
 80066a0:	e045      	b.n	800672e <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066aa:	785b      	ldrb	r3, [r3, #1]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d126      	bne.n	80066fe <PCD_EP_ISR_Handler+0x59e>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066be:	b29b      	uxth	r3, r3
 80066c0:	461a      	mov	r2, r3
 80066c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c4:	4413      	add	r3, r2
 80066c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80066c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	00da      	lsls	r2, r3, #3
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	4413      	add	r3, r2
 80066d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80066d6:	623b      	str	r3, [r7, #32]
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	881b      	ldrh	r3, [r3, #0]
 80066dc:	b29b      	uxth	r3, r3
 80066de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	6a3b      	ldr	r3, [r7, #32]
 80066e6:	801a      	strh	r2, [r3, #0]
 80066e8:	6a3b      	ldr	r3, [r7, #32]
 80066ea:	881b      	ldrh	r3, [r3, #0]
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	801a      	strh	r2, [r3, #0]
 80066fc:	e017      	b.n	800672e <PCD_EP_ISR_Handler+0x5ce>
 80066fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006700:	785b      	ldrb	r3, [r3, #1]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d113      	bne.n	800672e <PCD_EP_ISR_Handler+0x5ce>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800670e:	b29b      	uxth	r3, r3
 8006710:	461a      	mov	r2, r3
 8006712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006714:	4413      	add	r3, r2
 8006716:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	00da      	lsls	r2, r3, #3
 800671e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006720:	4413      	add	r3, r2
 8006722:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006726:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672a:	2200      	movs	r2, #0
 800672c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800672e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	4619      	mov	r1, r3
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f006 fd9c 	bl	800d272 <HAL_PCD_DataInStageCallback>
 800673a:	e04a      	b.n	80067d2 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800673c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800673e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006742:	2b00      	cmp	r3, #0
 8006744:	d13f      	bne.n	80067c6 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800674e:	b29b      	uxth	r3, r3
 8006750:	461a      	mov	r2, r3
 8006752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	00db      	lsls	r3, r3, #3
 8006758:	4413      	add	r3, r2
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6812      	ldr	r2, [r2, #0]
 800675e:	4413      	add	r3, r2
 8006760:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006764:	881b      	ldrh	r3, [r3, #0]
 8006766:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800676a:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800676c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800676e:	699a      	ldr	r2, [r3, #24]
 8006770:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006772:	429a      	cmp	r2, r3
 8006774:	d906      	bls.n	8006784 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006778:	699a      	ldr	r2, [r3, #24]
 800677a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800677c:	1ad2      	subs	r2, r2, r3
 800677e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006780:	619a      	str	r2, [r3, #24]
 8006782:	e002      	b.n	800678a <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006786:	2200      	movs	r2, #0
 8006788:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800678a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	4619      	mov	r1, r3
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f006 fd6a 	bl	800d272 <HAL_PCD_DataInStageCallback>
 800679e:	e018      	b.n	80067d2 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80067a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067a2:	695a      	ldr	r2, [r3, #20]
 80067a4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80067a6:	441a      	add	r2, r3
 80067a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067aa:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80067ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ae:	69da      	ldr	r2, [r3, #28]
 80067b0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80067b2:	441a      	add	r2, r3
 80067b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067be:	4618      	mov	r0, r3
 80067c0:	f003 ff85 	bl	800a6ce <USB_EPStartXfer>
 80067c4:	e005      	b.n	80067d2 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80067c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80067c8:	461a      	mov	r2, r3
 80067ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f917 	bl	8006a00 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80067da:	b29b      	uxth	r3, r3
 80067dc:	b21b      	sxth	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f6ff acc3 	blt.w	800616a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3748      	adds	r7, #72	@ 0x48
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b088      	sub	sp, #32
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	60f8      	str	r0, [r7, #12]
 80067f6:	60b9      	str	r1, [r7, #8]
 80067f8:	4613      	mov	r3, r2
 80067fa:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80067fc:	88fb      	ldrh	r3, [r7, #6]
 80067fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d07c      	beq.n	8006900 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800680e:	b29b      	uxth	r3, r3
 8006810:	461a      	mov	r2, r3
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	00db      	lsls	r3, r3, #3
 8006818:	4413      	add	r3, r2
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	6812      	ldr	r2, [r2, #0]
 800681e:	4413      	add	r3, r2
 8006820:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006824:	881b      	ldrh	r3, [r3, #0]
 8006826:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800682a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	699a      	ldr	r2, [r3, #24]
 8006830:	8b7b      	ldrh	r3, [r7, #26]
 8006832:	429a      	cmp	r2, r3
 8006834:	d306      	bcc.n	8006844 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	699a      	ldr	r2, [r3, #24]
 800683a:	8b7b      	ldrh	r3, [r7, #26]
 800683c:	1ad2      	subs	r2, r2, r3
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	619a      	str	r2, [r3, #24]
 8006842:	e002      	b.n	800684a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	2200      	movs	r2, #0
 8006848:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d123      	bne.n	800689a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	461a      	mov	r2, r3
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	4413      	add	r3, r2
 8006860:	881b      	ldrh	r3, [r3, #0]
 8006862:	b29b      	uxth	r3, r3
 8006864:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686c:	833b      	strh	r3, [r7, #24]
 800686e:	8b3b      	ldrh	r3, [r7, #24]
 8006870:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006874:	833b      	strh	r3, [r7, #24]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	441a      	add	r2, r3
 8006884:	8b3b      	ldrh	r3, [r7, #24]
 8006886:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800688a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800688e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006896:	b29b      	uxth	r3, r3
 8006898:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800689a:	88fb      	ldrh	r3, [r7, #6]
 800689c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d01f      	beq.n	80068e4 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	461a      	mov	r2, r3
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	881b      	ldrh	r3, [r3, #0]
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068be:	82fb      	strh	r3, [r7, #22]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	461a      	mov	r2, r3
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	441a      	add	r2, r3
 80068ce:	8afb      	ldrh	r3, [r7, #22]
 80068d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80068e4:	8b7b      	ldrh	r3, [r7, #26]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f000 8085 	beq.w	80069f6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6818      	ldr	r0, [r3, #0]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	6959      	ldr	r1, [r3, #20]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	891a      	ldrh	r2, [r3, #8]
 80068f8:	8b7b      	ldrh	r3, [r7, #26]
 80068fa:	f004 fe0f 	bl	800b51c <USB_ReadPMA>
 80068fe:	e07a      	b.n	80069f6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006908:	b29b      	uxth	r3, r3
 800690a:	461a      	mov	r2, r3
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	4413      	add	r3, r2
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	6812      	ldr	r2, [r2, #0]
 8006918:	4413      	add	r3, r2
 800691a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800691e:	881b      	ldrh	r3, [r3, #0]
 8006920:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006924:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	699a      	ldr	r2, [r3, #24]
 800692a:	8b7b      	ldrh	r3, [r7, #26]
 800692c:	429a      	cmp	r2, r3
 800692e:	d306      	bcc.n	800693e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	699a      	ldr	r2, [r3, #24]
 8006934:	8b7b      	ldrh	r3, [r7, #26]
 8006936:	1ad2      	subs	r2, r2, r3
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	619a      	str	r2, [r3, #24]
 800693c:	e002      	b.n	8006944 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2200      	movs	r2, #0
 8006942:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d123      	bne.n	8006994 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	461a      	mov	r2, r3
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	881b      	ldrh	r3, [r3, #0]
 800695c:	b29b      	uxth	r3, r3
 800695e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006966:	83fb      	strh	r3, [r7, #30]
 8006968:	8bfb      	ldrh	r3, [r7, #30]
 800696a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800696e:	83fb      	strh	r3, [r7, #30]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	461a      	mov	r2, r3
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	441a      	add	r2, r3
 800697e:	8bfb      	ldrh	r3, [r7, #30]
 8006980:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006984:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800698c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006990:	b29b      	uxth	r3, r3
 8006992:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006994:	88fb      	ldrh	r3, [r7, #6]
 8006996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699a:	2b00      	cmp	r3, #0
 800699c:	d11f      	bne.n	80069de <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	461a      	mov	r2, r3
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4413      	add	r3, r2
 80069ac:	881b      	ldrh	r3, [r3, #0]
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b8:	83bb      	strh	r3, [r7, #28]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	461a      	mov	r2, r3
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	441a      	add	r2, r3
 80069c8:	8bbb      	ldrh	r3, [r7, #28]
 80069ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80069da:	b29b      	uxth	r3, r3
 80069dc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80069de:	8b7b      	ldrh	r3, [r7, #26]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d008      	beq.n	80069f6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6818      	ldr	r0, [r3, #0]
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	6959      	ldr	r1, [r3, #20]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	895a      	ldrh	r2, [r3, #10]
 80069f0:	8b7b      	ldrh	r3, [r7, #26]
 80069f2:	f004 fd93 	bl	800b51c <USB_ReadPMA>
    }
  }

  return count;
 80069f6:	8b7b      	ldrh	r3, [r7, #26]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3720      	adds	r7, #32
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b0a6      	sub	sp, #152	@ 0x98
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006a0e:	88fb      	ldrh	r3, [r7, #6]
 8006a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 81f7 	beq.w	8006e08 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	461a      	mov	r2, r3
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	00db      	lsls	r3, r3, #3
 8006a2c:	4413      	add	r3, r2
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	6812      	ldr	r2, [r2, #0]
 8006a32:	4413      	add	r3, r2
 8006a34:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a3e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	699a      	ldr	r2, [r3, #24]
 8006a46:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d907      	bls.n	8006a5e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	699a      	ldr	r2, [r3, #24]
 8006a52:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	619a      	str	r2, [r3, #24]
 8006a5c:	e002      	b.n	8006a64 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2200      	movs	r2, #0
 8006a62:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f040 80e1 	bne.w	8006c30 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	785b      	ldrb	r3, [r3, #1]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d126      	bne.n	8006ac4 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	461a      	mov	r2, r3
 8006a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8a:	4413      	add	r3, r2
 8006a8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	00da      	lsls	r2, r3, #3
 8006a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a96:	4413      	add	r3, r2
 8006a98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa0:	881b      	ldrh	r3, [r3, #0]
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aac:	801a      	strh	r2, [r3, #0]
 8006aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab0:	881b      	ldrh	r3, [r3, #0]
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ab8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac0:	801a      	strh	r2, [r3, #0]
 8006ac2:	e01a      	b.n	8006afa <HAL_PCD_EP_DB_Transmit+0xfa>
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	785b      	ldrb	r3, [r3, #1]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d116      	bne.n	8006afa <HAL_PCD_EP_DB_Transmit+0xfa>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	461a      	mov	r2, r3
 8006ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae0:	4413      	add	r3, r2
 8006ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	00da      	lsls	r2, r3, #3
 8006aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aec:	4413      	add	r3, r2
 8006aee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af6:	2200      	movs	r2, #0
 8006af8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	785b      	ldrb	r3, [r3, #1]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d126      	bne.n	8006b56 <HAL_PCD_EP_DB_Transmit+0x156>
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	623b      	str	r3, [r7, #32]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	461a      	mov	r2, r3
 8006b1a:	6a3b      	ldr	r3, [r7, #32]
 8006b1c:	4413      	add	r3, r2
 8006b1e:	623b      	str	r3, [r7, #32]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	00da      	lsls	r2, r3, #3
 8006b26:	6a3b      	ldr	r3, [r7, #32]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b2e:	61fb      	str	r3, [r7, #28]
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	881b      	ldrh	r3, [r3, #0]
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b3a:	b29a      	uxth	r2, r3
 8006b3c:	69fb      	ldr	r3, [r7, #28]
 8006b3e:	801a      	strh	r2, [r3, #0]
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b4e:	b29a      	uxth	r2, r3
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	801a      	strh	r2, [r3, #0]
 8006b54:	e017      	b.n	8006b86 <HAL_PCD_EP_DB_Transmit+0x186>
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	785b      	ldrb	r3, [r3, #1]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d113      	bne.n	8006b86 <HAL_PCD_EP_DB_Transmit+0x186>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	461a      	mov	r2, r3
 8006b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6c:	4413      	add	r3, r2
 8006b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	00da      	lsls	r2, r3, #3
 8006b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b78:	4413      	add	r3, r2
 8006b7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b82:	2200      	movs	r2, #0
 8006b84:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	78db      	ldrb	r3, [r3, #3]
 8006b8a:	2b02      	cmp	r3, #2
 8006b8c:	d123      	bne.n	8006bd6 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	461a      	mov	r2, r3
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	4413      	add	r3, r2
 8006b9c:	881b      	ldrh	r3, [r3, #0]
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ba4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ba8:	837b      	strh	r3, [r7, #26]
 8006baa:	8b7b      	ldrh	r3, [r7, #26]
 8006bac:	f083 0320 	eor.w	r3, r3, #32
 8006bb0:	837b      	strh	r3, [r7, #26]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	441a      	add	r2, r3
 8006bc0:	8b7b      	ldrh	r3, [r7, #26]
 8006bc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	4619      	mov	r1, r3
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f006 fb48 	bl	800d272 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006be2:	88fb      	ldrh	r3, [r7, #6]
 8006be4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d01f      	beq.n	8006c2c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	881b      	ldrh	r3, [r3, #0]
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c06:	833b      	strh	r3, [r7, #24]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	441a      	add	r2, r3
 8006c16:	8b3b      	ldrh	r3, [r7, #24]
 8006c18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	e31f      	b.n	8007270 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c30:	88fb      	ldrh	r3, [r7, #6]
 8006c32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d021      	beq.n	8006c7e <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	461a      	mov	r2, r3
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	4413      	add	r3, r2
 8006c48:	881b      	ldrh	r3, [r3, #0]
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c54:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	441a      	add	r2, r3
 8006c66:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006c6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	f040 82ca 	bne.w	800721e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	695a      	ldr	r2, [r3, #20]
 8006c8e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c92:	441a      	add	r2, r3
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	69da      	ldr	r2, [r3, #28]
 8006c9c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ca0:	441a      	add	r2, r3
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6a1a      	ldr	r2, [r3, #32]
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d309      	bcc.n	8006cc6 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	6a1a      	ldr	r2, [r3, #32]
 8006cbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cbe:	1ad2      	subs	r2, r2, r3
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	621a      	str	r2, [r3, #32]
 8006cc4:	e015      	b.n	8006cf2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d107      	bne.n	8006cde <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006cce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006cd2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006cdc:	e009      	b.n	8006cf2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	785b      	ldrb	r3, [r3, #1]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d15f      	bne.n	8006dba <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d0e:	4413      	add	r3, r2
 8006d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	00da      	lsls	r2, r3, #3
 8006d18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d1a:	4413      	add	r3, r2
 8006d1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d30:	801a      	strh	r2, [r3, #0]
 8006d32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d10a      	bne.n	8006d4e <HAL_PCD_EP_DB_Transmit+0x34e>
 8006d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d4a:	801a      	strh	r2, [r3, #0]
 8006d4c:	e051      	b.n	8006df2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d50:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d52:	d816      	bhi.n	8006d82 <HAL_PCD_EP_DB_Transmit+0x382>
 8006d54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d56:	085b      	lsrs	r3, r3, #1
 8006d58:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d5c:	f003 0301 	and.w	r3, r3, #1
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d002      	beq.n	8006d6a <HAL_PCD_EP_DB_Transmit+0x36a>
 8006d64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d66:	3301      	adds	r3, #1
 8006d68:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d6c:	881b      	ldrh	r3, [r3, #0]
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	029b      	lsls	r3, r3, #10
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d7e:	801a      	strh	r2, [r3, #0]
 8006d80:	e037      	b.n	8006df2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006d82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d84:	095b      	lsrs	r3, r3, #5
 8006d86:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d8a:	f003 031f 	and.w	r3, r3, #31
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d102      	bne.n	8006d98 <HAL_PCD_EP_DB_Transmit+0x398>
 8006d92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d94:	3b01      	subs	r3, #1
 8006d96:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d9a:	881b      	ldrh	r3, [r3, #0]
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	029b      	lsls	r3, r3, #10
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	4313      	orrs	r3, r2
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006db6:	801a      	strh	r2, [r3, #0]
 8006db8:	e01b      	b.n	8006df2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	785b      	ldrb	r3, [r3, #1]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d117      	bne.n	8006df2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dd6:	4413      	add	r3, r2
 8006dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	00da      	lsls	r2, r3, #3
 8006de0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006de2:	4413      	add	r3, r2
 8006de4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006de8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006dec:	b29a      	uxth	r2, r3
 8006dee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006df0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6818      	ldr	r0, [r3, #0]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	6959      	ldr	r1, [r3, #20]
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	891a      	ldrh	r2, [r3, #8]
 8006dfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	f004 fb48 	bl	800b496 <USB_WritePMA>
 8006e06:	e20a      	b.n	800721e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	461a      	mov	r2, r3
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	00db      	lsls	r3, r3, #3
 8006e1a:	4413      	add	r3, r2
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	6812      	ldr	r2, [r2, #0]
 8006e20:	4413      	add	r3, r2
 8006e22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e26:	881b      	ldrh	r3, [r3, #0]
 8006e28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e2c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	699a      	ldr	r2, [r3, #24]
 8006e34:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d307      	bcc.n	8006e4c <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	699a      	ldr	r2, [r3, #24]
 8006e40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e44:	1ad2      	subs	r2, r2, r3
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	619a      	str	r2, [r3, #24]
 8006e4a:	e002      	b.n	8006e52 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	699b      	ldr	r3, [r3, #24]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	f040 80f6 	bne.w	8007048 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	785b      	ldrb	r3, [r3, #1]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d126      	bne.n	8006eb2 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	461a      	mov	r2, r3
 8006e76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e78:	4413      	add	r3, r2
 8006e7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	00da      	lsls	r2, r3, #3
 8006e82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e84:	4413      	add	r3, r2
 8006e86:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e8a:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e8e:	881b      	ldrh	r3, [r3, #0]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e9a:	801a      	strh	r2, [r3, #0]
 8006e9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e9e:	881b      	ldrh	r3, [r3, #0]
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ea6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006eae:	801a      	strh	r2, [r3, #0]
 8006eb0:	e01a      	b.n	8006ee8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	785b      	ldrb	r3, [r3, #1]
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d116      	bne.n	8006ee8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	461a      	mov	r2, r3
 8006ecc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ece:	4413      	add	r3, r2
 8006ed0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	00da      	lsls	r2, r3, #3
 8006ed8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006eda:	4413      	add	r3, r2
 8006edc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ee0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ee2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	785b      	ldrb	r3, [r3, #1]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d12f      	bne.n	8006f58 <HAL_PCD_EP_DB_Transmit+0x558>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f10:	4413      	add	r3, r2
 8006f12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	00da      	lsls	r2, r3, #3
 8006f1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f20:	4413      	add	r3, r2
 8006f22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f2a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f2e:	881b      	ldrh	r3, [r3, #0]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f3c:	801a      	strh	r2, [r3, #0]
 8006f3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f42:	881b      	ldrh	r3, [r3, #0]
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f54:	801a      	strh	r2, [r3, #0]
 8006f56:	e01c      	b.n	8006f92 <HAL_PCD_EP_DB_Transmit+0x592>
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	785b      	ldrb	r3, [r3, #1]
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d118      	bne.n	8006f92 <HAL_PCD_EP_DB_Transmit+0x592>
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f70:	4413      	add	r3, r2
 8006f72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	00da      	lsls	r2, r3, #3
 8006f7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f80:	4413      	add	r3, r2
 8006f82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006f8e:	2200      	movs	r2, #0
 8006f90:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	78db      	ldrb	r3, [r3, #3]
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	d127      	bne.n	8006fea <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4413      	add	r3, r2
 8006fa8:	881b      	ldrh	r3, [r3, #0]
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fb4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006fb8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006fbc:	f083 0320 	eor.w	r3, r3, #32
 8006fc0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	461a      	mov	r2, r3
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	441a      	add	r2, r3
 8006fd2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006fd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	4619      	mov	r1, r3
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f006 f93e 	bl	800d272 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006ff6:	88fb      	ldrh	r3, [r7, #6]
 8006ff8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d121      	bne.n	8007044 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	461a      	mov	r2, r3
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b29b      	uxth	r3, r3
 8007012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800701a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	461a      	mov	r2, r3
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	441a      	add	r2, r3
 800702c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007030:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007034:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007038:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800703c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007040:	b29b      	uxth	r3, r3
 8007042:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007044:	2300      	movs	r3, #0
 8007046:	e113      	b.n	8007270 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007048:	88fb      	ldrh	r3, [r7, #6]
 800704a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800704e:	2b00      	cmp	r3, #0
 8007050:	d121      	bne.n	8007096 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	4413      	add	r3, r2
 8007060:	881b      	ldrh	r3, [r3, #0]
 8007062:	b29b      	uxth	r3, r3
 8007064:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800706c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	461a      	mov	r2, r3
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	441a      	add	r2, r3
 800707e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800708a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800708e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007092:	b29b      	uxth	r3, r3
 8007094:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800709c:	2b01      	cmp	r3, #1
 800709e:	f040 80be 	bne.w	800721e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	695a      	ldr	r2, [r3, #20]
 80070a6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80070aa:	441a      	add	r2, r3
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	69da      	ldr	r2, [r3, #28]
 80070b4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80070b8:	441a      	add	r2, r3
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	6a1a      	ldr	r2, [r3, #32]
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	691b      	ldr	r3, [r3, #16]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d309      	bcc.n	80070de <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	6a1a      	ldr	r2, [r3, #32]
 80070d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070d6:	1ad2      	subs	r2, r2, r3
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	621a      	str	r2, [r3, #32]
 80070dc:	e015      	b.n	800710a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d107      	bne.n	80070f6 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80070e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80070ea:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80070f4:	e009      	b.n	800710a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	2200      	movs	r2, #0
 8007100:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	785b      	ldrb	r3, [r3, #1]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d15f      	bne.n	80071d8 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007126:	b29b      	uxth	r3, r3
 8007128:	461a      	mov	r2, r3
 800712a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800712c:	4413      	add	r3, r2
 800712e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	00da      	lsls	r2, r3, #3
 8007136:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007138:	4413      	add	r3, r2
 800713a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800713e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007140:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007142:	881b      	ldrh	r3, [r3, #0]
 8007144:	b29b      	uxth	r3, r3
 8007146:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800714a:	b29a      	uxth	r2, r3
 800714c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800714e:	801a      	strh	r2, [r3, #0]
 8007150:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007152:	2b00      	cmp	r3, #0
 8007154:	d10a      	bne.n	800716c <HAL_PCD_EP_DB_Transmit+0x76c>
 8007156:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007158:	881b      	ldrh	r3, [r3, #0]
 800715a:	b29b      	uxth	r3, r3
 800715c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007160:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007164:	b29a      	uxth	r2, r3
 8007166:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007168:	801a      	strh	r2, [r3, #0]
 800716a:	e04e      	b.n	800720a <HAL_PCD_EP_DB_Transmit+0x80a>
 800716c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800716e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007170:	d816      	bhi.n	80071a0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8007172:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007174:	085b      	lsrs	r3, r3, #1
 8007176:	663b      	str	r3, [r7, #96]	@ 0x60
 8007178:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800717a:	f003 0301 	and.w	r3, r3, #1
 800717e:	2b00      	cmp	r3, #0
 8007180:	d002      	beq.n	8007188 <HAL_PCD_EP_DB_Transmit+0x788>
 8007182:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007184:	3301      	adds	r3, #1
 8007186:	663b      	str	r3, [r7, #96]	@ 0x60
 8007188:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800718a:	881b      	ldrh	r3, [r3, #0]
 800718c:	b29a      	uxth	r2, r3
 800718e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007190:	b29b      	uxth	r3, r3
 8007192:	029b      	lsls	r3, r3, #10
 8007194:	b29b      	uxth	r3, r3
 8007196:	4313      	orrs	r3, r2
 8007198:	b29a      	uxth	r2, r3
 800719a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800719c:	801a      	strh	r2, [r3, #0]
 800719e:	e034      	b.n	800720a <HAL_PCD_EP_DB_Transmit+0x80a>
 80071a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071a2:	095b      	lsrs	r3, r3, #5
 80071a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80071a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071a8:	f003 031f 	and.w	r3, r3, #31
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d102      	bne.n	80071b6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80071b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071b2:	3b01      	subs	r3, #1
 80071b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80071b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071b8:	881b      	ldrh	r3, [r3, #0]
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071be:	b29b      	uxth	r3, r3
 80071c0:	029b      	lsls	r3, r3, #10
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	4313      	orrs	r3, r2
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071d4:	801a      	strh	r2, [r3, #0]
 80071d6:	e018      	b.n	800720a <HAL_PCD_EP_DB_Transmit+0x80a>
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	785b      	ldrb	r3, [r3, #1]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d114      	bne.n	800720a <HAL_PCD_EP_DB_Transmit+0x80a>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	461a      	mov	r2, r3
 80071ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071ee:	4413      	add	r3, r2
 80071f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	00da      	lsls	r2, r3, #3
 80071f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071fa:	4413      	add	r3, r2
 80071fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007200:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007202:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007204:	b29a      	uxth	r2, r3
 8007206:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007208:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6818      	ldr	r0, [r3, #0]
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	6959      	ldr	r1, [r3, #20]
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	895a      	ldrh	r2, [r3, #10]
 8007216:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007218:	b29b      	uxth	r3, r3
 800721a:	f004 f93c 	bl	800b496 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	461a      	mov	r2, r3
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4413      	add	r3, r2
 800722c:	881b      	ldrh	r3, [r3, #0]
 800722e:	b29b      	uxth	r3, r3
 8007230:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007234:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007238:	82fb      	strh	r3, [r7, #22]
 800723a:	8afb      	ldrh	r3, [r7, #22]
 800723c:	f083 0310 	eor.w	r3, r3, #16
 8007240:	82fb      	strh	r3, [r7, #22]
 8007242:	8afb      	ldrh	r3, [r7, #22]
 8007244:	f083 0320 	eor.w	r3, r3, #32
 8007248:	82fb      	strh	r3, [r7, #22]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	461a      	mov	r2, r3
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	441a      	add	r2, r3
 8007258:	8afb      	ldrh	r3, [r7, #22]
 800725a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800725e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800726a:	b29b      	uxth	r3, r3
 800726c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3798      	adds	r7, #152	@ 0x98
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	607b      	str	r3, [r7, #4]
 8007282:	460b      	mov	r3, r1
 8007284:	817b      	strh	r3, [r7, #10]
 8007286:	4613      	mov	r3, r2
 8007288:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800728a:	897b      	ldrh	r3, [r7, #10]
 800728c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007290:	b29b      	uxth	r3, r3
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00b      	beq.n	80072ae <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007296:	897b      	ldrh	r3, [r7, #10]
 8007298:	f003 0207 	and.w	r2, r3, #7
 800729c:	4613      	mov	r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4413      	add	r3, r2
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	3310      	adds	r3, #16
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	4413      	add	r3, r2
 80072aa:	617b      	str	r3, [r7, #20]
 80072ac:	e009      	b.n	80072c2 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80072ae:	897a      	ldrh	r2, [r7, #10]
 80072b0:	4613      	mov	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4413      	add	r3, r2
 80072b6:	00db      	lsls	r3, r3, #3
 80072b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	4413      	add	r3, r2
 80072c0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80072c2:	893b      	ldrh	r3, [r7, #8]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d107      	bne.n	80072d8 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	2200      	movs	r2, #0
 80072cc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	80da      	strh	r2, [r3, #6]
 80072d6:	e00b      	b.n	80072f0 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	2201      	movs	r2, #1
 80072dc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	0c1b      	lsrs	r3, r3, #16
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	371c      	adds	r7, #28
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr

080072fe <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80072fe:	b480      	push	{r7}
 8007300:	b085      	sub	sp, #20
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007322:	b29b      	uxth	r3, r3
 8007324:	f043 0301 	orr.w	r3, r3, #1
 8007328:	b29a      	uxth	r2, r3
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007336:	b29b      	uxth	r3, r3
 8007338:	f043 0302 	orr.w	r3, r3, #2
 800733c:	b29a      	uxth	r2, r3
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
	...

08007354 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d141      	bne.n	80073e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007362:	4b4b      	ldr	r3, [pc, #300]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800736a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800736e:	d131      	bne.n	80073d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007370:	4b47      	ldr	r3, [pc, #284]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007376:	4a46      	ldr	r2, [pc, #280]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007378:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800737c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007380:	4b43      	ldr	r3, [pc, #268]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007388:	4a41      	ldr	r2, [pc, #260]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800738a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800738e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007390:	4b40      	ldr	r3, [pc, #256]	@ (8007494 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2232      	movs	r2, #50	@ 0x32
 8007396:	fb02 f303 	mul.w	r3, r2, r3
 800739a:	4a3f      	ldr	r2, [pc, #252]	@ (8007498 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800739c:	fba2 2303 	umull	r2, r3, r2, r3
 80073a0:	0c9b      	lsrs	r3, r3, #18
 80073a2:	3301      	adds	r3, #1
 80073a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073a6:	e002      	b.n	80073ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	3b01      	subs	r3, #1
 80073ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073ae:	4b38      	ldr	r3, [pc, #224]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ba:	d102      	bne.n	80073c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1f2      	bne.n	80073a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80073c2:	4b33      	ldr	r3, [pc, #204]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073c4:	695b      	ldr	r3, [r3, #20]
 80073c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ce:	d158      	bne.n	8007482 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e057      	b.n	8007484 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80073d4:	4b2e      	ldr	r3, [pc, #184]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073da:	4a2d      	ldr	r2, [pc, #180]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80073e4:	e04d      	b.n	8007482 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ec:	d141      	bne.n	8007472 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80073ee:	4b28      	ldr	r3, [pc, #160]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80073f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073fa:	d131      	bne.n	8007460 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80073fc:	4b24      	ldr	r3, [pc, #144]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007402:	4a23      	ldr	r2, [pc, #140]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007408:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800740c:	4b20      	ldr	r3, [pc, #128]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007414:	4a1e      	ldr	r2, [pc, #120]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007416:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800741a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800741c:	4b1d      	ldr	r3, [pc, #116]	@ (8007494 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2232      	movs	r2, #50	@ 0x32
 8007422:	fb02 f303 	mul.w	r3, r2, r3
 8007426:	4a1c      	ldr	r2, [pc, #112]	@ (8007498 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007428:	fba2 2303 	umull	r2, r3, r2, r3
 800742c:	0c9b      	lsrs	r3, r3, #18
 800742e:	3301      	adds	r3, #1
 8007430:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007432:	e002      	b.n	800743a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	3b01      	subs	r3, #1
 8007438:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800743a:	4b15      	ldr	r3, [pc, #84]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007446:	d102      	bne.n	800744e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1f2      	bne.n	8007434 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800744e:	4b10      	ldr	r3, [pc, #64]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800745a:	d112      	bne.n	8007482 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800745c:	2303      	movs	r3, #3
 800745e:	e011      	b.n	8007484 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007460:	4b0b      	ldr	r3, [pc, #44]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007466:	4a0a      	ldr	r2, [pc, #40]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800746c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007470:	e007      	b.n	8007482 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007472:	4b07      	ldr	r3, [pc, #28]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800747a:	4a05      	ldr	r2, [pc, #20]	@ (8007490 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800747c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007480:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3714      	adds	r7, #20
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr
 8007490:	40007000 	.word	0x40007000
 8007494:	20000000 	.word	0x20000000
 8007498:	431bde83 	.word	0x431bde83

0800749c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800749c:	b480      	push	{r7}
 800749e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80074a0:	4b05      	ldr	r3, [pc, #20]	@ (80074b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	4a04      	ldr	r2, [pc, #16]	@ (80074b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80074a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80074aa:	6093      	str	r3, [r2, #8]
}
 80074ac:	bf00      	nop
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	40007000 	.word	0x40007000

080074bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b088      	sub	sp, #32
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e2fe      	b.n	8007acc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f003 0301 	and.w	r3, r3, #1
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d075      	beq.n	80075c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074da:	4b97      	ldr	r3, [pc, #604]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f003 030c 	and.w	r3, r3, #12
 80074e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074e4:	4b94      	ldr	r3, [pc, #592]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	f003 0303 	and.w	r3, r3, #3
 80074ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	2b0c      	cmp	r3, #12
 80074f2:	d102      	bne.n	80074fa <HAL_RCC_OscConfig+0x3e>
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	2b03      	cmp	r3, #3
 80074f8:	d002      	beq.n	8007500 <HAL_RCC_OscConfig+0x44>
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	2b08      	cmp	r3, #8
 80074fe:	d10b      	bne.n	8007518 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007500:	4b8d      	ldr	r3, [pc, #564]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007508:	2b00      	cmp	r3, #0
 800750a:	d05b      	beq.n	80075c4 <HAL_RCC_OscConfig+0x108>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d157      	bne.n	80075c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e2d9      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007520:	d106      	bne.n	8007530 <HAL_RCC_OscConfig+0x74>
 8007522:	4b85      	ldr	r3, [pc, #532]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a84      	ldr	r2, [pc, #528]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	e01d      	b.n	800756c <HAL_RCC_OscConfig+0xb0>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007538:	d10c      	bne.n	8007554 <HAL_RCC_OscConfig+0x98>
 800753a:	4b7f      	ldr	r3, [pc, #508]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a7e      	ldr	r2, [pc, #504]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007540:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007544:	6013      	str	r3, [r2, #0]
 8007546:	4b7c      	ldr	r3, [pc, #496]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a7b      	ldr	r2, [pc, #492]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 800754c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007550:	6013      	str	r3, [r2, #0]
 8007552:	e00b      	b.n	800756c <HAL_RCC_OscConfig+0xb0>
 8007554:	4b78      	ldr	r3, [pc, #480]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a77      	ldr	r2, [pc, #476]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 800755a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	4b75      	ldr	r3, [pc, #468]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a74      	ldr	r2, [pc, #464]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007566:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800756a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d013      	beq.n	800759c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007574:	f7fa fcf0 	bl	8001f58 <HAL_GetTick>
 8007578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800757a:	e008      	b.n	800758e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800757c:	f7fa fcec 	bl	8001f58 <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	2b64      	cmp	r3, #100	@ 0x64
 8007588:	d901      	bls.n	800758e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e29e      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800758e:	4b6a      	ldr	r3, [pc, #424]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0f0      	beq.n	800757c <HAL_RCC_OscConfig+0xc0>
 800759a:	e014      	b.n	80075c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800759c:	f7fa fcdc 	bl	8001f58 <HAL_GetTick>
 80075a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80075a2:	e008      	b.n	80075b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075a4:	f7fa fcd8 	bl	8001f58 <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	2b64      	cmp	r3, #100	@ 0x64
 80075b0:	d901      	bls.n	80075b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e28a      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80075b6:	4b60      	ldr	r3, [pc, #384]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1f0      	bne.n	80075a4 <HAL_RCC_OscConfig+0xe8>
 80075c2:	e000      	b.n	80075c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d075      	beq.n	80076be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075d2:	4b59      	ldr	r3, [pc, #356]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f003 030c 	and.w	r3, r3, #12
 80075da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075dc:	4b56      	ldr	r3, [pc, #344]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	f003 0303 	and.w	r3, r3, #3
 80075e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	2b0c      	cmp	r3, #12
 80075ea:	d102      	bne.n	80075f2 <HAL_RCC_OscConfig+0x136>
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	d002      	beq.n	80075f8 <HAL_RCC_OscConfig+0x13c>
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	2b04      	cmp	r3, #4
 80075f6:	d11f      	bne.n	8007638 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075f8:	4b4f      	ldr	r3, [pc, #316]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007600:	2b00      	cmp	r3, #0
 8007602:	d005      	beq.n	8007610 <HAL_RCC_OscConfig+0x154>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	e25d      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007610:	4b49      	ldr	r3, [pc, #292]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	691b      	ldr	r3, [r3, #16]
 800761c:	061b      	lsls	r3, r3, #24
 800761e:	4946      	ldr	r1, [pc, #280]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007620:	4313      	orrs	r3, r2
 8007622:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007624:	4b45      	ldr	r3, [pc, #276]	@ (800773c <HAL_RCC_OscConfig+0x280>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4618      	mov	r0, r3
 800762a:	f7fa fc49 	bl	8001ec0 <HAL_InitTick>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d043      	beq.n	80076bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	e249      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d023      	beq.n	8007688 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007640:	4b3d      	ldr	r3, [pc, #244]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a3c      	ldr	r2, [pc, #240]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800764a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800764c:	f7fa fc84 	bl	8001f58 <HAL_GetTick>
 8007650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007652:	e008      	b.n	8007666 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007654:	f7fa fc80 	bl	8001f58 <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	2b02      	cmp	r3, #2
 8007660:	d901      	bls.n	8007666 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e232      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007666:	4b34      	ldr	r3, [pc, #208]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800766e:	2b00      	cmp	r3, #0
 8007670:	d0f0      	beq.n	8007654 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007672:	4b31      	ldr	r3, [pc, #196]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	061b      	lsls	r3, r3, #24
 8007680:	492d      	ldr	r1, [pc, #180]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007682:	4313      	orrs	r3, r2
 8007684:	604b      	str	r3, [r1, #4]
 8007686:	e01a      	b.n	80076be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007688:	4b2b      	ldr	r3, [pc, #172]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a2a      	ldr	r2, [pc, #168]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 800768e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007694:	f7fa fc60 	bl	8001f58 <HAL_GetTick>
 8007698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800769a:	e008      	b.n	80076ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800769c:	f7fa fc5c 	bl	8001f58 <HAL_GetTick>
 80076a0:	4602      	mov	r2, r0
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d901      	bls.n	80076ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e20e      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80076ae:	4b22      	ldr	r3, [pc, #136]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1f0      	bne.n	800769c <HAL_RCC_OscConfig+0x1e0>
 80076ba:	e000      	b.n	80076be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 0308 	and.w	r3, r3, #8
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d041      	beq.n	800774e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	695b      	ldr	r3, [r3, #20]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d01c      	beq.n	800770c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076d2:	4b19      	ldr	r3, [pc, #100]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80076d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076d8:	4a17      	ldr	r2, [pc, #92]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80076da:	f043 0301 	orr.w	r3, r3, #1
 80076de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076e2:	f7fa fc39 	bl	8001f58 <HAL_GetTick>
 80076e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076e8:	e008      	b.n	80076fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076ea:	f7fa fc35 	bl	8001f58 <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	2b02      	cmp	r3, #2
 80076f6:	d901      	bls.n	80076fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80076f8:	2303      	movs	r3, #3
 80076fa:	e1e7      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 80076fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007702:	f003 0302 	and.w	r3, r3, #2
 8007706:	2b00      	cmp	r3, #0
 8007708:	d0ef      	beq.n	80076ea <HAL_RCC_OscConfig+0x22e>
 800770a:	e020      	b.n	800774e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800770c:	4b0a      	ldr	r3, [pc, #40]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 800770e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007712:	4a09      	ldr	r2, [pc, #36]	@ (8007738 <HAL_RCC_OscConfig+0x27c>)
 8007714:	f023 0301 	bic.w	r3, r3, #1
 8007718:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800771c:	f7fa fc1c 	bl	8001f58 <HAL_GetTick>
 8007720:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007722:	e00d      	b.n	8007740 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007724:	f7fa fc18 	bl	8001f58 <HAL_GetTick>
 8007728:	4602      	mov	r2, r0
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	2b02      	cmp	r3, #2
 8007730:	d906      	bls.n	8007740 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007732:	2303      	movs	r3, #3
 8007734:	e1ca      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
 8007736:	bf00      	nop
 8007738:	40021000 	.word	0x40021000
 800773c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007740:	4b8c      	ldr	r3, [pc, #560]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007742:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007746:	f003 0302 	and.w	r3, r3, #2
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1ea      	bne.n	8007724 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0304 	and.w	r3, r3, #4
 8007756:	2b00      	cmp	r3, #0
 8007758:	f000 80a6 	beq.w	80078a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800775c:	2300      	movs	r3, #0
 800775e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007760:	4b84      	ldr	r3, [pc, #528]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007768:	2b00      	cmp	r3, #0
 800776a:	d101      	bne.n	8007770 <HAL_RCC_OscConfig+0x2b4>
 800776c:	2301      	movs	r3, #1
 800776e:	e000      	b.n	8007772 <HAL_RCC_OscConfig+0x2b6>
 8007770:	2300      	movs	r3, #0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00d      	beq.n	8007792 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007776:	4b7f      	ldr	r3, [pc, #508]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800777a:	4a7e      	ldr	r2, [pc, #504]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800777c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007780:	6593      	str	r3, [r2, #88]	@ 0x58
 8007782:	4b7c      	ldr	r3, [pc, #496]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800778a:	60fb      	str	r3, [r7, #12]
 800778c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800778e:	2301      	movs	r3, #1
 8007790:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007792:	4b79      	ldr	r3, [pc, #484]	@ (8007978 <HAL_RCC_OscConfig+0x4bc>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800779a:	2b00      	cmp	r3, #0
 800779c:	d118      	bne.n	80077d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800779e:	4b76      	ldr	r3, [pc, #472]	@ (8007978 <HAL_RCC_OscConfig+0x4bc>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a75      	ldr	r2, [pc, #468]	@ (8007978 <HAL_RCC_OscConfig+0x4bc>)
 80077a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077aa:	f7fa fbd5 	bl	8001f58 <HAL_GetTick>
 80077ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077b0:	e008      	b.n	80077c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077b2:	f7fa fbd1 	bl	8001f58 <HAL_GetTick>
 80077b6:	4602      	mov	r2, r0
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	1ad3      	subs	r3, r2, r3
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d901      	bls.n	80077c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e183      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077c4:	4b6c      	ldr	r3, [pc, #432]	@ (8007978 <HAL_RCC_OscConfig+0x4bc>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d0f0      	beq.n	80077b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d108      	bne.n	80077ea <HAL_RCC_OscConfig+0x32e>
 80077d8:	4b66      	ldr	r3, [pc, #408]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80077da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077de:	4a65      	ldr	r2, [pc, #404]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80077e0:	f043 0301 	orr.w	r3, r3, #1
 80077e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80077e8:	e024      	b.n	8007834 <HAL_RCC_OscConfig+0x378>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	2b05      	cmp	r3, #5
 80077f0:	d110      	bne.n	8007814 <HAL_RCC_OscConfig+0x358>
 80077f2:	4b60      	ldr	r3, [pc, #384]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80077f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077f8:	4a5e      	ldr	r2, [pc, #376]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80077fa:	f043 0304 	orr.w	r3, r3, #4
 80077fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007802:	4b5c      	ldr	r3, [pc, #368]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007808:	4a5a      	ldr	r2, [pc, #360]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800780a:	f043 0301 	orr.w	r3, r3, #1
 800780e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007812:	e00f      	b.n	8007834 <HAL_RCC_OscConfig+0x378>
 8007814:	4b57      	ldr	r3, [pc, #348]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800781a:	4a56      	ldr	r2, [pc, #344]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007824:	4b53      	ldr	r3, [pc, #332]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800782a:	4a52      	ldr	r2, [pc, #328]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800782c:	f023 0304 	bic.w	r3, r3, #4
 8007830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d016      	beq.n	800786a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800783c:	f7fa fb8c 	bl	8001f58 <HAL_GetTick>
 8007840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007842:	e00a      	b.n	800785a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007844:	f7fa fb88 	bl	8001f58 <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007852:	4293      	cmp	r3, r2
 8007854:	d901      	bls.n	800785a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e138      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800785a:	4b46      	ldr	r3, [pc, #280]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800785c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007860:	f003 0302 	and.w	r3, r3, #2
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0ed      	beq.n	8007844 <HAL_RCC_OscConfig+0x388>
 8007868:	e015      	b.n	8007896 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800786a:	f7fa fb75 	bl	8001f58 <HAL_GetTick>
 800786e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007870:	e00a      	b.n	8007888 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007872:	f7fa fb71 	bl	8001f58 <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007880:	4293      	cmp	r3, r2
 8007882:	d901      	bls.n	8007888 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007884:	2303      	movs	r3, #3
 8007886:	e121      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007888:	4b3a      	ldr	r3, [pc, #232]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800788a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1ed      	bne.n	8007872 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007896:	7ffb      	ldrb	r3, [r7, #31]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d105      	bne.n	80078a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800789c:	4b35      	ldr	r3, [pc, #212]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800789e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078a0:	4a34      	ldr	r2, [pc, #208]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80078a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0320 	and.w	r3, r3, #32
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d03c      	beq.n	800792e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d01c      	beq.n	80078f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80078bc:	4b2d      	ldr	r3, [pc, #180]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80078be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80078c4:	f043 0301 	orr.w	r3, r3, #1
 80078c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078cc:	f7fa fb44 	bl	8001f58 <HAL_GetTick>
 80078d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80078d2:	e008      	b.n	80078e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80078d4:	f7fa fb40 	bl	8001f58 <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d901      	bls.n	80078e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e0f2      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80078e6:	4b23      	ldr	r3, [pc, #140]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80078e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078ec:	f003 0302 	and.w	r3, r3, #2
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d0ef      	beq.n	80078d4 <HAL_RCC_OscConfig+0x418>
 80078f4:	e01b      	b.n	800792e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80078f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80078f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 80078fe:	f023 0301 	bic.w	r3, r3, #1
 8007902:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007906:	f7fa fb27 	bl	8001f58 <HAL_GetTick>
 800790a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800790c:	e008      	b.n	8007920 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800790e:	f7fa fb23 	bl	8001f58 <HAL_GetTick>
 8007912:	4602      	mov	r2, r0
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	2b02      	cmp	r3, #2
 800791a:	d901      	bls.n	8007920 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800791c:	2303      	movs	r3, #3
 800791e:	e0d5      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007920:	4b14      	ldr	r3, [pc, #80]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007922:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007926:	f003 0302 	and.w	r3, r3, #2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1ef      	bne.n	800790e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	69db      	ldr	r3, [r3, #28]
 8007932:	2b00      	cmp	r3, #0
 8007934:	f000 80c9 	beq.w	8007aca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007938:	4b0e      	ldr	r3, [pc, #56]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f003 030c 	and.w	r3, r3, #12
 8007940:	2b0c      	cmp	r3, #12
 8007942:	f000 8083 	beq.w	8007a4c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	69db      	ldr	r3, [r3, #28]
 800794a:	2b02      	cmp	r3, #2
 800794c:	d15e      	bne.n	8007a0c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800794e:	4b09      	ldr	r3, [pc, #36]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a08      	ldr	r2, [pc, #32]	@ (8007974 <HAL_RCC_OscConfig+0x4b8>)
 8007954:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800795a:	f7fa fafd 	bl	8001f58 <HAL_GetTick>
 800795e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007960:	e00c      	b.n	800797c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007962:	f7fa faf9 	bl	8001f58 <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	2b02      	cmp	r3, #2
 800796e:	d905      	bls.n	800797c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	e0ab      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
 8007974:	40021000 	.word	0x40021000
 8007978:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800797c:	4b55      	ldr	r3, [pc, #340]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1ec      	bne.n	8007962 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007988:	4b52      	ldr	r3, [pc, #328]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 800798a:	68da      	ldr	r2, [r3, #12]
 800798c:	4b52      	ldr	r3, [pc, #328]	@ (8007ad8 <HAL_RCC_OscConfig+0x61c>)
 800798e:	4013      	ands	r3, r2
 8007990:	687a      	ldr	r2, [r7, #4]
 8007992:	6a11      	ldr	r1, [r2, #32]
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007998:	3a01      	subs	r2, #1
 800799a:	0112      	lsls	r2, r2, #4
 800799c:	4311      	orrs	r1, r2
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80079a2:	0212      	lsls	r2, r2, #8
 80079a4:	4311      	orrs	r1, r2
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80079aa:	0852      	lsrs	r2, r2, #1
 80079ac:	3a01      	subs	r2, #1
 80079ae:	0552      	lsls	r2, r2, #21
 80079b0:	4311      	orrs	r1, r2
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80079b6:	0852      	lsrs	r2, r2, #1
 80079b8:	3a01      	subs	r2, #1
 80079ba:	0652      	lsls	r2, r2, #25
 80079bc:	4311      	orrs	r1, r2
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80079c2:	06d2      	lsls	r2, r2, #27
 80079c4:	430a      	orrs	r2, r1
 80079c6:	4943      	ldr	r1, [pc, #268]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 80079c8:	4313      	orrs	r3, r2
 80079ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079cc:	4b41      	ldr	r3, [pc, #260]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a40      	ldr	r2, [pc, #256]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 80079d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80079d8:	4b3e      	ldr	r3, [pc, #248]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	4a3d      	ldr	r2, [pc, #244]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 80079de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079e4:	f7fa fab8 	bl	8001f58 <HAL_GetTick>
 80079e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079ea:	e008      	b.n	80079fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079ec:	f7fa fab4 	bl	8001f58 <HAL_GetTick>
 80079f0:	4602      	mov	r2, r0
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	2b02      	cmp	r3, #2
 80079f8:	d901      	bls.n	80079fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80079fa:	2303      	movs	r3, #3
 80079fc:	e066      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079fe:	4b35      	ldr	r3, [pc, #212]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d0f0      	beq.n	80079ec <HAL_RCC_OscConfig+0x530>
 8007a0a:	e05e      	b.n	8007aca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a0c:	4b31      	ldr	r3, [pc, #196]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a30      	ldr	r2, [pc, #192]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 8007a12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a18:	f7fa fa9e 	bl	8001f58 <HAL_GetTick>
 8007a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a1e:	e008      	b.n	8007a32 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a20:	f7fa fa9a 	bl	8001f58 <HAL_GetTick>
 8007a24:	4602      	mov	r2, r0
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	2b02      	cmp	r3, #2
 8007a2c:	d901      	bls.n	8007a32 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	e04c      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a32:	4b28      	ldr	r3, [pc, #160]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1f0      	bne.n	8007a20 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007a3e:	4b25      	ldr	r3, [pc, #148]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 8007a40:	68da      	ldr	r2, [r3, #12]
 8007a42:	4924      	ldr	r1, [pc, #144]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 8007a44:	4b25      	ldr	r3, [pc, #148]	@ (8007adc <HAL_RCC_OscConfig+0x620>)
 8007a46:	4013      	ands	r3, r2
 8007a48:	60cb      	str	r3, [r1, #12]
 8007a4a:	e03e      	b.n	8007aca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	69db      	ldr	r3, [r3, #28]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d101      	bne.n	8007a58 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	e039      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007a58:	4b1e      	ldr	r3, [pc, #120]	@ (8007ad4 <HAL_RCC_OscConfig+0x618>)
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f003 0203 	and.w	r2, r3, #3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a1b      	ldr	r3, [r3, #32]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d12c      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a76:	3b01      	subs	r3, #1
 8007a78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d123      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a88:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d11b      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a98:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d113      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aa8:	085b      	lsrs	r3, r3, #1
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d109      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007abc:	085b      	lsrs	r3, r3, #1
 8007abe:	3b01      	subs	r3, #1
 8007ac0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d001      	beq.n	8007aca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e000      	b.n	8007acc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3720      	adds	r7, #32
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	40021000 	.word	0x40021000
 8007ad8:	019f800c 	.word	0x019f800c
 8007adc:	feeefffc 	.word	0xfeeefffc

08007ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007aea:	2300      	movs	r3, #0
 8007aec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d101      	bne.n	8007af8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	e11e      	b.n	8007d36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007af8:	4b91      	ldr	r3, [pc, #580]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 030f 	and.w	r3, r3, #15
 8007b00:	683a      	ldr	r2, [r7, #0]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d910      	bls.n	8007b28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b06:	4b8e      	ldr	r3, [pc, #568]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f023 020f 	bic.w	r2, r3, #15
 8007b0e:	498c      	ldr	r1, [pc, #560]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b16:	4b8a      	ldr	r3, [pc, #552]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 030f 	and.w	r3, r3, #15
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d001      	beq.n	8007b28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e106      	b.n	8007d36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0301 	and.w	r3, r3, #1
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d073      	beq.n	8007c1c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	2b03      	cmp	r3, #3
 8007b3a:	d129      	bne.n	8007b90 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b3c:	4b81      	ldr	r3, [pc, #516]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d101      	bne.n	8007b4c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e0f4      	b.n	8007d36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007b4c:	f000 f99e 	bl	8007e8c <RCC_GetSysClockFreqFromPLLSource>
 8007b50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	4a7c      	ldr	r2, [pc, #496]	@ (8007d48 <HAL_RCC_ClockConfig+0x268>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d93f      	bls.n	8007bda <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007b5a:	4b7a      	ldr	r3, [pc, #488]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d009      	beq.n	8007b7a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d033      	beq.n	8007bda <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d12f      	bne.n	8007bda <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007b7a:	4b72      	ldr	r3, [pc, #456]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b82:	4a70      	ldr	r2, [pc, #448]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007b84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007b8a:	2380      	movs	r3, #128	@ 0x80
 8007b8c:	617b      	str	r3, [r7, #20]
 8007b8e:	e024      	b.n	8007bda <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d107      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b98:	4b6a      	ldr	r3, [pc, #424]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d109      	bne.n	8007bb8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e0c6      	b.n	8007d36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ba8:	4b66      	ldr	r3, [pc, #408]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d101      	bne.n	8007bb8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e0be      	b.n	8007d36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007bb8:	f000 f8ce 	bl	8007d58 <HAL_RCC_GetSysClockFreq>
 8007bbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	4a61      	ldr	r2, [pc, #388]	@ (8007d48 <HAL_RCC_ClockConfig+0x268>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d909      	bls.n	8007bda <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007bc6:	4b5f      	ldr	r3, [pc, #380]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bce:	4a5d      	ldr	r2, [pc, #372]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bd4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007bd6:	2380      	movs	r3, #128	@ 0x80
 8007bd8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007bda:	4b5a      	ldr	r3, [pc, #360]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f023 0203 	bic.w	r2, r3, #3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	4957      	ldr	r1, [pc, #348]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007be8:	4313      	orrs	r3, r2
 8007bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bec:	f7fa f9b4 	bl	8001f58 <HAL_GetTick>
 8007bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bf2:	e00a      	b.n	8007c0a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bf4:	f7fa f9b0 	bl	8001f58 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d901      	bls.n	8007c0a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007c06:	2303      	movs	r3, #3
 8007c08:	e095      	b.n	8007d36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c0a:	4b4e      	ldr	r3, [pc, #312]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f003 020c 	and.w	r2, r3, #12
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d1eb      	bne.n	8007bf4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d023      	beq.n	8007c70 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 0304 	and.w	r3, r3, #4
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d005      	beq.n	8007c40 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c34:	4b43      	ldr	r3, [pc, #268]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	4a42      	ldr	r2, [pc, #264]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007c3e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 0308 	and.w	r3, r3, #8
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d007      	beq.n	8007c5c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007c4c:	4b3d      	ldr	r3, [pc, #244]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007c54:	4a3b      	ldr	r2, [pc, #236]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007c5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c5c:	4b39      	ldr	r3, [pc, #228]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	4936      	ldr	r1, [pc, #216]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	608b      	str	r3, [r1, #8]
 8007c6e:	e008      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	2b80      	cmp	r3, #128	@ 0x80
 8007c74:	d105      	bne.n	8007c82 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007c76:	4b33      	ldr	r3, [pc, #204]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	4a32      	ldr	r2, [pc, #200]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007c7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c80:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c82:	4b2f      	ldr	r3, [pc, #188]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 030f 	and.w	r3, r3, #15
 8007c8a:	683a      	ldr	r2, [r7, #0]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d21d      	bcs.n	8007ccc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c90:	4b2b      	ldr	r3, [pc, #172]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f023 020f 	bic.w	r2, r3, #15
 8007c98:	4929      	ldr	r1, [pc, #164]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ca0:	f7fa f95a 	bl	8001f58 <HAL_GetTick>
 8007ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ca6:	e00a      	b.n	8007cbe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ca8:	f7fa f956 	bl	8001f58 <HAL_GetTick>
 8007cac:	4602      	mov	r2, r0
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	1ad3      	subs	r3, r2, r3
 8007cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d901      	bls.n	8007cbe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007cba:	2303      	movs	r3, #3
 8007cbc:	e03b      	b.n	8007d36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cbe:	4b20      	ldr	r3, [pc, #128]	@ (8007d40 <HAL_RCC_ClockConfig+0x260>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 030f 	and.w	r3, r3, #15
 8007cc6:	683a      	ldr	r2, [r7, #0]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d1ed      	bne.n	8007ca8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0304 	and.w	r3, r3, #4
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d008      	beq.n	8007cea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	4917      	ldr	r1, [pc, #92]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f003 0308 	and.w	r3, r3, #8
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d009      	beq.n	8007d0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cf6:	4b13      	ldr	r3, [pc, #76]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	691b      	ldr	r3, [r3, #16]
 8007d02:	00db      	lsls	r3, r3, #3
 8007d04:	490f      	ldr	r1, [pc, #60]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007d06:	4313      	orrs	r3, r2
 8007d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007d0a:	f000 f825 	bl	8007d58 <HAL_RCC_GetSysClockFreq>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	4b0c      	ldr	r3, [pc, #48]	@ (8007d44 <HAL_RCC_ClockConfig+0x264>)
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	091b      	lsrs	r3, r3, #4
 8007d16:	f003 030f 	and.w	r3, r3, #15
 8007d1a:	490c      	ldr	r1, [pc, #48]	@ (8007d4c <HAL_RCC_ClockConfig+0x26c>)
 8007d1c:	5ccb      	ldrb	r3, [r1, r3]
 8007d1e:	f003 031f 	and.w	r3, r3, #31
 8007d22:	fa22 f303 	lsr.w	r3, r2, r3
 8007d26:	4a0a      	ldr	r2, [pc, #40]	@ (8007d50 <HAL_RCC_ClockConfig+0x270>)
 8007d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d54 <HAL_RCC_ClockConfig+0x274>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7fa f8c6 	bl	8001ec0 <HAL_InitTick>
 8007d34:	4603      	mov	r3, r0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	40022000 	.word	0x40022000
 8007d44:	40021000 	.word	0x40021000
 8007d48:	04c4b400 	.word	0x04c4b400
 8007d4c:	0800e218 	.word	0x0800e218
 8007d50:	20000000 	.word	0x20000000
 8007d54:	20000004 	.word	0x20000004

08007d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b087      	sub	sp, #28
 8007d5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007d5e:	4b2c      	ldr	r3, [pc, #176]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	f003 030c 	and.w	r3, r3, #12
 8007d66:	2b04      	cmp	r3, #4
 8007d68:	d102      	bne.n	8007d70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8007e14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007d6c:	613b      	str	r3, [r7, #16]
 8007d6e:	e047      	b.n	8007e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007d70:	4b27      	ldr	r3, [pc, #156]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f003 030c 	and.w	r3, r3, #12
 8007d78:	2b08      	cmp	r3, #8
 8007d7a:	d102      	bne.n	8007d82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007d7c:	4b26      	ldr	r3, [pc, #152]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007d7e:	613b      	str	r3, [r7, #16]
 8007d80:	e03e      	b.n	8007e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007d82:	4b23      	ldr	r3, [pc, #140]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f003 030c 	and.w	r3, r3, #12
 8007d8a:	2b0c      	cmp	r3, #12
 8007d8c:	d136      	bne.n	8007dfc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007d8e:	4b20      	ldr	r3, [pc, #128]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f003 0303 	and.w	r3, r3, #3
 8007d96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d98:	4b1d      	ldr	r3, [pc, #116]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	091b      	lsrs	r3, r3, #4
 8007d9e:	f003 030f 	and.w	r3, r3, #15
 8007da2:	3301      	adds	r3, #1
 8007da4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2b03      	cmp	r3, #3
 8007daa:	d10c      	bne.n	8007dc6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007dac:	4a1a      	ldr	r2, [pc, #104]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db4:	4a16      	ldr	r2, [pc, #88]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007db6:	68d2      	ldr	r2, [r2, #12]
 8007db8:	0a12      	lsrs	r2, r2, #8
 8007dba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007dbe:	fb02 f303 	mul.w	r3, r2, r3
 8007dc2:	617b      	str	r3, [r7, #20]
      break;
 8007dc4:	e00c      	b.n	8007de0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007dc6:	4a13      	ldr	r2, [pc, #76]	@ (8007e14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dce:	4a10      	ldr	r2, [pc, #64]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dd0:	68d2      	ldr	r2, [r2, #12]
 8007dd2:	0a12      	lsrs	r2, r2, #8
 8007dd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007dd8:	fb02 f303 	mul.w	r3, r2, r3
 8007ddc:	617b      	str	r3, [r7, #20]
      break;
 8007dde:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007de0:	4b0b      	ldr	r3, [pc, #44]	@ (8007e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007de2:	68db      	ldr	r3, [r3, #12]
 8007de4:	0e5b      	lsrs	r3, r3, #25
 8007de6:	f003 0303 	and.w	r3, r3, #3
 8007dea:	3301      	adds	r3, #1
 8007dec:	005b      	lsls	r3, r3, #1
 8007dee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df8:	613b      	str	r3, [r7, #16]
 8007dfa:	e001      	b.n	8007e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007e00:	693b      	ldr	r3, [r7, #16]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	371c      	adds	r7, #28
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	40021000 	.word	0x40021000
 8007e14:	00f42400 	.word	0x00f42400
 8007e18:	007a1200 	.word	0x007a1200

08007e1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e20:	4b03      	ldr	r3, [pc, #12]	@ (8007e30 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e22:	681b      	ldr	r3, [r3, #0]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	46bd      	mov	sp, r7
 8007e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	20000000 	.word	0x20000000

08007e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007e38:	f7ff fff0 	bl	8007e1c <HAL_RCC_GetHCLKFreq>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	4b06      	ldr	r3, [pc, #24]	@ (8007e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	0a1b      	lsrs	r3, r3, #8
 8007e44:	f003 0307 	and.w	r3, r3, #7
 8007e48:	4904      	ldr	r1, [pc, #16]	@ (8007e5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007e4a:	5ccb      	ldrb	r3, [r1, r3]
 8007e4c:	f003 031f 	and.w	r3, r3, #31
 8007e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	bd80      	pop	{r7, pc}
 8007e58:	40021000 	.word	0x40021000
 8007e5c:	0800e228 	.word	0x0800e228

08007e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007e64:	f7ff ffda 	bl	8007e1c <HAL_RCC_GetHCLKFreq>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	4b06      	ldr	r3, [pc, #24]	@ (8007e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	0adb      	lsrs	r3, r3, #11
 8007e70:	f003 0307 	and.w	r3, r3, #7
 8007e74:	4904      	ldr	r1, [pc, #16]	@ (8007e88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007e76:	5ccb      	ldrb	r3, [r1, r3]
 8007e78:	f003 031f 	and.w	r3, r3, #31
 8007e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	40021000 	.word	0x40021000
 8007e88:	0800e228 	.word	0x0800e228

08007e8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b087      	sub	sp, #28
 8007e90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007e92:	4b1e      	ldr	r3, [pc, #120]	@ (8007f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	f003 0303 	and.w	r3, r3, #3
 8007e9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8007f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	091b      	lsrs	r3, r3, #4
 8007ea2:	f003 030f 	and.w	r3, r3, #15
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	2b03      	cmp	r3, #3
 8007eae:	d10c      	bne.n	8007eca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007eb0:	4a17      	ldr	r2, [pc, #92]	@ (8007f10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eb8:	4a14      	ldr	r2, [pc, #80]	@ (8007f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007eba:	68d2      	ldr	r2, [r2, #12]
 8007ebc:	0a12      	lsrs	r2, r2, #8
 8007ebe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007ec2:	fb02 f303 	mul.w	r3, r2, r3
 8007ec6:	617b      	str	r3, [r7, #20]
    break;
 8007ec8:	e00c      	b.n	8007ee4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007eca:	4a12      	ldr	r2, [pc, #72]	@ (8007f14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ed2:	4a0e      	ldr	r2, [pc, #56]	@ (8007f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007ed4:	68d2      	ldr	r2, [r2, #12]
 8007ed6:	0a12      	lsrs	r2, r2, #8
 8007ed8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007edc:	fb02 f303 	mul.w	r3, r2, r3
 8007ee0:	617b      	str	r3, [r7, #20]
    break;
 8007ee2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007ee4:	4b09      	ldr	r3, [pc, #36]	@ (8007f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	0e5b      	lsrs	r3, r3, #25
 8007eea:	f003 0303 	and.w	r3, r3, #3
 8007eee:	3301      	adds	r3, #1
 8007ef0:	005b      	lsls	r3, r3, #1
 8007ef2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007ef4:	697a      	ldr	r2, [r7, #20]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007efc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007efe:	687b      	ldr	r3, [r7, #4]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	371c      	adds	r7, #28
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr
 8007f0c:	40021000 	.word	0x40021000
 8007f10:	007a1200 	.word	0x007a1200
 8007f14:	00f42400 	.word	0x00f42400

08007f18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b086      	sub	sp, #24
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f20:	2300      	movs	r3, #0
 8007f22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f24:	2300      	movs	r3, #0
 8007f26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 8098 	beq.w	8008066 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f36:	2300      	movs	r3, #0
 8007f38:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f3a:	4b43      	ldr	r3, [pc, #268]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10d      	bne.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f46:	4b40      	ldr	r3, [pc, #256]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f4a:	4a3f      	ldr	r2, [pc, #252]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f50:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f52:	4b3d      	ldr	r3, [pc, #244]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f5a:	60bb      	str	r3, [r7, #8]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007f62:	4b3a      	ldr	r3, [pc, #232]	@ (800804c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a39      	ldr	r2, [pc, #228]	@ (800804c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007f6e:	f7f9 fff3 	bl	8001f58 <HAL_GetTick>
 8007f72:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007f74:	e009      	b.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f76:	f7f9 ffef 	bl	8001f58 <HAL_GetTick>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	2b02      	cmp	r3, #2
 8007f82:	d902      	bls.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007f84:	2303      	movs	r3, #3
 8007f86:	74fb      	strb	r3, [r7, #19]
        break;
 8007f88:	e005      	b.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007f8a:	4b30      	ldr	r3, [pc, #192]	@ (800804c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d0ef      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007f96:	7cfb      	ldrb	r3, [r7, #19]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d159      	bne.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fa6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d01e      	beq.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb2:	697a      	ldr	r2, [r7, #20]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d019      	beq.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007fb8:	4b23      	ldr	r3, [pc, #140]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007fc4:	4b20      	ldr	r3, [pc, #128]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fca:	4a1f      	ldr	r2, [pc, #124]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007fd4:	4b1c      	ldr	r3, [pc, #112]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fda:	4a1b      	ldr	r2, [pc, #108]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007fe4:	4a18      	ldr	r2, [pc, #96]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f003 0301 	and.w	r3, r3, #1
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d016      	beq.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ff6:	f7f9 ffaf 	bl	8001f58 <HAL_GetTick>
 8007ffa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ffc:	e00b      	b.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ffe:	f7f9 ffab 	bl	8001f58 <HAL_GetTick>
 8008002:	4602      	mov	r2, r0
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	1ad3      	subs	r3, r2, r3
 8008008:	f241 3288 	movw	r2, #5000	@ 0x1388
 800800c:	4293      	cmp	r3, r2
 800800e:	d902      	bls.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008010:	2303      	movs	r3, #3
 8008012:	74fb      	strb	r3, [r7, #19]
            break;
 8008014:	e006      	b.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008016:	4b0c      	ldr	r3, [pc, #48]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800801c:	f003 0302 	and.w	r3, r3, #2
 8008020:	2b00      	cmp	r3, #0
 8008022:	d0ec      	beq.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008024:	7cfb      	ldrb	r3, [r7, #19]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10b      	bne.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800802a:	4b07      	ldr	r3, [pc, #28]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800802c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008030:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008038:	4903      	ldr	r1, [pc, #12]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800803a:	4313      	orrs	r3, r2
 800803c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008040:	e008      	b.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008042:	7cfb      	ldrb	r3, [r7, #19]
 8008044:	74bb      	strb	r3, [r7, #18]
 8008046:	e005      	b.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008048:	40021000 	.word	0x40021000
 800804c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008050:	7cfb      	ldrb	r3, [r7, #19]
 8008052:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008054:	7c7b      	ldrb	r3, [r7, #17]
 8008056:	2b01      	cmp	r3, #1
 8008058:	d105      	bne.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800805a:	4ba6      	ldr	r3, [pc, #664]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800805c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800805e:	4aa5      	ldr	r2, [pc, #660]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008060:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008064:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 0301 	and.w	r3, r3, #1
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00a      	beq.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008072:	4ba0      	ldr	r3, [pc, #640]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008078:	f023 0203 	bic.w	r2, r3, #3
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	499c      	ldr	r1, [pc, #624]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008082:	4313      	orrs	r3, r2
 8008084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 0302 	and.w	r3, r3, #2
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00a      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008094:	4b97      	ldr	r3, [pc, #604]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800809a:	f023 020c 	bic.w	r2, r3, #12
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	4994      	ldr	r1, [pc, #592]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 0304 	and.w	r3, r3, #4
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80080b6:	4b8f      	ldr	r3, [pc, #572]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	498b      	ldr	r1, [pc, #556]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080c6:	4313      	orrs	r3, r2
 80080c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 0308 	and.w	r3, r3, #8
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00a      	beq.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80080d8:	4b86      	ldr	r3, [pc, #536]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	4983      	ldr	r1, [pc, #524]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080e8:	4313      	orrs	r3, r2
 80080ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0320 	and.w	r3, r3, #32
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00a      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80080fa:	4b7e      	ldr	r3, [pc, #504]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008100:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	695b      	ldr	r3, [r3, #20]
 8008108:	497a      	ldr	r1, [pc, #488]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800810a:	4313      	orrs	r3, r2
 800810c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00a      	beq.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800811c:	4b75      	ldr	r3, [pc, #468]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800811e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008122:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	699b      	ldr	r3, [r3, #24]
 800812a:	4972      	ldr	r1, [pc, #456]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800812c:	4313      	orrs	r3, r2
 800812e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00a      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800813e:	4b6d      	ldr	r3, [pc, #436]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008144:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	69db      	ldr	r3, [r3, #28]
 800814c:	4969      	ldr	r1, [pc, #420]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800814e:	4313      	orrs	r3, r2
 8008150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800815c:	2b00      	cmp	r3, #0
 800815e:	d00a      	beq.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008160:	4b64      	ldr	r3, [pc, #400]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008166:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6a1b      	ldr	r3, [r3, #32]
 800816e:	4961      	ldr	r1, [pc, #388]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008170:	4313      	orrs	r3, r2
 8008172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800817e:	2b00      	cmp	r3, #0
 8008180:	d00a      	beq.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008182:	4b5c      	ldr	r3, [pc, #368]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008188:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008190:	4958      	ldr	r1, [pc, #352]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008192:	4313      	orrs	r3, r2
 8008194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d015      	beq.n	80081d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80081a4:	4b53      	ldr	r3, [pc, #332]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b2:	4950      	ldr	r1, [pc, #320]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081b4:	4313      	orrs	r3, r2
 80081b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081c2:	d105      	bne.n	80081d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081c4:	4b4b      	ldr	r3, [pc, #300]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	4a4a      	ldr	r2, [pc, #296]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081ce:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d015      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80081dc:	4b45      	ldr	r3, [pc, #276]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ea:	4942      	ldr	r1, [pc, #264]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081ec:	4313      	orrs	r3, r2
 80081ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081fa:	d105      	bne.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081fc:	4b3d      	ldr	r3, [pc, #244]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081fe:	68db      	ldr	r3, [r3, #12]
 8008200:	4a3c      	ldr	r2, [pc, #240]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008202:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008206:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d015      	beq.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008214:	4b37      	ldr	r3, [pc, #220]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800821a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008222:	4934      	ldr	r1, [pc, #208]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008224:	4313      	orrs	r3, r2
 8008226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800822e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008232:	d105      	bne.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008234:	4b2f      	ldr	r3, [pc, #188]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	4a2e      	ldr	r2, [pc, #184]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800823a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800823e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008248:	2b00      	cmp	r3, #0
 800824a:	d015      	beq.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800824c:	4b29      	ldr	r3, [pc, #164]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800824e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008252:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800825a:	4926      	ldr	r1, [pc, #152]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800825c:	4313      	orrs	r3, r2
 800825e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800826a:	d105      	bne.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800826c:	4b21      	ldr	r3, [pc, #132]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	4a20      	ldr	r2, [pc, #128]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008276:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008280:	2b00      	cmp	r3, #0
 8008282:	d015      	beq.n	80082b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008284:	4b1b      	ldr	r3, [pc, #108]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800828a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008292:	4918      	ldr	r1, [pc, #96]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008294:	4313      	orrs	r3, r2
 8008296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800829e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082a2:	d105      	bne.n	80082b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082a4:	4b13      	ldr	r3, [pc, #76]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	4a12      	ldr	r2, [pc, #72]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d015      	beq.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80082bc:	4b0d      	ldr	r3, [pc, #52]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ca:	490a      	ldr	r1, [pc, #40]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082cc:	4313      	orrs	r3, r2
 80082ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082da:	d105      	bne.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80082dc:	4b05      	ldr	r3, [pc, #20]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	4a04      	ldr	r2, [pc, #16]	@ (80082f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80082e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3718      	adds	r7, #24
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}
 80082f2:	bf00      	nop
 80082f4:	40021000 	.word	0x40021000

080082f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b088      	sub	sp, #32
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	603b      	str	r3, [r7, #0]
 8008304:	4613      	mov	r3, r2
 8008306:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008308:	f7f9 fe26 	bl	8001f58 <HAL_GetTick>
 800830c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800830e:	88fb      	ldrh	r3, [r7, #6]
 8008310:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b01      	cmp	r3, #1
 800831c:	d001      	beq.n	8008322 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800831e:	2302      	movs	r3, #2
 8008320:	e15c      	b.n	80085dc <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d002      	beq.n	800832e <HAL_SPI_Transmit+0x36>
 8008328:	88fb      	ldrh	r3, [r7, #6]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d101      	bne.n	8008332 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e154      	b.n	80085dc <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008338:	2b01      	cmp	r3, #1
 800833a:	d101      	bne.n	8008340 <HAL_SPI_Transmit+0x48>
 800833c:	2302      	movs	r3, #2
 800833e:	e14d      	b.n	80085dc <HAL_SPI_Transmit+0x2e4>
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2203      	movs	r2, #3
 800834c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	88fa      	ldrh	r2, [r7, #6]
 8008360:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	88fa      	ldrh	r2, [r7, #6]
 8008366:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2200      	movs	r2, #0
 800837a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008392:	d10f      	bne.n	80083b4 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80083b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083be:	2b40      	cmp	r3, #64	@ 0x40
 80083c0:	d007      	beq.n	80083d2 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80083da:	d952      	bls.n	8008482 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d002      	beq.n	80083ea <HAL_SPI_Transmit+0xf2>
 80083e4:	8b7b      	ldrh	r3, [r7, #26]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d145      	bne.n	8008476 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ee:	881a      	ldrh	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083fa:	1c9a      	adds	r2, r3, #2
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008404:	b29b      	uxth	r3, r3
 8008406:	3b01      	subs	r3, #1
 8008408:	b29a      	uxth	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800840e:	e032      	b.n	8008476 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	f003 0302 	and.w	r3, r3, #2
 800841a:	2b02      	cmp	r3, #2
 800841c:	d112      	bne.n	8008444 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008422:	881a      	ldrh	r2, [r3, #0]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842e:	1c9a      	adds	r2, r3, #2
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008438:	b29b      	uxth	r3, r3
 800843a:	3b01      	subs	r3, #1
 800843c:	b29a      	uxth	r2, r3
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008442:	e018      	b.n	8008476 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008444:	f7f9 fd88 	bl	8001f58 <HAL_GetTick>
 8008448:	4602      	mov	r2, r0
 800844a:	69fb      	ldr	r3, [r7, #28]
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	683a      	ldr	r2, [r7, #0]
 8008450:	429a      	cmp	r2, r3
 8008452:	d803      	bhi.n	800845c <HAL_SPI_Transmit+0x164>
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800845a:	d102      	bne.n	8008462 <HAL_SPI_Transmit+0x16a>
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d109      	bne.n	8008476 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2200      	movs	r2, #0
 800846e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008472:	2303      	movs	r3, #3
 8008474:	e0b2      	b.n	80085dc <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800847a:	b29b      	uxth	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1c7      	bne.n	8008410 <HAL_SPI_Transmit+0x118>
 8008480:	e083      	b.n	800858a <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d002      	beq.n	8008490 <HAL_SPI_Transmit+0x198>
 800848a:	8b7b      	ldrh	r3, [r7, #26]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d177      	bne.n	8008580 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008494:	b29b      	uxth	r3, r3
 8008496:	2b01      	cmp	r3, #1
 8008498:	d912      	bls.n	80084c0 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800849e:	881a      	ldrh	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084aa:	1c9a      	adds	r2, r3, #2
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	3b02      	subs	r3, #2
 80084b8:	b29a      	uxth	r2, r3
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80084be:	e05f      	b.n	8008580 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	330c      	adds	r3, #12
 80084ca:	7812      	ldrb	r2, [r2, #0]
 80084cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d2:	1c5a      	adds	r2, r3, #1
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084dc:	b29b      	uxth	r3, r3
 80084de:	3b01      	subs	r3, #1
 80084e0:	b29a      	uxth	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80084e6:	e04b      	b.n	8008580 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f003 0302 	and.w	r3, r3, #2
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d12b      	bne.n	800854e <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d912      	bls.n	8008526 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008504:	881a      	ldrh	r2, [r3, #0]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008510:	1c9a      	adds	r2, r3, #2
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800851a:	b29b      	uxth	r3, r3
 800851c:	3b02      	subs	r3, #2
 800851e:	b29a      	uxth	r2, r3
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008524:	e02c      	b.n	8008580 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	330c      	adds	r3, #12
 8008530:	7812      	ldrb	r2, [r2, #0]
 8008532:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008538:	1c5a      	adds	r2, r3, #1
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008542:	b29b      	uxth	r3, r3
 8008544:	3b01      	subs	r3, #1
 8008546:	b29a      	uxth	r2, r3
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800854c:	e018      	b.n	8008580 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800854e:	f7f9 fd03 	bl	8001f58 <HAL_GetTick>
 8008552:	4602      	mov	r2, r0
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	1ad3      	subs	r3, r2, r3
 8008558:	683a      	ldr	r2, [r7, #0]
 800855a:	429a      	cmp	r2, r3
 800855c:	d803      	bhi.n	8008566 <HAL_SPI_Transmit+0x26e>
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008564:	d102      	bne.n	800856c <HAL_SPI_Transmit+0x274>
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d109      	bne.n	8008580 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	e02d      	b.n	80085dc <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008584:	b29b      	uxth	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1ae      	bne.n	80084e8 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800858a:	69fa      	ldr	r2, [r7, #28]
 800858c:	6839      	ldr	r1, [r7, #0]
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f000 fa66 	bl	8008a60 <SPI_EndRxTxTransaction>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2220      	movs	r2, #32
 800859e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d10a      	bne.n	80085be <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085a8:	2300      	movs	r3, #0
 80085aa:	617b      	str	r3, [r7, #20]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	617b      	str	r3, [r7, #20]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	617b      	str	r3, [r7, #20]
 80085bc:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2201      	movs	r2, #1
 80085c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d001      	beq.n	80085da <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e000      	b.n	80085dc <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80085da:	2300      	movs	r3, #0
  }
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3720      	adds	r7, #32
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b088      	sub	sp, #32
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80085fc:	69bb      	ldr	r3, [r7, #24]
 80085fe:	099b      	lsrs	r3, r3, #6
 8008600:	f003 0301 	and.w	r3, r3, #1
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10f      	bne.n	8008628 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800860e:	2b00      	cmp	r3, #0
 8008610:	d00a      	beq.n	8008628 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	099b      	lsrs	r3, r3, #6
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	2b00      	cmp	r3, #0
 800861c:	d004      	beq.n	8008628 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	4798      	blx	r3
    return;
 8008626:	e0d7      	b.n	80087d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008628:	69bb      	ldr	r3, [r7, #24]
 800862a:	085b      	lsrs	r3, r3, #1
 800862c:	f003 0301 	and.w	r3, r3, #1
 8008630:	2b00      	cmp	r3, #0
 8008632:	d00a      	beq.n	800864a <HAL_SPI_IRQHandler+0x66>
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	09db      	lsrs	r3, r3, #7
 8008638:	f003 0301 	and.w	r3, r3, #1
 800863c:	2b00      	cmp	r3, #0
 800863e:	d004      	beq.n	800864a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	4798      	blx	r3
    return;
 8008648:	e0c6      	b.n	80087d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	095b      	lsrs	r3, r3, #5
 800864e:	f003 0301 	and.w	r3, r3, #1
 8008652:	2b00      	cmp	r3, #0
 8008654:	d10c      	bne.n	8008670 <HAL_SPI_IRQHandler+0x8c>
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	099b      	lsrs	r3, r3, #6
 800865a:	f003 0301 	and.w	r3, r3, #1
 800865e:	2b00      	cmp	r3, #0
 8008660:	d106      	bne.n	8008670 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	0a1b      	lsrs	r3, r3, #8
 8008666:	f003 0301 	and.w	r3, r3, #1
 800866a:	2b00      	cmp	r3, #0
 800866c:	f000 80b4 	beq.w	80087d8 <HAL_SPI_IRQHandler+0x1f4>
 8008670:	69fb      	ldr	r3, [r7, #28]
 8008672:	095b      	lsrs	r3, r3, #5
 8008674:	f003 0301 	and.w	r3, r3, #1
 8008678:	2b00      	cmp	r3, #0
 800867a:	f000 80ad 	beq.w	80087d8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800867e:	69bb      	ldr	r3, [r7, #24]
 8008680:	099b      	lsrs	r3, r3, #6
 8008682:	f003 0301 	and.w	r3, r3, #1
 8008686:	2b00      	cmp	r3, #0
 8008688:	d023      	beq.n	80086d2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008690:	b2db      	uxtb	r3, r3
 8008692:	2b03      	cmp	r3, #3
 8008694:	d011      	beq.n	80086ba <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800869a:	f043 0204 	orr.w	r2, r3, #4
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086a2:	2300      	movs	r3, #0
 80086a4:	617b      	str	r3, [r7, #20]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	617b      	str	r3, [r7, #20]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	617b      	str	r3, [r7, #20]
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	e00b      	b.n	80086d2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086ba:	2300      	movs	r3, #0
 80086bc:	613b      	str	r3, [r7, #16]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	613b      	str	r3, [r7, #16]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	689b      	ldr	r3, [r3, #8]
 80086cc:	613b      	str	r3, [r7, #16]
 80086ce:	693b      	ldr	r3, [r7, #16]
        return;
 80086d0:	e082      	b.n	80087d8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	095b      	lsrs	r3, r3, #5
 80086d6:	f003 0301 	and.w	r3, r3, #1
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d014      	beq.n	8008708 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086e2:	f043 0201 	orr.w	r2, r3, #1
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80086ea:	2300      	movs	r3, #0
 80086ec:	60fb      	str	r3, [r7, #12]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	60fb      	str	r3, [r7, #12]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008704:	601a      	str	r2, [r3, #0]
 8008706:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	0a1b      	lsrs	r3, r3, #8
 800870c:	f003 0301 	and.w	r3, r3, #1
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00c      	beq.n	800872e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008718:	f043 0208 	orr.w	r2, r3, #8
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008720:	2300      	movs	r3, #0
 8008722:	60bb      	str	r3, [r7, #8]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	60bb      	str	r3, [r7, #8]
 800872c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008732:	2b00      	cmp	r3, #0
 8008734:	d04f      	beq.n	80087d6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008744:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	f003 0302 	and.w	r3, r3, #2
 8008754:	2b00      	cmp	r3, #0
 8008756:	d104      	bne.n	8008762 <HAL_SPI_IRQHandler+0x17e>
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b00      	cmp	r3, #0
 8008760:	d034      	beq.n	80087cc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	685a      	ldr	r2, [r3, #4]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f022 0203 	bic.w	r2, r2, #3
 8008770:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008776:	2b00      	cmp	r3, #0
 8008778:	d011      	beq.n	800879e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800877e:	4a18      	ldr	r2, [pc, #96]	@ (80087e0 <HAL_SPI_IRQHandler+0x1fc>)
 8008780:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008786:	4618      	mov	r0, r3
 8008788:	f7fb fd45 	bl	8004216 <HAL_DMA_Abort_IT>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d005      	beq.n	800879e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008796:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d016      	beq.n	80087d4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087aa:	4a0d      	ldr	r2, [pc, #52]	@ (80087e0 <HAL_SPI_IRQHandler+0x1fc>)
 80087ac:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7fb fd2f 	bl	8004216 <HAL_DMA_Abort_IT>
 80087b8:	4603      	mov	r3, r0
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00a      	beq.n	80087d4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80087ca:	e003      	b.n	80087d4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 f809 	bl	80087e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80087d2:	e000      	b.n	80087d6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80087d4:	bf00      	nop
    return;
 80087d6:	bf00      	nop
  }
}
 80087d8:	3720      	adds	r7, #32
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	080087f9 	.word	0x080087f9

080087e4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008804:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2200      	movs	r2, #0
 800880a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f7ff ffe5 	bl	80087e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800881a:	bf00      	nop
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
	...

08008824 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b088      	sub	sp, #32
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	603b      	str	r3, [r7, #0]
 8008830:	4613      	mov	r3, r2
 8008832:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008834:	f7f9 fb90 	bl	8001f58 <HAL_GetTick>
 8008838:	4602      	mov	r2, r0
 800883a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800883c:	1a9b      	subs	r3, r3, r2
 800883e:	683a      	ldr	r2, [r7, #0]
 8008840:	4413      	add	r3, r2
 8008842:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008844:	f7f9 fb88 	bl	8001f58 <HAL_GetTick>
 8008848:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800884a:	4b39      	ldr	r3, [pc, #228]	@ (8008930 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	015b      	lsls	r3, r3, #5
 8008850:	0d1b      	lsrs	r3, r3, #20
 8008852:	69fa      	ldr	r2, [r7, #28]
 8008854:	fb02 f303 	mul.w	r3, r2, r3
 8008858:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800885a:	e054      	b.n	8008906 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008862:	d050      	beq.n	8008906 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008864:	f7f9 fb78 	bl	8001f58 <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	69bb      	ldr	r3, [r7, #24]
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	69fa      	ldr	r2, [r7, #28]
 8008870:	429a      	cmp	r2, r3
 8008872:	d902      	bls.n	800887a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d13d      	bne.n	80088f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	685a      	ldr	r2, [r3, #4]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008888:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008892:	d111      	bne.n	80088b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800889c:	d004      	beq.n	80088a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088a6:	d107      	bne.n	80088b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088c0:	d10f      	bne.n	80088e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80088d0:	601a      	str	r2, [r3, #0]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80088e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2201      	movs	r2, #1
 80088e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e017      	b.n	8008926 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d101      	bne.n	8008900 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80088fc:	2300      	movs	r3, #0
 80088fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	3b01      	subs	r3, #1
 8008904:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	689a      	ldr	r2, [r3, #8]
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	4013      	ands	r3, r2
 8008910:	68ba      	ldr	r2, [r7, #8]
 8008912:	429a      	cmp	r2, r3
 8008914:	bf0c      	ite	eq
 8008916:	2301      	moveq	r3, #1
 8008918:	2300      	movne	r3, #0
 800891a:	b2db      	uxtb	r3, r3
 800891c:	461a      	mov	r2, r3
 800891e:	79fb      	ldrb	r3, [r7, #7]
 8008920:	429a      	cmp	r2, r3
 8008922:	d19b      	bne.n	800885c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3720      	adds	r7, #32
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
 800892e:	bf00      	nop
 8008930:	20000000 	.word	0x20000000

08008934 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b08a      	sub	sp, #40	@ 0x28
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]
 8008940:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008942:	2300      	movs	r3, #0
 8008944:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008946:	f7f9 fb07 	bl	8001f58 <HAL_GetTick>
 800894a:	4602      	mov	r2, r0
 800894c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894e:	1a9b      	subs	r3, r3, r2
 8008950:	683a      	ldr	r2, [r7, #0]
 8008952:	4413      	add	r3, r2
 8008954:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008956:	f7f9 faff 	bl	8001f58 <HAL_GetTick>
 800895a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	330c      	adds	r3, #12
 8008962:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008964:	4b3d      	ldr	r3, [pc, #244]	@ (8008a5c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	4613      	mov	r3, r2
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	4413      	add	r3, r2
 800896e:	00da      	lsls	r2, r3, #3
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	0d1b      	lsrs	r3, r3, #20
 8008974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008976:	fb02 f303 	mul.w	r3, r2, r3
 800897a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800897c:	e060      	b.n	8008a40 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008984:	d107      	bne.n	8008996 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d104      	bne.n	8008996 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	b2db      	uxtb	r3, r3
 8008992:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008994:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800899c:	d050      	beq.n	8008a40 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800899e:	f7f9 fadb 	bl	8001f58 <HAL_GetTick>
 80089a2:	4602      	mov	r2, r0
 80089a4:	6a3b      	ldr	r3, [r7, #32]
 80089a6:	1ad3      	subs	r3, r2, r3
 80089a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d902      	bls.n	80089b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80089ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d13d      	bne.n	8008a30 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	685a      	ldr	r2, [r3, #4]
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80089c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80089cc:	d111      	bne.n	80089f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	689b      	ldr	r3, [r3, #8]
 80089d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089d6:	d004      	beq.n	80089e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089e0:	d107      	bne.n	80089f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089fa:	d10f      	bne.n	8008a1c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a0a:	601a      	str	r2, [r3, #0]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008a1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e010      	b.n	8008a52 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d101      	bne.n	8008a3a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008a36:	2300      	movs	r3, #0
 8008a38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	3b01      	subs	r3, #1
 8008a3e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689a      	ldr	r2, [r3, #8]
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	4013      	ands	r3, r2
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d196      	bne.n	800897e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3728      	adds	r7, #40	@ 0x28
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	20000000 	.word	0x20000000

08008a60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b086      	sub	sp, #24
 8008a64:	af02      	add	r7, sp, #8
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f7ff ff5b 	bl	8008934 <SPI_WaitFifoStateUntilTimeout>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d007      	beq.n	8008a94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a88:	f043 0220 	orr.w	r2, r3, #32
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008a90:	2303      	movs	r3, #3
 8008a92:	e027      	b.n	8008ae4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	2180      	movs	r1, #128	@ 0x80
 8008a9e:	68f8      	ldr	r0, [r7, #12]
 8008aa0:	f7ff fec0 	bl	8008824 <SPI_WaitFlagStateUntilTimeout>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d007      	beq.n	8008aba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aae:	f043 0220 	orr.w	r2, r3, #32
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e014      	b.n	8008ae4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008ac6:	68f8      	ldr	r0, [r7, #12]
 8008ac8:	f7ff ff34 	bl	8008934 <SPI_WaitFifoStateUntilTimeout>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d007      	beq.n	8008ae2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ad6:	f043 0220 	orr.w	r2, r3, #32
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008ade:	2303      	movs	r3, #3
 8008ae0:	e000      	b.n	8008ae4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008ae2:	2300      	movs	r3, #0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3710      	adds	r7, #16
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b082      	sub	sp, #8
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d101      	bne.n	8008afe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008afa:	2301      	movs	r3, #1
 8008afc:	e042      	b.n	8008b84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d106      	bne.n	8008b16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f7f8 ff47 	bl	80019a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2224      	movs	r2, #36	@ 0x24
 8008b1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f022 0201 	bic.w	r2, r2, #1
 8008b2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d002      	beq.n	8008b3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 fb82 	bl	8009240 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f8b3 	bl	8008ca8 <UART_SetConfig>
 8008b42:	4603      	mov	r3, r0
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d101      	bne.n	8008b4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e01b      	b.n	8008b84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685a      	ldr	r2, [r3, #4]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689a      	ldr	r2, [r3, #8]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	681a      	ldr	r2, [r3, #0]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f042 0201 	orr.w	r2, r2, #1
 8008b7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 fc01 	bl	8009384 <UART_CheckIdleState>
 8008b82:	4603      	mov	r3, r0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3708      	adds	r7, #8
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b08a      	sub	sp, #40	@ 0x28
 8008b90:	af02      	add	r7, sp, #8
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	603b      	str	r3, [r7, #0]
 8008b98:	4613      	mov	r3, r2
 8008b9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ba2:	2b20      	cmp	r3, #32
 8008ba4:	d17b      	bne.n	8008c9e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d002      	beq.n	8008bb2 <HAL_UART_Transmit+0x26>
 8008bac:	88fb      	ldrh	r3, [r7, #6]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e074      	b.n	8008ca0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2221      	movs	r2, #33	@ 0x21
 8008bc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bc6:	f7f9 f9c7 	bl	8001f58 <HAL_GetTick>
 8008bca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	88fa      	ldrh	r2, [r7, #6]
 8008bd0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	88fa      	ldrh	r2, [r7, #6]
 8008bd8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008be4:	d108      	bne.n	8008bf8 <HAL_UART_Transmit+0x6c>
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	691b      	ldr	r3, [r3, #16]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d104      	bne.n	8008bf8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	61bb      	str	r3, [r7, #24]
 8008bf6:	e003      	b.n	8008c00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c00:	e030      	b.n	8008c64 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	9300      	str	r3, [sp, #0]
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	2180      	movs	r1, #128	@ 0x80
 8008c0c:	68f8      	ldr	r0, [r7, #12]
 8008c0e:	f000 fc63 	bl	80094d8 <UART_WaitOnFlagUntilTimeout>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d005      	beq.n	8008c24 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2220      	movs	r2, #32
 8008c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008c20:	2303      	movs	r3, #3
 8008c22:	e03d      	b.n	8008ca0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10b      	bne.n	8008c42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c2a:	69bb      	ldr	r3, [r7, #24]
 8008c2c:	881b      	ldrh	r3, [r3, #0]
 8008c2e:	461a      	mov	r2, r3
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	3302      	adds	r3, #2
 8008c3e:	61bb      	str	r3, [r7, #24]
 8008c40:	e007      	b.n	8008c52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	781a      	ldrb	r2, [r3, #0]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	3301      	adds	r3, #1
 8008c50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	b29a      	uxth	r2, r3
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d1c8      	bne.n	8008c02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	2200      	movs	r2, #0
 8008c78:	2140      	movs	r1, #64	@ 0x40
 8008c7a:	68f8      	ldr	r0, [r7, #12]
 8008c7c:	f000 fc2c 	bl	80094d8 <UART_WaitOnFlagUntilTimeout>
 8008c80:	4603      	mov	r3, r0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d005      	beq.n	8008c92 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2220      	movs	r2, #32
 8008c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	e006      	b.n	8008ca0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2220      	movs	r2, #32
 8008c96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	e000      	b.n	8008ca0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008c9e:	2302      	movs	r3, #2
  }
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3720      	adds	r7, #32
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cac:	b08c      	sub	sp, #48	@ 0x30
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	689a      	ldr	r2, [r3, #8]
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	431a      	orrs	r2, r3
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	695b      	ldr	r3, [r3, #20]
 8008cc6:	431a      	orrs	r2, r3
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	4bab      	ldr	r3, [pc, #684]	@ (8008f84 <UART_SetConfig+0x2dc>)
 8008cd8:	4013      	ands	r3, r2
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	6812      	ldr	r2, [r2, #0]
 8008cde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ce0:	430b      	orrs	r3, r1
 8008ce2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	430a      	orrs	r2, r1
 8008cf8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	699b      	ldr	r3, [r3, #24]
 8008cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4aa0      	ldr	r2, [pc, #640]	@ (8008f88 <UART_SetConfig+0x2e0>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d004      	beq.n	8008d14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	6a1b      	ldr	r3, [r3, #32]
 8008d0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d10:	4313      	orrs	r3, r2
 8008d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008d1e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	6812      	ldr	r2, [r2, #0]
 8008d26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d28:	430b      	orrs	r3, r1
 8008d2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d32:	f023 010f 	bic.w	r1, r3, #15
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	430a      	orrs	r2, r1
 8008d40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a91      	ldr	r2, [pc, #580]	@ (8008f8c <UART_SetConfig+0x2e4>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d125      	bne.n	8008d98 <UART_SetConfig+0xf0>
 8008d4c:	4b90      	ldr	r3, [pc, #576]	@ (8008f90 <UART_SetConfig+0x2e8>)
 8008d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d52:	f003 0303 	and.w	r3, r3, #3
 8008d56:	2b03      	cmp	r3, #3
 8008d58:	d81a      	bhi.n	8008d90 <UART_SetConfig+0xe8>
 8008d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d60 <UART_SetConfig+0xb8>)
 8008d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d60:	08008d71 	.word	0x08008d71
 8008d64:	08008d81 	.word	0x08008d81
 8008d68:	08008d79 	.word	0x08008d79
 8008d6c:	08008d89 	.word	0x08008d89
 8008d70:	2301      	movs	r3, #1
 8008d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d76:	e0d6      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008d78:	2302      	movs	r3, #2
 8008d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d7e:	e0d2      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008d80:	2304      	movs	r3, #4
 8008d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d86:	e0ce      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008d88:	2308      	movs	r3, #8
 8008d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d8e:	e0ca      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008d90:	2310      	movs	r3, #16
 8008d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d96:	e0c6      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a7d      	ldr	r2, [pc, #500]	@ (8008f94 <UART_SetConfig+0x2ec>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d138      	bne.n	8008e14 <UART_SetConfig+0x16c>
 8008da2:	4b7b      	ldr	r3, [pc, #492]	@ (8008f90 <UART_SetConfig+0x2e8>)
 8008da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008da8:	f003 030c 	and.w	r3, r3, #12
 8008dac:	2b0c      	cmp	r3, #12
 8008dae:	d82d      	bhi.n	8008e0c <UART_SetConfig+0x164>
 8008db0:	a201      	add	r2, pc, #4	@ (adr r2, 8008db8 <UART_SetConfig+0x110>)
 8008db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db6:	bf00      	nop
 8008db8:	08008ded 	.word	0x08008ded
 8008dbc:	08008e0d 	.word	0x08008e0d
 8008dc0:	08008e0d 	.word	0x08008e0d
 8008dc4:	08008e0d 	.word	0x08008e0d
 8008dc8:	08008dfd 	.word	0x08008dfd
 8008dcc:	08008e0d 	.word	0x08008e0d
 8008dd0:	08008e0d 	.word	0x08008e0d
 8008dd4:	08008e0d 	.word	0x08008e0d
 8008dd8:	08008df5 	.word	0x08008df5
 8008ddc:	08008e0d 	.word	0x08008e0d
 8008de0:	08008e0d 	.word	0x08008e0d
 8008de4:	08008e0d 	.word	0x08008e0d
 8008de8:	08008e05 	.word	0x08008e05
 8008dec:	2300      	movs	r3, #0
 8008dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008df2:	e098      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008df4:	2302      	movs	r3, #2
 8008df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dfa:	e094      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008dfc:	2304      	movs	r3, #4
 8008dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e02:	e090      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e04:	2308      	movs	r3, #8
 8008e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e0a:	e08c      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e0c:	2310      	movs	r3, #16
 8008e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e12:	e088      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a5f      	ldr	r2, [pc, #380]	@ (8008f98 <UART_SetConfig+0x2f0>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d125      	bne.n	8008e6a <UART_SetConfig+0x1c2>
 8008e1e:	4b5c      	ldr	r3, [pc, #368]	@ (8008f90 <UART_SetConfig+0x2e8>)
 8008e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e24:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008e28:	2b30      	cmp	r3, #48	@ 0x30
 8008e2a:	d016      	beq.n	8008e5a <UART_SetConfig+0x1b2>
 8008e2c:	2b30      	cmp	r3, #48	@ 0x30
 8008e2e:	d818      	bhi.n	8008e62 <UART_SetConfig+0x1ba>
 8008e30:	2b20      	cmp	r3, #32
 8008e32:	d00a      	beq.n	8008e4a <UART_SetConfig+0x1a2>
 8008e34:	2b20      	cmp	r3, #32
 8008e36:	d814      	bhi.n	8008e62 <UART_SetConfig+0x1ba>
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d002      	beq.n	8008e42 <UART_SetConfig+0x19a>
 8008e3c:	2b10      	cmp	r3, #16
 8008e3e:	d008      	beq.n	8008e52 <UART_SetConfig+0x1aa>
 8008e40:	e00f      	b.n	8008e62 <UART_SetConfig+0x1ba>
 8008e42:	2300      	movs	r3, #0
 8008e44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e48:	e06d      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e50:	e069      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e52:	2304      	movs	r3, #4
 8008e54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e58:	e065      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e5a:	2308      	movs	r3, #8
 8008e5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e60:	e061      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e62:	2310      	movs	r3, #16
 8008e64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e68:	e05d      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a4b      	ldr	r2, [pc, #300]	@ (8008f9c <UART_SetConfig+0x2f4>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d125      	bne.n	8008ec0 <UART_SetConfig+0x218>
 8008e74:	4b46      	ldr	r3, [pc, #280]	@ (8008f90 <UART_SetConfig+0x2e8>)
 8008e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008e7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e80:	d016      	beq.n	8008eb0 <UART_SetConfig+0x208>
 8008e82:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e84:	d818      	bhi.n	8008eb8 <UART_SetConfig+0x210>
 8008e86:	2b80      	cmp	r3, #128	@ 0x80
 8008e88:	d00a      	beq.n	8008ea0 <UART_SetConfig+0x1f8>
 8008e8a:	2b80      	cmp	r3, #128	@ 0x80
 8008e8c:	d814      	bhi.n	8008eb8 <UART_SetConfig+0x210>
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d002      	beq.n	8008e98 <UART_SetConfig+0x1f0>
 8008e92:	2b40      	cmp	r3, #64	@ 0x40
 8008e94:	d008      	beq.n	8008ea8 <UART_SetConfig+0x200>
 8008e96:	e00f      	b.n	8008eb8 <UART_SetConfig+0x210>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e9e:	e042      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ea6:	e03e      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008ea8:	2304      	movs	r3, #4
 8008eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eae:	e03a      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008eb0:	2308      	movs	r3, #8
 8008eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eb6:	e036      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008eb8:	2310      	movs	r3, #16
 8008eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ebe:	e032      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a30      	ldr	r2, [pc, #192]	@ (8008f88 <UART_SetConfig+0x2e0>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d12a      	bne.n	8008f20 <UART_SetConfig+0x278>
 8008eca:	4b31      	ldr	r3, [pc, #196]	@ (8008f90 <UART_SetConfig+0x2e8>)
 8008ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ed0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008ed4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008ed8:	d01a      	beq.n	8008f10 <UART_SetConfig+0x268>
 8008eda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008ede:	d81b      	bhi.n	8008f18 <UART_SetConfig+0x270>
 8008ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ee4:	d00c      	beq.n	8008f00 <UART_SetConfig+0x258>
 8008ee6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008eea:	d815      	bhi.n	8008f18 <UART_SetConfig+0x270>
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d003      	beq.n	8008ef8 <UART_SetConfig+0x250>
 8008ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ef4:	d008      	beq.n	8008f08 <UART_SetConfig+0x260>
 8008ef6:	e00f      	b.n	8008f18 <UART_SetConfig+0x270>
 8008ef8:	2300      	movs	r3, #0
 8008efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008efe:	e012      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008f00:	2302      	movs	r3, #2
 8008f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f06:	e00e      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008f08:	2304      	movs	r3, #4
 8008f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f0e:	e00a      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008f10:	2308      	movs	r3, #8
 8008f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f16:	e006      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008f18:	2310      	movs	r3, #16
 8008f1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f1e:	e002      	b.n	8008f26 <UART_SetConfig+0x27e>
 8008f20:	2310      	movs	r3, #16
 8008f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a17      	ldr	r2, [pc, #92]	@ (8008f88 <UART_SetConfig+0x2e0>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	f040 80a8 	bne.w	8009082 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008f32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f36:	2b08      	cmp	r3, #8
 8008f38:	d834      	bhi.n	8008fa4 <UART_SetConfig+0x2fc>
 8008f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f40 <UART_SetConfig+0x298>)
 8008f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f40:	08008f65 	.word	0x08008f65
 8008f44:	08008fa5 	.word	0x08008fa5
 8008f48:	08008f6d 	.word	0x08008f6d
 8008f4c:	08008fa5 	.word	0x08008fa5
 8008f50:	08008f73 	.word	0x08008f73
 8008f54:	08008fa5 	.word	0x08008fa5
 8008f58:	08008fa5 	.word	0x08008fa5
 8008f5c:	08008fa5 	.word	0x08008fa5
 8008f60:	08008f7b 	.word	0x08008f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f64:	f7fe ff66 	bl	8007e34 <HAL_RCC_GetPCLK1Freq>
 8008f68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f6a:	e021      	b.n	8008fb0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8008fa0 <UART_SetConfig+0x2f8>)
 8008f6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f70:	e01e      	b.n	8008fb0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f72:	f7fe fef1 	bl	8007d58 <HAL_RCC_GetSysClockFreq>
 8008f76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f78:	e01a      	b.n	8008fb0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f80:	e016      	b.n	8008fb0 <UART_SetConfig+0x308>
 8008f82:	bf00      	nop
 8008f84:	cfff69f3 	.word	0xcfff69f3
 8008f88:	40008000 	.word	0x40008000
 8008f8c:	40013800 	.word	0x40013800
 8008f90:	40021000 	.word	0x40021000
 8008f94:	40004400 	.word	0x40004400
 8008f98:	40004800 	.word	0x40004800
 8008f9c:	40004c00 	.word	0x40004c00
 8008fa0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008fae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f000 812a 	beq.w	800920c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fbc:	4a9e      	ldr	r2, [pc, #632]	@ (8009238 <UART_SetConfig+0x590>)
 8008fbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fca:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	685a      	ldr	r2, [r3, #4]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	005b      	lsls	r3, r3, #1
 8008fd4:	4413      	add	r3, r2
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d305      	bcc.n	8008fe8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fe2:	69ba      	ldr	r2, [r7, #24]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d903      	bls.n	8008ff0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008fee:	e10d      	b.n	800920c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	60bb      	str	r3, [r7, #8]
 8008ff6:	60fa      	str	r2, [r7, #12]
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ffc:	4a8e      	ldr	r2, [pc, #568]	@ (8009238 <UART_SetConfig+0x590>)
 8008ffe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009002:	b29b      	uxth	r3, r3
 8009004:	2200      	movs	r2, #0
 8009006:	603b      	str	r3, [r7, #0]
 8009008:	607a      	str	r2, [r7, #4]
 800900a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800900e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009012:	f7f7 f901 	bl	8000218 <__aeabi_uldivmod>
 8009016:	4602      	mov	r2, r0
 8009018:	460b      	mov	r3, r1
 800901a:	4610      	mov	r0, r2
 800901c:	4619      	mov	r1, r3
 800901e:	f04f 0200 	mov.w	r2, #0
 8009022:	f04f 0300 	mov.w	r3, #0
 8009026:	020b      	lsls	r3, r1, #8
 8009028:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800902c:	0202      	lsls	r2, r0, #8
 800902e:	6979      	ldr	r1, [r7, #20]
 8009030:	6849      	ldr	r1, [r1, #4]
 8009032:	0849      	lsrs	r1, r1, #1
 8009034:	2000      	movs	r0, #0
 8009036:	460c      	mov	r4, r1
 8009038:	4605      	mov	r5, r0
 800903a:	eb12 0804 	adds.w	r8, r2, r4
 800903e:	eb43 0905 	adc.w	r9, r3, r5
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	2200      	movs	r2, #0
 8009048:	469a      	mov	sl, r3
 800904a:	4693      	mov	fp, r2
 800904c:	4652      	mov	r2, sl
 800904e:	465b      	mov	r3, fp
 8009050:	4640      	mov	r0, r8
 8009052:	4649      	mov	r1, r9
 8009054:	f7f7 f8e0 	bl	8000218 <__aeabi_uldivmod>
 8009058:	4602      	mov	r2, r0
 800905a:	460b      	mov	r3, r1
 800905c:	4613      	mov	r3, r2
 800905e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009060:	6a3b      	ldr	r3, [r7, #32]
 8009062:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009066:	d308      	bcc.n	800907a <UART_SetConfig+0x3d2>
 8009068:	6a3b      	ldr	r3, [r7, #32]
 800906a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800906e:	d204      	bcs.n	800907a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	6a3a      	ldr	r2, [r7, #32]
 8009076:	60da      	str	r2, [r3, #12]
 8009078:	e0c8      	b.n	800920c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009080:	e0c4      	b.n	800920c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	69db      	ldr	r3, [r3, #28]
 8009086:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800908a:	d167      	bne.n	800915c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800908c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009090:	2b08      	cmp	r3, #8
 8009092:	d828      	bhi.n	80090e6 <UART_SetConfig+0x43e>
 8009094:	a201      	add	r2, pc, #4	@ (adr r2, 800909c <UART_SetConfig+0x3f4>)
 8009096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800909a:	bf00      	nop
 800909c:	080090c1 	.word	0x080090c1
 80090a0:	080090c9 	.word	0x080090c9
 80090a4:	080090d1 	.word	0x080090d1
 80090a8:	080090e7 	.word	0x080090e7
 80090ac:	080090d7 	.word	0x080090d7
 80090b0:	080090e7 	.word	0x080090e7
 80090b4:	080090e7 	.word	0x080090e7
 80090b8:	080090e7 	.word	0x080090e7
 80090bc:	080090df 	.word	0x080090df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090c0:	f7fe feb8 	bl	8007e34 <HAL_RCC_GetPCLK1Freq>
 80090c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090c6:	e014      	b.n	80090f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090c8:	f7fe feca 	bl	8007e60 <HAL_RCC_GetPCLK2Freq>
 80090cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090ce:	e010      	b.n	80090f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090d0:	4b5a      	ldr	r3, [pc, #360]	@ (800923c <UART_SetConfig+0x594>)
 80090d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090d4:	e00d      	b.n	80090f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090d6:	f7fe fe3f 	bl	8007d58 <HAL_RCC_GetSysClockFreq>
 80090da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090dc:	e009      	b.n	80090f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090e4:	e005      	b.n	80090f2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80090e6:	2300      	movs	r3, #0
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80090ea:	2301      	movs	r3, #1
 80090ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80090f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80090f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f000 8089 	beq.w	800920c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090fe:	4a4e      	ldr	r2, [pc, #312]	@ (8009238 <UART_SetConfig+0x590>)
 8009100:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009104:	461a      	mov	r2, r3
 8009106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009108:	fbb3 f3f2 	udiv	r3, r3, r2
 800910c:	005a      	lsls	r2, r3, #1
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	085b      	lsrs	r3, r3, #1
 8009114:	441a      	add	r2, r3
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	fbb2 f3f3 	udiv	r3, r2, r3
 800911e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009120:	6a3b      	ldr	r3, [r7, #32]
 8009122:	2b0f      	cmp	r3, #15
 8009124:	d916      	bls.n	8009154 <UART_SetConfig+0x4ac>
 8009126:	6a3b      	ldr	r3, [r7, #32]
 8009128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800912c:	d212      	bcs.n	8009154 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800912e:	6a3b      	ldr	r3, [r7, #32]
 8009130:	b29b      	uxth	r3, r3
 8009132:	f023 030f 	bic.w	r3, r3, #15
 8009136:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009138:	6a3b      	ldr	r3, [r7, #32]
 800913a:	085b      	lsrs	r3, r3, #1
 800913c:	b29b      	uxth	r3, r3
 800913e:	f003 0307 	and.w	r3, r3, #7
 8009142:	b29a      	uxth	r2, r3
 8009144:	8bfb      	ldrh	r3, [r7, #30]
 8009146:	4313      	orrs	r3, r2
 8009148:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	8bfa      	ldrh	r2, [r7, #30]
 8009150:	60da      	str	r2, [r3, #12]
 8009152:	e05b      	b.n	800920c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800915a:	e057      	b.n	800920c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800915c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009160:	2b08      	cmp	r3, #8
 8009162:	d828      	bhi.n	80091b6 <UART_SetConfig+0x50e>
 8009164:	a201      	add	r2, pc, #4	@ (adr r2, 800916c <UART_SetConfig+0x4c4>)
 8009166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800916a:	bf00      	nop
 800916c:	08009191 	.word	0x08009191
 8009170:	08009199 	.word	0x08009199
 8009174:	080091a1 	.word	0x080091a1
 8009178:	080091b7 	.word	0x080091b7
 800917c:	080091a7 	.word	0x080091a7
 8009180:	080091b7 	.word	0x080091b7
 8009184:	080091b7 	.word	0x080091b7
 8009188:	080091b7 	.word	0x080091b7
 800918c:	080091af 	.word	0x080091af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009190:	f7fe fe50 	bl	8007e34 <HAL_RCC_GetPCLK1Freq>
 8009194:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009196:	e014      	b.n	80091c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009198:	f7fe fe62 	bl	8007e60 <HAL_RCC_GetPCLK2Freq>
 800919c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800919e:	e010      	b.n	80091c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091a0:	4b26      	ldr	r3, [pc, #152]	@ (800923c <UART_SetConfig+0x594>)
 80091a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80091a4:	e00d      	b.n	80091c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091a6:	f7fe fdd7 	bl	8007d58 <HAL_RCC_GetSysClockFreq>
 80091aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091ac:	e009      	b.n	80091c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80091b4:	e005      	b.n	80091c2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80091b6:	2300      	movs	r3, #0
 80091b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80091c0:	bf00      	nop
    }

    if (pclk != 0U)
 80091c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d021      	beq.n	800920c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091cc:	4a1a      	ldr	r2, [pc, #104]	@ (8009238 <UART_SetConfig+0x590>)
 80091ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091d2:	461a      	mov	r2, r3
 80091d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	085b      	lsrs	r3, r3, #1
 80091e0:	441a      	add	r2, r3
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80091ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091ec:	6a3b      	ldr	r3, [r7, #32]
 80091ee:	2b0f      	cmp	r3, #15
 80091f0:	d909      	bls.n	8009206 <UART_SetConfig+0x55e>
 80091f2:	6a3b      	ldr	r3, [r7, #32]
 80091f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091f8:	d205      	bcs.n	8009206 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80091fa:	6a3b      	ldr	r3, [r7, #32]
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	60da      	str	r2, [r3, #12]
 8009204:	e002      	b.n	800920c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	2201      	movs	r2, #1
 8009210:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	2201      	movs	r2, #1
 8009218:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	2200      	movs	r2, #0
 8009220:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	2200      	movs	r2, #0
 8009226:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009228:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800922c:	4618      	mov	r0, r3
 800922e:	3730      	adds	r7, #48	@ 0x30
 8009230:	46bd      	mov	sp, r7
 8009232:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009236:	bf00      	nop
 8009238:	0800e230 	.word	0x0800e230
 800923c:	00f42400 	.word	0x00f42400

08009240 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800924c:	f003 0308 	and.w	r3, r3, #8
 8009250:	2b00      	cmp	r3, #0
 8009252:	d00a      	beq.n	800926a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	685b      	ldr	r3, [r3, #4]
 800925a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	430a      	orrs	r2, r1
 8009268:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926e:	f003 0301 	and.w	r3, r3, #1
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00a      	beq.n	800928c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	430a      	orrs	r2, r1
 800928a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009290:	f003 0302 	and.w	r3, r3, #2
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00a      	beq.n	80092ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	430a      	orrs	r2, r1
 80092ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092b2:	f003 0304 	and.w	r3, r3, #4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00a      	beq.n	80092d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	430a      	orrs	r2, r1
 80092ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d4:	f003 0310 	and.w	r3, r3, #16
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d00a      	beq.n	80092f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	430a      	orrs	r2, r1
 80092f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f6:	f003 0320 	and.w	r3, r3, #32
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00a      	beq.n	8009314 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	430a      	orrs	r2, r1
 8009312:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800931c:	2b00      	cmp	r3, #0
 800931e:	d01a      	beq.n	8009356 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	430a      	orrs	r2, r1
 8009334:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800933a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800933e:	d10a      	bne.n	8009356 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	430a      	orrs	r2, r1
 8009354:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800935a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800935e:	2b00      	cmp	r3, #0
 8009360:	d00a      	beq.n	8009378 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	430a      	orrs	r2, r1
 8009376:	605a      	str	r2, [r3, #4]
  }
}
 8009378:	bf00      	nop
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b098      	sub	sp, #96	@ 0x60
 8009388:	af02      	add	r7, sp, #8
 800938a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009394:	f7f8 fde0 	bl	8001f58 <HAL_GetTick>
 8009398:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f003 0308 	and.w	r3, r3, #8
 80093a4:	2b08      	cmp	r3, #8
 80093a6:	d12f      	bne.n	8009408 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093ac:	9300      	str	r3, [sp, #0]
 80093ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093b0:	2200      	movs	r2, #0
 80093b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f000 f88e 	bl	80094d8 <UART_WaitOnFlagUntilTimeout>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d022      	beq.n	8009408 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ca:	e853 3f00 	ldrex	r3, [r3]
 80093ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80093d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	461a      	mov	r2, r3
 80093de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80093e2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80093e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093e8:	e841 2300 	strex	r3, r2, [r1]
 80093ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80093ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d1e6      	bne.n	80093c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2220      	movs	r2, #32
 80093f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e063      	b.n	80094d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f003 0304 	and.w	r3, r3, #4
 8009412:	2b04      	cmp	r3, #4
 8009414:	d149      	bne.n	80094aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009416:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800941a:	9300      	str	r3, [sp, #0]
 800941c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800941e:	2200      	movs	r2, #0
 8009420:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f000 f857 	bl	80094d8 <UART_WaitOnFlagUntilTimeout>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d03c      	beq.n	80094aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009438:	e853 3f00 	ldrex	r3, [r3]
 800943c:	623b      	str	r3, [r7, #32]
   return(result);
 800943e:	6a3b      	ldr	r3, [r7, #32]
 8009440:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009444:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	461a      	mov	r2, r3
 800944c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800944e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009450:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009456:	e841 2300 	strex	r3, r2, [r1]
 800945a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800945c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1e6      	bne.n	8009430 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	3308      	adds	r3, #8
 8009468:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946a:	693b      	ldr	r3, [r7, #16]
 800946c:	e853 3f00 	ldrex	r3, [r3]
 8009470:	60fb      	str	r3, [r7, #12]
   return(result);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f023 0301 	bic.w	r3, r3, #1
 8009478:	64bb      	str	r3, [r7, #72]	@ 0x48
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	3308      	adds	r3, #8
 8009480:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009482:	61fa      	str	r2, [r7, #28]
 8009484:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009486:	69b9      	ldr	r1, [r7, #24]
 8009488:	69fa      	ldr	r2, [r7, #28]
 800948a:	e841 2300 	strex	r3, r2, [r1]
 800948e:	617b      	str	r3, [r7, #20]
   return(result);
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1e5      	bne.n	8009462 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2220      	movs	r2, #32
 800949a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80094a6:	2303      	movs	r3, #3
 80094a8:	e012      	b.n	80094d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2220      	movs	r2, #32
 80094ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2220      	movs	r2, #32
 80094b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3758      	adds	r7, #88	@ 0x58
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	603b      	str	r3, [r7, #0]
 80094e4:	4613      	mov	r3, r2
 80094e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094e8:	e04f      	b.n	800958a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094ea:	69bb      	ldr	r3, [r7, #24]
 80094ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f0:	d04b      	beq.n	800958a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094f2:	f7f8 fd31 	bl	8001f58 <HAL_GetTick>
 80094f6:	4602      	mov	r2, r0
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	69ba      	ldr	r2, [r7, #24]
 80094fe:	429a      	cmp	r2, r3
 8009500:	d302      	bcc.n	8009508 <UART_WaitOnFlagUntilTimeout+0x30>
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d101      	bne.n	800950c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009508:	2303      	movs	r3, #3
 800950a:	e04e      	b.n	80095aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 0304 	and.w	r3, r3, #4
 8009516:	2b00      	cmp	r3, #0
 8009518:	d037      	beq.n	800958a <UART_WaitOnFlagUntilTimeout+0xb2>
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	2b80      	cmp	r3, #128	@ 0x80
 800951e:	d034      	beq.n	800958a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	2b40      	cmp	r3, #64	@ 0x40
 8009524:	d031      	beq.n	800958a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	69db      	ldr	r3, [r3, #28]
 800952c:	f003 0308 	and.w	r3, r3, #8
 8009530:	2b08      	cmp	r3, #8
 8009532:	d110      	bne.n	8009556 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	2208      	movs	r2, #8
 800953a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800953c:	68f8      	ldr	r0, [r7, #12]
 800953e:	f000 f838 	bl	80095b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2208      	movs	r2, #8
 8009546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	e029      	b.n	80095aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	69db      	ldr	r3, [r3, #28]
 800955c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009560:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009564:	d111      	bne.n	800958a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800956e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009570:	68f8      	ldr	r0, [r7, #12]
 8009572:	f000 f81e 	bl	80095b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2220      	movs	r2, #32
 800957a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2200      	movs	r2, #0
 8009582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009586:	2303      	movs	r3, #3
 8009588:	e00f      	b.n	80095aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	69da      	ldr	r2, [r3, #28]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	4013      	ands	r3, r2
 8009594:	68ba      	ldr	r2, [r7, #8]
 8009596:	429a      	cmp	r2, r3
 8009598:	bf0c      	ite	eq
 800959a:	2301      	moveq	r3, #1
 800959c:	2300      	movne	r3, #0
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	461a      	mov	r2, r3
 80095a2:	79fb      	ldrb	r3, [r7, #7]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d0a0      	beq.n	80094ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80095a8:	2300      	movs	r3, #0
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095b2:	b480      	push	{r7}
 80095b4:	b095      	sub	sp, #84	@ 0x54
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c2:	e853 3f00 	ldrex	r3, [r3]
 80095c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	461a      	mov	r2, r3
 80095d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80095da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095e0:	e841 2300 	strex	r3, r2, [r1]
 80095e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d1e6      	bne.n	80095ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	3308      	adds	r3, #8
 80095f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f4:	6a3b      	ldr	r3, [r7, #32]
 80095f6:	e853 3f00 	ldrex	r3, [r3]
 80095fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80095fc:	69fb      	ldr	r3, [r7, #28]
 80095fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009602:	f023 0301 	bic.w	r3, r3, #1
 8009606:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	3308      	adds	r3, #8
 800960e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009610:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009612:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009616:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009618:	e841 2300 	strex	r3, r2, [r1]
 800961c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800961e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009620:	2b00      	cmp	r3, #0
 8009622:	d1e3      	bne.n	80095ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009628:	2b01      	cmp	r3, #1
 800962a:	d118      	bne.n	800965e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	e853 3f00 	ldrex	r3, [r3]
 8009638:	60bb      	str	r3, [r7, #8]
   return(result);
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	f023 0310 	bic.w	r3, r3, #16
 8009640:	647b      	str	r3, [r7, #68]	@ 0x44
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	461a      	mov	r2, r3
 8009648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800964a:	61bb      	str	r3, [r7, #24]
 800964c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964e:	6979      	ldr	r1, [r7, #20]
 8009650:	69ba      	ldr	r2, [r7, #24]
 8009652:	e841 2300 	strex	r3, r2, [r1]
 8009656:	613b      	str	r3, [r7, #16]
   return(result);
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d1e6      	bne.n	800962c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2220      	movs	r2, #32
 8009662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009672:	bf00      	nop
 8009674:	3754      	adds	r7, #84	@ 0x54
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr

0800967e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800967e:	b480      	push	{r7}
 8009680:	b085      	sub	sp, #20
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800968c:	2b01      	cmp	r3, #1
 800968e:	d101      	bne.n	8009694 <HAL_UARTEx_DisableFifoMode+0x16>
 8009690:	2302      	movs	r3, #2
 8009692:	e027      	b.n	80096e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2201      	movs	r2, #1
 8009698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2224      	movs	r2, #36	@ 0x24
 80096a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f022 0201 	bic.w	r2, r2, #1
 80096ba:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80096c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	68fa      	ldr	r2, [r7, #12]
 80096d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2220      	movs	r2, #32
 80096d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3714      	adds	r7, #20
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009700:	2b01      	cmp	r3, #1
 8009702:	d101      	bne.n	8009708 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009704:	2302      	movs	r3, #2
 8009706:	e02d      	b.n	8009764 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2224      	movs	r2, #36	@ 0x24
 8009714:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f022 0201 	bic.w	r2, r2, #1
 800972e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	683a      	ldr	r2, [r7, #0]
 8009740:	430a      	orrs	r2, r1
 8009742:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 f84f 	bl	80097e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2220      	movs	r2, #32
 8009756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009762:	2300      	movs	r3, #0
}
 8009764:	4618      	mov	r0, r3
 8009766:	3710      	adds	r7, #16
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800977c:	2b01      	cmp	r3, #1
 800977e:	d101      	bne.n	8009784 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009780:	2302      	movs	r3, #2
 8009782:	e02d      	b.n	80097e0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2224      	movs	r2, #36	@ 0x24
 8009790:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f022 0201 	bic.w	r2, r2, #1
 80097aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	430a      	orrs	r2, r1
 80097be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 f811 	bl	80097e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	68fa      	ldr	r2, [r7, #12]
 80097cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2220      	movs	r2, #32
 80097d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2200      	movs	r2, #0
 80097da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097de:	2300      	movs	r3, #0
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3710      	adds	r7, #16
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d108      	bne.n	800980a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009808:	e031      	b.n	800986e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800980a:	2308      	movs	r3, #8
 800980c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800980e:	2308      	movs	r3, #8
 8009810:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	689b      	ldr	r3, [r3, #8]
 8009818:	0e5b      	lsrs	r3, r3, #25
 800981a:	b2db      	uxtb	r3, r3
 800981c:	f003 0307 	and.w	r3, r3, #7
 8009820:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	0f5b      	lsrs	r3, r3, #29
 800982a:	b2db      	uxtb	r3, r3
 800982c:	f003 0307 	and.w	r3, r3, #7
 8009830:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009832:	7bbb      	ldrb	r3, [r7, #14]
 8009834:	7b3a      	ldrb	r2, [r7, #12]
 8009836:	4911      	ldr	r1, [pc, #68]	@ (800987c <UARTEx_SetNbDataToProcess+0x94>)
 8009838:	5c8a      	ldrb	r2, [r1, r2]
 800983a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800983e:	7b3a      	ldrb	r2, [r7, #12]
 8009840:	490f      	ldr	r1, [pc, #60]	@ (8009880 <UARTEx_SetNbDataToProcess+0x98>)
 8009842:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009844:	fb93 f3f2 	sdiv	r3, r3, r2
 8009848:	b29a      	uxth	r2, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009850:	7bfb      	ldrb	r3, [r7, #15]
 8009852:	7b7a      	ldrb	r2, [r7, #13]
 8009854:	4909      	ldr	r1, [pc, #36]	@ (800987c <UARTEx_SetNbDataToProcess+0x94>)
 8009856:	5c8a      	ldrb	r2, [r1, r2]
 8009858:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800985c:	7b7a      	ldrb	r2, [r7, #13]
 800985e:	4908      	ldr	r1, [pc, #32]	@ (8009880 <UARTEx_SetNbDataToProcess+0x98>)
 8009860:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009862:	fb93 f3f2 	sdiv	r3, r3, r2
 8009866:	b29a      	uxth	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800986e:	bf00      	nop
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop
 800987c:	0800e248 	.word	0x0800e248
 8009880:	0800e250 	.word	0x0800e250

08009884 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009894:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009898:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	b29a      	uxth	r2, r3
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3714      	adds	r7, #20
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b085      	sub	sp, #20
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80098ba:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80098be:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80098c6:	b29a      	uxth	r2, r3
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	43db      	mvns	r3, r3
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	4013      	ands	r3, r2
 80098d2:	b29a      	uxth	r2, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80098da:	2300      	movs	r3, #0
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3714      	adds	r7, #20
 80098e0:	46bd      	mov	sp, r7
 80098e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e6:	4770      	bx	lr

080098e8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b085      	sub	sp, #20
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	1d3b      	adds	r3, r7, #4
 80098f2:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2201      	movs	r2, #1
 80098fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2200      	movs	r2, #0
 8009902:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2200      	movs	r2, #0
 800990a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2200      	movs	r2, #0
 8009912:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	4618      	mov	r0, r3
 800991a:	3714      	adds	r7, #20
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009924:	b480      	push	{r7}
 8009926:	b0a7      	sub	sp, #156	@ 0x9c
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800992e:	2300      	movs	r3, #0
 8009930:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	781b      	ldrb	r3, [r3, #0]
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	4413      	add	r3, r2
 800993e:	881b      	ldrh	r3, [r3, #0]
 8009940:	b29b      	uxth	r3, r3
 8009942:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8009946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800994a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	78db      	ldrb	r3, [r3, #3]
 8009952:	2b03      	cmp	r3, #3
 8009954:	d81f      	bhi.n	8009996 <USB_ActivateEndpoint+0x72>
 8009956:	a201      	add	r2, pc, #4	@ (adr r2, 800995c <USB_ActivateEndpoint+0x38>)
 8009958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800995c:	0800996d 	.word	0x0800996d
 8009960:	08009989 	.word	0x08009989
 8009964:	0800999f 	.word	0x0800999f
 8009968:	0800997b 	.word	0x0800997b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800996c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009970:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009974:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009978:	e012      	b.n	80099a0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800997a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800997e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8009982:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009986:	e00b      	b.n	80099a0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009988:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800998c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009990:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009994:	e004      	b.n	80099a0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8009996:	2301      	movs	r3, #1
 8009998:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800999c:	e000      	b.n	80099a0 <USB_ActivateEndpoint+0x7c>
      break;
 800999e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	781b      	ldrb	r3, [r3, #0]
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	441a      	add	r2, r3
 80099aa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80099ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099be:	b29b      	uxth	r3, r3
 80099c0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	4413      	add	r3, r2
 80099cc:	881b      	ldrh	r3, [r3, #0]
 80099ce:	b29b      	uxth	r3, r3
 80099d0:	b21b      	sxth	r3, r3
 80099d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099da:	b21a      	sxth	r2, r3
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	b21b      	sxth	r3, r3
 80099e2:	4313      	orrs	r3, r2
 80099e4:	b21b      	sxth	r3, r3
 80099e6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	441a      	add	r2, r3
 80099f4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80099f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	7b1b      	ldrb	r3, [r3, #12]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f040 8180 	bne.w	8009d16 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	785b      	ldrb	r3, [r3, #1]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	f000 8084 	beq.w	8009b28 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	61bb      	str	r3, [r7, #24]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	4413      	add	r3, r2
 8009a32:	61bb      	str	r3, [r7, #24]
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	00da      	lsls	r2, r3, #3
 8009a3a:	69bb      	ldr	r3, [r7, #24]
 8009a3c:	4413      	add	r3, r2
 8009a3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a42:	617b      	str	r3, [r7, #20]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	88db      	ldrh	r3, [r3, #6]
 8009a48:	085b      	lsrs	r3, r3, #1
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	005b      	lsls	r3, r3, #1
 8009a4e:	b29a      	uxth	r2, r3
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009a54:	687a      	ldr	r2, [r7, #4]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4413      	add	r3, r2
 8009a5e:	881b      	ldrh	r3, [r3, #0]
 8009a60:	827b      	strh	r3, [r7, #18]
 8009a62:	8a7b      	ldrh	r3, [r7, #18]
 8009a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d01b      	beq.n	8009aa4 <USB_ActivateEndpoint+0x180>
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	4413      	add	r3, r2
 8009a76:	881b      	ldrh	r3, [r3, #0]
 8009a78:	b29b      	uxth	r3, r3
 8009a7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a82:	823b      	strh	r3, [r7, #16]
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	441a      	add	r2, r3
 8009a8e:	8a3b      	ldrh	r3, [r7, #16]
 8009a90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	78db      	ldrb	r3, [r3, #3]
 8009aa8:	2b01      	cmp	r3, #1
 8009aaa:	d020      	beq.n	8009aee <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009aac:	687a      	ldr	r2, [r7, #4]
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	4413      	add	r3, r2
 8009ab6:	881b      	ldrh	r3, [r3, #0]
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009abe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ac2:	81bb      	strh	r3, [r7, #12]
 8009ac4:	89bb      	ldrh	r3, [r7, #12]
 8009ac6:	f083 0320 	eor.w	r3, r3, #32
 8009aca:	81bb      	strh	r3, [r7, #12]
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	441a      	add	r2, r3
 8009ad6:	89bb      	ldrh	r3, [r7, #12]
 8009ad8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009adc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ae0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	8013      	strh	r3, [r2, #0]
 8009aec:	e3f9      	b.n	800a2e2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	4413      	add	r3, r2
 8009af8:	881b      	ldrh	r3, [r3, #0]
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b04:	81fb      	strh	r3, [r7, #14]
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	441a      	add	r2, r3
 8009b10:	89fb      	ldrh	r3, [r7, #14]
 8009b12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	8013      	strh	r3, [r2, #0]
 8009b26:	e3dc      	b.n	800a2e2 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b32:	b29b      	uxth	r3, r3
 8009b34:	461a      	mov	r2, r3
 8009b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b38:	4413      	add	r3, r2
 8009b3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	00da      	lsls	r2, r3, #3
 8009b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b44:	4413      	add	r3, r2
 8009b46:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	88db      	ldrh	r3, [r3, #6]
 8009b50:	085b      	lsrs	r3, r3, #1
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	005b      	lsls	r3, r3, #1
 8009b56:	b29a      	uxth	r2, r3
 8009b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b66:	b29b      	uxth	r3, r3
 8009b68:	461a      	mov	r2, r3
 8009b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b6c:	4413      	add	r3, r2
 8009b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	00da      	lsls	r2, r3, #3
 8009b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b78:	4413      	add	r3, r2
 8009b7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b82:	881b      	ldrh	r3, [r3, #0]
 8009b84:	b29b      	uxth	r3, r3
 8009b86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b8a:	b29a      	uxth	r2, r3
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8e:	801a      	strh	r2, [r3, #0]
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d10a      	bne.n	8009bae <USB_ActivateEndpoint+0x28a>
 8009b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9a:	881b      	ldrh	r3, [r3, #0]
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ba6:	b29a      	uxth	r2, r3
 8009ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009baa:	801a      	strh	r2, [r3, #0]
 8009bac:	e041      	b.n	8009c32 <USB_ActivateEndpoint+0x30e>
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	2b3e      	cmp	r3, #62	@ 0x3e
 8009bb4:	d81c      	bhi.n	8009bf0 <USB_ActivateEndpoint+0x2cc>
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	691b      	ldr	r3, [r3, #16]
 8009bba:	085b      	lsrs	r3, r3, #1
 8009bbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	691b      	ldr	r3, [r3, #16]
 8009bc4:	f003 0301 	and.w	r3, r3, #1
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d004      	beq.n	8009bd6 <USB_ActivateEndpoint+0x2b2>
 8009bcc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd8:	881b      	ldrh	r3, [r3, #0]
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	029b      	lsls	r3, r3, #10
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	4313      	orrs	r3, r2
 8009be8:	b29a      	uxth	r2, r3
 8009bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bec:	801a      	strh	r2, [r3, #0]
 8009bee:	e020      	b.n	8009c32 <USB_ActivateEndpoint+0x30e>
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	691b      	ldr	r3, [r3, #16]
 8009bf4:	095b      	lsrs	r3, r3, #5
 8009bf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	691b      	ldr	r3, [r3, #16]
 8009bfe:	f003 031f 	and.w	r3, r3, #31
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d104      	bne.n	8009c10 <USB_ActivateEndpoint+0x2ec>
 8009c06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009c0a:	3b01      	subs	r3, #1
 8009c0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c12:	881b      	ldrh	r3, [r3, #0]
 8009c14:	b29a      	uxth	r2, r3
 8009c16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	029b      	lsls	r3, r3, #10
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	4313      	orrs	r3, r2
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c2c:	b29a      	uxth	r2, r3
 8009c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c30:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c32:	687a      	ldr	r2, [r7, #4]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	781b      	ldrb	r3, [r3, #0]
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	4413      	add	r3, r2
 8009c3c:	881b      	ldrh	r3, [r3, #0]
 8009c3e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8009c40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d01b      	beq.n	8009c82 <USB_ActivateEndpoint+0x35e>
 8009c4a:	687a      	ldr	r2, [r7, #4]
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	881b      	ldrh	r3, [r3, #0]
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c60:	843b      	strh	r3, [r7, #32]
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	009b      	lsls	r3, r3, #2
 8009c6a:	441a      	add	r2, r3
 8009c6c:	8c3b      	ldrh	r3, [r7, #32]
 8009c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d124      	bne.n	8009cd4 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	4413      	add	r3, r2
 8009c94:	881b      	ldrh	r3, [r3, #0]
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ca0:	83bb      	strh	r3, [r7, #28]
 8009ca2:	8bbb      	ldrh	r3, [r7, #28]
 8009ca4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009ca8:	83bb      	strh	r3, [r7, #28]
 8009caa:	8bbb      	ldrh	r3, [r7, #28]
 8009cac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009cb0:	83bb      	strh	r3, [r7, #28]
 8009cb2:	687a      	ldr	r2, [r7, #4]
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	441a      	add	r2, r3
 8009cbc:	8bbb      	ldrh	r3, [r7, #28]
 8009cbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009cc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009cc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	8013      	strh	r3, [r2, #0]
 8009cd2:	e306      	b.n	800a2e2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009cd4:	687a      	ldr	r2, [r7, #4]
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	4413      	add	r3, r2
 8009cde:	881b      	ldrh	r3, [r3, #0]
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cea:	83fb      	strh	r3, [r7, #30]
 8009cec:	8bfb      	ldrh	r3, [r7, #30]
 8009cee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009cf2:	83fb      	strh	r3, [r7, #30]
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	441a      	add	r2, r3
 8009cfe:	8bfb      	ldrh	r3, [r7, #30]
 8009d00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	8013      	strh	r3, [r2, #0]
 8009d14:	e2e5      	b.n	800a2e2 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	78db      	ldrb	r3, [r3, #3]
 8009d1a:	2b02      	cmp	r3, #2
 8009d1c:	d11e      	bne.n	8009d5c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	781b      	ldrb	r3, [r3, #0]
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	4413      	add	r3, r2
 8009d28:	881b      	ldrh	r3, [r3, #0]
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d34:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8009d38:	687a      	ldr	r2, [r7, #4]
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	441a      	add	r2, r3
 8009d42:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8009d46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d4e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009d52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	8013      	strh	r3, [r2, #0]
 8009d5a:	e01d      	b.n	8009d98 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	781b      	ldrb	r3, [r3, #0]
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	4413      	add	r3, r2
 8009d66:	881b      	ldrh	r3, [r3, #0]
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d72:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	441a      	add	r2, r3
 8009d80:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8009d84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009da2:	b29b      	uxth	r3, r3
 8009da4:	461a      	mov	r2, r3
 8009da6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009da8:	4413      	add	r3, r2
 8009daa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	00da      	lsls	r2, r3, #3
 8009db2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009db4:	4413      	add	r3, r2
 8009db6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009dba:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	891b      	ldrh	r3, [r3, #8]
 8009dc0:	085b      	lsrs	r3, r3, #1
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	005b      	lsls	r3, r3, #1
 8009dc6:	b29a      	uxth	r2, r3
 8009dc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009dca:	801a      	strh	r2, [r3, #0]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	677b      	str	r3, [r7, #116]	@ 0x74
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	461a      	mov	r2, r3
 8009dda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009ddc:	4413      	add	r3, r2
 8009dde:	677b      	str	r3, [r7, #116]	@ 0x74
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	00da      	lsls	r2, r3, #3
 8009de6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009de8:	4413      	add	r3, r2
 8009dea:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009dee:	673b      	str	r3, [r7, #112]	@ 0x70
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	895b      	ldrh	r3, [r3, #10]
 8009df4:	085b      	lsrs	r3, r3, #1
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	005b      	lsls	r3, r3, #1
 8009dfa:	b29a      	uxth	r2, r3
 8009dfc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009dfe:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	785b      	ldrb	r3, [r3, #1]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f040 81af 	bne.w	800a168 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009e0a:	687a      	ldr	r2, [r7, #4]
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	4413      	add	r3, r2
 8009e14:	881b      	ldrh	r3, [r3, #0]
 8009e16:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8009e1a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8009e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d01d      	beq.n	8009e62 <USB_ActivateEndpoint+0x53e>
 8009e26:	687a      	ldr	r2, [r7, #4]
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	009b      	lsls	r3, r3, #2
 8009e2e:	4413      	add	r3, r2
 8009e30:	881b      	ldrh	r3, [r3, #0]
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e3c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8009e40:	687a      	ldr	r2, [r7, #4]
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	441a      	add	r2, r3
 8009e4a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8009e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009e5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e5e:	b29b      	uxth	r3, r3
 8009e60:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009e62:	687a      	ldr	r2, [r7, #4]
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	009b      	lsls	r3, r3, #2
 8009e6a:	4413      	add	r3, r2
 8009e6c:	881b      	ldrh	r3, [r3, #0]
 8009e6e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8009e72:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8009e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d01d      	beq.n	8009eba <USB_ActivateEndpoint+0x596>
 8009e7e:	687a      	ldr	r2, [r7, #4]
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	4413      	add	r3, r2
 8009e88:	881b      	ldrh	r3, [r3, #0]
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e94:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	009b      	lsls	r3, r3, #2
 8009ea0:	441a      	add	r2, r3
 8009ea2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8009ea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009eaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009eb2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	785b      	ldrb	r3, [r3, #1]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d16b      	bne.n	8009f9a <USB_ActivateEndpoint+0x676>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	461a      	mov	r2, r3
 8009ed0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ed2:	4413      	add	r3, r2
 8009ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	00da      	lsls	r2, r3, #3
 8009edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ede:	4413      	add	r3, r2
 8009ee0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ee8:	881b      	ldrh	r3, [r3, #0]
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ef0:	b29a      	uxth	r2, r3
 8009ef2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ef4:	801a      	strh	r2, [r3, #0]
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	691b      	ldr	r3, [r3, #16]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d10a      	bne.n	8009f14 <USB_ActivateEndpoint+0x5f0>
 8009efe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f00:	881b      	ldrh	r3, [r3, #0]
 8009f02:	b29b      	uxth	r3, r3
 8009f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f0c:	b29a      	uxth	r2, r3
 8009f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f10:	801a      	strh	r2, [r3, #0]
 8009f12:	e05d      	b.n	8009fd0 <USB_ActivateEndpoint+0x6ac>
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	691b      	ldr	r3, [r3, #16]
 8009f18:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f1a:	d81c      	bhi.n	8009f56 <USB_ActivateEndpoint+0x632>
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	691b      	ldr	r3, [r3, #16]
 8009f20:	085b      	lsrs	r3, r3, #1
 8009f22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	691b      	ldr	r3, [r3, #16]
 8009f2a:	f003 0301 	and.w	r3, r3, #1
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d004      	beq.n	8009f3c <USB_ActivateEndpoint+0x618>
 8009f32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f36:	3301      	adds	r3, #1
 8009f38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009f3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f3e:	881b      	ldrh	r3, [r3, #0]
 8009f40:	b29a      	uxth	r2, r3
 8009f42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	029b      	lsls	r3, r3, #10
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	b29a      	uxth	r2, r3
 8009f50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f52:	801a      	strh	r2, [r3, #0]
 8009f54:	e03c      	b.n	8009fd0 <USB_ActivateEndpoint+0x6ac>
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	691b      	ldr	r3, [r3, #16]
 8009f5a:	095b      	lsrs	r3, r3, #5
 8009f5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	f003 031f 	and.w	r3, r3, #31
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d104      	bne.n	8009f76 <USB_ActivateEndpoint+0x652>
 8009f6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f70:	3b01      	subs	r3, #1
 8009f72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009f76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f78:	881b      	ldrh	r3, [r3, #0]
 8009f7a:	b29a      	uxth	r2, r3
 8009f7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	029b      	lsls	r3, r3, #10
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	4313      	orrs	r3, r2
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f92:	b29a      	uxth	r2, r3
 8009f94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f96:	801a      	strh	r2, [r3, #0]
 8009f98:	e01a      	b.n	8009fd0 <USB_ActivateEndpoint+0x6ac>
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	785b      	ldrb	r3, [r3, #1]
 8009f9e:	2b01      	cmp	r3, #1
 8009fa0:	d116      	bne.n	8009fd0 <USB_ActivateEndpoint+0x6ac>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	657b      	str	r3, [r7, #84]	@ 0x54
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	461a      	mov	r2, r3
 8009fb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fb2:	4413      	add	r3, r2
 8009fb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	00da      	lsls	r2, r3, #3
 8009fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fbe:	4413      	add	r3, r2
 8009fc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009fc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fce:	801a      	strh	r2, [r3, #0]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	785b      	ldrb	r3, [r3, #1]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d16b      	bne.n	800a0b4 <USB_ActivateEndpoint+0x790>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	461a      	mov	r2, r3
 8009fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fec:	4413      	add	r3, r2
 8009fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	00da      	lsls	r2, r3, #3
 8009ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ff8:	4413      	add	r3, r2
 8009ffa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a002:	881b      	ldrh	r3, [r3, #0]
 800a004:	b29b      	uxth	r3, r3
 800a006:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a00a:	b29a      	uxth	r2, r3
 800a00c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a00e:	801a      	strh	r2, [r3, #0]
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	691b      	ldr	r3, [r3, #16]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10a      	bne.n	800a02e <USB_ActivateEndpoint+0x70a>
 800a018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a01a:	881b      	ldrh	r3, [r3, #0]
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a022:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a026:	b29a      	uxth	r2, r3
 800a028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02a:	801a      	strh	r2, [r3, #0]
 800a02c:	e05b      	b.n	800a0e6 <USB_ActivateEndpoint+0x7c2>
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	691b      	ldr	r3, [r3, #16]
 800a032:	2b3e      	cmp	r3, #62	@ 0x3e
 800a034:	d81c      	bhi.n	800a070 <USB_ActivateEndpoint+0x74c>
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	691b      	ldr	r3, [r3, #16]
 800a03a:	085b      	lsrs	r3, r3, #1
 800a03c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	691b      	ldr	r3, [r3, #16]
 800a044:	f003 0301 	and.w	r3, r3, #1
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d004      	beq.n	800a056 <USB_ActivateEndpoint+0x732>
 800a04c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a050:	3301      	adds	r3, #1
 800a052:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	b29a      	uxth	r2, r3
 800a05c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a060:	b29b      	uxth	r3, r3
 800a062:	029b      	lsls	r3, r3, #10
 800a064:	b29b      	uxth	r3, r3
 800a066:	4313      	orrs	r3, r2
 800a068:	b29a      	uxth	r2, r3
 800a06a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a06c:	801a      	strh	r2, [r3, #0]
 800a06e:	e03a      	b.n	800a0e6 <USB_ActivateEndpoint+0x7c2>
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	691b      	ldr	r3, [r3, #16]
 800a074:	095b      	lsrs	r3, r3, #5
 800a076:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	691b      	ldr	r3, [r3, #16]
 800a07e:	f003 031f 	and.w	r3, r3, #31
 800a082:	2b00      	cmp	r3, #0
 800a084:	d104      	bne.n	800a090 <USB_ActivateEndpoint+0x76c>
 800a086:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a08a:	3b01      	subs	r3, #1
 800a08c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a092:	881b      	ldrh	r3, [r3, #0]
 800a094:	b29a      	uxth	r2, r3
 800a096:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	029b      	lsls	r3, r3, #10
 800a09e:	b29b      	uxth	r3, r3
 800a0a0:	4313      	orrs	r3, r2
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a0a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a0ac:	b29a      	uxth	r2, r3
 800a0ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0b0:	801a      	strh	r2, [r3, #0]
 800a0b2:	e018      	b.n	800a0e6 <USB_ActivateEndpoint+0x7c2>
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	785b      	ldrb	r3, [r3, #1]
 800a0b8:	2b01      	cmp	r3, #1
 800a0ba:	d114      	bne.n	800a0e6 <USB_ActivateEndpoint+0x7c2>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0c2:	b29b      	uxth	r3, r3
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0c8:	4413      	add	r3, r2
 800a0ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	781b      	ldrb	r3, [r3, #0]
 800a0d0:	00da      	lsls	r2, r3, #3
 800a0d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0d4:	4413      	add	r3, r2
 800a0d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a0da:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	691b      	ldr	r3, [r3, #16]
 800a0e0:	b29a      	uxth	r2, r3
 800a0e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0e4:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	781b      	ldrb	r3, [r3, #0]
 800a0ec:	009b      	lsls	r3, r3, #2
 800a0ee:	4413      	add	r3, r2
 800a0f0:	881b      	ldrh	r3, [r3, #0]
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a0fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a100:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a104:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a106:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a108:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a10c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	441a      	add	r2, r3
 800a118:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a11a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a11e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a122:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a12a:	b29b      	uxth	r3, r3
 800a12c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	881b      	ldrh	r3, [r3, #0]
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a140:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a144:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	781b      	ldrb	r3, [r3, #0]
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	441a      	add	r2, r3
 800a150:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a152:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a156:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a15a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a15e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a162:	b29b      	uxth	r3, r3
 800a164:	8013      	strh	r3, [r2, #0]
 800a166:	e0bc      	b.n	800a2e2 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	4413      	add	r3, r2
 800a172:	881b      	ldrh	r3, [r3, #0]
 800a174:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800a178:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a17c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a180:	2b00      	cmp	r3, #0
 800a182:	d01d      	beq.n	800a1c0 <USB_ActivateEndpoint+0x89c>
 800a184:	687a      	ldr	r2, [r7, #4]
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	781b      	ldrb	r3, [r3, #0]
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	4413      	add	r3, r2
 800a18e:	881b      	ldrh	r3, [r3, #0]
 800a190:	b29b      	uxth	r3, r3
 800a192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a19a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	781b      	ldrb	r3, [r3, #0]
 800a1a4:	009b      	lsls	r3, r3, #2
 800a1a6:	441a      	add	r2, r3
 800a1a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a1ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a1b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a1b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a1b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	4413      	add	r3, r2
 800a1ca:	881b      	ldrh	r3, [r3, #0]
 800a1cc:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a1d0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a1d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d01d      	beq.n	800a218 <USB_ActivateEndpoint+0x8f4>
 800a1dc:	687a      	ldr	r2, [r7, #4]
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	781b      	ldrb	r3, [r3, #0]
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	4413      	add	r3, r2
 800a1e6:	881b      	ldrh	r3, [r3, #0]
 800a1e8:	b29b      	uxth	r3, r3
 800a1ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a1ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1f2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800a1f6:	687a      	ldr	r2, [r7, #4]
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	441a      	add	r2, r3
 800a200:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800a204:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a208:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a20c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a210:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a214:	b29b      	uxth	r3, r3
 800a216:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	78db      	ldrb	r3, [r3, #3]
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d024      	beq.n	800a26a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4413      	add	r3, r2
 800a22a:	881b      	ldrh	r3, [r3, #0]
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a232:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a236:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a23a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a23e:	f083 0320 	eor.w	r3, r3, #32
 800a242:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	441a      	add	r2, r3
 800a250:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a254:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a258:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a25c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a264:	b29b      	uxth	r3, r3
 800a266:	8013      	strh	r3, [r2, #0]
 800a268:	e01d      	b.n	800a2a6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	781b      	ldrb	r3, [r3, #0]
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	4413      	add	r3, r2
 800a274:	881b      	ldrh	r3, [r3, #0]
 800a276:	b29b      	uxth	r3, r3
 800a278:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a27c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a280:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	441a      	add	r2, r3
 800a28e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800a292:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a296:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a29a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a29e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	009b      	lsls	r3, r3, #2
 800a2ae:	4413      	add	r3, r2
 800a2b0:	881b      	ldrh	r3, [r3, #0]
 800a2b2:	b29b      	uxth	r3, r3
 800a2b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a2b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2bc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	441a      	add	r2, r3
 800a2ca:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a2ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a2d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a2d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800a2e2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	379c      	adds	r7, #156	@ 0x9c
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr
 800a2f2:	bf00      	nop

0800a2f4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b08d      	sub	sp, #52	@ 0x34
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	7b1b      	ldrb	r3, [r3, #12]
 800a302:	2b00      	cmp	r3, #0
 800a304:	f040 808e 	bne.w	800a424 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	785b      	ldrb	r3, [r3, #1]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d044      	beq.n	800a39a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a310:	687a      	ldr	r2, [r7, #4]
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4413      	add	r3, r2
 800a31a:	881b      	ldrh	r3, [r3, #0]
 800a31c:	81bb      	strh	r3, [r7, #12]
 800a31e:	89bb      	ldrh	r3, [r7, #12]
 800a320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a324:	2b00      	cmp	r3, #0
 800a326:	d01b      	beq.n	800a360 <USB_DeactivateEndpoint+0x6c>
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	781b      	ldrb	r3, [r3, #0]
 800a32e:	009b      	lsls	r3, r3, #2
 800a330:	4413      	add	r3, r2
 800a332:	881b      	ldrh	r3, [r3, #0]
 800a334:	b29b      	uxth	r3, r3
 800a336:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a33a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a33e:	817b      	strh	r3, [r7, #10]
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	009b      	lsls	r3, r3, #2
 800a348:	441a      	add	r2, r3
 800a34a:	897b      	ldrh	r3, [r7, #10]
 800a34c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a350:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a354:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a358:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a35c:	b29b      	uxth	r3, r3
 800a35e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	781b      	ldrb	r3, [r3, #0]
 800a366:	009b      	lsls	r3, r3, #2
 800a368:	4413      	add	r3, r2
 800a36a:	881b      	ldrh	r3, [r3, #0]
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a372:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a376:	813b      	strh	r3, [r7, #8]
 800a378:	687a      	ldr	r2, [r7, #4]
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	009b      	lsls	r3, r3, #2
 800a380:	441a      	add	r2, r3
 800a382:	893b      	ldrh	r3, [r7, #8]
 800a384:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a388:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a38c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a394:	b29b      	uxth	r3, r3
 800a396:	8013      	strh	r3, [r2, #0]
 800a398:	e192      	b.n	800a6c0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a39a:	687a      	ldr	r2, [r7, #4]
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	4413      	add	r3, r2
 800a3a4:	881b      	ldrh	r3, [r3, #0]
 800a3a6:	827b      	strh	r3, [r7, #18]
 800a3a8:	8a7b      	ldrh	r3, [r7, #18]
 800a3aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d01b      	beq.n	800a3ea <USB_DeactivateEndpoint+0xf6>
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	781b      	ldrb	r3, [r3, #0]
 800a3b8:	009b      	lsls	r3, r3, #2
 800a3ba:	4413      	add	r3, r2
 800a3bc:	881b      	ldrh	r3, [r3, #0]
 800a3be:	b29b      	uxth	r3, r3
 800a3c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3c8:	823b      	strh	r3, [r7, #16]
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	441a      	add	r2, r3
 800a3d4:	8a3b      	ldrh	r3, [r7, #16]
 800a3d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3e6:	b29b      	uxth	r3, r3
 800a3e8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	781b      	ldrb	r3, [r3, #0]
 800a3f0:	009b      	lsls	r3, r3, #2
 800a3f2:	4413      	add	r3, r2
 800a3f4:	881b      	ldrh	r3, [r3, #0]
 800a3f6:	b29b      	uxth	r3, r3
 800a3f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a3fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a400:	81fb      	strh	r3, [r7, #14]
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	441a      	add	r2, r3
 800a40c:	89fb      	ldrh	r3, [r7, #14]
 800a40e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a412:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a416:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a41a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a41e:	b29b      	uxth	r3, r3
 800a420:	8013      	strh	r3, [r2, #0]
 800a422:	e14d      	b.n	800a6c0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	785b      	ldrb	r3, [r3, #1]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	f040 80a5 	bne.w	800a578 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	781b      	ldrb	r3, [r3, #0]
 800a434:	009b      	lsls	r3, r3, #2
 800a436:	4413      	add	r3, r2
 800a438:	881b      	ldrh	r3, [r3, #0]
 800a43a:	843b      	strh	r3, [r7, #32]
 800a43c:	8c3b      	ldrh	r3, [r7, #32]
 800a43e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a442:	2b00      	cmp	r3, #0
 800a444:	d01b      	beq.n	800a47e <USB_DeactivateEndpoint+0x18a>
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	781b      	ldrb	r3, [r3, #0]
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	4413      	add	r3, r2
 800a450:	881b      	ldrh	r3, [r3, #0]
 800a452:	b29b      	uxth	r3, r3
 800a454:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a458:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a45c:	83fb      	strh	r3, [r7, #30]
 800a45e:	687a      	ldr	r2, [r7, #4]
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	781b      	ldrb	r3, [r3, #0]
 800a464:	009b      	lsls	r3, r3, #2
 800a466:	441a      	add	r2, r3
 800a468:	8bfb      	ldrh	r3, [r7, #30]
 800a46a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a46e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a472:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	4413      	add	r3, r2
 800a488:	881b      	ldrh	r3, [r3, #0]
 800a48a:	83bb      	strh	r3, [r7, #28]
 800a48c:	8bbb      	ldrh	r3, [r7, #28]
 800a48e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a492:	2b00      	cmp	r3, #0
 800a494:	d01b      	beq.n	800a4ce <USB_DeactivateEndpoint+0x1da>
 800a496:	687a      	ldr	r2, [r7, #4]
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	009b      	lsls	r3, r3, #2
 800a49e:	4413      	add	r3, r2
 800a4a0:	881b      	ldrh	r3, [r3, #0]
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4ac:	837b      	strh	r3, [r7, #26]
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	781b      	ldrb	r3, [r3, #0]
 800a4b4:	009b      	lsls	r3, r3, #2
 800a4b6:	441a      	add	r2, r3
 800a4b8:	8b7b      	ldrh	r3, [r7, #26]
 800a4ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4c6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a4ca:	b29b      	uxth	r3, r3
 800a4cc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a4ce:	687a      	ldr	r2, [r7, #4]
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	009b      	lsls	r3, r3, #2
 800a4d6:	4413      	add	r3, r2
 800a4d8:	881b      	ldrh	r3, [r3, #0]
 800a4da:	b29b      	uxth	r3, r3
 800a4dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4e4:	833b      	strh	r3, [r7, #24]
 800a4e6:	687a      	ldr	r2, [r7, #4]
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	441a      	add	r2, r3
 800a4f0:	8b3b      	ldrh	r3, [r7, #24]
 800a4f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4fe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a502:	b29b      	uxth	r3, r3
 800a504:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	009b      	lsls	r3, r3, #2
 800a50e:	4413      	add	r3, r2
 800a510:	881b      	ldrh	r3, [r3, #0]
 800a512:	b29b      	uxth	r3, r3
 800a514:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a518:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a51c:	82fb      	strh	r3, [r7, #22]
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	009b      	lsls	r3, r3, #2
 800a526:	441a      	add	r2, r3
 800a528:	8afb      	ldrh	r3, [r7, #22]
 800a52a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a52e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a53a:	b29b      	uxth	r3, r3
 800a53c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a53e:	687a      	ldr	r2, [r7, #4]
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	781b      	ldrb	r3, [r3, #0]
 800a544:	009b      	lsls	r3, r3, #2
 800a546:	4413      	add	r3, r2
 800a548:	881b      	ldrh	r3, [r3, #0]
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a554:	82bb      	strh	r3, [r7, #20]
 800a556:	687a      	ldr	r2, [r7, #4]
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	441a      	add	r2, r3
 800a560:	8abb      	ldrh	r3, [r7, #20]
 800a562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a56a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a56e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a572:	b29b      	uxth	r3, r3
 800a574:	8013      	strh	r3, [r2, #0]
 800a576:	e0a3      	b.n	800a6c0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	781b      	ldrb	r3, [r3, #0]
 800a57e:	009b      	lsls	r3, r3, #2
 800a580:	4413      	add	r3, r2
 800a582:	881b      	ldrh	r3, [r3, #0]
 800a584:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a586:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d01b      	beq.n	800a5c8 <USB_DeactivateEndpoint+0x2d4>
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	009b      	lsls	r3, r3, #2
 800a598:	4413      	add	r3, r2
 800a59a:	881b      	ldrh	r3, [r3, #0]
 800a59c:	b29b      	uxth	r3, r3
 800a59e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5a6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a5a8:	687a      	ldr	r2, [r7, #4]
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	441a      	add	r2, r3
 800a5b2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a5b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a5c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	4413      	add	r3, r2
 800a5d2:	881b      	ldrh	r3, [r3, #0]
 800a5d4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a5d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a5d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d01b      	beq.n	800a618 <USB_DeactivateEndpoint+0x324>
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	009b      	lsls	r3, r3, #2
 800a5e8:	4413      	add	r3, r2
 800a5ea:	881b      	ldrh	r3, [r3, #0]
 800a5ec:	b29b      	uxth	r3, r3
 800a5ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5f6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a5f8:	687a      	ldr	r2, [r7, #4]
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	441a      	add	r2, r3
 800a602:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a604:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a608:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a60c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a610:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a614:	b29b      	uxth	r3, r3
 800a616:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a618:	687a      	ldr	r2, [r7, #4]
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	009b      	lsls	r3, r3, #2
 800a620:	4413      	add	r3, r2
 800a622:	881b      	ldrh	r3, [r3, #0]
 800a624:	b29b      	uxth	r3, r3
 800a626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a62a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a62e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	009b      	lsls	r3, r3, #2
 800a638:	441a      	add	r2, r3
 800a63a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a63c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a640:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a644:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	781b      	ldrb	r3, [r3, #0]
 800a656:	009b      	lsls	r3, r3, #2
 800a658:	4413      	add	r3, r2
 800a65a:	881b      	ldrh	r3, [r3, #0]
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a662:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a666:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	009b      	lsls	r3, r3, #2
 800a670:	441a      	add	r2, r3
 800a672:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a674:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a678:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a67c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a684:	b29b      	uxth	r3, r3
 800a686:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	009b      	lsls	r3, r3, #2
 800a690:	4413      	add	r3, r2
 800a692:	881b      	ldrh	r3, [r3, #0]
 800a694:	b29b      	uxth	r3, r3
 800a696:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a69a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a69e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a6a0:	687a      	ldr	r2, [r7, #4]
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	781b      	ldrb	r3, [r3, #0]
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	441a      	add	r2, r3
 800a6aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a6ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6bc:	b29b      	uxth	r3, r3
 800a6be:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3734      	adds	r7, #52	@ 0x34
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr

0800a6ce <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a6ce:	b580      	push	{r7, lr}
 800a6d0:	b0ac      	sub	sp, #176	@ 0xb0
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
 800a6d6:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	785b      	ldrb	r3, [r3, #1]
 800a6dc:	2b01      	cmp	r3, #1
 800a6de:	f040 84ca 	bne.w	800b076 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	699a      	ldr	r2, [r3, #24]
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	691b      	ldr	r3, [r3, #16]
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d904      	bls.n	800a6f8 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	691b      	ldr	r3, [r3, #16]
 800a6f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a6f6:	e003      	b.n	800a700 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	699b      	ldr	r3, [r3, #24]
 800a6fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	7b1b      	ldrb	r3, [r3, #12]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d122      	bne.n	800a74e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	6959      	ldr	r1, [r3, #20]
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	88da      	ldrh	r2, [r3, #6]
 800a710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a714:	b29b      	uxth	r3, r3
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f000 febd 	bl	800b496 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	613b      	str	r3, [r7, #16]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a726:	b29b      	uxth	r3, r3
 800a728:	461a      	mov	r2, r3
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	4413      	add	r3, r2
 800a72e:	613b      	str	r3, [r7, #16]
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	00da      	lsls	r2, r3, #3
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	4413      	add	r3, r2
 800a73a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a73e:	60fb      	str	r3, [r7, #12]
 800a740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a744:	b29a      	uxth	r2, r3
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	801a      	strh	r2, [r3, #0]
 800a74a:	f000 bc6f 	b.w	800b02c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	78db      	ldrb	r3, [r3, #3]
 800a752:	2b02      	cmp	r3, #2
 800a754:	f040 831e 	bne.w	800ad94 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	6a1a      	ldr	r2, [r3, #32]
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	691b      	ldr	r3, [r3, #16]
 800a760:	429a      	cmp	r2, r3
 800a762:	f240 82cf 	bls.w	800ad04 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a766:	687a      	ldr	r2, [r7, #4]
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	4413      	add	r3, r2
 800a770:	881b      	ldrh	r3, [r3, #0]
 800a772:	b29b      	uxth	r3, r3
 800a774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a77c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	781b      	ldrb	r3, [r3, #0]
 800a786:	009b      	lsls	r3, r3, #2
 800a788:	441a      	add	r2, r3
 800a78a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a78e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a792:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a796:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a79a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a79e:	b29b      	uxth	r3, r3
 800a7a0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	6a1a      	ldr	r2, [r3, #32]
 800a7a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7aa:	1ad2      	subs	r2, r2, r3
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	4413      	add	r3, r2
 800a7ba:	881b      	ldrh	r3, [r3, #0]
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	f000 814f 	beq.w	800aa66 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	785b      	ldrb	r3, [r3, #1]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d16b      	bne.n	800a8ac <USB_EPStartXfer+0x1de>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7e4:	4413      	add	r3, r2
 800a7e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	00da      	lsls	r2, r3, #3
 800a7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f0:	4413      	add	r3, r2
 800a7f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a7f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7fa:	881b      	ldrh	r3, [r3, #0]
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a802:	b29a      	uxth	r2, r3
 800a804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a806:	801a      	strh	r2, [r3, #0]
 800a808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d10a      	bne.n	800a826 <USB_EPStartXfer+0x158>
 800a810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a812:	881b      	ldrh	r3, [r3, #0]
 800a814:	b29b      	uxth	r3, r3
 800a816:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a81a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a81e:	b29a      	uxth	r2, r3
 800a820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a822:	801a      	strh	r2, [r3, #0]
 800a824:	e05b      	b.n	800a8de <USB_EPStartXfer+0x210>
 800a826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a82a:	2b3e      	cmp	r3, #62	@ 0x3e
 800a82c:	d81c      	bhi.n	800a868 <USB_EPStartXfer+0x19a>
 800a82e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a832:	085b      	lsrs	r3, r3, #1
 800a834:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a83c:	f003 0301 	and.w	r3, r3, #1
 800a840:	2b00      	cmp	r3, #0
 800a842:	d004      	beq.n	800a84e <USB_EPStartXfer+0x180>
 800a844:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a848:	3301      	adds	r3, #1
 800a84a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a850:	881b      	ldrh	r3, [r3, #0]
 800a852:	b29a      	uxth	r2, r3
 800a854:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a858:	b29b      	uxth	r3, r3
 800a85a:	029b      	lsls	r3, r3, #10
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	4313      	orrs	r3, r2
 800a860:	b29a      	uxth	r2, r3
 800a862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a864:	801a      	strh	r2, [r3, #0]
 800a866:	e03a      	b.n	800a8de <USB_EPStartXfer+0x210>
 800a868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a86c:	095b      	lsrs	r3, r3, #5
 800a86e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a876:	f003 031f 	and.w	r3, r3, #31
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d104      	bne.n	800a888 <USB_EPStartXfer+0x1ba>
 800a87e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a882:	3b01      	subs	r3, #1
 800a884:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88a:	881b      	ldrh	r3, [r3, #0]
 800a88c:	b29a      	uxth	r2, r3
 800a88e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a892:	b29b      	uxth	r3, r3
 800a894:	029b      	lsls	r3, r3, #10
 800a896:	b29b      	uxth	r3, r3
 800a898:	4313      	orrs	r3, r2
 800a89a:	b29b      	uxth	r3, r3
 800a89c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a8a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a8a4:	b29a      	uxth	r2, r3
 800a8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a8:	801a      	strh	r2, [r3, #0]
 800a8aa:	e018      	b.n	800a8de <USB_EPStartXfer+0x210>
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	785b      	ldrb	r3, [r3, #1]
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d114      	bne.n	800a8de <USB_EPStartXfer+0x210>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	461a      	mov	r2, r3
 800a8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c0:	4413      	add	r3, r2
 800a8c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	781b      	ldrb	r3, [r3, #0]
 800a8c8:	00da      	lsls	r2, r3, #3
 800a8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8cc:	4413      	add	r3, r2
 800a8ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a8d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a8d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8d8:	b29a      	uxth	r2, r3
 800a8da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	895b      	ldrh	r3, [r3, #10]
 800a8e2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	6959      	ldr	r1, [r3, #20]
 800a8ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8ee:	b29b      	uxth	r3, r3
 800a8f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 fdce 	bl	800b496 <USB_WritePMA>
            ep->xfer_buff += len;
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	695a      	ldr	r2, [r3, #20]
 800a8fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a902:	441a      	add	r2, r3
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	6a1a      	ldr	r2, [r3, #32]
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	691b      	ldr	r3, [r3, #16]
 800a910:	429a      	cmp	r2, r3
 800a912:	d907      	bls.n	800a924 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	6a1a      	ldr	r2, [r3, #32]
 800a918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a91c:	1ad2      	subs	r2, r2, r3
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	621a      	str	r2, [r3, #32]
 800a922:	e006      	b.n	800a932 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	6a1b      	ldr	r3, [r3, #32]
 800a928:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	2200      	movs	r2, #0
 800a930:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	785b      	ldrb	r3, [r3, #1]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d16b      	bne.n	800aa12 <USB_EPStartXfer+0x344>
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	61bb      	str	r3, [r7, #24]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a944:	b29b      	uxth	r3, r3
 800a946:	461a      	mov	r2, r3
 800a948:	69bb      	ldr	r3, [r7, #24]
 800a94a:	4413      	add	r3, r2
 800a94c:	61bb      	str	r3, [r7, #24]
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	00da      	lsls	r2, r3, #3
 800a954:	69bb      	ldr	r3, [r7, #24]
 800a956:	4413      	add	r3, r2
 800a958:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a95c:	617b      	str	r3, [r7, #20]
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	881b      	ldrh	r3, [r3, #0]
 800a962:	b29b      	uxth	r3, r3
 800a964:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a968:	b29a      	uxth	r2, r3
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	801a      	strh	r2, [r3, #0]
 800a96e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a972:	2b00      	cmp	r3, #0
 800a974:	d10a      	bne.n	800a98c <USB_EPStartXfer+0x2be>
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	881b      	ldrh	r3, [r3, #0]
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a980:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a984:	b29a      	uxth	r2, r3
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	801a      	strh	r2, [r3, #0]
 800a98a:	e05d      	b.n	800aa48 <USB_EPStartXfer+0x37a>
 800a98c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a990:	2b3e      	cmp	r3, #62	@ 0x3e
 800a992:	d81c      	bhi.n	800a9ce <USB_EPStartXfer+0x300>
 800a994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a998:	085b      	lsrs	r3, r3, #1
 800a99a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a99e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9a2:	f003 0301 	and.w	r3, r3, #1
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d004      	beq.n	800a9b4 <USB_EPStartXfer+0x2e6>
 800a9aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	881b      	ldrh	r3, [r3, #0]
 800a9b8:	b29a      	uxth	r2, r3
 800a9ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a9be:	b29b      	uxth	r3, r3
 800a9c0:	029b      	lsls	r3, r3, #10
 800a9c2:	b29b      	uxth	r3, r3
 800a9c4:	4313      	orrs	r3, r2
 800a9c6:	b29a      	uxth	r2, r3
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	801a      	strh	r2, [r3, #0]
 800a9cc:	e03c      	b.n	800aa48 <USB_EPStartXfer+0x37a>
 800a9ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9d2:	095b      	lsrs	r3, r3, #5
 800a9d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a9d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9dc:	f003 031f 	and.w	r3, r3, #31
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d104      	bne.n	800a9ee <USB_EPStartXfer+0x320>
 800a9e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a9e8:	3b01      	subs	r3, #1
 800a9ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	881b      	ldrh	r3, [r3, #0]
 800a9f2:	b29a      	uxth	r2, r3
 800a9f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	029b      	lsls	r3, r3, #10
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	4313      	orrs	r3, r2
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa0a:	b29a      	uxth	r2, r3
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	801a      	strh	r2, [r3, #0]
 800aa10:	e01a      	b.n	800aa48 <USB_EPStartXfer+0x37a>
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	785b      	ldrb	r3, [r3, #1]
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d116      	bne.n	800aa48 <USB_EPStartXfer+0x37a>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	623b      	str	r3, [r7, #32]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	461a      	mov	r2, r3
 800aa28:	6a3b      	ldr	r3, [r7, #32]
 800aa2a:	4413      	add	r3, r2
 800aa2c:	623b      	str	r3, [r7, #32]
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	00da      	lsls	r2, r3, #3
 800aa34:	6a3b      	ldr	r3, [r7, #32]
 800aa36:	4413      	add	r3, r2
 800aa38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa3c:	61fb      	str	r3, [r7, #28]
 800aa3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa42:	b29a      	uxth	r2, r3
 800aa44:	69fb      	ldr	r3, [r7, #28]
 800aa46:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	891b      	ldrh	r3, [r3, #8]
 800aa4c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	6959      	ldr	r1, [r3, #20]
 800aa54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 fd19 	bl	800b496 <USB_WritePMA>
 800aa64:	e2e2      	b.n	800b02c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	785b      	ldrb	r3, [r3, #1]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d16b      	bne.n	800ab46 <USB_EPStartXfer+0x478>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa7e:	4413      	add	r3, r2
 800aa80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	00da      	lsls	r2, r3, #3
 800aa88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa8a:	4413      	add	r3, r2
 800aa8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa90:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa94:	881b      	ldrh	r3, [r3, #0]
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa9c:	b29a      	uxth	r2, r3
 800aa9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aaa0:	801a      	strh	r2, [r3, #0]
 800aaa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d10a      	bne.n	800aac0 <USB_EPStartXfer+0x3f2>
 800aaaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aaac:	881b      	ldrh	r3, [r3, #0]
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aab4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aab8:	b29a      	uxth	r2, r3
 800aaba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aabc:	801a      	strh	r2, [r3, #0]
 800aabe:	e05d      	b.n	800ab7c <USB_EPStartXfer+0x4ae>
 800aac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aac4:	2b3e      	cmp	r3, #62	@ 0x3e
 800aac6:	d81c      	bhi.n	800ab02 <USB_EPStartXfer+0x434>
 800aac8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aacc:	085b      	lsrs	r3, r3, #1
 800aace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aad6:	f003 0301 	and.w	r3, r3, #1
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d004      	beq.n	800aae8 <USB_EPStartXfer+0x41a>
 800aade:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aae2:	3301      	adds	r3, #1
 800aae4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aaea:	881b      	ldrh	r3, [r3, #0]
 800aaec:	b29a      	uxth	r2, r3
 800aaee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	029b      	lsls	r3, r3, #10
 800aaf6:	b29b      	uxth	r3, r3
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	b29a      	uxth	r2, r3
 800aafc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aafe:	801a      	strh	r2, [r3, #0]
 800ab00:	e03c      	b.n	800ab7c <USB_EPStartXfer+0x4ae>
 800ab02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab06:	095b      	lsrs	r3, r3, #5
 800ab08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ab0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab10:	f003 031f 	and.w	r3, r3, #31
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d104      	bne.n	800ab22 <USB_EPStartXfer+0x454>
 800ab18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ab22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab24:	881b      	ldrh	r3, [r3, #0]
 800ab26:	b29a      	uxth	r2, r3
 800ab28:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	029b      	lsls	r3, r3, #10
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	4313      	orrs	r3, r2
 800ab34:	b29b      	uxth	r3, r3
 800ab36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab3e:	b29a      	uxth	r2, r3
 800ab40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab42:	801a      	strh	r2, [r3, #0]
 800ab44:	e01a      	b.n	800ab7c <USB_EPStartXfer+0x4ae>
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	785b      	ldrb	r3, [r3, #1]
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d116      	bne.n	800ab7c <USB_EPStartXfer+0x4ae>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	653b      	str	r3, [r7, #80]	@ 0x50
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab58:	b29b      	uxth	r3, r3
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab5e:	4413      	add	r3, r2
 800ab60:	653b      	str	r3, [r7, #80]	@ 0x50
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	781b      	ldrb	r3, [r3, #0]
 800ab66:	00da      	lsls	r2, r3, #3
 800ab68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab6a:	4413      	add	r3, r2
 800ab6c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab76:	b29a      	uxth	r2, r3
 800ab78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab7a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	891b      	ldrh	r3, [r3, #8]
 800ab80:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	6959      	ldr	r1, [r3, #20]
 800ab88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f000 fc7f 	bl	800b496 <USB_WritePMA>
            ep->xfer_buff += len;
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	695a      	ldr	r2, [r3, #20]
 800ab9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aba0:	441a      	add	r2, r3
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	6a1a      	ldr	r2, [r3, #32]
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	429a      	cmp	r2, r3
 800abb0:	d907      	bls.n	800abc2 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	6a1a      	ldr	r2, [r3, #32]
 800abb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abba:	1ad2      	subs	r2, r2, r3
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	621a      	str	r2, [r3, #32]
 800abc0:	e006      	b.n	800abd0 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	6a1b      	ldr	r3, [r3, #32]
 800abc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	2200      	movs	r2, #0
 800abce:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	643b      	str	r3, [r7, #64]	@ 0x40
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	785b      	ldrb	r3, [r3, #1]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d16b      	bne.n	800acb4 <USB_EPStartXfer+0x5e6>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	63bb      	str	r3, [r7, #56]	@ 0x38
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abe6:	b29b      	uxth	r3, r3
 800abe8:	461a      	mov	r2, r3
 800abea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abec:	4413      	add	r3, r2
 800abee:	63bb      	str	r3, [r7, #56]	@ 0x38
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	00da      	lsls	r2, r3, #3
 800abf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abf8:	4413      	add	r3, r2
 800abfa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800abfe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac02:	881b      	ldrh	r3, [r3, #0]
 800ac04:	b29b      	uxth	r3, r3
 800ac06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac0a:	b29a      	uxth	r2, r3
 800ac0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac0e:	801a      	strh	r2, [r3, #0]
 800ac10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d10a      	bne.n	800ac2e <USB_EPStartXfer+0x560>
 800ac18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac1a:	881b      	ldrh	r3, [r3, #0]
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac26:	b29a      	uxth	r2, r3
 800ac28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac2a:	801a      	strh	r2, [r3, #0]
 800ac2c:	e05b      	b.n	800ace6 <USB_EPStartXfer+0x618>
 800ac2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac32:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac34:	d81c      	bhi.n	800ac70 <USB_EPStartXfer+0x5a2>
 800ac36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac3a:	085b      	lsrs	r3, r3, #1
 800ac3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ac40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac44:	f003 0301 	and.w	r3, r3, #1
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d004      	beq.n	800ac56 <USB_EPStartXfer+0x588>
 800ac4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac50:	3301      	adds	r3, #1
 800ac52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ac56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac58:	881b      	ldrh	r3, [r3, #0]
 800ac5a:	b29a      	uxth	r2, r3
 800ac5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	029b      	lsls	r3, r3, #10
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	4313      	orrs	r3, r2
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac6c:	801a      	strh	r2, [r3, #0]
 800ac6e:	e03a      	b.n	800ace6 <USB_EPStartXfer+0x618>
 800ac70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac74:	095b      	lsrs	r3, r3, #5
 800ac76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ac7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac7e:	f003 031f 	and.w	r3, r3, #31
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d104      	bne.n	800ac90 <USB_EPStartXfer+0x5c2>
 800ac86:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac8a:	3b01      	subs	r3, #1
 800ac8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ac90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac92:	881b      	ldrh	r3, [r3, #0]
 800ac94:	b29a      	uxth	r2, r3
 800ac96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	029b      	lsls	r3, r3, #10
 800ac9e:	b29b      	uxth	r3, r3
 800aca0:	4313      	orrs	r3, r2
 800aca2:	b29b      	uxth	r3, r3
 800aca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800acac:	b29a      	uxth	r2, r3
 800acae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acb0:	801a      	strh	r2, [r3, #0]
 800acb2:	e018      	b.n	800ace6 <USB_EPStartXfer+0x618>
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	785b      	ldrb	r3, [r3, #1]
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d114      	bne.n	800ace6 <USB_EPStartXfer+0x618>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	461a      	mov	r2, r3
 800acc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acc8:	4413      	add	r3, r2
 800acca:	643b      	str	r3, [r7, #64]	@ 0x40
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	00da      	lsls	r2, r3, #3
 800acd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acd4:	4413      	add	r3, r2
 800acd6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800acda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ace0:	b29a      	uxth	r2, r3
 800ace2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	895b      	ldrh	r3, [r3, #10]
 800acea:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	6959      	ldr	r1, [r3, #20]
 800acf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f000 fbca 	bl	800b496 <USB_WritePMA>
 800ad02:	e193      	b.n	800b02c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	6a1b      	ldr	r3, [r3, #32]
 800ad08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800ad0c:	687a      	ldr	r2, [r7, #4]
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	781b      	ldrb	r3, [r3, #0]
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	4413      	add	r3, r2
 800ad16:	881b      	ldrh	r3, [r3, #0]
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ad1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad22:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ad26:	687a      	ldr	r2, [r7, #4]
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	009b      	lsls	r3, r3, #2
 800ad2e:	441a      	add	r2, r3
 800ad30:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ad34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad44:	b29b      	uxth	r3, r3
 800ad46:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	461a      	mov	r2, r3
 800ad56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad58:	4413      	add	r3, r2
 800ad5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	781b      	ldrb	r3, [r3, #0]
 800ad60:	00da      	lsls	r2, r3, #3
 800ad62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad64:	4413      	add	r3, r2
 800ad66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad70:	b29a      	uxth	r2, r3
 800ad72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad74:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	891b      	ldrh	r3, [r3, #8]
 800ad7a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	6959      	ldr	r1, [r3, #20]
 800ad82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f000 fb82 	bl	800b496 <USB_WritePMA>
 800ad92:	e14b      	b.n	800b02c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	6a1a      	ldr	r2, [r3, #32]
 800ad98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad9c:	1ad2      	subs	r2, r2, r3
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ada2:	687a      	ldr	r2, [r7, #4]
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	009b      	lsls	r3, r3, #2
 800adaa:	4413      	add	r3, r2
 800adac:	881b      	ldrh	r3, [r3, #0]
 800adae:	b29b      	uxth	r3, r3
 800adb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	f000 809a 	beq.w	800aeee <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	673b      	str	r3, [r7, #112]	@ 0x70
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	785b      	ldrb	r3, [r3, #1]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d16b      	bne.n	800ae9e <USB_EPStartXfer+0x7d0>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800add0:	b29b      	uxth	r3, r3
 800add2:	461a      	mov	r2, r3
 800add4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800add6:	4413      	add	r3, r2
 800add8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	781b      	ldrb	r3, [r3, #0]
 800adde:	00da      	lsls	r2, r3, #3
 800ade0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ade2:	4413      	add	r3, r2
 800ade4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ade8:	667b      	str	r3, [r7, #100]	@ 0x64
 800adea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adec:	881b      	ldrh	r3, [r3, #0]
 800adee:	b29b      	uxth	r3, r3
 800adf0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adf4:	b29a      	uxth	r2, r3
 800adf6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adf8:	801a      	strh	r2, [r3, #0]
 800adfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d10a      	bne.n	800ae18 <USB_EPStartXfer+0x74a>
 800ae02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae04:	881b      	ldrh	r3, [r3, #0]
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae10:	b29a      	uxth	r2, r3
 800ae12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae14:	801a      	strh	r2, [r3, #0]
 800ae16:	e05b      	b.n	800aed0 <USB_EPStartXfer+0x802>
 800ae18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae1c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae1e:	d81c      	bhi.n	800ae5a <USB_EPStartXfer+0x78c>
 800ae20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae24:	085b      	lsrs	r3, r3, #1
 800ae26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ae2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae2e:	f003 0301 	and.w	r3, r3, #1
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d004      	beq.n	800ae40 <USB_EPStartXfer+0x772>
 800ae36:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ae40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae42:	881b      	ldrh	r3, [r3, #0]
 800ae44:	b29a      	uxth	r2, r3
 800ae46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae4a:	b29b      	uxth	r3, r3
 800ae4c:	029b      	lsls	r3, r3, #10
 800ae4e:	b29b      	uxth	r3, r3
 800ae50:	4313      	orrs	r3, r2
 800ae52:	b29a      	uxth	r2, r3
 800ae54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae56:	801a      	strh	r2, [r3, #0]
 800ae58:	e03a      	b.n	800aed0 <USB_EPStartXfer+0x802>
 800ae5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae5e:	095b      	lsrs	r3, r3, #5
 800ae60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ae64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae68:	f003 031f 	and.w	r3, r3, #31
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d104      	bne.n	800ae7a <USB_EPStartXfer+0x7ac>
 800ae70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae74:	3b01      	subs	r3, #1
 800ae76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ae7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae7c:	881b      	ldrh	r3, [r3, #0]
 800ae7e:	b29a      	uxth	r2, r3
 800ae80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae84:	b29b      	uxth	r3, r3
 800ae86:	029b      	lsls	r3, r3, #10
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae96:	b29a      	uxth	r2, r3
 800ae98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae9a:	801a      	strh	r2, [r3, #0]
 800ae9c:	e018      	b.n	800aed0 <USB_EPStartXfer+0x802>
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	785b      	ldrb	r3, [r3, #1]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d114      	bne.n	800aed0 <USB_EPStartXfer+0x802>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aeac:	b29b      	uxth	r3, r3
 800aeae:	461a      	mov	r2, r3
 800aeb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aeb2:	4413      	add	r3, r2
 800aeb4:	673b      	str	r3, [r7, #112]	@ 0x70
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	781b      	ldrb	r3, [r3, #0]
 800aeba:	00da      	lsls	r2, r3, #3
 800aebc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aebe:	4413      	add	r3, r2
 800aec0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aec4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800aec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aeca:	b29a      	uxth	r2, r3
 800aecc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aece:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	895b      	ldrh	r3, [r3, #10]
 800aed4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	6959      	ldr	r1, [r3, #20]
 800aedc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 fad5 	bl	800b496 <USB_WritePMA>
 800aeec:	e09e      	b.n	800b02c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	785b      	ldrb	r3, [r3, #1]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d16b      	bne.n	800afce <USB_EPStartXfer+0x900>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af00:	b29b      	uxth	r3, r3
 800af02:	461a      	mov	r2, r3
 800af04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800af06:	4413      	add	r3, r2
 800af08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	781b      	ldrb	r3, [r3, #0]
 800af0e:	00da      	lsls	r2, r3, #3
 800af10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800af12:	4413      	add	r3, r2
 800af14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af18:	67bb      	str	r3, [r7, #120]	@ 0x78
 800af1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af1c:	881b      	ldrh	r3, [r3, #0]
 800af1e:	b29b      	uxth	r3, r3
 800af20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af24:	b29a      	uxth	r2, r3
 800af26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af28:	801a      	strh	r2, [r3, #0]
 800af2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d10a      	bne.n	800af48 <USB_EPStartXfer+0x87a>
 800af32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af34:	881b      	ldrh	r3, [r3, #0]
 800af36:	b29b      	uxth	r3, r3
 800af38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af40:	b29a      	uxth	r2, r3
 800af42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af44:	801a      	strh	r2, [r3, #0]
 800af46:	e063      	b.n	800b010 <USB_EPStartXfer+0x942>
 800af48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af4c:	2b3e      	cmp	r3, #62	@ 0x3e
 800af4e:	d81c      	bhi.n	800af8a <USB_EPStartXfer+0x8bc>
 800af50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af54:	085b      	lsrs	r3, r3, #1
 800af56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af5e:	f003 0301 	and.w	r3, r3, #1
 800af62:	2b00      	cmp	r3, #0
 800af64:	d004      	beq.n	800af70 <USB_EPStartXfer+0x8a2>
 800af66:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800af6a:	3301      	adds	r3, #1
 800af6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af72:	881b      	ldrh	r3, [r3, #0]
 800af74:	b29a      	uxth	r2, r3
 800af76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800af7a:	b29b      	uxth	r3, r3
 800af7c:	029b      	lsls	r3, r3, #10
 800af7e:	b29b      	uxth	r3, r3
 800af80:	4313      	orrs	r3, r2
 800af82:	b29a      	uxth	r2, r3
 800af84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af86:	801a      	strh	r2, [r3, #0]
 800af88:	e042      	b.n	800b010 <USB_EPStartXfer+0x942>
 800af8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af8e:	095b      	lsrs	r3, r3, #5
 800af90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af98:	f003 031f 	and.w	r3, r3, #31
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d104      	bne.n	800afaa <USB_EPStartXfer+0x8dc>
 800afa0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800afa4:	3b01      	subs	r3, #1
 800afa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800afaa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afac:	881b      	ldrh	r3, [r3, #0]
 800afae:	b29a      	uxth	r2, r3
 800afb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800afb4:	b29b      	uxth	r3, r3
 800afb6:	029b      	lsls	r3, r3, #10
 800afb8:	b29b      	uxth	r3, r3
 800afba:	4313      	orrs	r3, r2
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afc6:	b29a      	uxth	r2, r3
 800afc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afca:	801a      	strh	r2, [r3, #0]
 800afcc:	e020      	b.n	800b010 <USB_EPStartXfer+0x942>
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	785b      	ldrb	r3, [r3, #1]
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d11c      	bne.n	800b010 <USB_EPStartXfer+0x942>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afe2:	b29b      	uxth	r3, r3
 800afe4:	461a      	mov	r2, r3
 800afe6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800afea:	4413      	add	r3, r2
 800afec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	00da      	lsls	r2, r3, #3
 800aff6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800affa:	4413      	add	r3, r2
 800affc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b000:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b004:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b008:	b29a      	uxth	r2, r3
 800b00a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b00e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	891b      	ldrh	r3, [r3, #8]
 800b014:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	6959      	ldr	r1, [r3, #20]
 800b01c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b020:	b29b      	uxth	r3, r3
 800b022:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 fa35 	bl	800b496 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	009b      	lsls	r3, r3, #2
 800b034:	4413      	add	r3, r2
 800b036:	881b      	ldrh	r3, [r3, #0]
 800b038:	b29b      	uxth	r3, r3
 800b03a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b03e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b042:	817b      	strh	r3, [r7, #10]
 800b044:	897b      	ldrh	r3, [r7, #10]
 800b046:	f083 0310 	eor.w	r3, r3, #16
 800b04a:	817b      	strh	r3, [r7, #10]
 800b04c:	897b      	ldrh	r3, [r7, #10]
 800b04e:	f083 0320 	eor.w	r3, r3, #32
 800b052:	817b      	strh	r3, [r7, #10]
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	009b      	lsls	r3, r3, #2
 800b05c:	441a      	add	r2, r3
 800b05e:	897b      	ldrh	r3, [r7, #10]
 800b060:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b064:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b068:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b06c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b070:	b29b      	uxth	r3, r3
 800b072:	8013      	strh	r3, [r2, #0]
 800b074:	e0d5      	b.n	800b222 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	7b1b      	ldrb	r3, [r3, #12]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d156      	bne.n	800b12c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	699b      	ldr	r3, [r3, #24]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d122      	bne.n	800b0cc <USB_EPStartXfer+0x9fe>
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	78db      	ldrb	r3, [r3, #3]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d11e      	bne.n	800b0cc <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	781b      	ldrb	r3, [r3, #0]
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	4413      	add	r3, r2
 800b098:	881b      	ldrh	r3, [r3, #0]
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0a4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	781b      	ldrb	r3, [r3, #0]
 800b0ae:	009b      	lsls	r3, r3, #2
 800b0b0:	441a      	add	r2, r3
 800b0b2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b0b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0be:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b0c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0c6:	b29b      	uxth	r3, r3
 800b0c8:	8013      	strh	r3, [r2, #0]
 800b0ca:	e01d      	b.n	800b108 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800b0cc:	687a      	ldr	r2, [r7, #4]
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	4413      	add	r3, r2
 800b0d6:	881b      	ldrh	r3, [r3, #0]
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b0de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0e2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	441a      	add	r2, r3
 800b0f0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800b0f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b104:	b29b      	uxth	r3, r3
 800b106:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	699a      	ldr	r2, [r3, #24]
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	691b      	ldr	r3, [r3, #16]
 800b110:	429a      	cmp	r2, r3
 800b112:	d907      	bls.n	800b124 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	699a      	ldr	r2, [r3, #24]
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	691b      	ldr	r3, [r3, #16]
 800b11c:	1ad2      	subs	r2, r2, r3
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	619a      	str	r2, [r3, #24]
 800b122:	e054      	b.n	800b1ce <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	2200      	movs	r2, #0
 800b128:	619a      	str	r2, [r3, #24]
 800b12a:	e050      	b.n	800b1ce <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	78db      	ldrb	r3, [r3, #3]
 800b130:	2b02      	cmp	r3, #2
 800b132:	d142      	bne.n	800b1ba <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	69db      	ldr	r3, [r3, #28]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d048      	beq.n	800b1ce <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b13c:	687a      	ldr	r2, [r7, #4]
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	009b      	lsls	r3, r3, #2
 800b144:	4413      	add	r3, r2
 800b146:	881b      	ldrh	r3, [r3, #0]
 800b148:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b14c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b150:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b154:	2b00      	cmp	r3, #0
 800b156:	d005      	beq.n	800b164 <USB_EPStartXfer+0xa96>
 800b158:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b15c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b160:	2b00      	cmp	r3, #0
 800b162:	d10b      	bne.n	800b17c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b164:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b168:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d12e      	bne.n	800b1ce <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b170:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d128      	bne.n	800b1ce <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	4413      	add	r3, r2
 800b186:	881b      	ldrh	r3, [r3, #0]
 800b188:	b29b      	uxth	r3, r3
 800b18a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b18e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b192:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800b196:	687a      	ldr	r2, [r7, #4]
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	441a      	add	r2, r3
 800b1a0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800b1a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b1b4:	b29b      	uxth	r3, r3
 800b1b6:	8013      	strh	r3, [r2, #0]
 800b1b8:	e009      	b.n	800b1ce <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	78db      	ldrb	r3, [r3, #3]
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	d103      	bne.n	800b1ca <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	619a      	str	r2, [r3, #24]
 800b1c8:	e001      	b.n	800b1ce <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	e02a      	b.n	800b224 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	781b      	ldrb	r3, [r3, #0]
 800b1d4:	009b      	lsls	r3, r3, #2
 800b1d6:	4413      	add	r3, r2
 800b1d8:	881b      	ldrh	r3, [r3, #0]
 800b1da:	b29b      	uxth	r3, r3
 800b1dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b1e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b1e8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b1ec:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b1f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b1f4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b1f8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b1fc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b200:	687a      	ldr	r2, [r7, #4]
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	441a      	add	r2, r3
 800b20a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b20e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b212:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b216:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b21a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b21e:	b29b      	uxth	r3, r3
 800b220:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b222:	2300      	movs	r3, #0
}
 800b224:	4618      	mov	r0, r3
 800b226:	37b0      	adds	r7, #176	@ 0xb0
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd80      	pop	{r7, pc}

0800b22c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b085      	sub	sp, #20
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	785b      	ldrb	r3, [r3, #1]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d020      	beq.n	800b280 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	781b      	ldrb	r3, [r3, #0]
 800b244:	009b      	lsls	r3, r3, #2
 800b246:	4413      	add	r3, r2
 800b248:	881b      	ldrh	r3, [r3, #0]
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b250:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b254:	81bb      	strh	r3, [r7, #12]
 800b256:	89bb      	ldrh	r3, [r7, #12]
 800b258:	f083 0310 	eor.w	r3, r3, #16
 800b25c:	81bb      	strh	r3, [r7, #12]
 800b25e:	687a      	ldr	r2, [r7, #4]
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	009b      	lsls	r3, r3, #2
 800b266:	441a      	add	r2, r3
 800b268:	89bb      	ldrh	r3, [r7, #12]
 800b26a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b26e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b272:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b27a:	b29b      	uxth	r3, r3
 800b27c:	8013      	strh	r3, [r2, #0]
 800b27e:	e01f      	b.n	800b2c0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	781b      	ldrb	r3, [r3, #0]
 800b286:	009b      	lsls	r3, r3, #2
 800b288:	4413      	add	r3, r2
 800b28a:	881b      	ldrh	r3, [r3, #0]
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b296:	81fb      	strh	r3, [r7, #14]
 800b298:	89fb      	ldrh	r3, [r7, #14]
 800b29a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b29e:	81fb      	strh	r3, [r7, #14]
 800b2a0:	687a      	ldr	r2, [r7, #4]
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	781b      	ldrb	r3, [r3, #0]
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	441a      	add	r2, r3
 800b2aa:	89fb      	ldrh	r3, [r7, #14]
 800b2ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b2c0:	2300      	movs	r3, #0
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3714      	adds	r7, #20
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2cc:	4770      	bx	lr

0800b2ce <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b2ce:	b480      	push	{r7}
 800b2d0:	b087      	sub	sp, #28
 800b2d2:	af00      	add	r7, sp, #0
 800b2d4:	6078      	str	r0, [r7, #4]
 800b2d6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	785b      	ldrb	r3, [r3, #1]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d04c      	beq.n	800b37a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b2e0:	687a      	ldr	r2, [r7, #4]
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	009b      	lsls	r3, r3, #2
 800b2e8:	4413      	add	r3, r2
 800b2ea:	881b      	ldrh	r3, [r3, #0]
 800b2ec:	823b      	strh	r3, [r7, #16]
 800b2ee:	8a3b      	ldrh	r3, [r7, #16]
 800b2f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d01b      	beq.n	800b330 <USB_EPClearStall+0x62>
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	781b      	ldrb	r3, [r3, #0]
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	4413      	add	r3, r2
 800b302:	881b      	ldrh	r3, [r3, #0]
 800b304:	b29b      	uxth	r3, r3
 800b306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b30a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b30e:	81fb      	strh	r3, [r7, #14]
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	781b      	ldrb	r3, [r3, #0]
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	441a      	add	r2, r3
 800b31a:	89fb      	ldrh	r3, [r7, #14]
 800b31c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b320:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b324:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b328:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b32c:	b29b      	uxth	r3, r3
 800b32e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	78db      	ldrb	r3, [r3, #3]
 800b334:	2b01      	cmp	r3, #1
 800b336:	d06c      	beq.n	800b412 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b338:	687a      	ldr	r2, [r7, #4]
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	009b      	lsls	r3, r3, #2
 800b340:	4413      	add	r3, r2
 800b342:	881b      	ldrh	r3, [r3, #0]
 800b344:	b29b      	uxth	r3, r3
 800b346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b34a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b34e:	81bb      	strh	r3, [r7, #12]
 800b350:	89bb      	ldrh	r3, [r7, #12]
 800b352:	f083 0320 	eor.w	r3, r3, #32
 800b356:	81bb      	strh	r3, [r7, #12]
 800b358:	687a      	ldr	r2, [r7, #4]
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	781b      	ldrb	r3, [r3, #0]
 800b35e:	009b      	lsls	r3, r3, #2
 800b360:	441a      	add	r2, r3
 800b362:	89bb      	ldrh	r3, [r7, #12]
 800b364:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b368:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b36c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b374:	b29b      	uxth	r3, r3
 800b376:	8013      	strh	r3, [r2, #0]
 800b378:	e04b      	b.n	800b412 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b37a:	687a      	ldr	r2, [r7, #4]
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	781b      	ldrb	r3, [r3, #0]
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	4413      	add	r3, r2
 800b384:	881b      	ldrh	r3, [r3, #0]
 800b386:	82fb      	strh	r3, [r7, #22]
 800b388:	8afb      	ldrh	r3, [r7, #22]
 800b38a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d01b      	beq.n	800b3ca <USB_EPClearStall+0xfc>
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	009b      	lsls	r3, r3, #2
 800b39a:	4413      	add	r3, r2
 800b39c:	881b      	ldrh	r3, [r3, #0]
 800b39e:	b29b      	uxth	r3, r3
 800b3a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3a8:	82bb      	strh	r3, [r7, #20]
 800b3aa:	687a      	ldr	r2, [r7, #4]
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	441a      	add	r2, r3
 800b3b4:	8abb      	ldrh	r3, [r7, #20]
 800b3b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b3c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3c6:	b29b      	uxth	r3, r3
 800b3c8:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	781b      	ldrb	r3, [r3, #0]
 800b3d0:	009b      	lsls	r3, r3, #2
 800b3d2:	4413      	add	r3, r2
 800b3d4:	881b      	ldrh	r3, [r3, #0]
 800b3d6:	b29b      	uxth	r3, r3
 800b3d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b3dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3e0:	827b      	strh	r3, [r7, #18]
 800b3e2:	8a7b      	ldrh	r3, [r7, #18]
 800b3e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b3e8:	827b      	strh	r3, [r7, #18]
 800b3ea:	8a7b      	ldrh	r3, [r7, #18]
 800b3ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b3f0:	827b      	strh	r3, [r7, #18]
 800b3f2:	687a      	ldr	r2, [r7, #4]
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	781b      	ldrb	r3, [r3, #0]
 800b3f8:	009b      	lsls	r3, r3, #2
 800b3fa:	441a      	add	r2, r3
 800b3fc:	8a7b      	ldrh	r3, [r7, #18]
 800b3fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b402:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b40a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b40e:	b29b      	uxth	r3, r3
 800b410:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b412:	2300      	movs	r3, #0
}
 800b414:	4618      	mov	r0, r3
 800b416:	371c      	adds	r7, #28
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	460b      	mov	r3, r1
 800b42a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b42c:	78fb      	ldrb	r3, [r7, #3]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d103      	bne.n	800b43a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2280      	movs	r2, #128	@ 0x80
 800b436:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800b43a:	2300      	movs	r3, #0
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	370c      	adds	r7, #12
 800b440:	46bd      	mov	sp, r7
 800b442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b446:	4770      	bx	lr

0800b448 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b448:	b480      	push	{r7}
 800b44a:	b083      	sub	sp, #12
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b456:	b29b      	uxth	r3, r3
 800b458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b45c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b460:	b29a      	uxth	r2, r3
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	370c      	adds	r7, #12
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr

0800b476 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800b476:	b480      	push	{r7}
 800b478:	b085      	sub	sp, #20
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b484:	b29b      	uxth	r3, r3
 800b486:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b488:	68fb      	ldr	r3, [r7, #12]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3714      	adds	r7, #20
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr

0800b496 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b496:	b480      	push	{r7}
 800b498:	b08b      	sub	sp, #44	@ 0x2c
 800b49a:	af00      	add	r7, sp, #0
 800b49c:	60f8      	str	r0, [r7, #12]
 800b49e:	60b9      	str	r1, [r7, #8]
 800b4a0:	4611      	mov	r1, r2
 800b4a2:	461a      	mov	r2, r3
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	80fb      	strh	r3, [r7, #6]
 800b4a8:	4613      	mov	r3, r2
 800b4aa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b4ac:	88bb      	ldrh	r3, [r7, #4]
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	085b      	lsrs	r3, r3, #1
 800b4b2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b4bc:	88fa      	ldrh	r2, [r7, #6]
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	4413      	add	r3, r2
 800b4c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b4c6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4cc:	e01c      	b.n	800b508 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800b4ce:	69fb      	ldr	r3, [r7, #28]
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b4d4:	69fb      	ldr	r3, [r7, #28]
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	781b      	ldrb	r3, [r3, #0]
 800b4da:	b21b      	sxth	r3, r3
 800b4dc:	021b      	lsls	r3, r3, #8
 800b4de:	b21a      	sxth	r2, r3
 800b4e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	b21b      	sxth	r3, r3
 800b4e8:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800b4ea:	6a3b      	ldr	r3, [r7, #32]
 800b4ec:	8a7a      	ldrh	r2, [r7, #18]
 800b4ee:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b4f0:	6a3b      	ldr	r3, [r7, #32]
 800b4f2:	3302      	adds	r3, #2
 800b4f4:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b4f6:	69fb      	ldr	r3, [r7, #28]
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	3301      	adds	r3, #1
 800b500:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b504:	3b01      	subs	r3, #1
 800b506:	627b      	str	r3, [r7, #36]	@ 0x24
 800b508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d1df      	bne.n	800b4ce <USB_WritePMA+0x38>
  }
}
 800b50e:	bf00      	nop
 800b510:	bf00      	nop
 800b512:	372c      	adds	r7, #44	@ 0x2c
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr

0800b51c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b08b      	sub	sp, #44	@ 0x2c
 800b520:	af00      	add	r7, sp, #0
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	60b9      	str	r1, [r7, #8]
 800b526:	4611      	mov	r1, r2
 800b528:	461a      	mov	r2, r3
 800b52a:	460b      	mov	r3, r1
 800b52c:	80fb      	strh	r3, [r7, #6]
 800b52e:	4613      	mov	r3, r2
 800b530:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b532:	88bb      	ldrh	r3, [r7, #4]
 800b534:	085b      	lsrs	r3, r3, #1
 800b536:	b29b      	uxth	r3, r3
 800b538:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b542:	88fa      	ldrh	r2, [r7, #6]
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	4413      	add	r3, r2
 800b548:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b54c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b54e:	69bb      	ldr	r3, [r7, #24]
 800b550:	627b      	str	r3, [r7, #36]	@ 0x24
 800b552:	e018      	b.n	800b586 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b554:	6a3b      	ldr	r3, [r7, #32]
 800b556:	881b      	ldrh	r3, [r3, #0]
 800b558:	b29b      	uxth	r3, r3
 800b55a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b55c:	6a3b      	ldr	r3, [r7, #32]
 800b55e:	3302      	adds	r3, #2
 800b560:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	b2da      	uxtb	r2, r3
 800b566:	69fb      	ldr	r3, [r7, #28]
 800b568:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b56a:	69fb      	ldr	r3, [r7, #28]
 800b56c:	3301      	adds	r3, #1
 800b56e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	0a1b      	lsrs	r3, r3, #8
 800b574:	b2da      	uxtb	r2, r3
 800b576:	69fb      	ldr	r3, [r7, #28]
 800b578:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b57a:	69fb      	ldr	r3, [r7, #28]
 800b57c:	3301      	adds	r3, #1
 800b57e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b582:	3b01      	subs	r3, #1
 800b584:	627b      	str	r3, [r7, #36]	@ 0x24
 800b586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d1e3      	bne.n	800b554 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b58c:	88bb      	ldrh	r3, [r7, #4]
 800b58e:	f003 0301 	and.w	r3, r3, #1
 800b592:	b29b      	uxth	r3, r3
 800b594:	2b00      	cmp	r3, #0
 800b596:	d007      	beq.n	800b5a8 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800b598:	6a3b      	ldr	r3, [r7, #32]
 800b59a:	881b      	ldrh	r3, [r3, #0]
 800b59c:	b29b      	uxth	r3, r3
 800b59e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b5a0:	693b      	ldr	r3, [r7, #16]
 800b5a2:	b2da      	uxtb	r2, r3
 800b5a4:	69fb      	ldr	r3, [r7, #28]
 800b5a6:	701a      	strb	r2, [r3, #0]
  }
}
 800b5a8:	bf00      	nop
 800b5aa:	372c      	adds	r7, #44	@ 0x2c
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b084      	sub	sp, #16
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
 800b5bc:	460b      	mov	r3, r1
 800b5be:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b5c0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b5c4:	f002 f8a6 	bl	800d714 <USBD_static_malloc>
 800b5c8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d105      	bne.n	800b5dc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800b5d8:	2302      	movs	r3, #2
 800b5da:	e066      	b.n	800b6aa <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	68fa      	ldr	r2, [r7, #12]
 800b5e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	7c1b      	ldrb	r3, [r3, #16]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d119      	bne.n	800b620 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b5ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b5f0:	2202      	movs	r2, #2
 800b5f2:	2181      	movs	r1, #129	@ 0x81
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f001 ff34 	bl	800d462 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b600:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b604:	2202      	movs	r2, #2
 800b606:	2101      	movs	r1, #1
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f001 ff2a 	bl	800d462 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2201      	movs	r2, #1
 800b612:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2210      	movs	r2, #16
 800b61a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800b61e:	e016      	b.n	800b64e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b620:	2340      	movs	r3, #64	@ 0x40
 800b622:	2202      	movs	r2, #2
 800b624:	2181      	movs	r1, #129	@ 0x81
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f001 ff1b 	bl	800d462 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2201      	movs	r2, #1
 800b630:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b632:	2340      	movs	r3, #64	@ 0x40
 800b634:	2202      	movs	r2, #2
 800b636:	2101      	movs	r1, #1
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f001 ff12 	bl	800d462 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2201      	movs	r2, #1
 800b642:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2210      	movs	r2, #16
 800b64a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b64e:	2308      	movs	r3, #8
 800b650:	2203      	movs	r2, #3
 800b652:	2182      	movs	r1, #130	@ 0x82
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f001 ff04 	bl	800d462 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2201      	movs	r2, #1
 800b65e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2200      	movs	r2, #0
 800b670:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2200      	movs	r2, #0
 800b678:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	7c1b      	ldrb	r3, [r3, #16]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d109      	bne.n	800b698 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b68a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b68e:	2101      	movs	r1, #1
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f001 ffd5 	bl	800d640 <USBD_LL_PrepareReceive>
 800b696:	e007      	b.n	800b6a8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b69e:	2340      	movs	r3, #64	@ 0x40
 800b6a0:	2101      	movs	r1, #1
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f001 ffcc 	bl	800d640 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b6a8:	2300      	movs	r3, #0
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3710      	adds	r7, #16
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}

0800b6b2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b6b2:	b580      	push	{r7, lr}
 800b6b4:	b082      	sub	sp, #8
 800b6b6:	af00      	add	r7, sp, #0
 800b6b8:	6078      	str	r0, [r7, #4]
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b6be:	2181      	movs	r1, #129	@ 0x81
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	f001 fef4 	bl	800d4ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b6cc:	2101      	movs	r1, #1
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f001 feed 	bl	800d4ae <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b6dc:	2182      	movs	r1, #130	@ 0x82
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f001 fee5 	bl	800d4ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d00e      	beq.n	800b71c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b70e:	4618      	mov	r0, r3
 800b710:	f002 f80e 	bl	800d730 <USBD_static_free>
    pdev->pClassData = NULL;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b71c:	2300      	movs	r3, #0
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3708      	adds	r7, #8
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
	...

0800b728 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b086      	sub	sp, #24
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b738:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b73a:	2300      	movs	r3, #0
 800b73c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b73e:	2300      	movs	r3, #0
 800b740:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b742:	2300      	movs	r3, #0
 800b744:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d101      	bne.n	800b750 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800b74c:	2303      	movs	r3, #3
 800b74e:	e0af      	b.n	800b8b0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d03f      	beq.n	800b7dc <USBD_CDC_Setup+0xb4>
 800b75c:	2b20      	cmp	r3, #32
 800b75e:	f040 809f 	bne.w	800b8a0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	88db      	ldrh	r3, [r3, #6]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d02e      	beq.n	800b7c8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	781b      	ldrb	r3, [r3, #0]
 800b76e:	b25b      	sxtb	r3, r3
 800b770:	2b00      	cmp	r3, #0
 800b772:	da16      	bge.n	800b7a2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	683a      	ldr	r2, [r7, #0]
 800b77e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800b780:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b782:	683a      	ldr	r2, [r7, #0]
 800b784:	88d2      	ldrh	r2, [r2, #6]
 800b786:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	88db      	ldrh	r3, [r3, #6]
 800b78c:	2b07      	cmp	r3, #7
 800b78e:	bf28      	it	cs
 800b790:	2307      	movcs	r3, #7
 800b792:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b794:	693b      	ldr	r3, [r7, #16]
 800b796:	89fa      	ldrh	r2, [r7, #14]
 800b798:	4619      	mov	r1, r3
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f001 fa9f 	bl	800ccde <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800b7a0:	e085      	b.n	800b8ae <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	785a      	ldrb	r2, [r3, #1]
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	88db      	ldrh	r3, [r3, #6]
 800b7b0:	b2da      	uxtb	r2, r3
 800b7b2:	693b      	ldr	r3, [r7, #16]
 800b7b4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b7b8:	6939      	ldr	r1, [r7, #16]
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	88db      	ldrh	r3, [r3, #6]
 800b7be:	461a      	mov	r2, r3
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f001 fab8 	bl	800cd36 <USBD_CtlPrepareRx>
      break;
 800b7c6:	e072      	b.n	800b8ae <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b7ce:	689b      	ldr	r3, [r3, #8]
 800b7d0:	683a      	ldr	r2, [r7, #0]
 800b7d2:	7850      	ldrb	r0, [r2, #1]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	6839      	ldr	r1, [r7, #0]
 800b7d8:	4798      	blx	r3
      break;
 800b7da:	e068      	b.n	800b8ae <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	785b      	ldrb	r3, [r3, #1]
 800b7e0:	2b0b      	cmp	r3, #11
 800b7e2:	d852      	bhi.n	800b88a <USBD_CDC_Setup+0x162>
 800b7e4:	a201      	add	r2, pc, #4	@ (adr r2, 800b7ec <USBD_CDC_Setup+0xc4>)
 800b7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ea:	bf00      	nop
 800b7ec:	0800b81d 	.word	0x0800b81d
 800b7f0:	0800b899 	.word	0x0800b899
 800b7f4:	0800b88b 	.word	0x0800b88b
 800b7f8:	0800b88b 	.word	0x0800b88b
 800b7fc:	0800b88b 	.word	0x0800b88b
 800b800:	0800b88b 	.word	0x0800b88b
 800b804:	0800b88b 	.word	0x0800b88b
 800b808:	0800b88b 	.word	0x0800b88b
 800b80c:	0800b88b 	.word	0x0800b88b
 800b810:	0800b88b 	.word	0x0800b88b
 800b814:	0800b847 	.word	0x0800b847
 800b818:	0800b871 	.word	0x0800b871
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b822:	b2db      	uxtb	r3, r3
 800b824:	2b03      	cmp	r3, #3
 800b826:	d107      	bne.n	800b838 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b828:	f107 030a 	add.w	r3, r7, #10
 800b82c:	2202      	movs	r2, #2
 800b82e:	4619      	mov	r1, r3
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f001 fa54 	bl	800ccde <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b836:	e032      	b.n	800b89e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b838:	6839      	ldr	r1, [r7, #0]
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f001 f9de 	bl	800cbfc <USBD_CtlError>
            ret = USBD_FAIL;
 800b840:	2303      	movs	r3, #3
 800b842:	75fb      	strb	r3, [r7, #23]
          break;
 800b844:	e02b      	b.n	800b89e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	2b03      	cmp	r3, #3
 800b850:	d107      	bne.n	800b862 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b852:	f107 030d 	add.w	r3, r7, #13
 800b856:	2201      	movs	r2, #1
 800b858:	4619      	mov	r1, r3
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f001 fa3f 	bl	800ccde <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b860:	e01d      	b.n	800b89e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b862:	6839      	ldr	r1, [r7, #0]
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f001 f9c9 	bl	800cbfc <USBD_CtlError>
            ret = USBD_FAIL;
 800b86a:	2303      	movs	r3, #3
 800b86c:	75fb      	strb	r3, [r7, #23]
          break;
 800b86e:	e016      	b.n	800b89e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b876:	b2db      	uxtb	r3, r3
 800b878:	2b03      	cmp	r3, #3
 800b87a:	d00f      	beq.n	800b89c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800b87c:	6839      	ldr	r1, [r7, #0]
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f001 f9bc 	bl	800cbfc <USBD_CtlError>
            ret = USBD_FAIL;
 800b884:	2303      	movs	r3, #3
 800b886:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b888:	e008      	b.n	800b89c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b88a:	6839      	ldr	r1, [r7, #0]
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f001 f9b5 	bl	800cbfc <USBD_CtlError>
          ret = USBD_FAIL;
 800b892:	2303      	movs	r3, #3
 800b894:	75fb      	strb	r3, [r7, #23]
          break;
 800b896:	e002      	b.n	800b89e <USBD_CDC_Setup+0x176>
          break;
 800b898:	bf00      	nop
 800b89a:	e008      	b.n	800b8ae <USBD_CDC_Setup+0x186>
          break;
 800b89c:	bf00      	nop
      }
      break;
 800b89e:	e006      	b.n	800b8ae <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800b8a0:	6839      	ldr	r1, [r7, #0]
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f001 f9aa 	bl	800cbfc <USBD_CtlError>
      ret = USBD_FAIL;
 800b8a8:	2303      	movs	r3, #3
 800b8aa:	75fb      	strb	r3, [r7, #23]
      break;
 800b8ac:	bf00      	nop
  }

  return (uint8_t)ret;
 800b8ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	3718      	adds	r7, #24
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b8ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d101      	bne.n	800b8da <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b8d6:	2303      	movs	r3, #3
 800b8d8:	e04f      	b.n	800b97a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b8e0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b8e2:	78fa      	ldrb	r2, [r7, #3]
 800b8e4:	6879      	ldr	r1, [r7, #4]
 800b8e6:	4613      	mov	r3, r2
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	4413      	add	r3, r2
 800b8ec:	009b      	lsls	r3, r3, #2
 800b8ee:	440b      	add	r3, r1
 800b8f0:	3318      	adds	r3, #24
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d029      	beq.n	800b94c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b8f8:	78fa      	ldrb	r2, [r7, #3]
 800b8fa:	6879      	ldr	r1, [r7, #4]
 800b8fc:	4613      	mov	r3, r2
 800b8fe:	009b      	lsls	r3, r3, #2
 800b900:	4413      	add	r3, r2
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	440b      	add	r3, r1
 800b906:	3318      	adds	r3, #24
 800b908:	681a      	ldr	r2, [r3, #0]
 800b90a:	78f9      	ldrb	r1, [r7, #3]
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	460b      	mov	r3, r1
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	440b      	add	r3, r1
 800b914:	00db      	lsls	r3, r3, #3
 800b916:	4403      	add	r3, r0
 800b918:	3320      	adds	r3, #32
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	fbb2 f1f3 	udiv	r1, r2, r3
 800b920:	fb01 f303 	mul.w	r3, r1, r3
 800b924:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b926:	2b00      	cmp	r3, #0
 800b928:	d110      	bne.n	800b94c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800b92a:	78fa      	ldrb	r2, [r7, #3]
 800b92c:	6879      	ldr	r1, [r7, #4]
 800b92e:	4613      	mov	r3, r2
 800b930:	009b      	lsls	r3, r3, #2
 800b932:	4413      	add	r3, r2
 800b934:	009b      	lsls	r3, r3, #2
 800b936:	440b      	add	r3, r1
 800b938:	3318      	adds	r3, #24
 800b93a:	2200      	movs	r2, #0
 800b93c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b93e:	78f9      	ldrb	r1, [r7, #3]
 800b940:	2300      	movs	r3, #0
 800b942:	2200      	movs	r2, #0
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f001 fe5a 	bl	800d5fe <USBD_LL_Transmit>
 800b94a:	e015      	b.n	800b978 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	2200      	movs	r2, #0
 800b950:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b95a:	691b      	ldr	r3, [r3, #16]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d00b      	beq.n	800b978 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b966:	691b      	ldr	r3, [r3, #16]
 800b968:	68ba      	ldr	r2, [r7, #8]
 800b96a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b96e:	68ba      	ldr	r2, [r7, #8]
 800b970:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b974:	78fa      	ldrb	r2, [r7, #3]
 800b976:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b978:	2300      	movs	r3, #0
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3710      	adds	r7, #16
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}

0800b982 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b982:	b580      	push	{r7, lr}
 800b984:	b084      	sub	sp, #16
 800b986:	af00      	add	r7, sp, #0
 800b988:	6078      	str	r0, [r7, #4]
 800b98a:	460b      	mov	r3, r1
 800b98c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b994:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d101      	bne.n	800b9a4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b9a0:	2303      	movs	r3, #3
 800b9a2:	e015      	b.n	800b9d0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b9a4:	78fb      	ldrb	r3, [r7, #3]
 800b9a6:	4619      	mov	r1, r3
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f001 fe6a 	bl	800d682 <USBD_LL_GetRxDataSize>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b9bc:	68db      	ldr	r3, [r3, #12]
 800b9be:	68fa      	ldr	r2, [r7, #12]
 800b9c0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b9c4:	68fa      	ldr	r2, [r7, #12]
 800b9c6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b9ca:	4611      	mov	r1, r2
 800b9cc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b9ce:	2300      	movs	r3, #0
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3710      	adds	r7, #16
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}

0800b9d8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b084      	sub	sp, #16
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b9e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d101      	bne.n	800b9f2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800b9ee:	2303      	movs	r3, #3
 800b9f0:	e01a      	b.n	800ba28 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d014      	beq.n	800ba26 <USBD_CDC_EP0_RxReady+0x4e>
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ba02:	2bff      	cmp	r3, #255	@ 0xff
 800ba04:	d00f      	beq.n	800ba26 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ba0c:	689b      	ldr	r3, [r3, #8]
 800ba0e:	68fa      	ldr	r2, [r7, #12]
 800ba10:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800ba14:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ba16:	68fa      	ldr	r2, [r7, #12]
 800ba18:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ba1c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	22ff      	movs	r2, #255	@ 0xff
 800ba22:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ba26:	2300      	movs	r3, #0
}
 800ba28:	4618      	mov	r0, r3
 800ba2a:	3710      	adds	r7, #16
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	bd80      	pop	{r7, pc}

0800ba30 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ba30:	b480      	push	{r7}
 800ba32:	b083      	sub	sp, #12
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2243      	movs	r2, #67	@ 0x43
 800ba3c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ba3e:	4b03      	ldr	r3, [pc, #12]	@ (800ba4c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ba40:	4618      	mov	r0, r3
 800ba42:	370c      	adds	r7, #12
 800ba44:	46bd      	mov	sp, r7
 800ba46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4a:	4770      	bx	lr
 800ba4c:	20000094 	.word	0x20000094

0800ba50 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ba50:	b480      	push	{r7}
 800ba52:	b083      	sub	sp, #12
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2243      	movs	r2, #67	@ 0x43
 800ba5c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ba5e:	4b03      	ldr	r3, [pc, #12]	@ (800ba6c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	370c      	adds	r7, #12
 800ba64:	46bd      	mov	sp, r7
 800ba66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6a:	4770      	bx	lr
 800ba6c:	20000050 	.word	0x20000050

0800ba70 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b083      	sub	sp, #12
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2243      	movs	r2, #67	@ 0x43
 800ba7c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800ba7e:	4b03      	ldr	r3, [pc, #12]	@ (800ba8c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	370c      	adds	r7, #12
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr
 800ba8c:	200000d8 	.word	0x200000d8

0800ba90 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b083      	sub	sp, #12
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	220a      	movs	r2, #10
 800ba9c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ba9e:	4b03      	ldr	r3, [pc, #12]	@ (800baac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800baa0:	4618      	mov	r0, r3
 800baa2:	370c      	adds	r7, #12
 800baa4:	46bd      	mov	sp, r7
 800baa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baaa:	4770      	bx	lr
 800baac:	2000000c 	.word	0x2000000c

0800bab0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d101      	bne.n	800bac4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bac0:	2303      	movs	r3, #3
 800bac2:	e004      	b.n	800bace <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	683a      	ldr	r2, [r7, #0]
 800bac8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800bacc:	2300      	movs	r3, #0
}
 800bace:	4618      	mov	r0, r3
 800bad0:	370c      	adds	r7, #12
 800bad2:	46bd      	mov	sp, r7
 800bad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad8:	4770      	bx	lr

0800bada <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bada:	b480      	push	{r7}
 800badc:	b087      	sub	sp, #28
 800bade:	af00      	add	r7, sp, #0
 800bae0:	60f8      	str	r0, [r7, #12]
 800bae2:	60b9      	str	r1, [r7, #8]
 800bae4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800baec:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d101      	bne.n	800baf8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800baf4:	2303      	movs	r3, #3
 800baf6:	e008      	b.n	800bb0a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	68ba      	ldr	r2, [r7, #8]
 800bafc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	687a      	ldr	r2, [r7, #4]
 800bb04:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800bb08:	2300      	movs	r3, #0
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	371c      	adds	r7, #28
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr

0800bb16 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bb16:	b480      	push	{r7}
 800bb18:	b085      	sub	sp, #20
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
 800bb1e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bb26:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d101      	bne.n	800bb32 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800bb2e:	2303      	movs	r3, #3
 800bb30:	e004      	b.n	800bb3c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	683a      	ldr	r2, [r7, #0]
 800bb36:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800bb3a:	2300      	movs	r3, #0
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3714      	adds	r7, #20
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bb56:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d101      	bne.n	800bb66 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800bb62:	2303      	movs	r3, #3
 800bb64:	e016      	b.n	800bb94 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	7c1b      	ldrb	r3, [r3, #16]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d109      	bne.n	800bb82 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb78:	2101      	movs	r1, #1
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f001 fd60 	bl	800d640 <USBD_LL_PrepareReceive>
 800bb80:	e007      	b.n	800bb92 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb88:	2340      	movs	r3, #64	@ 0x40
 800bb8a:	2101      	movs	r1, #1
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f001 fd57 	bl	800d640 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bb92:	2300      	movs	r3, #0
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b086      	sub	sp, #24
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60f8      	str	r0, [r7, #12]
 800bba4:	60b9      	str	r1, [r7, #8]
 800bba6:	4613      	mov	r3, r2
 800bba8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d101      	bne.n	800bbb4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800bbb0:	2303      	movs	r3, #3
 800bbb2:	e01f      	b.n	800bbf4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d003      	beq.n	800bbda <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	68ba      	ldr	r2, [r7, #8]
 800bbd6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2201      	movs	r2, #1
 800bbde:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	79fa      	ldrb	r2, [r7, #7]
 800bbe6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bbe8:	68f8      	ldr	r0, [r7, #12]
 800bbea:	f001 fbbf 	bl	800d36c <USBD_LL_Init>
 800bbee:	4603      	mov	r3, r0
 800bbf0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800bbf2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3718      	adds	r7, #24
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b084      	sub	sp, #16
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bc06:	2300      	movs	r3, #0
 800bc08:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d101      	bne.n	800bc14 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800bc10:	2303      	movs	r3, #3
 800bc12:	e016      	b.n	800bc42 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	683a      	ldr	r2, [r7, #0]
 800bc18:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00b      	beq.n	800bc40 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc30:	f107 020e 	add.w	r2, r7, #14
 800bc34:	4610      	mov	r0, r2
 800bc36:	4798      	blx	r3
 800bc38:	4602      	mov	r2, r0
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800bc40:	2300      	movs	r3, #0
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3710      	adds	r7, #16
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}

0800bc4a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bc4a:	b580      	push	{r7, lr}
 800bc4c:	b082      	sub	sp, #8
 800bc4e:	af00      	add	r7, sp, #0
 800bc50:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f001 fbea 	bl	800d42c <USBD_LL_Start>
 800bc58:	4603      	mov	r3, r0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3708      	adds	r7, #8
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}

0800bc62 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800bc62:	b480      	push	{r7}
 800bc64:	b083      	sub	sp, #12
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bc6a:	2300      	movs	r3, #0
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	370c      	adds	r7, #12
 800bc70:	46bd      	mov	sp, r7
 800bc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc76:	4770      	bx	lr

0800bc78 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
 800bc80:	460b      	mov	r3, r1
 800bc82:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800bc84:	2303      	movs	r3, #3
 800bc86:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d009      	beq.n	800bca6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	78fa      	ldrb	r2, [r7, #3]
 800bc9c:	4611      	mov	r1, r2
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	4798      	blx	r3
 800bca2:	4603      	mov	r3, r0
 800bca4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bca6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	3710      	adds	r7, #16
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}

0800bcb0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b082      	sub	sp, #8
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
 800bcb8:	460b      	mov	r3, r1
 800bcba:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d007      	beq.n	800bcd6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bccc:	685b      	ldr	r3, [r3, #4]
 800bcce:	78fa      	ldrb	r2, [r7, #3]
 800bcd0:	4611      	mov	r1, r2
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	4798      	blx	r3
  }

  return USBD_OK;
 800bcd6:	2300      	movs	r3, #0
}
 800bcd8:	4618      	mov	r0, r3
 800bcda:	3708      	adds	r7, #8
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	bd80      	pop	{r7, pc}

0800bce0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b084      	sub	sp, #16
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
 800bce8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bcf0:	6839      	ldr	r1, [r7, #0]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f000 ff48 	bl	800cb88 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2201      	movs	r2, #1
 800bcfc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bd06:	461a      	mov	r2, r3
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bd14:	f003 031f 	and.w	r3, r3, #31
 800bd18:	2b02      	cmp	r3, #2
 800bd1a:	d01a      	beq.n	800bd52 <USBD_LL_SetupStage+0x72>
 800bd1c:	2b02      	cmp	r3, #2
 800bd1e:	d822      	bhi.n	800bd66 <USBD_LL_SetupStage+0x86>
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d002      	beq.n	800bd2a <USBD_LL_SetupStage+0x4a>
 800bd24:	2b01      	cmp	r3, #1
 800bd26:	d00a      	beq.n	800bd3e <USBD_LL_SetupStage+0x5e>
 800bd28:	e01d      	b.n	800bd66 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bd30:	4619      	mov	r1, r3
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f000 f9f0 	bl	800c118 <USBD_StdDevReq>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	73fb      	strb	r3, [r7, #15]
      break;
 800bd3c:	e020      	b.n	800bd80 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bd44:	4619      	mov	r1, r3
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 fa54 	bl	800c1f4 <USBD_StdItfReq>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	73fb      	strb	r3, [r7, #15]
      break;
 800bd50:	e016      	b.n	800bd80 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bd58:	4619      	mov	r1, r3
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f000 fa93 	bl	800c286 <USBD_StdEPReq>
 800bd60:	4603      	mov	r3, r0
 800bd62:	73fb      	strb	r3, [r7, #15]
      break;
 800bd64:	e00c      	b.n	800bd80 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bd6c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	4619      	mov	r1, r3
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f001 fbb9 	bl	800d4ec <USBD_LL_StallEP>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	73fb      	strb	r3, [r7, #15]
      break;
 800bd7e:	bf00      	nop
  }

  return ret;
 800bd80:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}

0800bd8a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	b086      	sub	sp, #24
 800bd8e:	af00      	add	r7, sp, #0
 800bd90:	60f8      	str	r0, [r7, #12]
 800bd92:	460b      	mov	r3, r1
 800bd94:	607a      	str	r2, [r7, #4]
 800bd96:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800bd98:	7afb      	ldrb	r3, [r7, #11]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d138      	bne.n	800be10 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bda4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bdac:	2b03      	cmp	r3, #3
 800bdae:	d14a      	bne.n	800be46 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800bdb0:	693b      	ldr	r3, [r7, #16]
 800bdb2:	689a      	ldr	r2, [r3, #8]
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	68db      	ldr	r3, [r3, #12]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d913      	bls.n	800bde4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	689a      	ldr	r2, [r3, #8]
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	68db      	ldr	r3, [r3, #12]
 800bdc4:	1ad2      	subs	r2, r2, r3
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	68da      	ldr	r2, [r3, #12]
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	689b      	ldr	r3, [r3, #8]
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	bf28      	it	cs
 800bdd6:	4613      	movcs	r3, r2
 800bdd8:	461a      	mov	r2, r3
 800bdda:	6879      	ldr	r1, [r7, #4]
 800bddc:	68f8      	ldr	r0, [r7, #12]
 800bdde:	f000 ffc7 	bl	800cd70 <USBD_CtlContinueRx>
 800bde2:	e030      	b.n	800be46 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdea:	b2db      	uxtb	r3, r3
 800bdec:	2b03      	cmp	r3, #3
 800bdee:	d10b      	bne.n	800be08 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdf6:	691b      	ldr	r3, [r3, #16]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d005      	beq.n	800be08 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be02:	691b      	ldr	r3, [r3, #16]
 800be04:	68f8      	ldr	r0, [r7, #12]
 800be06:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800be08:	68f8      	ldr	r0, [r7, #12]
 800be0a:	f000 ffc2 	bl	800cd92 <USBD_CtlSendStatus>
 800be0e:	e01a      	b.n	800be46 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be16:	b2db      	uxtb	r3, r3
 800be18:	2b03      	cmp	r3, #3
 800be1a:	d114      	bne.n	800be46 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be22:	699b      	ldr	r3, [r3, #24]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d00e      	beq.n	800be46 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be2e:	699b      	ldr	r3, [r3, #24]
 800be30:	7afa      	ldrb	r2, [r7, #11]
 800be32:	4611      	mov	r1, r2
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	4798      	blx	r3
 800be38:	4603      	mov	r3, r0
 800be3a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800be3c:	7dfb      	ldrb	r3, [r7, #23]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d001      	beq.n	800be46 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800be42:	7dfb      	ldrb	r3, [r7, #23]
 800be44:	e000      	b.n	800be48 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800be46:	2300      	movs	r3, #0
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3718      	adds	r7, #24
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}

0800be50 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b086      	sub	sp, #24
 800be54:	af00      	add	r7, sp, #0
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	460b      	mov	r3, r1
 800be5a:	607a      	str	r2, [r7, #4]
 800be5c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800be5e:	7afb      	ldrb	r3, [r7, #11]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d16b      	bne.n	800bf3c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	3314      	adds	r3, #20
 800be68:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800be70:	2b02      	cmp	r3, #2
 800be72:	d156      	bne.n	800bf22 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	689a      	ldr	r2, [r3, #8]
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	68db      	ldr	r3, [r3, #12]
 800be7c:	429a      	cmp	r2, r3
 800be7e:	d914      	bls.n	800beaa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800be80:	693b      	ldr	r3, [r7, #16]
 800be82:	689a      	ldr	r2, [r3, #8]
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	68db      	ldr	r3, [r3, #12]
 800be88:	1ad2      	subs	r2, r2, r3
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	461a      	mov	r2, r3
 800be94:	6879      	ldr	r1, [r7, #4]
 800be96:	68f8      	ldr	r0, [r7, #12]
 800be98:	f000 ff3c 	bl	800cd14 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be9c:	2300      	movs	r3, #0
 800be9e:	2200      	movs	r2, #0
 800bea0:	2100      	movs	r1, #0
 800bea2:	68f8      	ldr	r0, [r7, #12]
 800bea4:	f001 fbcc 	bl	800d640 <USBD_LL_PrepareReceive>
 800bea8:	e03b      	b.n	800bf22 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	68da      	ldr	r2, [r3, #12]
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	689b      	ldr	r3, [r3, #8]
 800beb2:	429a      	cmp	r2, r3
 800beb4:	d11c      	bne.n	800bef0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800beb6:	693b      	ldr	r3, [r7, #16]
 800beb8:	685a      	ldr	r2, [r3, #4]
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d316      	bcc.n	800bef0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	685a      	ldr	r2, [r3, #4]
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800becc:	429a      	cmp	r2, r3
 800bece:	d20f      	bcs.n	800bef0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bed0:	2200      	movs	r2, #0
 800bed2:	2100      	movs	r1, #0
 800bed4:	68f8      	ldr	r0, [r7, #12]
 800bed6:	f000 ff1d 	bl	800cd14 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	2200      	movs	r2, #0
 800bede:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bee2:	2300      	movs	r3, #0
 800bee4:	2200      	movs	r2, #0
 800bee6:	2100      	movs	r1, #0
 800bee8:	68f8      	ldr	r0, [r7, #12]
 800beea:	f001 fba9 	bl	800d640 <USBD_LL_PrepareReceive>
 800beee:	e018      	b.n	800bf22 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bef6:	b2db      	uxtb	r3, r3
 800bef8:	2b03      	cmp	r3, #3
 800befa:	d10b      	bne.n	800bf14 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf02:	68db      	ldr	r3, [r3, #12]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d005      	beq.n	800bf14 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf0e:	68db      	ldr	r3, [r3, #12]
 800bf10:	68f8      	ldr	r0, [r7, #12]
 800bf12:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf14:	2180      	movs	r1, #128	@ 0x80
 800bf16:	68f8      	ldr	r0, [r7, #12]
 800bf18:	f001 fae8 	bl	800d4ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bf1c:	68f8      	ldr	r0, [r7, #12]
 800bf1e:	f000 ff4b 	bl	800cdb8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800bf28:	2b01      	cmp	r3, #1
 800bf2a:	d122      	bne.n	800bf72 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800bf2c:	68f8      	ldr	r0, [r7, #12]
 800bf2e:	f7ff fe98 	bl	800bc62 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2200      	movs	r2, #0
 800bf36:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800bf3a:	e01a      	b.n	800bf72 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	2b03      	cmp	r3, #3
 800bf46:	d114      	bne.n	800bf72 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf4e:	695b      	ldr	r3, [r3, #20]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d00e      	beq.n	800bf72 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf5a:	695b      	ldr	r3, [r3, #20]
 800bf5c:	7afa      	ldrb	r2, [r7, #11]
 800bf5e:	4611      	mov	r1, r2
 800bf60:	68f8      	ldr	r0, [r7, #12]
 800bf62:	4798      	blx	r3
 800bf64:	4603      	mov	r3, r0
 800bf66:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800bf68:	7dfb      	ldrb	r3, [r7, #23]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d001      	beq.n	800bf72 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800bf6e:	7dfb      	ldrb	r3, [r7, #23]
 800bf70:	e000      	b.n	800bf74 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800bf72:	2300      	movs	r3, #0
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3718      	adds	r7, #24
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}

0800bf7c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b082      	sub	sp, #8
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2201      	movs	r2, #1
 800bf88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2200      	movs	r2, #0
 800bf98:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d101      	bne.n	800bfb0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800bfac:	2303      	movs	r3, #3
 800bfae:	e02f      	b.n	800c010 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d00f      	beq.n	800bfda <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfc0:	685b      	ldr	r3, [r3, #4]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d009      	beq.n	800bfda <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfcc:	685b      	ldr	r3, [r3, #4]
 800bfce:	687a      	ldr	r2, [r7, #4]
 800bfd0:	6852      	ldr	r2, [r2, #4]
 800bfd2:	b2d2      	uxtb	r2, r2
 800bfd4:	4611      	mov	r1, r2
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bfda:	2340      	movs	r3, #64	@ 0x40
 800bfdc:	2200      	movs	r2, #0
 800bfde:	2100      	movs	r1, #0
 800bfe0:	6878      	ldr	r0, [r7, #4]
 800bfe2:	f001 fa3e 	bl	800d462 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2201      	movs	r2, #1
 800bfea:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2240      	movs	r2, #64	@ 0x40
 800bff2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bff6:	2340      	movs	r3, #64	@ 0x40
 800bff8:	2200      	movs	r2, #0
 800bffa:	2180      	movs	r1, #128	@ 0x80
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f001 fa30 	bl	800d462 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2201      	movs	r2, #1
 800c006:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2240      	movs	r2, #64	@ 0x40
 800c00c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c00e:	2300      	movs	r3, #0
}
 800c010:	4618      	mov	r0, r3
 800c012:	3708      	adds	r7, #8
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}

0800c018 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c018:	b480      	push	{r7}
 800c01a:	b083      	sub	sp, #12
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	460b      	mov	r3, r1
 800c022:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	78fa      	ldrb	r2, [r7, #3]
 800c028:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c02a:	2300      	movs	r3, #0
}
 800c02c:	4618      	mov	r0, r3
 800c02e:	370c      	adds	r7, #12
 800c030:	46bd      	mov	sp, r7
 800c032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c036:	4770      	bx	lr

0800c038 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c038:	b480      	push	{r7}
 800c03a:	b083      	sub	sp, #12
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c046:	b2da      	uxtb	r2, r3
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2204      	movs	r2, #4
 800c052:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c056:	2300      	movs	r3, #0
}
 800c058:	4618      	mov	r0, r3
 800c05a:	370c      	adds	r7, #12
 800c05c:	46bd      	mov	sp, r7
 800c05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c062:	4770      	bx	lr

0800c064 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c064:	b480      	push	{r7}
 800c066:	b083      	sub	sp, #12
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c072:	b2db      	uxtb	r3, r3
 800c074:	2b04      	cmp	r3, #4
 800c076:	d106      	bne.n	800c086 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c07e:	b2da      	uxtb	r2, r3
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c086:	2300      	movs	r3, #0
}
 800c088:	4618      	mov	r0, r3
 800c08a:	370c      	adds	r7, #12
 800c08c:	46bd      	mov	sp, r7
 800c08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c092:	4770      	bx	lr

0800c094 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b082      	sub	sp, #8
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d101      	bne.n	800c0aa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c0a6:	2303      	movs	r3, #3
 800c0a8:	e012      	b.n	800c0d0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0b0:	b2db      	uxtb	r3, r3
 800c0b2:	2b03      	cmp	r3, #3
 800c0b4:	d10b      	bne.n	800c0ce <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0bc:	69db      	ldr	r3, [r3, #28]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d005      	beq.n	800c0ce <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0c8:	69db      	ldr	r3, [r3, #28]
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c0ce:	2300      	movs	r3, #0
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3708      	adds	r7, #8
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}

0800c0d8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b087      	sub	sp, #28
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c0e4:	697b      	ldr	r3, [r7, #20]
 800c0e6:	781b      	ldrb	r3, [r3, #0]
 800c0e8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c0ea:	697b      	ldr	r3, [r7, #20]
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c0f0:	697b      	ldr	r3, [r7, #20]
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c0f6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c0fa:	021b      	lsls	r3, r3, #8
 800c0fc:	b21a      	sxth	r2, r3
 800c0fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c102:	4313      	orrs	r3, r2
 800c104:	b21b      	sxth	r3, r3
 800c106:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c108:	89fb      	ldrh	r3, [r7, #14]
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	371c      	adds	r7, #28
 800c10e:	46bd      	mov	sp, r7
 800c110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c114:	4770      	bx	lr
	...

0800c118 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b084      	sub	sp, #16
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c122:	2300      	movs	r3, #0
 800c124:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	781b      	ldrb	r3, [r3, #0]
 800c12a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c12e:	2b40      	cmp	r3, #64	@ 0x40
 800c130:	d005      	beq.n	800c13e <USBD_StdDevReq+0x26>
 800c132:	2b40      	cmp	r3, #64	@ 0x40
 800c134:	d853      	bhi.n	800c1de <USBD_StdDevReq+0xc6>
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00b      	beq.n	800c152 <USBD_StdDevReq+0x3a>
 800c13a:	2b20      	cmp	r3, #32
 800c13c:	d14f      	bne.n	800c1de <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c144:	689b      	ldr	r3, [r3, #8]
 800c146:	6839      	ldr	r1, [r7, #0]
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	4798      	blx	r3
 800c14c:	4603      	mov	r3, r0
 800c14e:	73fb      	strb	r3, [r7, #15]
      break;
 800c150:	e04a      	b.n	800c1e8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	785b      	ldrb	r3, [r3, #1]
 800c156:	2b09      	cmp	r3, #9
 800c158:	d83b      	bhi.n	800c1d2 <USBD_StdDevReq+0xba>
 800c15a:	a201      	add	r2, pc, #4	@ (adr r2, 800c160 <USBD_StdDevReq+0x48>)
 800c15c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c160:	0800c1b5 	.word	0x0800c1b5
 800c164:	0800c1c9 	.word	0x0800c1c9
 800c168:	0800c1d3 	.word	0x0800c1d3
 800c16c:	0800c1bf 	.word	0x0800c1bf
 800c170:	0800c1d3 	.word	0x0800c1d3
 800c174:	0800c193 	.word	0x0800c193
 800c178:	0800c189 	.word	0x0800c189
 800c17c:	0800c1d3 	.word	0x0800c1d3
 800c180:	0800c1ab 	.word	0x0800c1ab
 800c184:	0800c19d 	.word	0x0800c19d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c188:	6839      	ldr	r1, [r7, #0]
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f000 f9de 	bl	800c54c <USBD_GetDescriptor>
          break;
 800c190:	e024      	b.n	800c1dc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c192:	6839      	ldr	r1, [r7, #0]
 800c194:	6878      	ldr	r0, [r7, #4]
 800c196:	f000 fb6d 	bl	800c874 <USBD_SetAddress>
          break;
 800c19a:	e01f      	b.n	800c1dc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c19c:	6839      	ldr	r1, [r7, #0]
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 fbac 	bl	800c8fc <USBD_SetConfig>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	73fb      	strb	r3, [r7, #15]
          break;
 800c1a8:	e018      	b.n	800c1dc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c1aa:	6839      	ldr	r1, [r7, #0]
 800c1ac:	6878      	ldr	r0, [r7, #4]
 800c1ae:	f000 fc4b 	bl	800ca48 <USBD_GetConfig>
          break;
 800c1b2:	e013      	b.n	800c1dc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c1b4:	6839      	ldr	r1, [r7, #0]
 800c1b6:	6878      	ldr	r0, [r7, #4]
 800c1b8:	f000 fc7c 	bl	800cab4 <USBD_GetStatus>
          break;
 800c1bc:	e00e      	b.n	800c1dc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c1be:	6839      	ldr	r1, [r7, #0]
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f000 fcab 	bl	800cb1c <USBD_SetFeature>
          break;
 800c1c6:	e009      	b.n	800c1dc <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c1c8:	6839      	ldr	r1, [r7, #0]
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f000 fcba 	bl	800cb44 <USBD_ClrFeature>
          break;
 800c1d0:	e004      	b.n	800c1dc <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c1d2:	6839      	ldr	r1, [r7, #0]
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f000 fd11 	bl	800cbfc <USBD_CtlError>
          break;
 800c1da:	bf00      	nop
      }
      break;
 800c1dc:	e004      	b.n	800c1e8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c1de:	6839      	ldr	r1, [r7, #0]
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f000 fd0b 	bl	800cbfc <USBD_CtlError>
      break;
 800c1e6:	bf00      	nop
  }

  return ret;
 800c1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3710      	adds	r7, #16
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
 800c1f2:	bf00      	nop

0800c1f4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]
 800c1fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c1fe:	2300      	movs	r3, #0
 800c200:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c20a:	2b40      	cmp	r3, #64	@ 0x40
 800c20c:	d005      	beq.n	800c21a <USBD_StdItfReq+0x26>
 800c20e:	2b40      	cmp	r3, #64	@ 0x40
 800c210:	d82f      	bhi.n	800c272 <USBD_StdItfReq+0x7e>
 800c212:	2b00      	cmp	r3, #0
 800c214:	d001      	beq.n	800c21a <USBD_StdItfReq+0x26>
 800c216:	2b20      	cmp	r3, #32
 800c218:	d12b      	bne.n	800c272 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c220:	b2db      	uxtb	r3, r3
 800c222:	3b01      	subs	r3, #1
 800c224:	2b02      	cmp	r3, #2
 800c226:	d81d      	bhi.n	800c264 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	889b      	ldrh	r3, [r3, #4]
 800c22c:	b2db      	uxtb	r3, r3
 800c22e:	2b01      	cmp	r3, #1
 800c230:	d813      	bhi.n	800c25a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c238:	689b      	ldr	r3, [r3, #8]
 800c23a:	6839      	ldr	r1, [r7, #0]
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	4798      	blx	r3
 800c240:	4603      	mov	r3, r0
 800c242:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	88db      	ldrh	r3, [r3, #6]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d110      	bne.n	800c26e <USBD_StdItfReq+0x7a>
 800c24c:	7bfb      	ldrb	r3, [r7, #15]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d10d      	bne.n	800c26e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c252:	6878      	ldr	r0, [r7, #4]
 800c254:	f000 fd9d 	bl	800cd92 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c258:	e009      	b.n	800c26e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c25a:	6839      	ldr	r1, [r7, #0]
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f000 fccd 	bl	800cbfc <USBD_CtlError>
          break;
 800c262:	e004      	b.n	800c26e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c264:	6839      	ldr	r1, [r7, #0]
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f000 fcc8 	bl	800cbfc <USBD_CtlError>
          break;
 800c26c:	e000      	b.n	800c270 <USBD_StdItfReq+0x7c>
          break;
 800c26e:	bf00      	nop
      }
      break;
 800c270:	e004      	b.n	800c27c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c272:	6839      	ldr	r1, [r7, #0]
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f000 fcc1 	bl	800cbfc <USBD_CtlError>
      break;
 800c27a:	bf00      	nop
  }

  return ret;
 800c27c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c27e:	4618      	mov	r0, r3
 800c280:	3710      	adds	r7, #16
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}

0800c286 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c286:	b580      	push	{r7, lr}
 800c288:	b084      	sub	sp, #16
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
 800c28e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c290:	2300      	movs	r3, #0
 800c292:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c294:	683b      	ldr	r3, [r7, #0]
 800c296:	889b      	ldrh	r3, [r3, #4]
 800c298:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c2a2:	2b40      	cmp	r3, #64	@ 0x40
 800c2a4:	d007      	beq.n	800c2b6 <USBD_StdEPReq+0x30>
 800c2a6:	2b40      	cmp	r3, #64	@ 0x40
 800c2a8:	f200 8145 	bhi.w	800c536 <USBD_StdEPReq+0x2b0>
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d00c      	beq.n	800c2ca <USBD_StdEPReq+0x44>
 800c2b0:	2b20      	cmp	r3, #32
 800c2b2:	f040 8140 	bne.w	800c536 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	6839      	ldr	r1, [r7, #0]
 800c2c0:	6878      	ldr	r0, [r7, #4]
 800c2c2:	4798      	blx	r3
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	73fb      	strb	r3, [r7, #15]
      break;
 800c2c8:	e13a      	b.n	800c540 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	785b      	ldrb	r3, [r3, #1]
 800c2ce:	2b03      	cmp	r3, #3
 800c2d0:	d007      	beq.n	800c2e2 <USBD_StdEPReq+0x5c>
 800c2d2:	2b03      	cmp	r3, #3
 800c2d4:	f300 8129 	bgt.w	800c52a <USBD_StdEPReq+0x2a4>
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d07f      	beq.n	800c3dc <USBD_StdEPReq+0x156>
 800c2dc:	2b01      	cmp	r3, #1
 800c2de:	d03c      	beq.n	800c35a <USBD_StdEPReq+0xd4>
 800c2e0:	e123      	b.n	800c52a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	2b02      	cmp	r3, #2
 800c2ec:	d002      	beq.n	800c2f4 <USBD_StdEPReq+0x6e>
 800c2ee:	2b03      	cmp	r3, #3
 800c2f0:	d016      	beq.n	800c320 <USBD_StdEPReq+0x9a>
 800c2f2:	e02c      	b.n	800c34e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c2f4:	7bbb      	ldrb	r3, [r7, #14]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d00d      	beq.n	800c316 <USBD_StdEPReq+0x90>
 800c2fa:	7bbb      	ldrb	r3, [r7, #14]
 800c2fc:	2b80      	cmp	r3, #128	@ 0x80
 800c2fe:	d00a      	beq.n	800c316 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c300:	7bbb      	ldrb	r3, [r7, #14]
 800c302:	4619      	mov	r1, r3
 800c304:	6878      	ldr	r0, [r7, #4]
 800c306:	f001 f8f1 	bl	800d4ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c30a:	2180      	movs	r1, #128	@ 0x80
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f001 f8ed 	bl	800d4ec <USBD_LL_StallEP>
 800c312:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c314:	e020      	b.n	800c358 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c316:	6839      	ldr	r1, [r7, #0]
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f000 fc6f 	bl	800cbfc <USBD_CtlError>
              break;
 800c31e:	e01b      	b.n	800c358 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	885b      	ldrh	r3, [r3, #2]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d10e      	bne.n	800c346 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c328:	7bbb      	ldrb	r3, [r7, #14]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d00b      	beq.n	800c346 <USBD_StdEPReq+0xc0>
 800c32e:	7bbb      	ldrb	r3, [r7, #14]
 800c330:	2b80      	cmp	r3, #128	@ 0x80
 800c332:	d008      	beq.n	800c346 <USBD_StdEPReq+0xc0>
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	88db      	ldrh	r3, [r3, #6]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d104      	bne.n	800c346 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c33c:	7bbb      	ldrb	r3, [r7, #14]
 800c33e:	4619      	mov	r1, r3
 800c340:	6878      	ldr	r0, [r7, #4]
 800c342:	f001 f8d3 	bl	800d4ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f000 fd23 	bl	800cd92 <USBD_CtlSendStatus>

              break;
 800c34c:	e004      	b.n	800c358 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c34e:	6839      	ldr	r1, [r7, #0]
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f000 fc53 	bl	800cbfc <USBD_CtlError>
              break;
 800c356:	bf00      	nop
          }
          break;
 800c358:	e0ec      	b.n	800c534 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c360:	b2db      	uxtb	r3, r3
 800c362:	2b02      	cmp	r3, #2
 800c364:	d002      	beq.n	800c36c <USBD_StdEPReq+0xe6>
 800c366:	2b03      	cmp	r3, #3
 800c368:	d016      	beq.n	800c398 <USBD_StdEPReq+0x112>
 800c36a:	e030      	b.n	800c3ce <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c36c:	7bbb      	ldrb	r3, [r7, #14]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d00d      	beq.n	800c38e <USBD_StdEPReq+0x108>
 800c372:	7bbb      	ldrb	r3, [r7, #14]
 800c374:	2b80      	cmp	r3, #128	@ 0x80
 800c376:	d00a      	beq.n	800c38e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c378:	7bbb      	ldrb	r3, [r7, #14]
 800c37a:	4619      	mov	r1, r3
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f001 f8b5 	bl	800d4ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c382:	2180      	movs	r1, #128	@ 0x80
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f001 f8b1 	bl	800d4ec <USBD_LL_StallEP>
 800c38a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c38c:	e025      	b.n	800c3da <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c38e:	6839      	ldr	r1, [r7, #0]
 800c390:	6878      	ldr	r0, [r7, #4]
 800c392:	f000 fc33 	bl	800cbfc <USBD_CtlError>
              break;
 800c396:	e020      	b.n	800c3da <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c398:	683b      	ldr	r3, [r7, #0]
 800c39a:	885b      	ldrh	r3, [r3, #2]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d11b      	bne.n	800c3d8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c3a0:	7bbb      	ldrb	r3, [r7, #14]
 800c3a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d004      	beq.n	800c3b4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c3aa:	7bbb      	ldrb	r3, [r7, #14]
 800c3ac:	4619      	mov	r1, r3
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f001 f8bb 	bl	800d52a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f000 fcec 	bl	800cd92 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	6839      	ldr	r1, [r7, #0]
 800c3c4:	6878      	ldr	r0, [r7, #4]
 800c3c6:	4798      	blx	r3
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800c3cc:	e004      	b.n	800c3d8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800c3ce:	6839      	ldr	r1, [r7, #0]
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f000 fc13 	bl	800cbfc <USBD_CtlError>
              break;
 800c3d6:	e000      	b.n	800c3da <USBD_StdEPReq+0x154>
              break;
 800c3d8:	bf00      	nop
          }
          break;
 800c3da:	e0ab      	b.n	800c534 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	2b02      	cmp	r3, #2
 800c3e6:	d002      	beq.n	800c3ee <USBD_StdEPReq+0x168>
 800c3e8:	2b03      	cmp	r3, #3
 800c3ea:	d032      	beq.n	800c452 <USBD_StdEPReq+0x1cc>
 800c3ec:	e097      	b.n	800c51e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c3ee:	7bbb      	ldrb	r3, [r7, #14]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d007      	beq.n	800c404 <USBD_StdEPReq+0x17e>
 800c3f4:	7bbb      	ldrb	r3, [r7, #14]
 800c3f6:	2b80      	cmp	r3, #128	@ 0x80
 800c3f8:	d004      	beq.n	800c404 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800c3fa:	6839      	ldr	r1, [r7, #0]
 800c3fc:	6878      	ldr	r0, [r7, #4]
 800c3fe:	f000 fbfd 	bl	800cbfc <USBD_CtlError>
                break;
 800c402:	e091      	b.n	800c528 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c404:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	da0b      	bge.n	800c424 <USBD_StdEPReq+0x19e>
 800c40c:	7bbb      	ldrb	r3, [r7, #14]
 800c40e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c412:	4613      	mov	r3, r2
 800c414:	009b      	lsls	r3, r3, #2
 800c416:	4413      	add	r3, r2
 800c418:	009b      	lsls	r3, r3, #2
 800c41a:	3310      	adds	r3, #16
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	4413      	add	r3, r2
 800c420:	3304      	adds	r3, #4
 800c422:	e00b      	b.n	800c43c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c424:	7bbb      	ldrb	r3, [r7, #14]
 800c426:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c42a:	4613      	mov	r3, r2
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	4413      	add	r3, r2
 800c430:	009b      	lsls	r3, r3, #2
 800c432:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c436:	687a      	ldr	r2, [r7, #4]
 800c438:	4413      	add	r3, r2
 800c43a:	3304      	adds	r3, #4
 800c43c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c43e:	68bb      	ldr	r3, [r7, #8]
 800c440:	2200      	movs	r2, #0
 800c442:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	2202      	movs	r2, #2
 800c448:	4619      	mov	r1, r3
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f000 fc47 	bl	800ccde <USBD_CtlSendData>
              break;
 800c450:	e06a      	b.n	800c528 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c452:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c456:	2b00      	cmp	r3, #0
 800c458:	da11      	bge.n	800c47e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c45a:	7bbb      	ldrb	r3, [r7, #14]
 800c45c:	f003 020f 	and.w	r2, r3, #15
 800c460:	6879      	ldr	r1, [r7, #4]
 800c462:	4613      	mov	r3, r2
 800c464:	009b      	lsls	r3, r3, #2
 800c466:	4413      	add	r3, r2
 800c468:	009b      	lsls	r3, r3, #2
 800c46a:	440b      	add	r3, r1
 800c46c:	3324      	adds	r3, #36	@ 0x24
 800c46e:	881b      	ldrh	r3, [r3, #0]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d117      	bne.n	800c4a4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c474:	6839      	ldr	r1, [r7, #0]
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f000 fbc0 	bl	800cbfc <USBD_CtlError>
                  break;
 800c47c:	e054      	b.n	800c528 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c47e:	7bbb      	ldrb	r3, [r7, #14]
 800c480:	f003 020f 	and.w	r2, r3, #15
 800c484:	6879      	ldr	r1, [r7, #4]
 800c486:	4613      	mov	r3, r2
 800c488:	009b      	lsls	r3, r3, #2
 800c48a:	4413      	add	r3, r2
 800c48c:	009b      	lsls	r3, r3, #2
 800c48e:	440b      	add	r3, r1
 800c490:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c494:	881b      	ldrh	r3, [r3, #0]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d104      	bne.n	800c4a4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c49a:	6839      	ldr	r1, [r7, #0]
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	f000 fbad 	bl	800cbfc <USBD_CtlError>
                  break;
 800c4a2:	e041      	b.n	800c528 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c4a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	da0b      	bge.n	800c4c4 <USBD_StdEPReq+0x23e>
 800c4ac:	7bbb      	ldrb	r3, [r7, #14]
 800c4ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4b2:	4613      	mov	r3, r2
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	4413      	add	r3, r2
 800c4b8:	009b      	lsls	r3, r3, #2
 800c4ba:	3310      	adds	r3, #16
 800c4bc:	687a      	ldr	r2, [r7, #4]
 800c4be:	4413      	add	r3, r2
 800c4c0:	3304      	adds	r3, #4
 800c4c2:	e00b      	b.n	800c4dc <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c4c4:	7bbb      	ldrb	r3, [r7, #14]
 800c4c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c4ca:	4613      	mov	r3, r2
 800c4cc:	009b      	lsls	r3, r3, #2
 800c4ce:	4413      	add	r3, r2
 800c4d0:	009b      	lsls	r3, r3, #2
 800c4d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	4413      	add	r3, r2
 800c4da:	3304      	adds	r3, #4
 800c4dc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c4de:	7bbb      	ldrb	r3, [r7, #14]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d002      	beq.n	800c4ea <USBD_StdEPReq+0x264>
 800c4e4:	7bbb      	ldrb	r3, [r7, #14]
 800c4e6:	2b80      	cmp	r3, #128	@ 0x80
 800c4e8:	d103      	bne.n	800c4f2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	601a      	str	r2, [r3, #0]
 800c4f0:	e00e      	b.n	800c510 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c4f2:	7bbb      	ldrb	r3, [r7, #14]
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f001 f836 	bl	800d568 <USBD_LL_IsStallEP>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d003      	beq.n	800c50a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	2201      	movs	r2, #1
 800c506:	601a      	str	r2, [r3, #0]
 800c508:	e002      	b.n	800c510 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	2200      	movs	r2, #0
 800c50e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	2202      	movs	r2, #2
 800c514:	4619      	mov	r1, r3
 800c516:	6878      	ldr	r0, [r7, #4]
 800c518:	f000 fbe1 	bl	800ccde <USBD_CtlSendData>
              break;
 800c51c:	e004      	b.n	800c528 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800c51e:	6839      	ldr	r1, [r7, #0]
 800c520:	6878      	ldr	r0, [r7, #4]
 800c522:	f000 fb6b 	bl	800cbfc <USBD_CtlError>
              break;
 800c526:	bf00      	nop
          }
          break;
 800c528:	e004      	b.n	800c534 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800c52a:	6839      	ldr	r1, [r7, #0]
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f000 fb65 	bl	800cbfc <USBD_CtlError>
          break;
 800c532:	bf00      	nop
      }
      break;
 800c534:	e004      	b.n	800c540 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800c536:	6839      	ldr	r1, [r7, #0]
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f000 fb5f 	bl	800cbfc <USBD_CtlError>
      break;
 800c53e:	bf00      	nop
  }

  return ret;
 800c540:	7bfb      	ldrb	r3, [r7, #15]
}
 800c542:	4618      	mov	r0, r3
 800c544:	3710      	adds	r7, #16
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
	...

0800c54c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b084      	sub	sp, #16
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
 800c554:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c556:	2300      	movs	r3, #0
 800c558:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c55a:	2300      	movs	r3, #0
 800c55c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c55e:	2300      	movs	r3, #0
 800c560:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	885b      	ldrh	r3, [r3, #2]
 800c566:	0a1b      	lsrs	r3, r3, #8
 800c568:	b29b      	uxth	r3, r3
 800c56a:	3b01      	subs	r3, #1
 800c56c:	2b0e      	cmp	r3, #14
 800c56e:	f200 8152 	bhi.w	800c816 <USBD_GetDescriptor+0x2ca>
 800c572:	a201      	add	r2, pc, #4	@ (adr r2, 800c578 <USBD_GetDescriptor+0x2c>)
 800c574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c578:	0800c5e9 	.word	0x0800c5e9
 800c57c:	0800c601 	.word	0x0800c601
 800c580:	0800c641 	.word	0x0800c641
 800c584:	0800c817 	.word	0x0800c817
 800c588:	0800c817 	.word	0x0800c817
 800c58c:	0800c7b7 	.word	0x0800c7b7
 800c590:	0800c7e3 	.word	0x0800c7e3
 800c594:	0800c817 	.word	0x0800c817
 800c598:	0800c817 	.word	0x0800c817
 800c59c:	0800c817 	.word	0x0800c817
 800c5a0:	0800c817 	.word	0x0800c817
 800c5a4:	0800c817 	.word	0x0800c817
 800c5a8:	0800c817 	.word	0x0800c817
 800c5ac:	0800c817 	.word	0x0800c817
 800c5b0:	0800c5b5 	.word	0x0800c5b5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5ba:	69db      	ldr	r3, [r3, #28]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d00b      	beq.n	800c5d8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5c6:	69db      	ldr	r3, [r3, #28]
 800c5c8:	687a      	ldr	r2, [r7, #4]
 800c5ca:	7c12      	ldrb	r2, [r2, #16]
 800c5cc:	f107 0108 	add.w	r1, r7, #8
 800c5d0:	4610      	mov	r0, r2
 800c5d2:	4798      	blx	r3
 800c5d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c5d6:	e126      	b.n	800c826 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c5d8:	6839      	ldr	r1, [r7, #0]
 800c5da:	6878      	ldr	r0, [r7, #4]
 800c5dc:	f000 fb0e 	bl	800cbfc <USBD_CtlError>
        err++;
 800c5e0:	7afb      	ldrb	r3, [r7, #11]
 800c5e2:	3301      	adds	r3, #1
 800c5e4:	72fb      	strb	r3, [r7, #11]
      break;
 800c5e6:	e11e      	b.n	800c826 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	687a      	ldr	r2, [r7, #4]
 800c5f2:	7c12      	ldrb	r2, [r2, #16]
 800c5f4:	f107 0108 	add.w	r1, r7, #8
 800c5f8:	4610      	mov	r0, r2
 800c5fa:	4798      	blx	r3
 800c5fc:	60f8      	str	r0, [r7, #12]
      break;
 800c5fe:	e112      	b.n	800c826 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	7c1b      	ldrb	r3, [r3, #16]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d10d      	bne.n	800c624 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c60e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c610:	f107 0208 	add.w	r2, r7, #8
 800c614:	4610      	mov	r0, r2
 800c616:	4798      	blx	r3
 800c618:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	3301      	adds	r3, #1
 800c61e:	2202      	movs	r2, #2
 800c620:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c622:	e100      	b.n	800c826 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c62a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c62c:	f107 0208 	add.w	r2, r7, #8
 800c630:	4610      	mov	r0, r2
 800c632:	4798      	blx	r3
 800c634:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	3301      	adds	r3, #1
 800c63a:	2202      	movs	r2, #2
 800c63c:	701a      	strb	r2, [r3, #0]
      break;
 800c63e:	e0f2      	b.n	800c826 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	885b      	ldrh	r3, [r3, #2]
 800c644:	b2db      	uxtb	r3, r3
 800c646:	2b05      	cmp	r3, #5
 800c648:	f200 80ac 	bhi.w	800c7a4 <USBD_GetDescriptor+0x258>
 800c64c:	a201      	add	r2, pc, #4	@ (adr r2, 800c654 <USBD_GetDescriptor+0x108>)
 800c64e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c652:	bf00      	nop
 800c654:	0800c66d 	.word	0x0800c66d
 800c658:	0800c6a1 	.word	0x0800c6a1
 800c65c:	0800c6d5 	.word	0x0800c6d5
 800c660:	0800c709 	.word	0x0800c709
 800c664:	0800c73d 	.word	0x0800c73d
 800c668:	0800c771 	.word	0x0800c771
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d00b      	beq.n	800c690 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	687a      	ldr	r2, [r7, #4]
 800c682:	7c12      	ldrb	r2, [r2, #16]
 800c684:	f107 0108 	add.w	r1, r7, #8
 800c688:	4610      	mov	r0, r2
 800c68a:	4798      	blx	r3
 800c68c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c68e:	e091      	b.n	800c7b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c690:	6839      	ldr	r1, [r7, #0]
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f000 fab2 	bl	800cbfc <USBD_CtlError>
            err++;
 800c698:	7afb      	ldrb	r3, [r7, #11]
 800c69a:	3301      	adds	r3, #1
 800c69c:	72fb      	strb	r3, [r7, #11]
          break;
 800c69e:	e089      	b.n	800c7b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6a6:	689b      	ldr	r3, [r3, #8]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d00b      	beq.n	800c6c4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6b2:	689b      	ldr	r3, [r3, #8]
 800c6b4:	687a      	ldr	r2, [r7, #4]
 800c6b6:	7c12      	ldrb	r2, [r2, #16]
 800c6b8:	f107 0108 	add.w	r1, r7, #8
 800c6bc:	4610      	mov	r0, r2
 800c6be:	4798      	blx	r3
 800c6c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6c2:	e077      	b.n	800c7b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c6c4:	6839      	ldr	r1, [r7, #0]
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f000 fa98 	bl	800cbfc <USBD_CtlError>
            err++;
 800c6cc:	7afb      	ldrb	r3, [r7, #11]
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	72fb      	strb	r3, [r7, #11]
          break;
 800c6d2:	e06f      	b.n	800c7b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6da:	68db      	ldr	r3, [r3, #12]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d00b      	beq.n	800c6f8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6e6:	68db      	ldr	r3, [r3, #12]
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	7c12      	ldrb	r2, [r2, #16]
 800c6ec:	f107 0108 	add.w	r1, r7, #8
 800c6f0:	4610      	mov	r0, r2
 800c6f2:	4798      	blx	r3
 800c6f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6f6:	e05d      	b.n	800c7b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c6f8:	6839      	ldr	r1, [r7, #0]
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f000 fa7e 	bl	800cbfc <USBD_CtlError>
            err++;
 800c700:	7afb      	ldrb	r3, [r7, #11]
 800c702:	3301      	adds	r3, #1
 800c704:	72fb      	strb	r3, [r7, #11]
          break;
 800c706:	e055      	b.n	800c7b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c70e:	691b      	ldr	r3, [r3, #16]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d00b      	beq.n	800c72c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c71a:	691b      	ldr	r3, [r3, #16]
 800c71c:	687a      	ldr	r2, [r7, #4]
 800c71e:	7c12      	ldrb	r2, [r2, #16]
 800c720:	f107 0108 	add.w	r1, r7, #8
 800c724:	4610      	mov	r0, r2
 800c726:	4798      	blx	r3
 800c728:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c72a:	e043      	b.n	800c7b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c72c:	6839      	ldr	r1, [r7, #0]
 800c72e:	6878      	ldr	r0, [r7, #4]
 800c730:	f000 fa64 	bl	800cbfc <USBD_CtlError>
            err++;
 800c734:	7afb      	ldrb	r3, [r7, #11]
 800c736:	3301      	adds	r3, #1
 800c738:	72fb      	strb	r3, [r7, #11]
          break;
 800c73a:	e03b      	b.n	800c7b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c742:	695b      	ldr	r3, [r3, #20]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d00b      	beq.n	800c760 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c74e:	695b      	ldr	r3, [r3, #20]
 800c750:	687a      	ldr	r2, [r7, #4]
 800c752:	7c12      	ldrb	r2, [r2, #16]
 800c754:	f107 0108 	add.w	r1, r7, #8
 800c758:	4610      	mov	r0, r2
 800c75a:	4798      	blx	r3
 800c75c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c75e:	e029      	b.n	800c7b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c760:	6839      	ldr	r1, [r7, #0]
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f000 fa4a 	bl	800cbfc <USBD_CtlError>
            err++;
 800c768:	7afb      	ldrb	r3, [r7, #11]
 800c76a:	3301      	adds	r3, #1
 800c76c:	72fb      	strb	r3, [r7, #11]
          break;
 800c76e:	e021      	b.n	800c7b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c776:	699b      	ldr	r3, [r3, #24]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d00b      	beq.n	800c794 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c782:	699b      	ldr	r3, [r3, #24]
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	7c12      	ldrb	r2, [r2, #16]
 800c788:	f107 0108 	add.w	r1, r7, #8
 800c78c:	4610      	mov	r0, r2
 800c78e:	4798      	blx	r3
 800c790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c792:	e00f      	b.n	800c7b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c794:	6839      	ldr	r1, [r7, #0]
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f000 fa30 	bl	800cbfc <USBD_CtlError>
            err++;
 800c79c:	7afb      	ldrb	r3, [r7, #11]
 800c79e:	3301      	adds	r3, #1
 800c7a0:	72fb      	strb	r3, [r7, #11]
          break;
 800c7a2:	e007      	b.n	800c7b4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c7a4:	6839      	ldr	r1, [r7, #0]
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f000 fa28 	bl	800cbfc <USBD_CtlError>
          err++;
 800c7ac:	7afb      	ldrb	r3, [r7, #11]
 800c7ae:	3301      	adds	r3, #1
 800c7b0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800c7b2:	bf00      	nop
      }
      break;
 800c7b4:	e037      	b.n	800c826 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	7c1b      	ldrb	r3, [r3, #16]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d109      	bne.n	800c7d2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c7c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7c6:	f107 0208 	add.w	r2, r7, #8
 800c7ca:	4610      	mov	r0, r2
 800c7cc:	4798      	blx	r3
 800c7ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c7d0:	e029      	b.n	800c826 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c7d2:	6839      	ldr	r1, [r7, #0]
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f000 fa11 	bl	800cbfc <USBD_CtlError>
        err++;
 800c7da:	7afb      	ldrb	r3, [r7, #11]
 800c7dc:	3301      	adds	r3, #1
 800c7de:	72fb      	strb	r3, [r7, #11]
      break;
 800c7e0:	e021      	b.n	800c826 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	7c1b      	ldrb	r3, [r3, #16]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d10d      	bne.n	800c806 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c7f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7f2:	f107 0208 	add.w	r2, r7, #8
 800c7f6:	4610      	mov	r0, r2
 800c7f8:	4798      	blx	r3
 800c7fa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	3301      	adds	r3, #1
 800c800:	2207      	movs	r2, #7
 800c802:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c804:	e00f      	b.n	800c826 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c806:	6839      	ldr	r1, [r7, #0]
 800c808:	6878      	ldr	r0, [r7, #4]
 800c80a:	f000 f9f7 	bl	800cbfc <USBD_CtlError>
        err++;
 800c80e:	7afb      	ldrb	r3, [r7, #11]
 800c810:	3301      	adds	r3, #1
 800c812:	72fb      	strb	r3, [r7, #11]
      break;
 800c814:	e007      	b.n	800c826 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c816:	6839      	ldr	r1, [r7, #0]
 800c818:	6878      	ldr	r0, [r7, #4]
 800c81a:	f000 f9ef 	bl	800cbfc <USBD_CtlError>
      err++;
 800c81e:	7afb      	ldrb	r3, [r7, #11]
 800c820:	3301      	adds	r3, #1
 800c822:	72fb      	strb	r3, [r7, #11]
      break;
 800c824:	bf00      	nop
  }

  if (err != 0U)
 800c826:	7afb      	ldrb	r3, [r7, #11]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d11e      	bne.n	800c86a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	88db      	ldrh	r3, [r3, #6]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d016      	beq.n	800c862 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c834:	893b      	ldrh	r3, [r7, #8]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d00e      	beq.n	800c858 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	88da      	ldrh	r2, [r3, #6]
 800c83e:	893b      	ldrh	r3, [r7, #8]
 800c840:	4293      	cmp	r3, r2
 800c842:	bf28      	it	cs
 800c844:	4613      	movcs	r3, r2
 800c846:	b29b      	uxth	r3, r3
 800c848:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c84a:	893b      	ldrh	r3, [r7, #8]
 800c84c:	461a      	mov	r2, r3
 800c84e:	68f9      	ldr	r1, [r7, #12]
 800c850:	6878      	ldr	r0, [r7, #4]
 800c852:	f000 fa44 	bl	800ccde <USBD_CtlSendData>
 800c856:	e009      	b.n	800c86c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c858:	6839      	ldr	r1, [r7, #0]
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f000 f9ce 	bl	800cbfc <USBD_CtlError>
 800c860:	e004      	b.n	800c86c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f000 fa95 	bl	800cd92 <USBD_CtlSendStatus>
 800c868:	e000      	b.n	800c86c <USBD_GetDescriptor+0x320>
    return;
 800c86a:	bf00      	nop
  }
}
 800c86c:	3710      	adds	r7, #16
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}
 800c872:	bf00      	nop

0800c874 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b084      	sub	sp, #16
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
 800c87c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	889b      	ldrh	r3, [r3, #4]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d131      	bne.n	800c8ea <USBD_SetAddress+0x76>
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	88db      	ldrh	r3, [r3, #6]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d12d      	bne.n	800c8ea <USBD_SetAddress+0x76>
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	885b      	ldrh	r3, [r3, #2]
 800c892:	2b7f      	cmp	r3, #127	@ 0x7f
 800c894:	d829      	bhi.n	800c8ea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	885b      	ldrh	r3, [r3, #2]
 800c89a:	b2db      	uxtb	r3, r3
 800c89c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8a0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8a8:	b2db      	uxtb	r3, r3
 800c8aa:	2b03      	cmp	r3, #3
 800c8ac:	d104      	bne.n	800c8b8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c8ae:	6839      	ldr	r1, [r7, #0]
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f000 f9a3 	bl	800cbfc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8b6:	e01d      	b.n	800c8f4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	7bfa      	ldrb	r2, [r7, #15]
 800c8bc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c8c0:	7bfb      	ldrb	r3, [r7, #15]
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f000 fe7b 	bl	800d5c0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f000 fa61 	bl	800cd92 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c8d0:	7bfb      	ldrb	r3, [r7, #15]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d004      	beq.n	800c8e0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2202      	movs	r2, #2
 800c8da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8de:	e009      	b.n	800c8f4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2201      	movs	r2, #1
 800c8e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8e8:	e004      	b.n	800c8f4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c8ea:	6839      	ldr	r1, [r7, #0]
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	f000 f985 	bl	800cbfc <USBD_CtlError>
  }
}
 800c8f2:	bf00      	nop
 800c8f4:	bf00      	nop
 800c8f6:	3710      	adds	r7, #16
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b084      	sub	sp, #16
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c906:	2300      	movs	r3, #0
 800c908:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	885b      	ldrh	r3, [r3, #2]
 800c90e:	b2da      	uxtb	r2, r3
 800c910:	4b4c      	ldr	r3, [pc, #304]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c912:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c914:	4b4b      	ldr	r3, [pc, #300]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c916:	781b      	ldrb	r3, [r3, #0]
 800c918:	2b01      	cmp	r3, #1
 800c91a:	d905      	bls.n	800c928 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c91c:	6839      	ldr	r1, [r7, #0]
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f000 f96c 	bl	800cbfc <USBD_CtlError>
    return USBD_FAIL;
 800c924:	2303      	movs	r3, #3
 800c926:	e088      	b.n	800ca3a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c92e:	b2db      	uxtb	r3, r3
 800c930:	2b02      	cmp	r3, #2
 800c932:	d002      	beq.n	800c93a <USBD_SetConfig+0x3e>
 800c934:	2b03      	cmp	r3, #3
 800c936:	d025      	beq.n	800c984 <USBD_SetConfig+0x88>
 800c938:	e071      	b.n	800ca1e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c93a:	4b42      	ldr	r3, [pc, #264]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c93c:	781b      	ldrb	r3, [r3, #0]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d01c      	beq.n	800c97c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800c942:	4b40      	ldr	r3, [pc, #256]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c944:	781b      	ldrb	r3, [r3, #0]
 800c946:	461a      	mov	r2, r3
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c94c:	4b3d      	ldr	r3, [pc, #244]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c94e:	781b      	ldrb	r3, [r3, #0]
 800c950:	4619      	mov	r1, r3
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f7ff f990 	bl	800bc78 <USBD_SetClassConfig>
 800c958:	4603      	mov	r3, r0
 800c95a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c95c:	7bfb      	ldrb	r3, [r7, #15]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d004      	beq.n	800c96c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800c962:	6839      	ldr	r1, [r7, #0]
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 f949 	bl	800cbfc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c96a:	e065      	b.n	800ca38 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c96c:	6878      	ldr	r0, [r7, #4]
 800c96e:	f000 fa10 	bl	800cd92 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	2203      	movs	r2, #3
 800c976:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c97a:	e05d      	b.n	800ca38 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f000 fa08 	bl	800cd92 <USBD_CtlSendStatus>
      break;
 800c982:	e059      	b.n	800ca38 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c984:	4b2f      	ldr	r3, [pc, #188]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c986:	781b      	ldrb	r3, [r3, #0]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d112      	bne.n	800c9b2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	2202      	movs	r2, #2
 800c990:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c994:	4b2b      	ldr	r3, [pc, #172]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c996:	781b      	ldrb	r3, [r3, #0]
 800c998:	461a      	mov	r2, r3
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c99e:	4b29      	ldr	r3, [pc, #164]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	4619      	mov	r1, r3
 800c9a4:	6878      	ldr	r0, [r7, #4]
 800c9a6:	f7ff f983 	bl	800bcb0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 f9f1 	bl	800cd92 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c9b0:	e042      	b.n	800ca38 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800c9b2:	4b24      	ldr	r3, [pc, #144]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	461a      	mov	r2, r3
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	685b      	ldr	r3, [r3, #4]
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d02a      	beq.n	800ca16 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	b2db      	uxtb	r3, r3
 800c9c6:	4619      	mov	r1, r3
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f7ff f971 	bl	800bcb0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c9ce:	4b1d      	ldr	r3, [pc, #116]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c9d0:	781b      	ldrb	r3, [r3, #0]
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c9d8:	4b1a      	ldr	r3, [pc, #104]	@ (800ca44 <USBD_SetConfig+0x148>)
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	4619      	mov	r1, r3
 800c9de:	6878      	ldr	r0, [r7, #4]
 800c9e0:	f7ff f94a 	bl	800bc78 <USBD_SetClassConfig>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c9e8:	7bfb      	ldrb	r3, [r7, #15]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d00f      	beq.n	800ca0e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800c9ee:	6839      	ldr	r1, [r7, #0]
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f000 f903 	bl	800cbfc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	685b      	ldr	r3, [r3, #4]
 800c9fa:	b2db      	uxtb	r3, r3
 800c9fc:	4619      	mov	r1, r3
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f7ff f956 	bl	800bcb0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2202      	movs	r2, #2
 800ca08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ca0c:	e014      	b.n	800ca38 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f000 f9bf 	bl	800cd92 <USBD_CtlSendStatus>
      break;
 800ca14:	e010      	b.n	800ca38 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f000 f9bb 	bl	800cd92 <USBD_CtlSendStatus>
      break;
 800ca1c:	e00c      	b.n	800ca38 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800ca1e:	6839      	ldr	r1, [r7, #0]
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	f000 f8eb 	bl	800cbfc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ca26:	4b07      	ldr	r3, [pc, #28]	@ (800ca44 <USBD_SetConfig+0x148>)
 800ca28:	781b      	ldrb	r3, [r3, #0]
 800ca2a:	4619      	mov	r1, r3
 800ca2c:	6878      	ldr	r0, [r7, #4]
 800ca2e:	f7ff f93f 	bl	800bcb0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ca32:	2303      	movs	r3, #3
 800ca34:	73fb      	strb	r3, [r7, #15]
      break;
 800ca36:	bf00      	nop
  }

  return ret;
 800ca38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3710      	adds	r7, #16
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}
 800ca42:	bf00      	nop
 800ca44:	20000690 	.word	0x20000690

0800ca48 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b082      	sub	sp, #8
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
 800ca50:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	88db      	ldrh	r3, [r3, #6]
 800ca56:	2b01      	cmp	r3, #1
 800ca58:	d004      	beq.n	800ca64 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ca5a:	6839      	ldr	r1, [r7, #0]
 800ca5c:	6878      	ldr	r0, [r7, #4]
 800ca5e:	f000 f8cd 	bl	800cbfc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ca62:	e023      	b.n	800caac <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	2b02      	cmp	r3, #2
 800ca6e:	dc02      	bgt.n	800ca76 <USBD_GetConfig+0x2e>
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	dc03      	bgt.n	800ca7c <USBD_GetConfig+0x34>
 800ca74:	e015      	b.n	800caa2 <USBD_GetConfig+0x5a>
 800ca76:	2b03      	cmp	r3, #3
 800ca78:	d00b      	beq.n	800ca92 <USBD_GetConfig+0x4a>
 800ca7a:	e012      	b.n	800caa2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2200      	movs	r2, #0
 800ca80:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	3308      	adds	r3, #8
 800ca86:	2201      	movs	r2, #1
 800ca88:	4619      	mov	r1, r3
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f000 f927 	bl	800ccde <USBD_CtlSendData>
        break;
 800ca90:	e00c      	b.n	800caac <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	3304      	adds	r3, #4
 800ca96:	2201      	movs	r2, #1
 800ca98:	4619      	mov	r1, r3
 800ca9a:	6878      	ldr	r0, [r7, #4]
 800ca9c:	f000 f91f 	bl	800ccde <USBD_CtlSendData>
        break;
 800caa0:	e004      	b.n	800caac <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800caa2:	6839      	ldr	r1, [r7, #0]
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f000 f8a9 	bl	800cbfc <USBD_CtlError>
        break;
 800caaa:	bf00      	nop
}
 800caac:	bf00      	nop
 800caae:	3708      	adds	r7, #8
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}

0800cab4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
 800cabc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cac4:	b2db      	uxtb	r3, r3
 800cac6:	3b01      	subs	r3, #1
 800cac8:	2b02      	cmp	r3, #2
 800caca:	d81e      	bhi.n	800cb0a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	88db      	ldrh	r3, [r3, #6]
 800cad0:	2b02      	cmp	r3, #2
 800cad2:	d004      	beq.n	800cade <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cad4:	6839      	ldr	r1, [r7, #0]
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f000 f890 	bl	800cbfc <USBD_CtlError>
        break;
 800cadc:	e01a      	b.n	800cb14 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2201      	movs	r2, #1
 800cae2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800caea:	2b00      	cmp	r3, #0
 800caec:	d005      	beq.n	800cafa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	68db      	ldr	r3, [r3, #12]
 800caf2:	f043 0202 	orr.w	r2, r3, #2
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	330c      	adds	r3, #12
 800cafe:	2202      	movs	r2, #2
 800cb00:	4619      	mov	r1, r3
 800cb02:	6878      	ldr	r0, [r7, #4]
 800cb04:	f000 f8eb 	bl	800ccde <USBD_CtlSendData>
      break;
 800cb08:	e004      	b.n	800cb14 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cb0a:	6839      	ldr	r1, [r7, #0]
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f000 f875 	bl	800cbfc <USBD_CtlError>
      break;
 800cb12:	bf00      	nop
  }
}
 800cb14:	bf00      	nop
 800cb16:	3708      	adds	r7, #8
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}

0800cb1c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb1c:	b580      	push	{r7, lr}
 800cb1e:	b082      	sub	sp, #8
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
 800cb24:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	885b      	ldrh	r3, [r3, #2]
 800cb2a:	2b01      	cmp	r3, #1
 800cb2c:	d106      	bne.n	800cb3c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2201      	movs	r2, #1
 800cb32:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f000 f92b 	bl	800cd92 <USBD_CtlSendStatus>
  }
}
 800cb3c:	bf00      	nop
 800cb3e:	3708      	adds	r7, #8
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}

0800cb44 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b082      	sub	sp, #8
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
 800cb4c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb54:	b2db      	uxtb	r3, r3
 800cb56:	3b01      	subs	r3, #1
 800cb58:	2b02      	cmp	r3, #2
 800cb5a:	d80b      	bhi.n	800cb74 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	885b      	ldrh	r3, [r3, #2]
 800cb60:	2b01      	cmp	r3, #1
 800cb62:	d10c      	bne.n	800cb7e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2200      	movs	r2, #0
 800cb68:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f000 f910 	bl	800cd92 <USBD_CtlSendStatus>
      }
      break;
 800cb72:	e004      	b.n	800cb7e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cb74:	6839      	ldr	r1, [r7, #0]
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f000 f840 	bl	800cbfc <USBD_CtlError>
      break;
 800cb7c:	e000      	b.n	800cb80 <USBD_ClrFeature+0x3c>
      break;
 800cb7e:	bf00      	nop
  }
}
 800cb80:	bf00      	nop
 800cb82:	3708      	adds	r7, #8
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd80      	pop	{r7, pc}

0800cb88 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b084      	sub	sp, #16
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	781a      	ldrb	r2, [r3, #0]
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	3301      	adds	r3, #1
 800cba2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	781a      	ldrb	r2, [r3, #0]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	3301      	adds	r3, #1
 800cbb0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cbb2:	68f8      	ldr	r0, [r7, #12]
 800cbb4:	f7ff fa90 	bl	800c0d8 <SWAPBYTE>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	461a      	mov	r2, r3
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	3301      	adds	r3, #1
 800cbc4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	3301      	adds	r3, #1
 800cbca:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cbcc:	68f8      	ldr	r0, [r7, #12]
 800cbce:	f7ff fa83 	bl	800c0d8 <SWAPBYTE>
 800cbd2:	4603      	mov	r3, r0
 800cbd4:	461a      	mov	r2, r3
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	3301      	adds	r3, #1
 800cbde:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cbe6:	68f8      	ldr	r0, [r7, #12]
 800cbe8:	f7ff fa76 	bl	800c0d8 <SWAPBYTE>
 800cbec:	4603      	mov	r3, r0
 800cbee:	461a      	mov	r2, r3
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	80da      	strh	r2, [r3, #6]
}
 800cbf4:	bf00      	nop
 800cbf6:	3710      	adds	r7, #16
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}

0800cbfc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b082      	sub	sp, #8
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc06:	2180      	movs	r1, #128	@ 0x80
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f000 fc6f 	bl	800d4ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc0e:	2100      	movs	r1, #0
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f000 fc6b 	bl	800d4ec <USBD_LL_StallEP>
}
 800cc16:	bf00      	nop
 800cc18:	3708      	adds	r7, #8
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	bd80      	pop	{r7, pc}

0800cc1e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cc1e:	b580      	push	{r7, lr}
 800cc20:	b086      	sub	sp, #24
 800cc22:	af00      	add	r7, sp, #0
 800cc24:	60f8      	str	r0, [r7, #12]
 800cc26:	60b9      	str	r1, [r7, #8]
 800cc28:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d036      	beq.n	800cca2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cc38:	6938      	ldr	r0, [r7, #16]
 800cc3a:	f000 f836 	bl	800ccaa <USBD_GetLen>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	3301      	adds	r3, #1
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	005b      	lsls	r3, r3, #1
 800cc46:	b29a      	uxth	r2, r3
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cc4c:	7dfb      	ldrb	r3, [r7, #23]
 800cc4e:	68ba      	ldr	r2, [r7, #8]
 800cc50:	4413      	add	r3, r2
 800cc52:	687a      	ldr	r2, [r7, #4]
 800cc54:	7812      	ldrb	r2, [r2, #0]
 800cc56:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc58:	7dfb      	ldrb	r3, [r7, #23]
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cc5e:	7dfb      	ldrb	r3, [r7, #23]
 800cc60:	68ba      	ldr	r2, [r7, #8]
 800cc62:	4413      	add	r3, r2
 800cc64:	2203      	movs	r2, #3
 800cc66:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc68:	7dfb      	ldrb	r3, [r7, #23]
 800cc6a:	3301      	adds	r3, #1
 800cc6c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cc6e:	e013      	b.n	800cc98 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cc70:	7dfb      	ldrb	r3, [r7, #23]
 800cc72:	68ba      	ldr	r2, [r7, #8]
 800cc74:	4413      	add	r3, r2
 800cc76:	693a      	ldr	r2, [r7, #16]
 800cc78:	7812      	ldrb	r2, [r2, #0]
 800cc7a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cc7c:	693b      	ldr	r3, [r7, #16]
 800cc7e:	3301      	adds	r3, #1
 800cc80:	613b      	str	r3, [r7, #16]
    idx++;
 800cc82:	7dfb      	ldrb	r3, [r7, #23]
 800cc84:	3301      	adds	r3, #1
 800cc86:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cc88:	7dfb      	ldrb	r3, [r7, #23]
 800cc8a:	68ba      	ldr	r2, [r7, #8]
 800cc8c:	4413      	add	r3, r2
 800cc8e:	2200      	movs	r2, #0
 800cc90:	701a      	strb	r2, [r3, #0]
    idx++;
 800cc92:	7dfb      	ldrb	r3, [r7, #23]
 800cc94:	3301      	adds	r3, #1
 800cc96:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	781b      	ldrb	r3, [r3, #0]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d1e7      	bne.n	800cc70 <USBD_GetString+0x52>
 800cca0:	e000      	b.n	800cca4 <USBD_GetString+0x86>
    return;
 800cca2:	bf00      	nop
  }
}
 800cca4:	3718      	adds	r7, #24
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}

0800ccaa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ccaa:	b480      	push	{r7}
 800ccac:	b085      	sub	sp, #20
 800ccae:	af00      	add	r7, sp, #0
 800ccb0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ccba:	e005      	b.n	800ccc8 <USBD_GetLen+0x1e>
  {
    len++;
 800ccbc:	7bfb      	ldrb	r3, [r7, #15]
 800ccbe:	3301      	adds	r3, #1
 800ccc0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	3301      	adds	r3, #1
 800ccc6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	781b      	ldrb	r3, [r3, #0]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d1f5      	bne.n	800ccbc <USBD_GetLen+0x12>
  }

  return len;
 800ccd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	3714      	adds	r7, #20
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccdc:	4770      	bx	lr

0800ccde <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ccde:	b580      	push	{r7, lr}
 800cce0:	b084      	sub	sp, #16
 800cce2:	af00      	add	r7, sp, #0
 800cce4:	60f8      	str	r0, [r7, #12]
 800cce6:	60b9      	str	r1, [r7, #8]
 800cce8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2202      	movs	r2, #2
 800ccee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	687a      	ldr	r2, [r7, #4]
 800ccf6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	68ba      	ldr	r2, [r7, #8]
 800cd02:	2100      	movs	r1, #0
 800cd04:	68f8      	ldr	r0, [r7, #12]
 800cd06:	f000 fc7a 	bl	800d5fe <USBD_LL_Transmit>

  return USBD_OK;
 800cd0a:	2300      	movs	r3, #0
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3710      	adds	r7, #16
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}

0800cd14 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b084      	sub	sp, #16
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	60f8      	str	r0, [r7, #12]
 800cd1c:	60b9      	str	r1, [r7, #8]
 800cd1e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	68ba      	ldr	r2, [r7, #8]
 800cd24:	2100      	movs	r1, #0
 800cd26:	68f8      	ldr	r0, [r7, #12]
 800cd28:	f000 fc69 	bl	800d5fe <USBD_LL_Transmit>

  return USBD_OK;
 800cd2c:	2300      	movs	r3, #0
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3710      	adds	r7, #16
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}

0800cd36 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cd36:	b580      	push	{r7, lr}
 800cd38:	b084      	sub	sp, #16
 800cd3a:	af00      	add	r7, sp, #0
 800cd3c:	60f8      	str	r0, [r7, #12]
 800cd3e:	60b9      	str	r1, [r7, #8]
 800cd40:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2203      	movs	r2, #3
 800cd46:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	687a      	ldr	r2, [r7, #4]
 800cd4e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	68ba      	ldr	r2, [r7, #8]
 800cd5e:	2100      	movs	r1, #0
 800cd60:	68f8      	ldr	r0, [r7, #12]
 800cd62:	f000 fc6d 	bl	800d640 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd66:	2300      	movs	r3, #0
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	3710      	adds	r7, #16
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}

0800cd70 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b084      	sub	sp, #16
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	60f8      	str	r0, [r7, #12]
 800cd78:	60b9      	str	r1, [r7, #8]
 800cd7a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	68ba      	ldr	r2, [r7, #8]
 800cd80:	2100      	movs	r1, #0
 800cd82:	68f8      	ldr	r0, [r7, #12]
 800cd84:	f000 fc5c 	bl	800d640 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd88:	2300      	movs	r3, #0
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	3710      	adds	r7, #16
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}

0800cd92 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cd92:	b580      	push	{r7, lr}
 800cd94:	b082      	sub	sp, #8
 800cd96:	af00      	add	r7, sp, #0
 800cd98:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	2204      	movs	r2, #4
 800cd9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cda2:	2300      	movs	r3, #0
 800cda4:	2200      	movs	r2, #0
 800cda6:	2100      	movs	r1, #0
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f000 fc28 	bl	800d5fe <USBD_LL_Transmit>

  return USBD_OK;
 800cdae:	2300      	movs	r3, #0
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3708      	adds	r7, #8
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	bd80      	pop	{r7, pc}

0800cdb8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b082      	sub	sp, #8
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2205      	movs	r2, #5
 800cdc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cdc8:	2300      	movs	r3, #0
 800cdca:	2200      	movs	r2, #0
 800cdcc:	2100      	movs	r1, #0
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f000 fc36 	bl	800d640 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cdd4:	2300      	movs	r3, #0
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3708      	adds	r7, #8
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
	...

0800cde0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800cde4:	2200      	movs	r2, #0
 800cde6:	4912      	ldr	r1, [pc, #72]	@ (800ce30 <MX_USB_Device_Init+0x50>)
 800cde8:	4812      	ldr	r0, [pc, #72]	@ (800ce34 <MX_USB_Device_Init+0x54>)
 800cdea:	f7fe fed7 	bl	800bb9c <USBD_Init>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d001      	beq.n	800cdf8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800cdf4:	f7f4 fab6 	bl	8001364 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800cdf8:	490f      	ldr	r1, [pc, #60]	@ (800ce38 <MX_USB_Device_Init+0x58>)
 800cdfa:	480e      	ldr	r0, [pc, #56]	@ (800ce34 <MX_USB_Device_Init+0x54>)
 800cdfc:	f7fe fefe 	bl	800bbfc <USBD_RegisterClass>
 800ce00:	4603      	mov	r3, r0
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d001      	beq.n	800ce0a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800ce06:	f7f4 faad 	bl	8001364 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800ce0a:	490c      	ldr	r1, [pc, #48]	@ (800ce3c <MX_USB_Device_Init+0x5c>)
 800ce0c:	4809      	ldr	r0, [pc, #36]	@ (800ce34 <MX_USB_Device_Init+0x54>)
 800ce0e:	f7fe fe4f 	bl	800bab0 <USBD_CDC_RegisterInterface>
 800ce12:	4603      	mov	r3, r0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d001      	beq.n	800ce1c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800ce18:	f7f4 faa4 	bl	8001364 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ce1c:	4805      	ldr	r0, [pc, #20]	@ (800ce34 <MX_USB_Device_Init+0x54>)
 800ce1e:	f7fe ff14 	bl	800bc4a <USBD_Start>
 800ce22:	4603      	mov	r3, r0
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d001      	beq.n	800ce2c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800ce28:	f7f4 fa9c 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800ce2c:	bf00      	nop
 800ce2e:	bd80      	pop	{r7, pc}
 800ce30:	20000130 	.word	0x20000130
 800ce34:	20000694 	.word	0x20000694
 800ce38:	20000018 	.word	0x20000018
 800ce3c:	2000011c 	.word	0x2000011c

0800ce40 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ce44:	2200      	movs	r2, #0
 800ce46:	4905      	ldr	r1, [pc, #20]	@ (800ce5c <CDC_Init_FS+0x1c>)
 800ce48:	4805      	ldr	r0, [pc, #20]	@ (800ce60 <CDC_Init_FS+0x20>)
 800ce4a:	f7fe fe46 	bl	800bada <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ce4e:	4905      	ldr	r1, [pc, #20]	@ (800ce64 <CDC_Init_FS+0x24>)
 800ce50:	4803      	ldr	r0, [pc, #12]	@ (800ce60 <CDC_Init_FS+0x20>)
 800ce52:	f7fe fe60 	bl	800bb16 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ce56:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ce58:	4618      	mov	r0, r3
 800ce5a:	bd80      	pop	{r7, pc}
 800ce5c:	20000d64 	.word	0x20000d64
 800ce60:	20000694 	.word	0x20000694
 800ce64:	20000964 	.word	0x20000964

0800ce68 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ce6c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	46bd      	mov	sp, r7
 800ce72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce76:	4770      	bx	lr

0800ce78 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b083      	sub	sp, #12
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	4603      	mov	r3, r0
 800ce80:	6039      	str	r1, [r7, #0]
 800ce82:	71fb      	strb	r3, [r7, #7]
 800ce84:	4613      	mov	r3, r2
 800ce86:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ce88:	79fb      	ldrb	r3, [r7, #7]
 800ce8a:	2b23      	cmp	r3, #35	@ 0x23
 800ce8c:	d84a      	bhi.n	800cf24 <CDC_Control_FS+0xac>
 800ce8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ce94 <CDC_Control_FS+0x1c>)
 800ce90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce94:	0800cf25 	.word	0x0800cf25
 800ce98:	0800cf25 	.word	0x0800cf25
 800ce9c:	0800cf25 	.word	0x0800cf25
 800cea0:	0800cf25 	.word	0x0800cf25
 800cea4:	0800cf25 	.word	0x0800cf25
 800cea8:	0800cf25 	.word	0x0800cf25
 800ceac:	0800cf25 	.word	0x0800cf25
 800ceb0:	0800cf25 	.word	0x0800cf25
 800ceb4:	0800cf25 	.word	0x0800cf25
 800ceb8:	0800cf25 	.word	0x0800cf25
 800cebc:	0800cf25 	.word	0x0800cf25
 800cec0:	0800cf25 	.word	0x0800cf25
 800cec4:	0800cf25 	.word	0x0800cf25
 800cec8:	0800cf25 	.word	0x0800cf25
 800cecc:	0800cf25 	.word	0x0800cf25
 800ced0:	0800cf25 	.word	0x0800cf25
 800ced4:	0800cf25 	.word	0x0800cf25
 800ced8:	0800cf25 	.word	0x0800cf25
 800cedc:	0800cf25 	.word	0x0800cf25
 800cee0:	0800cf25 	.word	0x0800cf25
 800cee4:	0800cf25 	.word	0x0800cf25
 800cee8:	0800cf25 	.word	0x0800cf25
 800ceec:	0800cf25 	.word	0x0800cf25
 800cef0:	0800cf25 	.word	0x0800cf25
 800cef4:	0800cf25 	.word	0x0800cf25
 800cef8:	0800cf25 	.word	0x0800cf25
 800cefc:	0800cf25 	.word	0x0800cf25
 800cf00:	0800cf25 	.word	0x0800cf25
 800cf04:	0800cf25 	.word	0x0800cf25
 800cf08:	0800cf25 	.word	0x0800cf25
 800cf0c:	0800cf25 	.word	0x0800cf25
 800cf10:	0800cf25 	.word	0x0800cf25
 800cf14:	0800cf25 	.word	0x0800cf25
 800cf18:	0800cf25 	.word	0x0800cf25
 800cf1c:	0800cf25 	.word	0x0800cf25
 800cf20:	0800cf25 	.word	0x0800cf25
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cf24:	bf00      	nop
  }

  return (USBD_OK);
 800cf26:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	370c      	adds	r7, #12
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf32:	4770      	bx	lr

0800cf34 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b082      	sub	sp, #8
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cf3e:	6879      	ldr	r1, [r7, #4]
 800cf40:	4805      	ldr	r0, [pc, #20]	@ (800cf58 <CDC_Receive_FS+0x24>)
 800cf42:	f7fe fde8 	bl	800bb16 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cf46:	4804      	ldr	r0, [pc, #16]	@ (800cf58 <CDC_Receive_FS+0x24>)
 800cf48:	f7fe fdfe 	bl	800bb48 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800cf4c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	3708      	adds	r7, #8
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}
 800cf56:	bf00      	nop
 800cf58:	20000694 	.word	0x20000694

0800cf5c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b087      	sub	sp, #28
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	60f8      	str	r0, [r7, #12]
 800cf64:	60b9      	str	r1, [r7, #8]
 800cf66:	4613      	mov	r3, r2
 800cf68:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800cf6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	371c      	adds	r7, #28
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
	...

0800cf80 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cf80:	b480      	push	{r7}
 800cf82:	b083      	sub	sp, #12
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	4603      	mov	r3, r0
 800cf88:	6039      	str	r1, [r7, #0]
 800cf8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	2212      	movs	r2, #18
 800cf90:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800cf92:	4b03      	ldr	r3, [pc, #12]	@ (800cfa0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	370c      	adds	r7, #12
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9e:	4770      	bx	lr
 800cfa0:	20000150 	.word	0x20000150

0800cfa4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	4603      	mov	r3, r0
 800cfac:	6039      	str	r1, [r7, #0]
 800cfae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	2204      	movs	r2, #4
 800cfb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cfb6:	4b03      	ldr	r3, [pc, #12]	@ (800cfc4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	370c      	adds	r7, #12
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr
 800cfc4:	20000164 	.word	0x20000164

0800cfc8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b082      	sub	sp, #8
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	4603      	mov	r3, r0
 800cfd0:	6039      	str	r1, [r7, #0]
 800cfd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cfd4:	79fb      	ldrb	r3, [r7, #7]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d105      	bne.n	800cfe6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800cfda:	683a      	ldr	r2, [r7, #0]
 800cfdc:	4907      	ldr	r1, [pc, #28]	@ (800cffc <USBD_CDC_ProductStrDescriptor+0x34>)
 800cfde:	4808      	ldr	r0, [pc, #32]	@ (800d000 <USBD_CDC_ProductStrDescriptor+0x38>)
 800cfe0:	f7ff fe1d 	bl	800cc1e <USBD_GetString>
 800cfe4:	e004      	b.n	800cff0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800cfe6:	683a      	ldr	r2, [r7, #0]
 800cfe8:	4904      	ldr	r1, [pc, #16]	@ (800cffc <USBD_CDC_ProductStrDescriptor+0x34>)
 800cfea:	4805      	ldr	r0, [pc, #20]	@ (800d000 <USBD_CDC_ProductStrDescriptor+0x38>)
 800cfec:	f7ff fe17 	bl	800cc1e <USBD_GetString>
  }
  return USBD_StrDesc;
 800cff0:	4b02      	ldr	r3, [pc, #8]	@ (800cffc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	3708      	adds	r7, #8
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bd80      	pop	{r7, pc}
 800cffa:	bf00      	nop
 800cffc:	20001164 	.word	0x20001164
 800d000:	0800e1d0 	.word	0x0800e1d0

0800d004 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b082      	sub	sp, #8
 800d008:	af00      	add	r7, sp, #0
 800d00a:	4603      	mov	r3, r0
 800d00c:	6039      	str	r1, [r7, #0]
 800d00e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d010:	683a      	ldr	r2, [r7, #0]
 800d012:	4904      	ldr	r1, [pc, #16]	@ (800d024 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d014:	4804      	ldr	r0, [pc, #16]	@ (800d028 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d016:	f7ff fe02 	bl	800cc1e <USBD_GetString>
  return USBD_StrDesc;
 800d01a:	4b02      	ldr	r3, [pc, #8]	@ (800d024 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	3708      	adds	r7, #8
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}
 800d024:	20001164 	.word	0x20001164
 800d028:	0800e1e8 	.word	0x0800e1e8

0800d02c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b082      	sub	sp, #8
 800d030:	af00      	add	r7, sp, #0
 800d032:	4603      	mov	r3, r0
 800d034:	6039      	str	r1, [r7, #0]
 800d036:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	221a      	movs	r2, #26
 800d03c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d03e:	f000 f843 	bl	800d0c8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d042:	4b02      	ldr	r3, [pc, #8]	@ (800d04c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d044:	4618      	mov	r0, r3
 800d046:	3708      	adds	r7, #8
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}
 800d04c:	20000168 	.word	0x20000168

0800d050 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b082      	sub	sp, #8
 800d054:	af00      	add	r7, sp, #0
 800d056:	4603      	mov	r3, r0
 800d058:	6039      	str	r1, [r7, #0]
 800d05a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d05c:	79fb      	ldrb	r3, [r7, #7]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d105      	bne.n	800d06e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d062:	683a      	ldr	r2, [r7, #0]
 800d064:	4907      	ldr	r1, [pc, #28]	@ (800d084 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d066:	4808      	ldr	r0, [pc, #32]	@ (800d088 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d068:	f7ff fdd9 	bl	800cc1e <USBD_GetString>
 800d06c:	e004      	b.n	800d078 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d06e:	683a      	ldr	r2, [r7, #0]
 800d070:	4904      	ldr	r1, [pc, #16]	@ (800d084 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d072:	4805      	ldr	r0, [pc, #20]	@ (800d088 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d074:	f7ff fdd3 	bl	800cc1e <USBD_GetString>
  }
  return USBD_StrDesc;
 800d078:	4b02      	ldr	r3, [pc, #8]	@ (800d084 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3708      	adds	r7, #8
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	20001164 	.word	0x20001164
 800d088:	0800e1fc 	.word	0x0800e1fc

0800d08c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b082      	sub	sp, #8
 800d090:	af00      	add	r7, sp, #0
 800d092:	4603      	mov	r3, r0
 800d094:	6039      	str	r1, [r7, #0]
 800d096:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d098:	79fb      	ldrb	r3, [r7, #7]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d105      	bne.n	800d0aa <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d09e:	683a      	ldr	r2, [r7, #0]
 800d0a0:	4907      	ldr	r1, [pc, #28]	@ (800d0c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d0a2:	4808      	ldr	r0, [pc, #32]	@ (800d0c4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d0a4:	f7ff fdbb 	bl	800cc1e <USBD_GetString>
 800d0a8:	e004      	b.n	800d0b4 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d0aa:	683a      	ldr	r2, [r7, #0]
 800d0ac:	4904      	ldr	r1, [pc, #16]	@ (800d0c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d0ae:	4805      	ldr	r0, [pc, #20]	@ (800d0c4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d0b0:	f7ff fdb5 	bl	800cc1e <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0b4:	4b02      	ldr	r3, [pc, #8]	@ (800d0c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	3708      	adds	r7, #8
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	bd80      	pop	{r7, pc}
 800d0be:	bf00      	nop
 800d0c0:	20001164 	.word	0x20001164
 800d0c4:	0800e208 	.word	0x0800e208

0800d0c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b084      	sub	sp, #16
 800d0cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d0ce:	4b0f      	ldr	r3, [pc, #60]	@ (800d10c <Get_SerialNum+0x44>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d0d4:	4b0e      	ldr	r3, [pc, #56]	@ (800d110 <Get_SerialNum+0x48>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d0da:	4b0e      	ldr	r3, [pc, #56]	@ (800d114 <Get_SerialNum+0x4c>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d0e0:	68fa      	ldr	r2, [r7, #12]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	4413      	add	r3, r2
 800d0e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d009      	beq.n	800d102 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d0ee:	2208      	movs	r2, #8
 800d0f0:	4909      	ldr	r1, [pc, #36]	@ (800d118 <Get_SerialNum+0x50>)
 800d0f2:	68f8      	ldr	r0, [r7, #12]
 800d0f4:	f000 f814 	bl	800d120 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d0f8:	2204      	movs	r2, #4
 800d0fa:	4908      	ldr	r1, [pc, #32]	@ (800d11c <Get_SerialNum+0x54>)
 800d0fc:	68b8      	ldr	r0, [r7, #8]
 800d0fe:	f000 f80f 	bl	800d120 <IntToUnicode>
  }
}
 800d102:	bf00      	nop
 800d104:	3710      	adds	r7, #16
 800d106:	46bd      	mov	sp, r7
 800d108:	bd80      	pop	{r7, pc}
 800d10a:	bf00      	nop
 800d10c:	1fff7590 	.word	0x1fff7590
 800d110:	1fff7594 	.word	0x1fff7594
 800d114:	1fff7598 	.word	0x1fff7598
 800d118:	2000016a 	.word	0x2000016a
 800d11c:	2000017a 	.word	0x2000017a

0800d120 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d120:	b480      	push	{r7}
 800d122:	b087      	sub	sp, #28
 800d124:	af00      	add	r7, sp, #0
 800d126:	60f8      	str	r0, [r7, #12]
 800d128:	60b9      	str	r1, [r7, #8]
 800d12a:	4613      	mov	r3, r2
 800d12c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d12e:	2300      	movs	r3, #0
 800d130:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d132:	2300      	movs	r3, #0
 800d134:	75fb      	strb	r3, [r7, #23]
 800d136:	e027      	b.n	800d188 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	0f1b      	lsrs	r3, r3, #28
 800d13c:	2b09      	cmp	r3, #9
 800d13e:	d80b      	bhi.n	800d158 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	0f1b      	lsrs	r3, r3, #28
 800d144:	b2da      	uxtb	r2, r3
 800d146:	7dfb      	ldrb	r3, [r7, #23]
 800d148:	005b      	lsls	r3, r3, #1
 800d14a:	4619      	mov	r1, r3
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	440b      	add	r3, r1
 800d150:	3230      	adds	r2, #48	@ 0x30
 800d152:	b2d2      	uxtb	r2, r2
 800d154:	701a      	strb	r2, [r3, #0]
 800d156:	e00a      	b.n	800d16e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	0f1b      	lsrs	r3, r3, #28
 800d15c:	b2da      	uxtb	r2, r3
 800d15e:	7dfb      	ldrb	r3, [r7, #23]
 800d160:	005b      	lsls	r3, r3, #1
 800d162:	4619      	mov	r1, r3
 800d164:	68bb      	ldr	r3, [r7, #8]
 800d166:	440b      	add	r3, r1
 800d168:	3237      	adds	r2, #55	@ 0x37
 800d16a:	b2d2      	uxtb	r2, r2
 800d16c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	011b      	lsls	r3, r3, #4
 800d172:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d174:	7dfb      	ldrb	r3, [r7, #23]
 800d176:	005b      	lsls	r3, r3, #1
 800d178:	3301      	adds	r3, #1
 800d17a:	68ba      	ldr	r2, [r7, #8]
 800d17c:	4413      	add	r3, r2
 800d17e:	2200      	movs	r2, #0
 800d180:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d182:	7dfb      	ldrb	r3, [r7, #23]
 800d184:	3301      	adds	r3, #1
 800d186:	75fb      	strb	r3, [r7, #23]
 800d188:	7dfa      	ldrb	r2, [r7, #23]
 800d18a:	79fb      	ldrb	r3, [r7, #7]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d3d3      	bcc.n	800d138 <IntToUnicode+0x18>
  }
}
 800d190:	bf00      	nop
 800d192:	bf00      	nop
 800d194:	371c      	adds	r7, #28
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr
	...

0800d1a0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b094      	sub	sp, #80	@ 0x50
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d1a8:	f107 030c 	add.w	r3, r7, #12
 800d1ac:	2244      	movs	r2, #68	@ 0x44
 800d1ae:	2100      	movs	r1, #0
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f000 fcf1 	bl	800db98 <memset>
  if(pcdHandle->Instance==USB)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	4a15      	ldr	r2, [pc, #84]	@ (800d210 <HAL_PCD_MspInit+0x70>)
 800d1bc:	4293      	cmp	r3, r2
 800d1be:	d122      	bne.n	800d206 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d1c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d1c4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d1ca:	f107 030c 	add.w	r3, r7, #12
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7fa fea2 	bl	8007f18 <HAL_RCCEx_PeriphCLKConfig>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d001      	beq.n	800d1de <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800d1da:	f7f4 f8c3 	bl	8001364 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d1de:	4b0d      	ldr	r3, [pc, #52]	@ (800d214 <HAL_PCD_MspInit+0x74>)
 800d1e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1e2:	4a0c      	ldr	r2, [pc, #48]	@ (800d214 <HAL_PCD_MspInit+0x74>)
 800d1e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d1e8:	6593      	str	r3, [r2, #88]	@ 0x58
 800d1ea:	4b0a      	ldr	r3, [pc, #40]	@ (800d214 <HAL_PCD_MspInit+0x74>)
 800d1ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d1f2:	60bb      	str	r3, [r7, #8]
 800d1f4:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	2100      	movs	r1, #0
 800d1fa:	2014      	movs	r0, #20
 800d1fc:	f7f6 fcd7 	bl	8003bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d200:	2014      	movs	r0, #20
 800d202:	f7f6 fcee 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d206:	bf00      	nop
 800d208:	3750      	adds	r7, #80	@ 0x50
 800d20a:	46bd      	mov	sp, r7
 800d20c:	bd80      	pop	{r7, pc}
 800d20e:	bf00      	nop
 800d210:	40005c00 	.word	0x40005c00
 800d214:	40021000 	.word	0x40021000

0800d218 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b082      	sub	sp, #8
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800d22c:	4619      	mov	r1, r3
 800d22e:	4610      	mov	r0, r2
 800d230:	f7fe fd56 	bl	800bce0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800d234:	bf00      	nop
 800d236:	3708      	adds	r7, #8
 800d238:	46bd      	mov	sp, r7
 800d23a:	bd80      	pop	{r7, pc}

0800d23c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b082      	sub	sp, #8
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	460b      	mov	r3, r1
 800d246:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d24e:	78fa      	ldrb	r2, [r7, #3]
 800d250:	6879      	ldr	r1, [r7, #4]
 800d252:	4613      	mov	r3, r2
 800d254:	009b      	lsls	r3, r3, #2
 800d256:	4413      	add	r3, r2
 800d258:	00db      	lsls	r3, r3, #3
 800d25a:	440b      	add	r3, r1
 800d25c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d260:	681a      	ldr	r2, [r3, #0]
 800d262:	78fb      	ldrb	r3, [r7, #3]
 800d264:	4619      	mov	r1, r3
 800d266:	f7fe fd90 	bl	800bd8a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800d26a:	bf00      	nop
 800d26c:	3708      	adds	r7, #8
 800d26e:	46bd      	mov	sp, r7
 800d270:	bd80      	pop	{r7, pc}

0800d272 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d272:	b580      	push	{r7, lr}
 800d274:	b082      	sub	sp, #8
 800d276:	af00      	add	r7, sp, #0
 800d278:	6078      	str	r0, [r7, #4]
 800d27a:	460b      	mov	r3, r1
 800d27c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d284:	78fa      	ldrb	r2, [r7, #3]
 800d286:	6879      	ldr	r1, [r7, #4]
 800d288:	4613      	mov	r3, r2
 800d28a:	009b      	lsls	r3, r3, #2
 800d28c:	4413      	add	r3, r2
 800d28e:	00db      	lsls	r3, r3, #3
 800d290:	440b      	add	r3, r1
 800d292:	3324      	adds	r3, #36	@ 0x24
 800d294:	681a      	ldr	r2, [r3, #0]
 800d296:	78fb      	ldrb	r3, [r7, #3]
 800d298:	4619      	mov	r1, r3
 800d29a:	f7fe fdd9 	bl	800be50 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800d29e:	bf00      	nop
 800d2a0:	3708      	adds	r7, #8
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	bd80      	pop	{r7, pc}

0800d2a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2a6:	b580      	push	{r7, lr}
 800d2a8:	b082      	sub	sp, #8
 800d2aa:	af00      	add	r7, sp, #0
 800d2ac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	f7fe feed 	bl	800c094 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800d2ba:	bf00      	nop
 800d2bc:	3708      	adds	r7, #8
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}

0800d2c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2c2:	b580      	push	{r7, lr}
 800d2c4:	b084      	sub	sp, #16
 800d2c6:	af00      	add	r7, sp, #0
 800d2c8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	795b      	ldrb	r3, [r3, #5]
 800d2d2:	2b02      	cmp	r3, #2
 800d2d4:	d001      	beq.n	800d2da <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d2d6:	f7f4 f845 	bl	8001364 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d2e0:	7bfa      	ldrb	r2, [r7, #15]
 800d2e2:	4611      	mov	r1, r2
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f7fe fe97 	bl	800c018 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7fe fe43 	bl	800bf7c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800d2f6:	bf00      	nop
 800d2f8:	3710      	adds	r7, #16
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd80      	pop	{r7, pc}
	...

0800d300 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b082      	sub	sp, #8
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d30e:	4618      	mov	r0, r3
 800d310:	f7fe fe92 	bl	800c038 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	7a5b      	ldrb	r3, [r3, #9]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d005      	beq.n	800d328 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d31c:	4b04      	ldr	r3, [pc, #16]	@ (800d330 <HAL_PCD_SuspendCallback+0x30>)
 800d31e:	691b      	ldr	r3, [r3, #16]
 800d320:	4a03      	ldr	r2, [pc, #12]	@ (800d330 <HAL_PCD_SuspendCallback+0x30>)
 800d322:	f043 0306 	orr.w	r3, r3, #6
 800d326:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800d328:	bf00      	nop
 800d32a:	3708      	adds	r7, #8
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}
 800d330:	e000ed00 	.word	0xe000ed00

0800d334 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b082      	sub	sp, #8
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	7a5b      	ldrb	r3, [r3, #9]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d007      	beq.n	800d354 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d344:	4b08      	ldr	r3, [pc, #32]	@ (800d368 <HAL_PCD_ResumeCallback+0x34>)
 800d346:	691b      	ldr	r3, [r3, #16]
 800d348:	4a07      	ldr	r2, [pc, #28]	@ (800d368 <HAL_PCD_ResumeCallback+0x34>)
 800d34a:	f023 0306 	bic.w	r3, r3, #6
 800d34e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d350:	f000 f9f8 	bl	800d744 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d35a:	4618      	mov	r0, r3
 800d35c:	f7fe fe82 	bl	800c064 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800d360:	bf00      	nop
 800d362:	3708      	adds	r7, #8
 800d364:	46bd      	mov	sp, r7
 800d366:	bd80      	pop	{r7, pc}
 800d368:	e000ed00 	.word	0xe000ed00

0800d36c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b082      	sub	sp, #8
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800d374:	4a2b      	ldr	r2, [pc, #172]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	4a29      	ldr	r2, [pc, #164]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d380:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800d384:	4b27      	ldr	r3, [pc, #156]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d386:	4a28      	ldr	r2, [pc, #160]	@ (800d428 <USBD_LL_Init+0xbc>)
 800d388:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d38a:	4b26      	ldr	r3, [pc, #152]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d38c:	2208      	movs	r2, #8
 800d38e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d390:	4b24      	ldr	r3, [pc, #144]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d392:	2202      	movs	r2, #2
 800d394:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d396:	4b23      	ldr	r3, [pc, #140]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d398:	2202      	movs	r2, #2
 800d39a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800d39c:	4b21      	ldr	r3, [pc, #132]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d39e:	2200      	movs	r2, #0
 800d3a0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d3a2:	4b20      	ldr	r3, [pc, #128]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d3a8:	4b1e      	ldr	r3, [pc, #120]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d3ae:	4b1d      	ldr	r3, [pc, #116]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d3b4:	481b      	ldr	r0, [pc, #108]	@ (800d424 <USBD_LL_Init+0xb8>)
 800d3b6:	f7f8 facb 	bl	8005950 <HAL_PCD_Init>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d001      	beq.n	800d3c4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800d3c0:	f7f3 ffd0 	bl	8001364 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d3ca:	2318      	movs	r3, #24
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	2100      	movs	r1, #0
 800d3d0:	f7f9 ff52 	bl	8007278 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d3da:	2358      	movs	r3, #88	@ 0x58
 800d3dc:	2200      	movs	r2, #0
 800d3de:	2180      	movs	r1, #128	@ 0x80
 800d3e0:	f7f9 ff4a 	bl	8007278 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d3ea:	23c0      	movs	r3, #192	@ 0xc0
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	2181      	movs	r1, #129	@ 0x81
 800d3f0:	f7f9 ff42 	bl	8007278 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d3fa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800d3fe:	2200      	movs	r2, #0
 800d400:	2101      	movs	r1, #1
 800d402:	f7f9 ff39 	bl	8007278 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d40c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d410:	2200      	movs	r2, #0
 800d412:	2182      	movs	r1, #130	@ 0x82
 800d414:	f7f9 ff30 	bl	8007278 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800d418:	2300      	movs	r3, #0
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	3708      	adds	r7, #8
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
 800d422:	bf00      	nop
 800d424:	20001364 	.word	0x20001364
 800d428:	40005c00 	.word	0x40005c00

0800d42c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b084      	sub	sp, #16
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d434:	2300      	movs	r3, #0
 800d436:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d438:	2300      	movs	r3, #0
 800d43a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d442:	4618      	mov	r0, r3
 800d444:	f7f8 fb52 	bl	8005aec <HAL_PCD_Start>
 800d448:	4603      	mov	r3, r0
 800d44a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d44c:	7bfb      	ldrb	r3, [r7, #15]
 800d44e:	4618      	mov	r0, r3
 800d450:	f000 f97e 	bl	800d750 <USBD_Get_USB_Status>
 800d454:	4603      	mov	r3, r0
 800d456:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d458:	7bbb      	ldrb	r3, [r7, #14]
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d462:	b580      	push	{r7, lr}
 800d464:	b084      	sub	sp, #16
 800d466:	af00      	add	r7, sp, #0
 800d468:	6078      	str	r0, [r7, #4]
 800d46a:	4608      	mov	r0, r1
 800d46c:	4611      	mov	r1, r2
 800d46e:	461a      	mov	r2, r3
 800d470:	4603      	mov	r3, r0
 800d472:	70fb      	strb	r3, [r7, #3]
 800d474:	460b      	mov	r3, r1
 800d476:	70bb      	strb	r3, [r7, #2]
 800d478:	4613      	mov	r3, r2
 800d47a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d47c:	2300      	movs	r3, #0
 800d47e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d480:	2300      	movs	r3, #0
 800d482:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d48a:	78bb      	ldrb	r3, [r7, #2]
 800d48c:	883a      	ldrh	r2, [r7, #0]
 800d48e:	78f9      	ldrb	r1, [r7, #3]
 800d490:	f7f8 fc99 	bl	8005dc6 <HAL_PCD_EP_Open>
 800d494:	4603      	mov	r3, r0
 800d496:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d498:	7bfb      	ldrb	r3, [r7, #15]
 800d49a:	4618      	mov	r0, r3
 800d49c:	f000 f958 	bl	800d750 <USBD_Get_USB_Status>
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d4a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	3710      	adds	r7, #16
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}

0800d4ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d4ae:	b580      	push	{r7, lr}
 800d4b0:	b084      	sub	sp, #16
 800d4b2:	af00      	add	r7, sp, #0
 800d4b4:	6078      	str	r0, [r7, #4]
 800d4b6:	460b      	mov	r3, r1
 800d4b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d4c8:	78fa      	ldrb	r2, [r7, #3]
 800d4ca:	4611      	mov	r1, r2
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f7f8 fcd9 	bl	8005e84 <HAL_PCD_EP_Close>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d4d6:	7bfb      	ldrb	r3, [r7, #15]
 800d4d8:	4618      	mov	r0, r3
 800d4da:	f000 f939 	bl	800d750 <USBD_Get_USB_Status>
 800d4de:	4603      	mov	r3, r0
 800d4e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d4e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	3710      	adds	r7, #16
 800d4e8:	46bd      	mov	sp, r7
 800d4ea:	bd80      	pop	{r7, pc}

0800d4ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b084      	sub	sp, #16
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
 800d4f4:	460b      	mov	r3, r1
 800d4f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d506:	78fa      	ldrb	r2, [r7, #3]
 800d508:	4611      	mov	r1, r2
 800d50a:	4618      	mov	r0, r3
 800d50c:	f7f8 fd82 	bl	8006014 <HAL_PCD_EP_SetStall>
 800d510:	4603      	mov	r3, r0
 800d512:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d514:	7bfb      	ldrb	r3, [r7, #15]
 800d516:	4618      	mov	r0, r3
 800d518:	f000 f91a 	bl	800d750 <USBD_Get_USB_Status>
 800d51c:	4603      	mov	r3, r0
 800d51e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d520:	7bbb      	ldrb	r3, [r7, #14]
}
 800d522:	4618      	mov	r0, r3
 800d524:	3710      	adds	r7, #16
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}

0800d52a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d52a:	b580      	push	{r7, lr}
 800d52c:	b084      	sub	sp, #16
 800d52e:	af00      	add	r7, sp, #0
 800d530:	6078      	str	r0, [r7, #4]
 800d532:	460b      	mov	r3, r1
 800d534:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d536:	2300      	movs	r3, #0
 800d538:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d53a:	2300      	movs	r3, #0
 800d53c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d544:	78fa      	ldrb	r2, [r7, #3]
 800d546:	4611      	mov	r1, r2
 800d548:	4618      	mov	r0, r3
 800d54a:	f7f8 fdb5 	bl	80060b8 <HAL_PCD_EP_ClrStall>
 800d54e:	4603      	mov	r3, r0
 800d550:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d552:	7bfb      	ldrb	r3, [r7, #15]
 800d554:	4618      	mov	r0, r3
 800d556:	f000 f8fb 	bl	800d750 <USBD_Get_USB_Status>
 800d55a:	4603      	mov	r3, r0
 800d55c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d55e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d560:	4618      	mov	r0, r3
 800d562:	3710      	adds	r7, #16
 800d564:	46bd      	mov	sp, r7
 800d566:	bd80      	pop	{r7, pc}

0800d568 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d568:	b480      	push	{r7}
 800d56a:	b085      	sub	sp, #20
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
 800d570:	460b      	mov	r3, r1
 800d572:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d57a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d57c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d580:	2b00      	cmp	r3, #0
 800d582:	da0b      	bge.n	800d59c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d584:	78fb      	ldrb	r3, [r7, #3]
 800d586:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d58a:	68f9      	ldr	r1, [r7, #12]
 800d58c:	4613      	mov	r3, r2
 800d58e:	009b      	lsls	r3, r3, #2
 800d590:	4413      	add	r3, r2
 800d592:	00db      	lsls	r3, r3, #3
 800d594:	440b      	add	r3, r1
 800d596:	3312      	adds	r3, #18
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	e00b      	b.n	800d5b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d59c:	78fb      	ldrb	r3, [r7, #3]
 800d59e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d5a2:	68f9      	ldr	r1, [r7, #12]
 800d5a4:	4613      	mov	r3, r2
 800d5a6:	009b      	lsls	r3, r3, #2
 800d5a8:	4413      	add	r3, r2
 800d5aa:	00db      	lsls	r3, r3, #3
 800d5ac:	440b      	add	r3, r1
 800d5ae:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800d5b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3714      	adds	r7, #20
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr

0800d5c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b084      	sub	sp, #16
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
 800d5c8:	460b      	mov	r3, r1
 800d5ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d5da:	78fa      	ldrb	r2, [r7, #3]
 800d5dc:	4611      	mov	r1, r2
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f7f8 fbcd 	bl	8005d7e <HAL_PCD_SetAddress>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d5e8:	7bfb      	ldrb	r3, [r7, #15]
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f000 f8b0 	bl	800d750 <USBD_Get_USB_Status>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d5f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	3710      	adds	r7, #16
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}

0800d5fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d5fe:	b580      	push	{r7, lr}
 800d600:	b086      	sub	sp, #24
 800d602:	af00      	add	r7, sp, #0
 800d604:	60f8      	str	r0, [r7, #12]
 800d606:	607a      	str	r2, [r7, #4]
 800d608:	603b      	str	r3, [r7, #0]
 800d60a:	460b      	mov	r3, r1
 800d60c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d60e:	2300      	movs	r3, #0
 800d610:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d612:	2300      	movs	r3, #0
 800d614:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d61c:	7af9      	ldrb	r1, [r7, #11]
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	687a      	ldr	r2, [r7, #4]
 800d622:	f7f8 fcc0 	bl	8005fa6 <HAL_PCD_EP_Transmit>
 800d626:	4603      	mov	r3, r0
 800d628:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d62a:	7dfb      	ldrb	r3, [r7, #23]
 800d62c:	4618      	mov	r0, r3
 800d62e:	f000 f88f 	bl	800d750 <USBD_Get_USB_Status>
 800d632:	4603      	mov	r3, r0
 800d634:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d636:	7dbb      	ldrb	r3, [r7, #22]
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3718      	adds	r7, #24
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}

0800d640 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b086      	sub	sp, #24
 800d644:	af00      	add	r7, sp, #0
 800d646:	60f8      	str	r0, [r7, #12]
 800d648:	607a      	str	r2, [r7, #4]
 800d64a:	603b      	str	r3, [r7, #0]
 800d64c:	460b      	mov	r3, r1
 800d64e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d650:	2300      	movs	r3, #0
 800d652:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d654:	2300      	movs	r3, #0
 800d656:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d65e:	7af9      	ldrb	r1, [r7, #11]
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	687a      	ldr	r2, [r7, #4]
 800d664:	f7f8 fc56 	bl	8005f14 <HAL_PCD_EP_Receive>
 800d668:	4603      	mov	r3, r0
 800d66a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d66c:	7dfb      	ldrb	r3, [r7, #23]
 800d66e:	4618      	mov	r0, r3
 800d670:	f000 f86e 	bl	800d750 <USBD_Get_USB_Status>
 800d674:	4603      	mov	r3, r0
 800d676:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d678:	7dbb      	ldrb	r3, [r7, #22]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3718      	adds	r7, #24
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}

0800d682 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d682:	b580      	push	{r7, lr}
 800d684:	b082      	sub	sp, #8
 800d686:	af00      	add	r7, sp, #0
 800d688:	6078      	str	r0, [r7, #4]
 800d68a:	460b      	mov	r3, r1
 800d68c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d694:	78fa      	ldrb	r2, [r7, #3]
 800d696:	4611      	mov	r1, r2
 800d698:	4618      	mov	r0, r3
 800d69a:	f7f8 fc6c 	bl	8005f76 <HAL_PCD_EP_GetRxCount>
 800d69e:	4603      	mov	r3, r0
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	3708      	adds	r7, #8
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd80      	pop	{r7, pc}

0800d6a8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b082      	sub	sp, #8
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	460b      	mov	r3, r1
 800d6b2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800d6b4:	78fb      	ldrb	r3, [r7, #3]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d002      	beq.n	800d6c0 <HAL_PCDEx_LPM_Callback+0x18>
 800d6ba:	2b01      	cmp	r3, #1
 800d6bc:	d013      	beq.n	800d6e6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800d6be:	e023      	b.n	800d708 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	7a5b      	ldrb	r3, [r3, #9]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d007      	beq.n	800d6d8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d6c8:	f000 f83c 	bl	800d744 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d6cc:	4b10      	ldr	r3, [pc, #64]	@ (800d710 <HAL_PCDEx_LPM_Callback+0x68>)
 800d6ce:	691b      	ldr	r3, [r3, #16]
 800d6d0:	4a0f      	ldr	r2, [pc, #60]	@ (800d710 <HAL_PCDEx_LPM_Callback+0x68>)
 800d6d2:	f023 0306 	bic.w	r3, r3, #6
 800d6d6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7fe fcc0 	bl	800c064 <USBD_LL_Resume>
    break;
 800d6e4:	e010      	b.n	800d708 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	f7fe fca3 	bl	800c038 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	7a5b      	ldrb	r3, [r3, #9]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d005      	beq.n	800d706 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d6fa:	4b05      	ldr	r3, [pc, #20]	@ (800d710 <HAL_PCDEx_LPM_Callback+0x68>)
 800d6fc:	691b      	ldr	r3, [r3, #16]
 800d6fe:	4a04      	ldr	r2, [pc, #16]	@ (800d710 <HAL_PCDEx_LPM_Callback+0x68>)
 800d700:	f043 0306 	orr.w	r3, r3, #6
 800d704:	6113      	str	r3, [r2, #16]
    break;
 800d706:	bf00      	nop
}
 800d708:	bf00      	nop
 800d70a:	3708      	adds	r7, #8
 800d70c:	46bd      	mov	sp, r7
 800d70e:	bd80      	pop	{r7, pc}
 800d710:	e000ed00 	.word	0xe000ed00

0800d714 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d714:	b480      	push	{r7}
 800d716:	b083      	sub	sp, #12
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d71c:	4b03      	ldr	r3, [pc, #12]	@ (800d72c <USBD_static_malloc+0x18>)
}
 800d71e:	4618      	mov	r0, r3
 800d720:	370c      	adds	r7, #12
 800d722:	46bd      	mov	sp, r7
 800d724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d728:	4770      	bx	lr
 800d72a:	bf00      	nop
 800d72c:	20001640 	.word	0x20001640

0800d730 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d730:	b480      	push	{r7}
 800d732:	b083      	sub	sp, #12
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]

}
 800d738:	bf00      	nop
 800d73a:	370c      	adds	r7, #12
 800d73c:	46bd      	mov	sp, r7
 800d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d742:	4770      	bx	lr

0800d744 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d748:	f7f3 f958 	bl	80009fc <SystemClock_Config>
}
 800d74c:	bf00      	nop
 800d74e:	bd80      	pop	{r7, pc}

0800d750 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d750:	b480      	push	{r7}
 800d752:	b085      	sub	sp, #20
 800d754:	af00      	add	r7, sp, #0
 800d756:	4603      	mov	r3, r0
 800d758:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d75a:	2300      	movs	r3, #0
 800d75c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d75e:	79fb      	ldrb	r3, [r7, #7]
 800d760:	2b03      	cmp	r3, #3
 800d762:	d817      	bhi.n	800d794 <USBD_Get_USB_Status+0x44>
 800d764:	a201      	add	r2, pc, #4	@ (adr r2, 800d76c <USBD_Get_USB_Status+0x1c>)
 800d766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d76a:	bf00      	nop
 800d76c:	0800d77d 	.word	0x0800d77d
 800d770:	0800d783 	.word	0x0800d783
 800d774:	0800d789 	.word	0x0800d789
 800d778:	0800d78f 	.word	0x0800d78f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d77c:	2300      	movs	r3, #0
 800d77e:	73fb      	strb	r3, [r7, #15]
    break;
 800d780:	e00b      	b.n	800d79a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d782:	2303      	movs	r3, #3
 800d784:	73fb      	strb	r3, [r7, #15]
    break;
 800d786:	e008      	b.n	800d79a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d788:	2301      	movs	r3, #1
 800d78a:	73fb      	strb	r3, [r7, #15]
    break;
 800d78c:	e005      	b.n	800d79a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d78e:	2303      	movs	r3, #3
 800d790:	73fb      	strb	r3, [r7, #15]
    break;
 800d792:	e002      	b.n	800d79a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d794:	2303      	movs	r3, #3
 800d796:	73fb      	strb	r3, [r7, #15]
    break;
 800d798:	bf00      	nop
  }
  return usb_status;
 800d79a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3714      	adds	r7, #20
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a6:	4770      	bx	lr

0800d7a8 <std>:
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	b510      	push	{r4, lr}
 800d7ac:	4604      	mov	r4, r0
 800d7ae:	e9c0 3300 	strd	r3, r3, [r0]
 800d7b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d7b6:	6083      	str	r3, [r0, #8]
 800d7b8:	8181      	strh	r1, [r0, #12]
 800d7ba:	6643      	str	r3, [r0, #100]	@ 0x64
 800d7bc:	81c2      	strh	r2, [r0, #14]
 800d7be:	6183      	str	r3, [r0, #24]
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	2208      	movs	r2, #8
 800d7c4:	305c      	adds	r0, #92	@ 0x5c
 800d7c6:	f000 f9e7 	bl	800db98 <memset>
 800d7ca:	4b0d      	ldr	r3, [pc, #52]	@ (800d800 <std+0x58>)
 800d7cc:	6263      	str	r3, [r4, #36]	@ 0x24
 800d7ce:	4b0d      	ldr	r3, [pc, #52]	@ (800d804 <std+0x5c>)
 800d7d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d7d2:	4b0d      	ldr	r3, [pc, #52]	@ (800d808 <std+0x60>)
 800d7d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d7d6:	4b0d      	ldr	r3, [pc, #52]	@ (800d80c <std+0x64>)
 800d7d8:	6323      	str	r3, [r4, #48]	@ 0x30
 800d7da:	4b0d      	ldr	r3, [pc, #52]	@ (800d810 <std+0x68>)
 800d7dc:	6224      	str	r4, [r4, #32]
 800d7de:	429c      	cmp	r4, r3
 800d7e0:	d006      	beq.n	800d7f0 <std+0x48>
 800d7e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d7e6:	4294      	cmp	r4, r2
 800d7e8:	d002      	beq.n	800d7f0 <std+0x48>
 800d7ea:	33d0      	adds	r3, #208	@ 0xd0
 800d7ec:	429c      	cmp	r4, r3
 800d7ee:	d105      	bne.n	800d7fc <std+0x54>
 800d7f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d7f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7f8:	f000 ba46 	b.w	800dc88 <__retarget_lock_init_recursive>
 800d7fc:	bd10      	pop	{r4, pc}
 800d7fe:	bf00      	nop
 800d800:	0800d9e9 	.word	0x0800d9e9
 800d804:	0800da0b 	.word	0x0800da0b
 800d808:	0800da43 	.word	0x0800da43
 800d80c:	0800da67 	.word	0x0800da67
 800d810:	20001860 	.word	0x20001860

0800d814 <stdio_exit_handler>:
 800d814:	4a02      	ldr	r2, [pc, #8]	@ (800d820 <stdio_exit_handler+0xc>)
 800d816:	4903      	ldr	r1, [pc, #12]	@ (800d824 <stdio_exit_handler+0x10>)
 800d818:	4803      	ldr	r0, [pc, #12]	@ (800d828 <stdio_exit_handler+0x14>)
 800d81a:	f000 b869 	b.w	800d8f0 <_fwalk_sglue>
 800d81e:	bf00      	nop
 800d820:	20000184 	.word	0x20000184
 800d824:	0800df89 	.word	0x0800df89
 800d828:	20000194 	.word	0x20000194

0800d82c <cleanup_stdio>:
 800d82c:	6841      	ldr	r1, [r0, #4]
 800d82e:	4b0c      	ldr	r3, [pc, #48]	@ (800d860 <cleanup_stdio+0x34>)
 800d830:	4299      	cmp	r1, r3
 800d832:	b510      	push	{r4, lr}
 800d834:	4604      	mov	r4, r0
 800d836:	d001      	beq.n	800d83c <cleanup_stdio+0x10>
 800d838:	f000 fba6 	bl	800df88 <_fflush_r>
 800d83c:	68a1      	ldr	r1, [r4, #8]
 800d83e:	4b09      	ldr	r3, [pc, #36]	@ (800d864 <cleanup_stdio+0x38>)
 800d840:	4299      	cmp	r1, r3
 800d842:	d002      	beq.n	800d84a <cleanup_stdio+0x1e>
 800d844:	4620      	mov	r0, r4
 800d846:	f000 fb9f 	bl	800df88 <_fflush_r>
 800d84a:	68e1      	ldr	r1, [r4, #12]
 800d84c:	4b06      	ldr	r3, [pc, #24]	@ (800d868 <cleanup_stdio+0x3c>)
 800d84e:	4299      	cmp	r1, r3
 800d850:	d004      	beq.n	800d85c <cleanup_stdio+0x30>
 800d852:	4620      	mov	r0, r4
 800d854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d858:	f000 bb96 	b.w	800df88 <_fflush_r>
 800d85c:	bd10      	pop	{r4, pc}
 800d85e:	bf00      	nop
 800d860:	20001860 	.word	0x20001860
 800d864:	200018c8 	.word	0x200018c8
 800d868:	20001930 	.word	0x20001930

0800d86c <global_stdio_init.part.0>:
 800d86c:	b510      	push	{r4, lr}
 800d86e:	4b0b      	ldr	r3, [pc, #44]	@ (800d89c <global_stdio_init.part.0+0x30>)
 800d870:	4c0b      	ldr	r4, [pc, #44]	@ (800d8a0 <global_stdio_init.part.0+0x34>)
 800d872:	4a0c      	ldr	r2, [pc, #48]	@ (800d8a4 <global_stdio_init.part.0+0x38>)
 800d874:	601a      	str	r2, [r3, #0]
 800d876:	4620      	mov	r0, r4
 800d878:	2200      	movs	r2, #0
 800d87a:	2104      	movs	r1, #4
 800d87c:	f7ff ff94 	bl	800d7a8 <std>
 800d880:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d884:	2201      	movs	r2, #1
 800d886:	2109      	movs	r1, #9
 800d888:	f7ff ff8e 	bl	800d7a8 <std>
 800d88c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d890:	2202      	movs	r2, #2
 800d892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d896:	2112      	movs	r1, #18
 800d898:	f7ff bf86 	b.w	800d7a8 <std>
 800d89c:	20001998 	.word	0x20001998
 800d8a0:	20001860 	.word	0x20001860
 800d8a4:	0800d815 	.word	0x0800d815

0800d8a8 <__sfp_lock_acquire>:
 800d8a8:	4801      	ldr	r0, [pc, #4]	@ (800d8b0 <__sfp_lock_acquire+0x8>)
 800d8aa:	f000 b9ee 	b.w	800dc8a <__retarget_lock_acquire_recursive>
 800d8ae:	bf00      	nop
 800d8b0:	200019a1 	.word	0x200019a1

0800d8b4 <__sfp_lock_release>:
 800d8b4:	4801      	ldr	r0, [pc, #4]	@ (800d8bc <__sfp_lock_release+0x8>)
 800d8b6:	f000 b9e9 	b.w	800dc8c <__retarget_lock_release_recursive>
 800d8ba:	bf00      	nop
 800d8bc:	200019a1 	.word	0x200019a1

0800d8c0 <__sinit>:
 800d8c0:	b510      	push	{r4, lr}
 800d8c2:	4604      	mov	r4, r0
 800d8c4:	f7ff fff0 	bl	800d8a8 <__sfp_lock_acquire>
 800d8c8:	6a23      	ldr	r3, [r4, #32]
 800d8ca:	b11b      	cbz	r3, 800d8d4 <__sinit+0x14>
 800d8cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8d0:	f7ff bff0 	b.w	800d8b4 <__sfp_lock_release>
 800d8d4:	4b04      	ldr	r3, [pc, #16]	@ (800d8e8 <__sinit+0x28>)
 800d8d6:	6223      	str	r3, [r4, #32]
 800d8d8:	4b04      	ldr	r3, [pc, #16]	@ (800d8ec <__sinit+0x2c>)
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d1f5      	bne.n	800d8cc <__sinit+0xc>
 800d8e0:	f7ff ffc4 	bl	800d86c <global_stdio_init.part.0>
 800d8e4:	e7f2      	b.n	800d8cc <__sinit+0xc>
 800d8e6:	bf00      	nop
 800d8e8:	0800d82d 	.word	0x0800d82d
 800d8ec:	20001998 	.word	0x20001998

0800d8f0 <_fwalk_sglue>:
 800d8f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8f4:	4607      	mov	r7, r0
 800d8f6:	4688      	mov	r8, r1
 800d8f8:	4614      	mov	r4, r2
 800d8fa:	2600      	movs	r6, #0
 800d8fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d900:	f1b9 0901 	subs.w	r9, r9, #1
 800d904:	d505      	bpl.n	800d912 <_fwalk_sglue+0x22>
 800d906:	6824      	ldr	r4, [r4, #0]
 800d908:	2c00      	cmp	r4, #0
 800d90a:	d1f7      	bne.n	800d8fc <_fwalk_sglue+0xc>
 800d90c:	4630      	mov	r0, r6
 800d90e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d912:	89ab      	ldrh	r3, [r5, #12]
 800d914:	2b01      	cmp	r3, #1
 800d916:	d907      	bls.n	800d928 <_fwalk_sglue+0x38>
 800d918:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d91c:	3301      	adds	r3, #1
 800d91e:	d003      	beq.n	800d928 <_fwalk_sglue+0x38>
 800d920:	4629      	mov	r1, r5
 800d922:	4638      	mov	r0, r7
 800d924:	47c0      	blx	r8
 800d926:	4306      	orrs	r6, r0
 800d928:	3568      	adds	r5, #104	@ 0x68
 800d92a:	e7e9      	b.n	800d900 <_fwalk_sglue+0x10>

0800d92c <_puts_r>:
 800d92c:	6a03      	ldr	r3, [r0, #32]
 800d92e:	b570      	push	{r4, r5, r6, lr}
 800d930:	6884      	ldr	r4, [r0, #8]
 800d932:	4605      	mov	r5, r0
 800d934:	460e      	mov	r6, r1
 800d936:	b90b      	cbnz	r3, 800d93c <_puts_r+0x10>
 800d938:	f7ff ffc2 	bl	800d8c0 <__sinit>
 800d93c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d93e:	07db      	lsls	r3, r3, #31
 800d940:	d405      	bmi.n	800d94e <_puts_r+0x22>
 800d942:	89a3      	ldrh	r3, [r4, #12]
 800d944:	0598      	lsls	r0, r3, #22
 800d946:	d402      	bmi.n	800d94e <_puts_r+0x22>
 800d948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d94a:	f000 f99e 	bl	800dc8a <__retarget_lock_acquire_recursive>
 800d94e:	89a3      	ldrh	r3, [r4, #12]
 800d950:	0719      	lsls	r1, r3, #28
 800d952:	d502      	bpl.n	800d95a <_puts_r+0x2e>
 800d954:	6923      	ldr	r3, [r4, #16]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d135      	bne.n	800d9c6 <_puts_r+0x9a>
 800d95a:	4621      	mov	r1, r4
 800d95c:	4628      	mov	r0, r5
 800d95e:	f000 f8c5 	bl	800daec <__swsetup_r>
 800d962:	b380      	cbz	r0, 800d9c6 <_puts_r+0x9a>
 800d964:	f04f 35ff 	mov.w	r5, #4294967295
 800d968:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d96a:	07da      	lsls	r2, r3, #31
 800d96c:	d405      	bmi.n	800d97a <_puts_r+0x4e>
 800d96e:	89a3      	ldrh	r3, [r4, #12]
 800d970:	059b      	lsls	r3, r3, #22
 800d972:	d402      	bmi.n	800d97a <_puts_r+0x4e>
 800d974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d976:	f000 f989 	bl	800dc8c <__retarget_lock_release_recursive>
 800d97a:	4628      	mov	r0, r5
 800d97c:	bd70      	pop	{r4, r5, r6, pc}
 800d97e:	2b00      	cmp	r3, #0
 800d980:	da04      	bge.n	800d98c <_puts_r+0x60>
 800d982:	69a2      	ldr	r2, [r4, #24]
 800d984:	429a      	cmp	r2, r3
 800d986:	dc17      	bgt.n	800d9b8 <_puts_r+0x8c>
 800d988:	290a      	cmp	r1, #10
 800d98a:	d015      	beq.n	800d9b8 <_puts_r+0x8c>
 800d98c:	6823      	ldr	r3, [r4, #0]
 800d98e:	1c5a      	adds	r2, r3, #1
 800d990:	6022      	str	r2, [r4, #0]
 800d992:	7019      	strb	r1, [r3, #0]
 800d994:	68a3      	ldr	r3, [r4, #8]
 800d996:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d99a:	3b01      	subs	r3, #1
 800d99c:	60a3      	str	r3, [r4, #8]
 800d99e:	2900      	cmp	r1, #0
 800d9a0:	d1ed      	bne.n	800d97e <_puts_r+0x52>
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	da11      	bge.n	800d9ca <_puts_r+0x9e>
 800d9a6:	4622      	mov	r2, r4
 800d9a8:	210a      	movs	r1, #10
 800d9aa:	4628      	mov	r0, r5
 800d9ac:	f000 f85f 	bl	800da6e <__swbuf_r>
 800d9b0:	3001      	adds	r0, #1
 800d9b2:	d0d7      	beq.n	800d964 <_puts_r+0x38>
 800d9b4:	250a      	movs	r5, #10
 800d9b6:	e7d7      	b.n	800d968 <_puts_r+0x3c>
 800d9b8:	4622      	mov	r2, r4
 800d9ba:	4628      	mov	r0, r5
 800d9bc:	f000 f857 	bl	800da6e <__swbuf_r>
 800d9c0:	3001      	adds	r0, #1
 800d9c2:	d1e7      	bne.n	800d994 <_puts_r+0x68>
 800d9c4:	e7ce      	b.n	800d964 <_puts_r+0x38>
 800d9c6:	3e01      	subs	r6, #1
 800d9c8:	e7e4      	b.n	800d994 <_puts_r+0x68>
 800d9ca:	6823      	ldr	r3, [r4, #0]
 800d9cc:	1c5a      	adds	r2, r3, #1
 800d9ce:	6022      	str	r2, [r4, #0]
 800d9d0:	220a      	movs	r2, #10
 800d9d2:	701a      	strb	r2, [r3, #0]
 800d9d4:	e7ee      	b.n	800d9b4 <_puts_r+0x88>
	...

0800d9d8 <puts>:
 800d9d8:	4b02      	ldr	r3, [pc, #8]	@ (800d9e4 <puts+0xc>)
 800d9da:	4601      	mov	r1, r0
 800d9dc:	6818      	ldr	r0, [r3, #0]
 800d9de:	f7ff bfa5 	b.w	800d92c <_puts_r>
 800d9e2:	bf00      	nop
 800d9e4:	20000190 	.word	0x20000190

0800d9e8 <__sread>:
 800d9e8:	b510      	push	{r4, lr}
 800d9ea:	460c      	mov	r4, r1
 800d9ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9f0:	f000 f8fc 	bl	800dbec <_read_r>
 800d9f4:	2800      	cmp	r0, #0
 800d9f6:	bfab      	itete	ge
 800d9f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d9fa:	89a3      	ldrhlt	r3, [r4, #12]
 800d9fc:	181b      	addge	r3, r3, r0
 800d9fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800da02:	bfac      	ite	ge
 800da04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800da06:	81a3      	strhlt	r3, [r4, #12]
 800da08:	bd10      	pop	{r4, pc}

0800da0a <__swrite>:
 800da0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da0e:	461f      	mov	r7, r3
 800da10:	898b      	ldrh	r3, [r1, #12]
 800da12:	05db      	lsls	r3, r3, #23
 800da14:	4605      	mov	r5, r0
 800da16:	460c      	mov	r4, r1
 800da18:	4616      	mov	r6, r2
 800da1a:	d505      	bpl.n	800da28 <__swrite+0x1e>
 800da1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da20:	2302      	movs	r3, #2
 800da22:	2200      	movs	r2, #0
 800da24:	f000 f8d0 	bl	800dbc8 <_lseek_r>
 800da28:	89a3      	ldrh	r3, [r4, #12]
 800da2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da32:	81a3      	strh	r3, [r4, #12]
 800da34:	4632      	mov	r2, r6
 800da36:	463b      	mov	r3, r7
 800da38:	4628      	mov	r0, r5
 800da3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da3e:	f000 b8e7 	b.w	800dc10 <_write_r>

0800da42 <__sseek>:
 800da42:	b510      	push	{r4, lr}
 800da44:	460c      	mov	r4, r1
 800da46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da4a:	f000 f8bd 	bl	800dbc8 <_lseek_r>
 800da4e:	1c43      	adds	r3, r0, #1
 800da50:	89a3      	ldrh	r3, [r4, #12]
 800da52:	bf15      	itete	ne
 800da54:	6560      	strne	r0, [r4, #84]	@ 0x54
 800da56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800da5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800da5e:	81a3      	strheq	r3, [r4, #12]
 800da60:	bf18      	it	ne
 800da62:	81a3      	strhne	r3, [r4, #12]
 800da64:	bd10      	pop	{r4, pc}

0800da66 <__sclose>:
 800da66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da6a:	f000 b89d 	b.w	800dba8 <_close_r>

0800da6e <__swbuf_r>:
 800da6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da70:	460e      	mov	r6, r1
 800da72:	4614      	mov	r4, r2
 800da74:	4605      	mov	r5, r0
 800da76:	b118      	cbz	r0, 800da80 <__swbuf_r+0x12>
 800da78:	6a03      	ldr	r3, [r0, #32]
 800da7a:	b90b      	cbnz	r3, 800da80 <__swbuf_r+0x12>
 800da7c:	f7ff ff20 	bl	800d8c0 <__sinit>
 800da80:	69a3      	ldr	r3, [r4, #24]
 800da82:	60a3      	str	r3, [r4, #8]
 800da84:	89a3      	ldrh	r3, [r4, #12]
 800da86:	071a      	lsls	r2, r3, #28
 800da88:	d501      	bpl.n	800da8e <__swbuf_r+0x20>
 800da8a:	6923      	ldr	r3, [r4, #16]
 800da8c:	b943      	cbnz	r3, 800daa0 <__swbuf_r+0x32>
 800da8e:	4621      	mov	r1, r4
 800da90:	4628      	mov	r0, r5
 800da92:	f000 f82b 	bl	800daec <__swsetup_r>
 800da96:	b118      	cbz	r0, 800daa0 <__swbuf_r+0x32>
 800da98:	f04f 37ff 	mov.w	r7, #4294967295
 800da9c:	4638      	mov	r0, r7
 800da9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800daa0:	6823      	ldr	r3, [r4, #0]
 800daa2:	6922      	ldr	r2, [r4, #16]
 800daa4:	1a98      	subs	r0, r3, r2
 800daa6:	6963      	ldr	r3, [r4, #20]
 800daa8:	b2f6      	uxtb	r6, r6
 800daaa:	4283      	cmp	r3, r0
 800daac:	4637      	mov	r7, r6
 800daae:	dc05      	bgt.n	800dabc <__swbuf_r+0x4e>
 800dab0:	4621      	mov	r1, r4
 800dab2:	4628      	mov	r0, r5
 800dab4:	f000 fa68 	bl	800df88 <_fflush_r>
 800dab8:	2800      	cmp	r0, #0
 800daba:	d1ed      	bne.n	800da98 <__swbuf_r+0x2a>
 800dabc:	68a3      	ldr	r3, [r4, #8]
 800dabe:	3b01      	subs	r3, #1
 800dac0:	60a3      	str	r3, [r4, #8]
 800dac2:	6823      	ldr	r3, [r4, #0]
 800dac4:	1c5a      	adds	r2, r3, #1
 800dac6:	6022      	str	r2, [r4, #0]
 800dac8:	701e      	strb	r6, [r3, #0]
 800daca:	6962      	ldr	r2, [r4, #20]
 800dacc:	1c43      	adds	r3, r0, #1
 800dace:	429a      	cmp	r2, r3
 800dad0:	d004      	beq.n	800dadc <__swbuf_r+0x6e>
 800dad2:	89a3      	ldrh	r3, [r4, #12]
 800dad4:	07db      	lsls	r3, r3, #31
 800dad6:	d5e1      	bpl.n	800da9c <__swbuf_r+0x2e>
 800dad8:	2e0a      	cmp	r6, #10
 800dada:	d1df      	bne.n	800da9c <__swbuf_r+0x2e>
 800dadc:	4621      	mov	r1, r4
 800dade:	4628      	mov	r0, r5
 800dae0:	f000 fa52 	bl	800df88 <_fflush_r>
 800dae4:	2800      	cmp	r0, #0
 800dae6:	d0d9      	beq.n	800da9c <__swbuf_r+0x2e>
 800dae8:	e7d6      	b.n	800da98 <__swbuf_r+0x2a>
	...

0800daec <__swsetup_r>:
 800daec:	b538      	push	{r3, r4, r5, lr}
 800daee:	4b29      	ldr	r3, [pc, #164]	@ (800db94 <__swsetup_r+0xa8>)
 800daf0:	4605      	mov	r5, r0
 800daf2:	6818      	ldr	r0, [r3, #0]
 800daf4:	460c      	mov	r4, r1
 800daf6:	b118      	cbz	r0, 800db00 <__swsetup_r+0x14>
 800daf8:	6a03      	ldr	r3, [r0, #32]
 800dafa:	b90b      	cbnz	r3, 800db00 <__swsetup_r+0x14>
 800dafc:	f7ff fee0 	bl	800d8c0 <__sinit>
 800db00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db04:	0719      	lsls	r1, r3, #28
 800db06:	d422      	bmi.n	800db4e <__swsetup_r+0x62>
 800db08:	06da      	lsls	r2, r3, #27
 800db0a:	d407      	bmi.n	800db1c <__swsetup_r+0x30>
 800db0c:	2209      	movs	r2, #9
 800db0e:	602a      	str	r2, [r5, #0]
 800db10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db14:	81a3      	strh	r3, [r4, #12]
 800db16:	f04f 30ff 	mov.w	r0, #4294967295
 800db1a:	e033      	b.n	800db84 <__swsetup_r+0x98>
 800db1c:	0758      	lsls	r0, r3, #29
 800db1e:	d512      	bpl.n	800db46 <__swsetup_r+0x5a>
 800db20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db22:	b141      	cbz	r1, 800db36 <__swsetup_r+0x4a>
 800db24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db28:	4299      	cmp	r1, r3
 800db2a:	d002      	beq.n	800db32 <__swsetup_r+0x46>
 800db2c:	4628      	mov	r0, r5
 800db2e:	f000 f8af 	bl	800dc90 <_free_r>
 800db32:	2300      	movs	r3, #0
 800db34:	6363      	str	r3, [r4, #52]	@ 0x34
 800db36:	89a3      	ldrh	r3, [r4, #12]
 800db38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800db3c:	81a3      	strh	r3, [r4, #12]
 800db3e:	2300      	movs	r3, #0
 800db40:	6063      	str	r3, [r4, #4]
 800db42:	6923      	ldr	r3, [r4, #16]
 800db44:	6023      	str	r3, [r4, #0]
 800db46:	89a3      	ldrh	r3, [r4, #12]
 800db48:	f043 0308 	orr.w	r3, r3, #8
 800db4c:	81a3      	strh	r3, [r4, #12]
 800db4e:	6923      	ldr	r3, [r4, #16]
 800db50:	b94b      	cbnz	r3, 800db66 <__swsetup_r+0x7a>
 800db52:	89a3      	ldrh	r3, [r4, #12]
 800db54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800db58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db5c:	d003      	beq.n	800db66 <__swsetup_r+0x7a>
 800db5e:	4621      	mov	r1, r4
 800db60:	4628      	mov	r0, r5
 800db62:	f000 fa5f 	bl	800e024 <__smakebuf_r>
 800db66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db6a:	f013 0201 	ands.w	r2, r3, #1
 800db6e:	d00a      	beq.n	800db86 <__swsetup_r+0x9a>
 800db70:	2200      	movs	r2, #0
 800db72:	60a2      	str	r2, [r4, #8]
 800db74:	6962      	ldr	r2, [r4, #20]
 800db76:	4252      	negs	r2, r2
 800db78:	61a2      	str	r2, [r4, #24]
 800db7a:	6922      	ldr	r2, [r4, #16]
 800db7c:	b942      	cbnz	r2, 800db90 <__swsetup_r+0xa4>
 800db7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800db82:	d1c5      	bne.n	800db10 <__swsetup_r+0x24>
 800db84:	bd38      	pop	{r3, r4, r5, pc}
 800db86:	0799      	lsls	r1, r3, #30
 800db88:	bf58      	it	pl
 800db8a:	6962      	ldrpl	r2, [r4, #20]
 800db8c:	60a2      	str	r2, [r4, #8]
 800db8e:	e7f4      	b.n	800db7a <__swsetup_r+0x8e>
 800db90:	2000      	movs	r0, #0
 800db92:	e7f7      	b.n	800db84 <__swsetup_r+0x98>
 800db94:	20000190 	.word	0x20000190

0800db98 <memset>:
 800db98:	4402      	add	r2, r0
 800db9a:	4603      	mov	r3, r0
 800db9c:	4293      	cmp	r3, r2
 800db9e:	d100      	bne.n	800dba2 <memset+0xa>
 800dba0:	4770      	bx	lr
 800dba2:	f803 1b01 	strb.w	r1, [r3], #1
 800dba6:	e7f9      	b.n	800db9c <memset+0x4>

0800dba8 <_close_r>:
 800dba8:	b538      	push	{r3, r4, r5, lr}
 800dbaa:	4d06      	ldr	r5, [pc, #24]	@ (800dbc4 <_close_r+0x1c>)
 800dbac:	2300      	movs	r3, #0
 800dbae:	4604      	mov	r4, r0
 800dbb0:	4608      	mov	r0, r1
 800dbb2:	602b      	str	r3, [r5, #0]
 800dbb4:	f7f3 ffdf 	bl	8001b76 <_close>
 800dbb8:	1c43      	adds	r3, r0, #1
 800dbba:	d102      	bne.n	800dbc2 <_close_r+0x1a>
 800dbbc:	682b      	ldr	r3, [r5, #0]
 800dbbe:	b103      	cbz	r3, 800dbc2 <_close_r+0x1a>
 800dbc0:	6023      	str	r3, [r4, #0]
 800dbc2:	bd38      	pop	{r3, r4, r5, pc}
 800dbc4:	2000199c 	.word	0x2000199c

0800dbc8 <_lseek_r>:
 800dbc8:	b538      	push	{r3, r4, r5, lr}
 800dbca:	4d07      	ldr	r5, [pc, #28]	@ (800dbe8 <_lseek_r+0x20>)
 800dbcc:	4604      	mov	r4, r0
 800dbce:	4608      	mov	r0, r1
 800dbd0:	4611      	mov	r1, r2
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	602a      	str	r2, [r5, #0]
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	f7f3 fff4 	bl	8001bc4 <_lseek>
 800dbdc:	1c43      	adds	r3, r0, #1
 800dbde:	d102      	bne.n	800dbe6 <_lseek_r+0x1e>
 800dbe0:	682b      	ldr	r3, [r5, #0]
 800dbe2:	b103      	cbz	r3, 800dbe6 <_lseek_r+0x1e>
 800dbe4:	6023      	str	r3, [r4, #0]
 800dbe6:	bd38      	pop	{r3, r4, r5, pc}
 800dbe8:	2000199c 	.word	0x2000199c

0800dbec <_read_r>:
 800dbec:	b538      	push	{r3, r4, r5, lr}
 800dbee:	4d07      	ldr	r5, [pc, #28]	@ (800dc0c <_read_r+0x20>)
 800dbf0:	4604      	mov	r4, r0
 800dbf2:	4608      	mov	r0, r1
 800dbf4:	4611      	mov	r1, r2
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	602a      	str	r2, [r5, #0]
 800dbfa:	461a      	mov	r2, r3
 800dbfc:	f7f3 ff82 	bl	8001b04 <_read>
 800dc00:	1c43      	adds	r3, r0, #1
 800dc02:	d102      	bne.n	800dc0a <_read_r+0x1e>
 800dc04:	682b      	ldr	r3, [r5, #0]
 800dc06:	b103      	cbz	r3, 800dc0a <_read_r+0x1e>
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	bd38      	pop	{r3, r4, r5, pc}
 800dc0c:	2000199c 	.word	0x2000199c

0800dc10 <_write_r>:
 800dc10:	b538      	push	{r3, r4, r5, lr}
 800dc12:	4d07      	ldr	r5, [pc, #28]	@ (800dc30 <_write_r+0x20>)
 800dc14:	4604      	mov	r4, r0
 800dc16:	4608      	mov	r0, r1
 800dc18:	4611      	mov	r1, r2
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	602a      	str	r2, [r5, #0]
 800dc1e:	461a      	mov	r2, r3
 800dc20:	f7f3 ff8d 	bl	8001b3e <_write>
 800dc24:	1c43      	adds	r3, r0, #1
 800dc26:	d102      	bne.n	800dc2e <_write_r+0x1e>
 800dc28:	682b      	ldr	r3, [r5, #0]
 800dc2a:	b103      	cbz	r3, 800dc2e <_write_r+0x1e>
 800dc2c:	6023      	str	r3, [r4, #0]
 800dc2e:	bd38      	pop	{r3, r4, r5, pc}
 800dc30:	2000199c 	.word	0x2000199c

0800dc34 <__errno>:
 800dc34:	4b01      	ldr	r3, [pc, #4]	@ (800dc3c <__errno+0x8>)
 800dc36:	6818      	ldr	r0, [r3, #0]
 800dc38:	4770      	bx	lr
 800dc3a:	bf00      	nop
 800dc3c:	20000190 	.word	0x20000190

0800dc40 <__libc_init_array>:
 800dc40:	b570      	push	{r4, r5, r6, lr}
 800dc42:	4d0d      	ldr	r5, [pc, #52]	@ (800dc78 <__libc_init_array+0x38>)
 800dc44:	4c0d      	ldr	r4, [pc, #52]	@ (800dc7c <__libc_init_array+0x3c>)
 800dc46:	1b64      	subs	r4, r4, r5
 800dc48:	10a4      	asrs	r4, r4, #2
 800dc4a:	2600      	movs	r6, #0
 800dc4c:	42a6      	cmp	r6, r4
 800dc4e:	d109      	bne.n	800dc64 <__libc_init_array+0x24>
 800dc50:	4d0b      	ldr	r5, [pc, #44]	@ (800dc80 <__libc_init_array+0x40>)
 800dc52:	4c0c      	ldr	r4, [pc, #48]	@ (800dc84 <__libc_init_array+0x44>)
 800dc54:	f000 fa54 	bl	800e100 <_init>
 800dc58:	1b64      	subs	r4, r4, r5
 800dc5a:	10a4      	asrs	r4, r4, #2
 800dc5c:	2600      	movs	r6, #0
 800dc5e:	42a6      	cmp	r6, r4
 800dc60:	d105      	bne.n	800dc6e <__libc_init_array+0x2e>
 800dc62:	bd70      	pop	{r4, r5, r6, pc}
 800dc64:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc68:	4798      	blx	r3
 800dc6a:	3601      	adds	r6, #1
 800dc6c:	e7ee      	b.n	800dc4c <__libc_init_array+0xc>
 800dc6e:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc72:	4798      	blx	r3
 800dc74:	3601      	adds	r6, #1
 800dc76:	e7f2      	b.n	800dc5e <__libc_init_array+0x1e>
 800dc78:	0800e260 	.word	0x0800e260
 800dc7c:	0800e260 	.word	0x0800e260
 800dc80:	0800e260 	.word	0x0800e260
 800dc84:	0800e264 	.word	0x0800e264

0800dc88 <__retarget_lock_init_recursive>:
 800dc88:	4770      	bx	lr

0800dc8a <__retarget_lock_acquire_recursive>:
 800dc8a:	4770      	bx	lr

0800dc8c <__retarget_lock_release_recursive>:
 800dc8c:	4770      	bx	lr
	...

0800dc90 <_free_r>:
 800dc90:	b538      	push	{r3, r4, r5, lr}
 800dc92:	4605      	mov	r5, r0
 800dc94:	2900      	cmp	r1, #0
 800dc96:	d041      	beq.n	800dd1c <_free_r+0x8c>
 800dc98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc9c:	1f0c      	subs	r4, r1, #4
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	bfb8      	it	lt
 800dca2:	18e4      	addlt	r4, r4, r3
 800dca4:	f000 f8e0 	bl	800de68 <__malloc_lock>
 800dca8:	4a1d      	ldr	r2, [pc, #116]	@ (800dd20 <_free_r+0x90>)
 800dcaa:	6813      	ldr	r3, [r2, #0]
 800dcac:	b933      	cbnz	r3, 800dcbc <_free_r+0x2c>
 800dcae:	6063      	str	r3, [r4, #4]
 800dcb0:	6014      	str	r4, [r2, #0]
 800dcb2:	4628      	mov	r0, r5
 800dcb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dcb8:	f000 b8dc 	b.w	800de74 <__malloc_unlock>
 800dcbc:	42a3      	cmp	r3, r4
 800dcbe:	d908      	bls.n	800dcd2 <_free_r+0x42>
 800dcc0:	6820      	ldr	r0, [r4, #0]
 800dcc2:	1821      	adds	r1, r4, r0
 800dcc4:	428b      	cmp	r3, r1
 800dcc6:	bf01      	itttt	eq
 800dcc8:	6819      	ldreq	r1, [r3, #0]
 800dcca:	685b      	ldreq	r3, [r3, #4]
 800dccc:	1809      	addeq	r1, r1, r0
 800dcce:	6021      	streq	r1, [r4, #0]
 800dcd0:	e7ed      	b.n	800dcae <_free_r+0x1e>
 800dcd2:	461a      	mov	r2, r3
 800dcd4:	685b      	ldr	r3, [r3, #4]
 800dcd6:	b10b      	cbz	r3, 800dcdc <_free_r+0x4c>
 800dcd8:	42a3      	cmp	r3, r4
 800dcda:	d9fa      	bls.n	800dcd2 <_free_r+0x42>
 800dcdc:	6811      	ldr	r1, [r2, #0]
 800dcde:	1850      	adds	r0, r2, r1
 800dce0:	42a0      	cmp	r0, r4
 800dce2:	d10b      	bne.n	800dcfc <_free_r+0x6c>
 800dce4:	6820      	ldr	r0, [r4, #0]
 800dce6:	4401      	add	r1, r0
 800dce8:	1850      	adds	r0, r2, r1
 800dcea:	4283      	cmp	r3, r0
 800dcec:	6011      	str	r1, [r2, #0]
 800dcee:	d1e0      	bne.n	800dcb2 <_free_r+0x22>
 800dcf0:	6818      	ldr	r0, [r3, #0]
 800dcf2:	685b      	ldr	r3, [r3, #4]
 800dcf4:	6053      	str	r3, [r2, #4]
 800dcf6:	4408      	add	r0, r1
 800dcf8:	6010      	str	r0, [r2, #0]
 800dcfa:	e7da      	b.n	800dcb2 <_free_r+0x22>
 800dcfc:	d902      	bls.n	800dd04 <_free_r+0x74>
 800dcfe:	230c      	movs	r3, #12
 800dd00:	602b      	str	r3, [r5, #0]
 800dd02:	e7d6      	b.n	800dcb2 <_free_r+0x22>
 800dd04:	6820      	ldr	r0, [r4, #0]
 800dd06:	1821      	adds	r1, r4, r0
 800dd08:	428b      	cmp	r3, r1
 800dd0a:	bf04      	itt	eq
 800dd0c:	6819      	ldreq	r1, [r3, #0]
 800dd0e:	685b      	ldreq	r3, [r3, #4]
 800dd10:	6063      	str	r3, [r4, #4]
 800dd12:	bf04      	itt	eq
 800dd14:	1809      	addeq	r1, r1, r0
 800dd16:	6021      	streq	r1, [r4, #0]
 800dd18:	6054      	str	r4, [r2, #4]
 800dd1a:	e7ca      	b.n	800dcb2 <_free_r+0x22>
 800dd1c:	bd38      	pop	{r3, r4, r5, pc}
 800dd1e:	bf00      	nop
 800dd20:	200019a8 	.word	0x200019a8

0800dd24 <sbrk_aligned>:
 800dd24:	b570      	push	{r4, r5, r6, lr}
 800dd26:	4e0f      	ldr	r6, [pc, #60]	@ (800dd64 <sbrk_aligned+0x40>)
 800dd28:	460c      	mov	r4, r1
 800dd2a:	6831      	ldr	r1, [r6, #0]
 800dd2c:	4605      	mov	r5, r0
 800dd2e:	b911      	cbnz	r1, 800dd36 <sbrk_aligned+0x12>
 800dd30:	f000 f9d6 	bl	800e0e0 <_sbrk_r>
 800dd34:	6030      	str	r0, [r6, #0]
 800dd36:	4621      	mov	r1, r4
 800dd38:	4628      	mov	r0, r5
 800dd3a:	f000 f9d1 	bl	800e0e0 <_sbrk_r>
 800dd3e:	1c43      	adds	r3, r0, #1
 800dd40:	d103      	bne.n	800dd4a <sbrk_aligned+0x26>
 800dd42:	f04f 34ff 	mov.w	r4, #4294967295
 800dd46:	4620      	mov	r0, r4
 800dd48:	bd70      	pop	{r4, r5, r6, pc}
 800dd4a:	1cc4      	adds	r4, r0, #3
 800dd4c:	f024 0403 	bic.w	r4, r4, #3
 800dd50:	42a0      	cmp	r0, r4
 800dd52:	d0f8      	beq.n	800dd46 <sbrk_aligned+0x22>
 800dd54:	1a21      	subs	r1, r4, r0
 800dd56:	4628      	mov	r0, r5
 800dd58:	f000 f9c2 	bl	800e0e0 <_sbrk_r>
 800dd5c:	3001      	adds	r0, #1
 800dd5e:	d1f2      	bne.n	800dd46 <sbrk_aligned+0x22>
 800dd60:	e7ef      	b.n	800dd42 <sbrk_aligned+0x1e>
 800dd62:	bf00      	nop
 800dd64:	200019a4 	.word	0x200019a4

0800dd68 <_malloc_r>:
 800dd68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd6c:	1ccd      	adds	r5, r1, #3
 800dd6e:	f025 0503 	bic.w	r5, r5, #3
 800dd72:	3508      	adds	r5, #8
 800dd74:	2d0c      	cmp	r5, #12
 800dd76:	bf38      	it	cc
 800dd78:	250c      	movcc	r5, #12
 800dd7a:	2d00      	cmp	r5, #0
 800dd7c:	4606      	mov	r6, r0
 800dd7e:	db01      	blt.n	800dd84 <_malloc_r+0x1c>
 800dd80:	42a9      	cmp	r1, r5
 800dd82:	d904      	bls.n	800dd8e <_malloc_r+0x26>
 800dd84:	230c      	movs	r3, #12
 800dd86:	6033      	str	r3, [r6, #0]
 800dd88:	2000      	movs	r0, #0
 800dd8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800de64 <_malloc_r+0xfc>
 800dd92:	f000 f869 	bl	800de68 <__malloc_lock>
 800dd96:	f8d8 3000 	ldr.w	r3, [r8]
 800dd9a:	461c      	mov	r4, r3
 800dd9c:	bb44      	cbnz	r4, 800ddf0 <_malloc_r+0x88>
 800dd9e:	4629      	mov	r1, r5
 800dda0:	4630      	mov	r0, r6
 800dda2:	f7ff ffbf 	bl	800dd24 <sbrk_aligned>
 800dda6:	1c43      	adds	r3, r0, #1
 800dda8:	4604      	mov	r4, r0
 800ddaa:	d158      	bne.n	800de5e <_malloc_r+0xf6>
 800ddac:	f8d8 4000 	ldr.w	r4, [r8]
 800ddb0:	4627      	mov	r7, r4
 800ddb2:	2f00      	cmp	r7, #0
 800ddb4:	d143      	bne.n	800de3e <_malloc_r+0xd6>
 800ddb6:	2c00      	cmp	r4, #0
 800ddb8:	d04b      	beq.n	800de52 <_malloc_r+0xea>
 800ddba:	6823      	ldr	r3, [r4, #0]
 800ddbc:	4639      	mov	r1, r7
 800ddbe:	4630      	mov	r0, r6
 800ddc0:	eb04 0903 	add.w	r9, r4, r3
 800ddc4:	f000 f98c 	bl	800e0e0 <_sbrk_r>
 800ddc8:	4581      	cmp	r9, r0
 800ddca:	d142      	bne.n	800de52 <_malloc_r+0xea>
 800ddcc:	6821      	ldr	r1, [r4, #0]
 800ddce:	1a6d      	subs	r5, r5, r1
 800ddd0:	4629      	mov	r1, r5
 800ddd2:	4630      	mov	r0, r6
 800ddd4:	f7ff ffa6 	bl	800dd24 <sbrk_aligned>
 800ddd8:	3001      	adds	r0, #1
 800ddda:	d03a      	beq.n	800de52 <_malloc_r+0xea>
 800dddc:	6823      	ldr	r3, [r4, #0]
 800ddde:	442b      	add	r3, r5
 800dde0:	6023      	str	r3, [r4, #0]
 800dde2:	f8d8 3000 	ldr.w	r3, [r8]
 800dde6:	685a      	ldr	r2, [r3, #4]
 800dde8:	bb62      	cbnz	r2, 800de44 <_malloc_r+0xdc>
 800ddea:	f8c8 7000 	str.w	r7, [r8]
 800ddee:	e00f      	b.n	800de10 <_malloc_r+0xa8>
 800ddf0:	6822      	ldr	r2, [r4, #0]
 800ddf2:	1b52      	subs	r2, r2, r5
 800ddf4:	d420      	bmi.n	800de38 <_malloc_r+0xd0>
 800ddf6:	2a0b      	cmp	r2, #11
 800ddf8:	d917      	bls.n	800de2a <_malloc_r+0xc2>
 800ddfa:	1961      	adds	r1, r4, r5
 800ddfc:	42a3      	cmp	r3, r4
 800ddfe:	6025      	str	r5, [r4, #0]
 800de00:	bf18      	it	ne
 800de02:	6059      	strne	r1, [r3, #4]
 800de04:	6863      	ldr	r3, [r4, #4]
 800de06:	bf08      	it	eq
 800de08:	f8c8 1000 	streq.w	r1, [r8]
 800de0c:	5162      	str	r2, [r4, r5]
 800de0e:	604b      	str	r3, [r1, #4]
 800de10:	4630      	mov	r0, r6
 800de12:	f000 f82f 	bl	800de74 <__malloc_unlock>
 800de16:	f104 000b 	add.w	r0, r4, #11
 800de1a:	1d23      	adds	r3, r4, #4
 800de1c:	f020 0007 	bic.w	r0, r0, #7
 800de20:	1ac2      	subs	r2, r0, r3
 800de22:	bf1c      	itt	ne
 800de24:	1a1b      	subne	r3, r3, r0
 800de26:	50a3      	strne	r3, [r4, r2]
 800de28:	e7af      	b.n	800dd8a <_malloc_r+0x22>
 800de2a:	6862      	ldr	r2, [r4, #4]
 800de2c:	42a3      	cmp	r3, r4
 800de2e:	bf0c      	ite	eq
 800de30:	f8c8 2000 	streq.w	r2, [r8]
 800de34:	605a      	strne	r2, [r3, #4]
 800de36:	e7eb      	b.n	800de10 <_malloc_r+0xa8>
 800de38:	4623      	mov	r3, r4
 800de3a:	6864      	ldr	r4, [r4, #4]
 800de3c:	e7ae      	b.n	800dd9c <_malloc_r+0x34>
 800de3e:	463c      	mov	r4, r7
 800de40:	687f      	ldr	r7, [r7, #4]
 800de42:	e7b6      	b.n	800ddb2 <_malloc_r+0x4a>
 800de44:	461a      	mov	r2, r3
 800de46:	685b      	ldr	r3, [r3, #4]
 800de48:	42a3      	cmp	r3, r4
 800de4a:	d1fb      	bne.n	800de44 <_malloc_r+0xdc>
 800de4c:	2300      	movs	r3, #0
 800de4e:	6053      	str	r3, [r2, #4]
 800de50:	e7de      	b.n	800de10 <_malloc_r+0xa8>
 800de52:	230c      	movs	r3, #12
 800de54:	6033      	str	r3, [r6, #0]
 800de56:	4630      	mov	r0, r6
 800de58:	f000 f80c 	bl	800de74 <__malloc_unlock>
 800de5c:	e794      	b.n	800dd88 <_malloc_r+0x20>
 800de5e:	6005      	str	r5, [r0, #0]
 800de60:	e7d6      	b.n	800de10 <_malloc_r+0xa8>
 800de62:	bf00      	nop
 800de64:	200019a8 	.word	0x200019a8

0800de68 <__malloc_lock>:
 800de68:	4801      	ldr	r0, [pc, #4]	@ (800de70 <__malloc_lock+0x8>)
 800de6a:	f7ff bf0e 	b.w	800dc8a <__retarget_lock_acquire_recursive>
 800de6e:	bf00      	nop
 800de70:	200019a0 	.word	0x200019a0

0800de74 <__malloc_unlock>:
 800de74:	4801      	ldr	r0, [pc, #4]	@ (800de7c <__malloc_unlock+0x8>)
 800de76:	f7ff bf09 	b.w	800dc8c <__retarget_lock_release_recursive>
 800de7a:	bf00      	nop
 800de7c:	200019a0 	.word	0x200019a0

0800de80 <__sflush_r>:
 800de80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800de84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de88:	0716      	lsls	r6, r2, #28
 800de8a:	4605      	mov	r5, r0
 800de8c:	460c      	mov	r4, r1
 800de8e:	d454      	bmi.n	800df3a <__sflush_r+0xba>
 800de90:	684b      	ldr	r3, [r1, #4]
 800de92:	2b00      	cmp	r3, #0
 800de94:	dc02      	bgt.n	800de9c <__sflush_r+0x1c>
 800de96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de98:	2b00      	cmp	r3, #0
 800de9a:	dd48      	ble.n	800df2e <__sflush_r+0xae>
 800de9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de9e:	2e00      	cmp	r6, #0
 800dea0:	d045      	beq.n	800df2e <__sflush_r+0xae>
 800dea2:	2300      	movs	r3, #0
 800dea4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dea8:	682f      	ldr	r7, [r5, #0]
 800deaa:	6a21      	ldr	r1, [r4, #32]
 800deac:	602b      	str	r3, [r5, #0]
 800deae:	d030      	beq.n	800df12 <__sflush_r+0x92>
 800deb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800deb2:	89a3      	ldrh	r3, [r4, #12]
 800deb4:	0759      	lsls	r1, r3, #29
 800deb6:	d505      	bpl.n	800dec4 <__sflush_r+0x44>
 800deb8:	6863      	ldr	r3, [r4, #4]
 800deba:	1ad2      	subs	r2, r2, r3
 800debc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800debe:	b10b      	cbz	r3, 800dec4 <__sflush_r+0x44>
 800dec0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dec2:	1ad2      	subs	r2, r2, r3
 800dec4:	2300      	movs	r3, #0
 800dec6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dec8:	6a21      	ldr	r1, [r4, #32]
 800deca:	4628      	mov	r0, r5
 800decc:	47b0      	blx	r6
 800dece:	1c43      	adds	r3, r0, #1
 800ded0:	89a3      	ldrh	r3, [r4, #12]
 800ded2:	d106      	bne.n	800dee2 <__sflush_r+0x62>
 800ded4:	6829      	ldr	r1, [r5, #0]
 800ded6:	291d      	cmp	r1, #29
 800ded8:	d82b      	bhi.n	800df32 <__sflush_r+0xb2>
 800deda:	4a2a      	ldr	r2, [pc, #168]	@ (800df84 <__sflush_r+0x104>)
 800dedc:	40ca      	lsrs	r2, r1
 800dede:	07d6      	lsls	r6, r2, #31
 800dee0:	d527      	bpl.n	800df32 <__sflush_r+0xb2>
 800dee2:	2200      	movs	r2, #0
 800dee4:	6062      	str	r2, [r4, #4]
 800dee6:	04d9      	lsls	r1, r3, #19
 800dee8:	6922      	ldr	r2, [r4, #16]
 800deea:	6022      	str	r2, [r4, #0]
 800deec:	d504      	bpl.n	800def8 <__sflush_r+0x78>
 800deee:	1c42      	adds	r2, r0, #1
 800def0:	d101      	bne.n	800def6 <__sflush_r+0x76>
 800def2:	682b      	ldr	r3, [r5, #0]
 800def4:	b903      	cbnz	r3, 800def8 <__sflush_r+0x78>
 800def6:	6560      	str	r0, [r4, #84]	@ 0x54
 800def8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800defa:	602f      	str	r7, [r5, #0]
 800defc:	b1b9      	cbz	r1, 800df2e <__sflush_r+0xae>
 800defe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800df02:	4299      	cmp	r1, r3
 800df04:	d002      	beq.n	800df0c <__sflush_r+0x8c>
 800df06:	4628      	mov	r0, r5
 800df08:	f7ff fec2 	bl	800dc90 <_free_r>
 800df0c:	2300      	movs	r3, #0
 800df0e:	6363      	str	r3, [r4, #52]	@ 0x34
 800df10:	e00d      	b.n	800df2e <__sflush_r+0xae>
 800df12:	2301      	movs	r3, #1
 800df14:	4628      	mov	r0, r5
 800df16:	47b0      	blx	r6
 800df18:	4602      	mov	r2, r0
 800df1a:	1c50      	adds	r0, r2, #1
 800df1c:	d1c9      	bne.n	800deb2 <__sflush_r+0x32>
 800df1e:	682b      	ldr	r3, [r5, #0]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d0c6      	beq.n	800deb2 <__sflush_r+0x32>
 800df24:	2b1d      	cmp	r3, #29
 800df26:	d001      	beq.n	800df2c <__sflush_r+0xac>
 800df28:	2b16      	cmp	r3, #22
 800df2a:	d11e      	bne.n	800df6a <__sflush_r+0xea>
 800df2c:	602f      	str	r7, [r5, #0]
 800df2e:	2000      	movs	r0, #0
 800df30:	e022      	b.n	800df78 <__sflush_r+0xf8>
 800df32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df36:	b21b      	sxth	r3, r3
 800df38:	e01b      	b.n	800df72 <__sflush_r+0xf2>
 800df3a:	690f      	ldr	r7, [r1, #16]
 800df3c:	2f00      	cmp	r7, #0
 800df3e:	d0f6      	beq.n	800df2e <__sflush_r+0xae>
 800df40:	0793      	lsls	r3, r2, #30
 800df42:	680e      	ldr	r6, [r1, #0]
 800df44:	bf08      	it	eq
 800df46:	694b      	ldreq	r3, [r1, #20]
 800df48:	600f      	str	r7, [r1, #0]
 800df4a:	bf18      	it	ne
 800df4c:	2300      	movne	r3, #0
 800df4e:	eba6 0807 	sub.w	r8, r6, r7
 800df52:	608b      	str	r3, [r1, #8]
 800df54:	f1b8 0f00 	cmp.w	r8, #0
 800df58:	dde9      	ble.n	800df2e <__sflush_r+0xae>
 800df5a:	6a21      	ldr	r1, [r4, #32]
 800df5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df5e:	4643      	mov	r3, r8
 800df60:	463a      	mov	r2, r7
 800df62:	4628      	mov	r0, r5
 800df64:	47b0      	blx	r6
 800df66:	2800      	cmp	r0, #0
 800df68:	dc08      	bgt.n	800df7c <__sflush_r+0xfc>
 800df6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df72:	81a3      	strh	r3, [r4, #12]
 800df74:	f04f 30ff 	mov.w	r0, #4294967295
 800df78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df7c:	4407      	add	r7, r0
 800df7e:	eba8 0800 	sub.w	r8, r8, r0
 800df82:	e7e7      	b.n	800df54 <__sflush_r+0xd4>
 800df84:	20400001 	.word	0x20400001

0800df88 <_fflush_r>:
 800df88:	b538      	push	{r3, r4, r5, lr}
 800df8a:	690b      	ldr	r3, [r1, #16]
 800df8c:	4605      	mov	r5, r0
 800df8e:	460c      	mov	r4, r1
 800df90:	b913      	cbnz	r3, 800df98 <_fflush_r+0x10>
 800df92:	2500      	movs	r5, #0
 800df94:	4628      	mov	r0, r5
 800df96:	bd38      	pop	{r3, r4, r5, pc}
 800df98:	b118      	cbz	r0, 800dfa2 <_fflush_r+0x1a>
 800df9a:	6a03      	ldr	r3, [r0, #32]
 800df9c:	b90b      	cbnz	r3, 800dfa2 <_fflush_r+0x1a>
 800df9e:	f7ff fc8f 	bl	800d8c0 <__sinit>
 800dfa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d0f3      	beq.n	800df92 <_fflush_r+0xa>
 800dfaa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dfac:	07d0      	lsls	r0, r2, #31
 800dfae:	d404      	bmi.n	800dfba <_fflush_r+0x32>
 800dfb0:	0599      	lsls	r1, r3, #22
 800dfb2:	d402      	bmi.n	800dfba <_fflush_r+0x32>
 800dfb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dfb6:	f7ff fe68 	bl	800dc8a <__retarget_lock_acquire_recursive>
 800dfba:	4628      	mov	r0, r5
 800dfbc:	4621      	mov	r1, r4
 800dfbe:	f7ff ff5f 	bl	800de80 <__sflush_r>
 800dfc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dfc4:	07da      	lsls	r2, r3, #31
 800dfc6:	4605      	mov	r5, r0
 800dfc8:	d4e4      	bmi.n	800df94 <_fflush_r+0xc>
 800dfca:	89a3      	ldrh	r3, [r4, #12]
 800dfcc:	059b      	lsls	r3, r3, #22
 800dfce:	d4e1      	bmi.n	800df94 <_fflush_r+0xc>
 800dfd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dfd2:	f7ff fe5b 	bl	800dc8c <__retarget_lock_release_recursive>
 800dfd6:	e7dd      	b.n	800df94 <_fflush_r+0xc>

0800dfd8 <__swhatbuf_r>:
 800dfd8:	b570      	push	{r4, r5, r6, lr}
 800dfda:	460c      	mov	r4, r1
 800dfdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfe0:	2900      	cmp	r1, #0
 800dfe2:	b096      	sub	sp, #88	@ 0x58
 800dfe4:	4615      	mov	r5, r2
 800dfe6:	461e      	mov	r6, r3
 800dfe8:	da0d      	bge.n	800e006 <__swhatbuf_r+0x2e>
 800dfea:	89a3      	ldrh	r3, [r4, #12]
 800dfec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dff0:	f04f 0100 	mov.w	r1, #0
 800dff4:	bf14      	ite	ne
 800dff6:	2340      	movne	r3, #64	@ 0x40
 800dff8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dffc:	2000      	movs	r0, #0
 800dffe:	6031      	str	r1, [r6, #0]
 800e000:	602b      	str	r3, [r5, #0]
 800e002:	b016      	add	sp, #88	@ 0x58
 800e004:	bd70      	pop	{r4, r5, r6, pc}
 800e006:	466a      	mov	r2, sp
 800e008:	f000 f848 	bl	800e09c <_fstat_r>
 800e00c:	2800      	cmp	r0, #0
 800e00e:	dbec      	blt.n	800dfea <__swhatbuf_r+0x12>
 800e010:	9901      	ldr	r1, [sp, #4]
 800e012:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e016:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e01a:	4259      	negs	r1, r3
 800e01c:	4159      	adcs	r1, r3
 800e01e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e022:	e7eb      	b.n	800dffc <__swhatbuf_r+0x24>

0800e024 <__smakebuf_r>:
 800e024:	898b      	ldrh	r3, [r1, #12]
 800e026:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e028:	079d      	lsls	r5, r3, #30
 800e02a:	4606      	mov	r6, r0
 800e02c:	460c      	mov	r4, r1
 800e02e:	d507      	bpl.n	800e040 <__smakebuf_r+0x1c>
 800e030:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e034:	6023      	str	r3, [r4, #0]
 800e036:	6123      	str	r3, [r4, #16]
 800e038:	2301      	movs	r3, #1
 800e03a:	6163      	str	r3, [r4, #20]
 800e03c:	b003      	add	sp, #12
 800e03e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e040:	ab01      	add	r3, sp, #4
 800e042:	466a      	mov	r2, sp
 800e044:	f7ff ffc8 	bl	800dfd8 <__swhatbuf_r>
 800e048:	9f00      	ldr	r7, [sp, #0]
 800e04a:	4605      	mov	r5, r0
 800e04c:	4639      	mov	r1, r7
 800e04e:	4630      	mov	r0, r6
 800e050:	f7ff fe8a 	bl	800dd68 <_malloc_r>
 800e054:	b948      	cbnz	r0, 800e06a <__smakebuf_r+0x46>
 800e056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e05a:	059a      	lsls	r2, r3, #22
 800e05c:	d4ee      	bmi.n	800e03c <__smakebuf_r+0x18>
 800e05e:	f023 0303 	bic.w	r3, r3, #3
 800e062:	f043 0302 	orr.w	r3, r3, #2
 800e066:	81a3      	strh	r3, [r4, #12]
 800e068:	e7e2      	b.n	800e030 <__smakebuf_r+0xc>
 800e06a:	89a3      	ldrh	r3, [r4, #12]
 800e06c:	6020      	str	r0, [r4, #0]
 800e06e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e072:	81a3      	strh	r3, [r4, #12]
 800e074:	9b01      	ldr	r3, [sp, #4]
 800e076:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e07a:	b15b      	cbz	r3, 800e094 <__smakebuf_r+0x70>
 800e07c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e080:	4630      	mov	r0, r6
 800e082:	f000 f81d 	bl	800e0c0 <_isatty_r>
 800e086:	b128      	cbz	r0, 800e094 <__smakebuf_r+0x70>
 800e088:	89a3      	ldrh	r3, [r4, #12]
 800e08a:	f023 0303 	bic.w	r3, r3, #3
 800e08e:	f043 0301 	orr.w	r3, r3, #1
 800e092:	81a3      	strh	r3, [r4, #12]
 800e094:	89a3      	ldrh	r3, [r4, #12]
 800e096:	431d      	orrs	r5, r3
 800e098:	81a5      	strh	r5, [r4, #12]
 800e09a:	e7cf      	b.n	800e03c <__smakebuf_r+0x18>

0800e09c <_fstat_r>:
 800e09c:	b538      	push	{r3, r4, r5, lr}
 800e09e:	4d07      	ldr	r5, [pc, #28]	@ (800e0bc <_fstat_r+0x20>)
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	4604      	mov	r4, r0
 800e0a4:	4608      	mov	r0, r1
 800e0a6:	4611      	mov	r1, r2
 800e0a8:	602b      	str	r3, [r5, #0]
 800e0aa:	f7f3 fd70 	bl	8001b8e <_fstat>
 800e0ae:	1c43      	adds	r3, r0, #1
 800e0b0:	d102      	bne.n	800e0b8 <_fstat_r+0x1c>
 800e0b2:	682b      	ldr	r3, [r5, #0]
 800e0b4:	b103      	cbz	r3, 800e0b8 <_fstat_r+0x1c>
 800e0b6:	6023      	str	r3, [r4, #0]
 800e0b8:	bd38      	pop	{r3, r4, r5, pc}
 800e0ba:	bf00      	nop
 800e0bc:	2000199c 	.word	0x2000199c

0800e0c0 <_isatty_r>:
 800e0c0:	b538      	push	{r3, r4, r5, lr}
 800e0c2:	4d06      	ldr	r5, [pc, #24]	@ (800e0dc <_isatty_r+0x1c>)
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	4604      	mov	r4, r0
 800e0c8:	4608      	mov	r0, r1
 800e0ca:	602b      	str	r3, [r5, #0]
 800e0cc:	f7f3 fd6f 	bl	8001bae <_isatty>
 800e0d0:	1c43      	adds	r3, r0, #1
 800e0d2:	d102      	bne.n	800e0da <_isatty_r+0x1a>
 800e0d4:	682b      	ldr	r3, [r5, #0]
 800e0d6:	b103      	cbz	r3, 800e0da <_isatty_r+0x1a>
 800e0d8:	6023      	str	r3, [r4, #0]
 800e0da:	bd38      	pop	{r3, r4, r5, pc}
 800e0dc:	2000199c 	.word	0x2000199c

0800e0e0 <_sbrk_r>:
 800e0e0:	b538      	push	{r3, r4, r5, lr}
 800e0e2:	4d06      	ldr	r5, [pc, #24]	@ (800e0fc <_sbrk_r+0x1c>)
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	4604      	mov	r4, r0
 800e0e8:	4608      	mov	r0, r1
 800e0ea:	602b      	str	r3, [r5, #0]
 800e0ec:	f7f3 fd78 	bl	8001be0 <_sbrk>
 800e0f0:	1c43      	adds	r3, r0, #1
 800e0f2:	d102      	bne.n	800e0fa <_sbrk_r+0x1a>
 800e0f4:	682b      	ldr	r3, [r5, #0]
 800e0f6:	b103      	cbz	r3, 800e0fa <_sbrk_r+0x1a>
 800e0f8:	6023      	str	r3, [r4, #0]
 800e0fa:	bd38      	pop	{r3, r4, r5, pc}
 800e0fc:	2000199c 	.word	0x2000199c

0800e100 <_init>:
 800e100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e102:	bf00      	nop
 800e104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e106:	bc08      	pop	{r3}
 800e108:	469e      	mov	lr, r3
 800e10a:	4770      	bx	lr

0800e10c <_fini>:
 800e10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e10e:	bf00      	nop
 800e110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e112:	bc08      	pop	{r3}
 800e114:	469e      	mov	lr, r3
 800e116:	4770      	bx	lr
