#Config file for L2 and memory and Decoupled Supply/Compute Queues

#Tile Configs
60,num_accels #num accelerators
60,num_IS #num intelligent storage tiles

#Technology
5,technology_node #tech node in nm, enter 5 or 14
5000,chip_freq #freq in MHz

#L2 Cache
0,ideal_cache   #set 1 for always cache hit
20480,cache_size_in_kb
6,cache_latency
8,cache_assoc
64,cache_linesize
8,cache_load_ports
8,cache_store_ports

#Memory
#Simple DRAM Model

1,SimpleDRAM #set 1 for simple dram model, 0 for DRAMSim
120,dram_bw #peak simple DRAM Bandwidth (GB/s)
200,dram_latency #minimum simple DRAM latency in cycles

4,mem_load_ports
4,mem_store_ports

#DESC
128,SAB_size 
128,SVB_size 
64,commBuff_size
512,commQ_size 
128,term_buffer_size 
3,desc_latency 

