-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Jul 24 16:12:23 2020
-- Host        : LAPTOP-6PEOUARA running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top Picture_R_Rom -prefix
--               Picture_R_Rom_ Picture_R_Rom_sim_netlist.vhdl
-- Design      : Picture_R_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end Picture_R_Rom_bindec;

architecture STRUCTURE of Picture_R_Rom_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end Picture_R_Rom_blk_mem_gen_mux;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end Picture_R_Rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FCFCFEFFFFFFFFFFFDFDFFFFFF81FFFFFFFEFBFBFFFFFFD9FFFFFFFCFCFEFFFF",
      INIT_01 => X"FFFFFFFFFFFDFCFCFFFFFEFEFFFEFCFEFFFFFFFDFBFBFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFEFFFCFCFFFFFFFFFFFFFFFFFEFEFEFCFCFEFEFFFFFFF2FFFFFFFFFEFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFF097DFFFFFFFFFFFFFFAD0CFFFFFFFEFEFEFEFEFFFFFFFF",
      INIT_04 => X"FFFFFCFBFFFFFEFEFFFFFCFEFFFFFCFFFEFDFCFFFFFFFFA1FFFFFFFEFEFEFEFF",
      INIT_05 => X"FFFFFCFDA5FFFFFFFFFFFFFBFFFFFCFCFEFFFFFFFF21327FFFFFFFFFFFFF7BFF",
      INIT_06 => X"FFFFFAFEF99F041CCFFFFFFFE8590044FBFFFFFFFFFFFEFCFFFFFFE92EFFFFFF",
      INIT_07 => X"FEFFFFFFFFFFFEFEFFFCFFFFFFFFFEFDFFFFF82BDFFFFFFFFFFFFFFEFEFEFFFF",
      INIT_08 => X"A572FAFFFEFCFCFFFFFFFEFCFFFFFFFFFF019D0B5BFFFFFFFEFF8A1FFFFFFDFE",
      INIT_09 => X"F8F1DA490D82FFAE2034BBEDF7FEFFFFFFFFFCFBFFFFFF11EAFDFEFF5AFFFEFB",
      INIT_0A => X"FFFFFFFEFBFEFFFFFFFCFCFAFCF9F0EC0FFFFEFFFFFFFFFEFEFEFFFFFFFEFFFA",
      INIT_0B => X"FBFCFDFFFFFFFEFEFFFFFEFEFC00EEDF08A8FFFEFFFFFF0AFDFFFBFCFFFFFFFF",
      INIT_0C => X"A4305909A1E8F2F7FCFFFFFFFEFCFCFEFFFFFF01FFFBFFFF0AFFFFFFFC00FEFA",
      INIT_0D => X"F8F9F76E706F6B6C666463690098FBFDFFFFFFFFFFFEFEFEFFFDFFFFFBF9F7F8",
      INIT_0E => X"FFFFFFFEFCFCFEFCF600F9F19F00E6FFFFF7FF07FFFDFFFFFFFFFEFEFFFFFFFF",
      INIT_0F => X"D3F5FDFEFFFFFFFFFCFCFEFEFFFDFF03FFFFFFFF06FFFFFFFF01FFFFFBFFFFFF",
      INIT_10 => X"4B4D4C4744464B494848F6FAFEFFFFFFFFFEFEFEFDFFFFFFFFFFFFFED63A062B",
      INIT_11 => X"FCFBFEFCF600FCFCF12214E2FFFBC200FEFFFFFFFFFFFFFFFFFFFFFFFBF9F451",
      INIT_12 => X"FFFCFCFCFFFFFFFFFEFEFD0FA6FFFFA57E4AEBE49E03FFFFFFFFFEFFFFFFFFFF",
      INIT_13 => X"FCFCFAFCFBF7F9FCFFFFFFFEFEFFFFFFFFFEFFFFFFFFFFA60C3CD0480B9FFFFF",
      INIT_14 => X"FC00FFFCFBE728087377006EF8FFFFFFFFFEFFFFFFFEFFFFFFFFFBFFFFFBFFFE",
      INIT_15 => X"FFFFFFFFFEFCFBDF00656800F449100D00BCF7FFFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FDFFFEFCFFFFFFFFFFFFFFFFFFFDFEFDFFCA2D109BEBEAEFA11356E7FFFCFBFC",
      INIT_17 => X"FDF9E37435336EE9F8FEFFFFFEFEFFFFFEFCFFFFFFFFFFFFFEFFFFFEFFFDFFFF",
      INIT_18 => X"FBFCFBF898454497F2F29F9BB6ECF9FCFFFBFCFCFFFFFFFFFFFFFFFFFE05FEFF",
      INIT_19 => X"FFFFFFFFFFFFFFFEFEFAFCFBF60022BDF5F8F5F7F7E24407F7FAFCFEFFFFFFFF",
      INIT_1A => X"F0F3F6F7F7FBFFFFFFFFFEFEFCFEFFFFFFFDFFFFFAFFFDFFFDFDFFFEFFFFFFFF",
      INIT_1B => X"FCF7F7F7FAFCFCFAF9F8FBFBFFFFFEFFFEFEFFFFFCFCFFFFF8CAF9FEFEF7FBFB",
      INIT_1C => X"FFFFFFFEFCFCFAFBF64EE5F7FFFFFFFFFCFBF14AFEFFFFFCFFFFFEFFFCFAFBFA",
      INIT_1D => X"FEFEFFFEFFFEFBFBFCFEFFFFFEFFFAFBFAFEFCFAFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FCFFF9FFFFFFFCFEFFFFFFFEFEFCFEFCFBFBFEFEFBF2F6F8FBFEFFFCF9F2FBFE",
      INIT_1F => X"FEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFEFAFAFBFBF8F6FFF8F9",
      INIT_20 => X"FCFBFBFBFEFFFFFFFDFFFF4B1AF8F7FBFFFFFEF8FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FEFEFCFFFFFFFFFDFEFEFEFCFBFBFEFEFB4820F9FCFBFAF9F7FBFDFFFFFFFEFE",
      INIT_22 => X"FF818083827D7D837CFFFF577EFFFFFFFFFBFAFBFDFAFC4A1FFFFEFCF7F8FFFF",
      INIT_23 => X"FEFEFEFFFFFEFF4C4AF7F8F8FEFFFEFFFFFFFFFFFFFFFFFFFEFEFEFFFFFBFFFF",
      INIT_24 => X"FFFFFEFEFEFEFEFEFCFCFEFCFA4F4DFEFAFFFFFFFFFFFFFFFEFFFFFEFCFBFCFE",
      INIT_25 => X"1C1C232223EEF12426F8FCFEFBFCFAFCFEFEFC4F51FFFFFFFCFEFFFFFFFFFFFD",
      INIT_26 => X"FFFDF9FBFBFCFCFFFFFFFFFFFFFBFAFCFBFBF9F9F9FBFEFFFFFFFFFEF8231F1B",
      INIT_27 => X"FFFFFEFEFEFEFEFCFBF9FCFFFFFFFFFFFFFFFFFAFEFDFFFFFFFFFFFFFEFEFEFE",
      INIT_28 => X"E7F1F0EAEAF9F9FEF9FCFEFEFAFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFEFFFFFF",
      INIT_29 => X"FFFFFFFFFFFF55FFFBFCFCFBFBF9F9F9FBFCFEFFFFFFFFFCF7E2E0DCDEDDDFDF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFF66B6D8D4FFFFFDFFFEFFFFFFFFFFFFFEFEFEFFFFFEFF",
      INIT_2B => X"FFFFFFFFFFFFFEFAFEFFFAFF78FFFFFFA6E2FFFF7DFFFFFFFFFCFBFEFFFFFEFE",
      INIT_2C => X"FFFF15FFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFAE5A393AFFFFFFFFFEFEFFFFFFFFFFFFFFFFFEFFFFEDFFFFFFFF",
      INIT_2E => X"FFFDFFFEFFFFFEFF09FFFFFE05424D9E0FFFFFFFFFFFFBFAFFFFFEFEFFFFFFFF",
      INIT_2F => X"FF6E48FFFFFFFFFFFFFFFFFFFEFFFFFFFF7A7D7F838681837F7E838079FFFFFF",
      INIT_30 => X"60594D4643425D5B54FFFFFFFFFFFCFEFFFFFFFFFFFFFF5C3462656161600AFF",
      INIT_31 => X"FEFFFFFF04FFFFFA00E8A0560859A6FFFFFEFCFCFFFFFFFFFFFFFFFF61675E61",
      INIT_32 => X"FFFFFFFFFFFFFEFEFFFEFFFAF6262520201C1E1D1F22232326F7FEFEFFFEFEFE",
      INIT_33 => X"99009B939CF4FFFFFFFFFBFBFFFFFFFFFFFFFFCC057E999499989BF56E05F0FF",
      INIT_34 => X"034D5148004D4CFF00A345F4F9FEFCFBFEFFFFFFFFFFFFFFA3A1A0969C9D9493",
      INIT_35 => X"FFFEFEFFFFFCFBFBF6EDE2E4E5DDE3E0DFE0DEE3ECF4FBFFFBFFFFFEFFFF5452",
      INIT_36 => X"EDF5FFFFFFFEFBFBFFFFFFFFFFFF70FE9F08E3E4E4EAEEEF42E2F9F9FFFFFFFF",
      INIT_37 => X"00A2ABFE00F2ECF2FBFFFAFEFEFEFFFFFFFFFFFC49F3EDEEF0B4E6EB9171E3E2",
      INIT_38 => X"FFFEFCFEFCFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFEFFFFFFADADA7009FAF",
      INIT_39 => X"FCFCFCFEFFFFFFFFFEF52C6CFB4F7AF3F4F7F3F9FCFAFBFCFFFFFFFFFFFFFFFF",
      INIT_3A => X"01F3FBFFFFFFFFFDFEFCFCFEFFFFFFFF4C6EFFFFFB00F8F67B98F5F4F4F9FBFE",
      INIT_3B => X"FF7482848583847B73FFFF557AFFFFF9FCFFFDFFFFFFA3FFF909FFFF03FFFEFE",
      INIT_3C => X"FFFFFFFFF8F7EA256AFBEEFFFFFFFFFEFFFEFEFDFFFFFFFFFFFFFFFFFEFFFEF7",
      INIT_3D => X"FFFFFEFFFEFCFCFEFFFFFFFFF80AA4FFFF07FFFFFF04FFFFFFFFFFFCFBFCFEFF",
      INIT_3E => X"1F1A1F1823F2F3292AF7FBFEFEFEFFFFFFFF07FDF9E0CDFF01E1FFFDE2F7A1FF",
      INIT_3F => X"F9F8F6EB4749D0FFFFFFFFFFFFFFFFFDFBFBFEFFFFFFFFFFFFFCFFFEF9251E1C",
      INIT_40 => X"FFFFFFFFFFFFFFF9F0D5009CFC11FFFFFF0EFFFFFFFFFFFEFEFFFFFFFFFFFFFE",
      INIT_41 => X"E8F1F1E7E5F4F6FEFFFFFCFFFFFD04FFFFFF04FF7C10FFFFFAFB02FBFEFDFFFF",
      INIT_42 => X"F07D1362ACD5E3E7DEF7FCFFFCFBFEFFFFFFFFFFFFFFFFFFFBE6E4DDDDDEDAE0",
      INIT_43 => X"FFFFFEF9F2EFDC48261185AEA50CACABA9FFFFFEFFFFFFFFFFFEFEFCFCFBF9F9",
      INIT_44 => X"FAFAFCF8FDFFFFFFFBFF01FFFCFE00FEF40AA6FFFFFA06FBFBFEFFFDFFFFFFFF",
      INIT_45 => X"000011151F2D2FFFFFFFFFFEFCFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB",
      INIT_46 => X"FCFEFA9E07006F7173006E4446F2F9FEFFFFFFFFFFFEFEFEFDFFFFFEFBFFF3A4",
      INIT_47 => X"FEFAFEFDFEFD009A939303FBF7E20DD0FFFF08FFFEFFFDFFFFFFFFFFFFFFFEFC",
      INIT_48 => X"E7EBE8FFFFFFFFFCFBFBFEFFFFFFFFFFFF5B595C5D5D615E5DFFFFFFFFFEFEFE",
      INIT_49 => X"E300F0F0F100EAEAE7F1F8FAFFFFFEFEFEFFFFFFFFFFFFFFFFDB73203C90BAE4",
      INIT_4A => X"FEFE004C4A4701FBF9F73905CEFF06FEFFFBFFFFFFFFFFFEFEFEFEFFFFFF5453",
      INIT_4B => X"FFFEFEFCFCFCFEFFFFFFFEF9F4463A3B3D3F260050FBFFFFFFFFFFFFFFFFFBF9",
      INIT_4C => X"FC00FBF9F9FBF9FEFEFCFBFBFEFFFFFFFFFFFFFF731296D5F4F3FBFEFEFFFFFF",
      INIT_4D => X"FAFE01FFFFF90090009304FAFEFAF9FEFFFFFFFEFBFBFEFFFF6250F3F902FFFF",
      INIT_4E => X"FEFEFEFEFDFFFBF8EEEAE2E0E2E2E06D90FAFFFBFFFFFFFFFFFFFBF8FBFE00FB",
      INIT_4F => X"FEFCFFFEFEFCFBFCFEFFFFFFFFFFFD524FDEEAEBF8FFFCFDFCFFFFFCFEFCFCFE",
      INIT_50 => X"FF1D69E7BB3200FBF7FBFCFAFCFEFFFFFBFBFEFFCE15FAF4F7003232260CFDFF",
      INIT_51 => X"FEFEFAFAF8F7F5F4F5F8F9FA06FFFDFFFFFFFFFFFEFBFCFEFEFB00FCFFFD03FF",
      INIT_52 => X"FEFEFFFFFFFFFFFFFEFB4645FBF9F4F2FCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FBF1BEF5F8F7FFFFFCFCFFFFFEFCFEFC00DEF8F2ED00BDBCBEBDFEFFFFFFFFFB",
      INIT_54 => X"FFFCFFFFFFFFFFF800FEFAFCFFFFFFFFFCFCFEFFFCFA02F7FDFE77F19C04F9FA",
      INIT_55 => X"FFFFFEFEFEFA48F5FAFFFBFAFEFDFFFFFEFFFFFFFFFFFFFFFFFFFFFEFEFEFEFF",
      INIT_56 => X"F8FCFFFFFFFEFFFFFFFFFFFC9EF5FBF9F243F1F3F7F7FFFFFFFEFFFEFEFFFFFF",
      INIT_57 => X"B1ABA81B00F2F7F8FEFEFCFEFFFFFFFFFCFA4AFBFDFEF9F74ECAFFFFFFFDF9F8",
      INIT_58 => X"FFFFE1FF7CFFFEFFFCFFFAFCFEFFC8FFFFFFFFFFFFFFFFFEFBFFFFFFFFADB1B3",
      INIT_59 => X"FFFFFFFFFFFFFFFF7AFAFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_5A => X"E3F7FBFCFEFEFBFCFFFFFFFFF9FAF7F9FC79A0FFFFFFFF73FFFEFFFEFFFFFFFF",
      INIT_5B => X"08FFFFFFFFFFFFFFFFFF0AFFFFFFFFFFFFFEFEFFFFFFFFFFFF1F171B1B100850",
      INIT_5C => X"FFFFFFFF8127E1FFFFFF8487AFD4E8F8FFFFFEFFFFFFFFFFFFFFFEFEFFFF1CFF",
      INIT_5D => X"FFFEFEFCFEFEFFFFFCF9F9F6F9E8505CC9FFFF02FCFFFFFFFCFFFFFFFFFFFFFF",
      INIT_5E => X"A2A8A1A6AAFF07FFFFFFFEFEFEFEFFFFFFFFFFFFFEE2E7DDDBD9E6FEFFFFFFFF",
      INIT_5F => X"F97A16E4FFFF004723001727FFFDFBFBFFFFFFFFFEFBFCFFFFFF07FF03A5A7AB",
      INIT_60 => X"FEFEFFFFFCFA94969193915809239F009A9798F8FBFCFCFFFFFFFEFEFFFFFCFB",
      INIT_61 => X"0AFF03FEFEFEFCFCFEFEFFFFFFFFFFFBF969F4F1ECF1FAFFA4FFFFFFFFFFFEFE",
      INIT_62 => X"A2FF00EDDBD8C804FFFDF9FAFFFFFFFFFCFBFCFFFFFF047000570A5D0A58075B",
      INIT_63 => X"FBFC4D4E4B474546240251004C474BFBF8FBFBFEFEFEFEFEFFFEFCF9F7F89F1E",
      INIT_64 => X"FFFEFCFEFFFFFFFFFFFFFDFCF80373FFFFFFFF7700F5FFFFFFFFFEFEFFFFFEFE",
      INIT_65 => X"F7F9FF06FFFFFFFFFFFFFFFFFFFEFFFFFFFBDB0000FF06FF00FE01FF04FF00FE",
      INIT_66 => X"FDFCFCF0114CF400F8FEFFFFFCF9FAF9FEFFFFFFFFFFFFFF76FEFB9A7EF800F8",
      INIT_67 => X"FFFFFFFFFFFBFFFEFBC43156EBEE263BA1F5F8FEFEFFFEFEFFFFFEFCFEFFFEFE",
      INIT_68 => X"FFF9FFFFFEFEFEFEFFFFFFFFFEF6D72400FF01FE00FD01FF06FF03FFFFFFFEFF",
      INIT_69 => X"22B9F74CFFFFFFFFFFFBFCFCFEFFFFFFFFFFFFFF0AFFFFFEFDFF03FFFFFFFF06",
      INIT_6A => X"F9FEFEFFFDFFF07C1D1C89F7FFFFFBF9FBFCFEFFFFFFFEFEFFFFE3FFFFFFFF52",
      INIT_6B => X"FCFCFCFCFEFFFFFFFEF8C8E800FF00FF01FF04FF08E410E8FFFFFFFFFFFFFEFE",
      INIT_6C => X"FFFFFFFFFFFFFEFEFEFEFEFEFCFEFFFF03FFFFFFFFFF0FFFFFFFFF04FFFAFBF9",
      INIT_6D => X"FFFFF398090A95F8FFFFFEF9FBFCFEFFFFFFFFFFFFFF1381EFFFFFEC830071E2",
      INIT_6E => X"FEFFFFFFFEFCF7FC02FF00FF03FF07FF04250B27FFFFFFFFFFFEFEFCFAFBFFFF",
      INIT_6F => X"FFFFFFFFFFFEFEFCFCFEFEFE3024575D625B10545853FF02FFFFFAF7FCFEFEFE",
      INIT_70 => X"BBBE0049FFFFFFF9FEFFFFFFFEFFFFFFFFFF0F0B51A8E2FCF6C5542278CCFAFF",
      INIT_71 => X"FFFFFFFF08FE01FF00FE04FF00E400EBFFFFFFFFFEFEFFFEFBF7FCFCFFDA4624",
      INIT_72 => X"FFFFFFFFFFFFFFFCEDC298979699009A988FF200FDFFFFFEFFFFFFFFFFFFFEFF",
      INIT_73 => X"27FFFFFFFFFFFFFFFEFEFFFFFFFDC700EE77166FD1FFFDC36B201DFBFEFFFFFF",
      INIT_74 => X"0BFF06FE00FF07FF00F200F7FFFFFFFEFEFEFFFFFEFAFCFCFA114CE8EDEBDE4B",
      INIT_75 => X"FFFFFFFBF2F0F2F0EAEB00F0E4E9F07A50FFFFFFFFFFFFFFFFFEFCFEFFFFFF31",
      INIT_76 => X"FCFEFFFFFFFFFEFEFEF9FC00F2F5E1831B2BFFF8EEDEC1F7FEFFFFFFFFFFFEFF",
      INIT_77 => X"0AFF11FF00F800F8FEFFFFFFFFFEFEFFFCFFF8F8F548FFFEF7F9FFFF51F7FCFE",
      INIT_78 => X"F9FCFFE770FB00FEFBFAFEFA00FEFFFFFFFFFFFFFEFCFBFCFBFFFF0F12FF06FF",
      INIT_79 => X"FFFEFCFBFFFFFE01FFFFFFFFE0A4FFFFFFEC9EFEF9FFFFFFFFFFFCFCFFFFFFFC",
      INIT_7A => X"01F900FCFEFFFFFFFFFFFEFFFFFFFEF9F3F7FFA3FEFBCEFFFCFCFFFFFFFFFFFF",
      INIT_7B => X"ABFF03FFFFFFFFFF00F8FFFFFFFFFFFEFEFCFCFCFEFFA11606A0009F03A3059C",
      INIT_7C => X"FFFFFF05FCA424FFF9F6FFD0852234FEFEFFFFFFFFFFFCFCFFFFFFFFFEFFEA1D",
      INIT_7D => X"FEFEFEFFFFFFFFFFFFFEFFFBFBFBFF04FBFB00FFFFFFFFFFFFFFFFFCF9FEFAFC",
      INIT_7E => X"FFFFFEFC26F5F9FFFFFEFEFEFEFEFEFFFDFE00E20073696B6A6F6B696FF500FF",
      INIT_7F => X"1C2B9EFCFFEB710075BEEBFBFCFFFEFFFFFFFFFFFFFFFFFFFFD3109EF8FE01FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFEFEFEFFFFFEFF0FF5FE06FF5F61665B60FFFEF8FEFEFCFDFFFEFC01",
      INIT_01 => X"EBF8FBFEFEFEFEFEFEFFFFFFFFFC00F000E9E2E9EBE8E3E7EEF500FDFEFEFEFF",
      INIT_02 => X"CC1A4EBDF0EBF8F8F9FBFEFFFEFFFFFFFFFFFFFFAA0A9EF1F9FB07FEFFFDFDFC",
      INIT_03 => X"FEF7FFFF7D7E705D28FF04FE00A100A801FFFCFCFEFFFFFFFEFF1C31A0E9F8FE",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFC98F03DF0F4FAFEFAF9F4F8F876F7FCFFFCFCFFFFFFFF",
      INIT_05 => X"FFFFFDFDFAFBFCFBFCFEFFFFFEFCFCFB499CF5FCFFFFE2FCFFFFFFFFFFFFFAFC",
      INIT_06 => X"0B8B03830FFF08FF00F400F900FDFAFEFFFFFFFFFBFB9FEDF9FEFFFF2C75FFFF",
      INIT_07 => X"FFFFFFFFFFF9F7F2EEF0FEFFFFFFFEFFFEF8F4F4FCFFFEFEFCFEFFFFFFFFFFFF",
      INIT_08 => X"F9FBF9FAFCFEFFFFFCFBFBF7EEEEFBFF74FFF8FBE2E7E3FFFFFFFDFBFEFFFFFF",
      INIT_09 => X"0DFF11FF01FC00FC04FFFFFFFFFFFFFFFBFB95FBFCFDA2FFE9F2FFE4E8E9FFFE",
      INIT_0A => X"FDFEFEFB544D4F4E51554D475751FEFCFEFFFFFFFCFBFCFFFFFFFFFF04FF02FF",
      INIT_0B => X"FFFFFFFEFBFBFFFEF6F7FBFF01FCFCFC1A2015FFFFFFFFF9F8F8FBFCFFFFFFFE",
      INIT_0C => X"05FF00FE01FFFFFEFFFEFFFFFFFF09FEFDFE00FFFFFEFA17200FFFFFFAFCFFFF",
      INIT_0D => X"AC0CABB1B1AFB0AFB50BFFFDFEFFFFFFFEFCFCFFFFFFFFFF00FF01FF072307A5",
      INIT_0E => X"FCFEFFFFFFFFFFFF03FCFFFFE5E304FF59FFFDFBF9F9FBFCFEFFFEFEFEFEFFFF",
      INIT_0F => X"00FCFFFFFFFEFEFDFFFF04FEFCFE00FFFF55FEE7E705FDFBFEFAFDFFFFFFFEFC",
      INIT_10 => X"FFFFFFFFFF0FFFFEFFFFFFFFFFFFFFFFFFFBFEFA00FE05FD0000004A00FE00FC",
      INIT_11 => X"FFFFFFFF00FFFFFF23FF0A4D7AFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFFF",
      INIT_12 => X"FEFFFDFCFFFFA475FFFD00FF9D89FFA1FE01FFFFFFFFFFFDFFFEFEFEFFFFFFFF",
      INIT_13 => X"7C06FFFFFFFEFEFFFFFFFFFFFCFEF9FC00F800FE009F00F900FE00FB00FEFFFF",
      INIT_14 => X"02FFFFFF09FF03A6F7FBFFFFFFFFFFFFFFFFFFFFFFFFCDFFFF0A7F828082837C",
      INIT_15 => X"FCF8F900FFFF04F804FB7B55FF00FFFFFFFFFEFEFEFEFEFFFFFFFFFF7AFFFFFF",
      INIT_16 => X"FFFEFEFFFFFFFFFFFFFFFFFE00FC05FD05FF0ABE04FF01FC03FFFFFFFFFEFDFF",
      INIT_17 => X"05FF00FFFBFFFFFFFFFFFFFFFFFFFFFFFFFF0B9DFF848076756B6D6D6C78FDFF",
      INIT_18 => X"A5FF04959FD800F7FB00FFFFFFFCFEFCFEFFFFFFFEFCFEFF03FFFFFF02FEFFFF",
      INIT_19 => X"FFFFFFFFFFFFFDFE00F900FE03FF030503FF03FF03FFFFFFFCFFFEFDF8F7F02A",
      INIT_1A => X"24FFFFFFFFFFFFFFFFFFFFFFFFFFC10971C0CAE5E3E9DFDCE7EAFAFFFFFEFEFF",
      INIT_1B => X"FF45E8FBFB01FCC1FFFEFAFEFEFFFFFFFCFBFCFE00FEFFFD03FDFFFF03FF04FB",
      INIT_1C => X"FFFBFFFE00C200BA00F4000103E207E103FEFDFEFDFFFFFFF9F8F5F209E708FF",
      INIT_1D => X"FFFFFEFEFCFCFCFEFEFAF7D63C22121F2C221E1E2B24FFFCFFFFFEFEFEFFFFFF",
      INIT_1E => X"FF00442BF5FAFFFDFFFFFFFFFFFEFCFC0A49464D0154E2FF07FF014B77FBFCFC",
      INIT_1F => X"2B262A2524F0009C001A091C07F9FEFFFFFCFFFCFEF9FFFD7D180BFFFFFFFFFF",
      INIT_20 => X"FCFCFCFCFBFAF8F1EADCDFCAD60FCECDD80BFFFAFEFFFFFEFEFFFFFFFBFBFCFC",
      INIT_21 => X"F9FBFFFFFFFFFFFFFFFFFEFCE89F9DA4038914FF05FF037EF9F9F9FEFCFCFCFC",
      INIT_22 => X"E8F400ED00D6D6D9DCFBFFFFFEFFF8FCFFFFFFFF4B7F042F58605F86FF004FEF",
      INIT_23 => X"FFFFFEFBFAFCF8FFFF0AFFFFFF03FEFEFCFEFFFFFFFFFFFFF9F9FBFAF3EFE8E9",
      INIT_24 => X"FFFFFEFEFFFFFFFFFDFEFBFC03FF386C00FF07FFFDFCFFFEFBF9FCFEFFFFFFFF",
      INIT_25 => X"DAF2F2F5FBFDFEFFFEFAFCFCFFFFFFFF00F100C398989C9BFB00FFFEFEFFFEFE",
      INIT_26 => X"FEFFFBF8FC00FFFFFC03FAFFFFFFFFFFFFFFFEFCFCFBFAFCFBFFFAF9FDFF33DD",
      INIT_27 => X"FFFFFFFFFFFFFEFE03FFEB0100F80674FFFCFFFFFCFBFEFFFFFFFFFFFFFFFAFE",
      INIT_28 => X"FFFFFFFEFBF5FCFDFEFFFF9E47EE00F0EAE4E7EBF603FFFEFFFFFEFEFFFFFCFC",
      INIT_29 => X"4801F9FEF4CC2BFFFFFFFFFFFFFFFCFBFDFFFFFF7EFFFF81FFFFFFFFFFFFA8FF",
      INIT_2A => X"FFFFFCFD05FCF8BC45F6004E6DF7FFFFFFFFFFFFFFFFFEFEFCFF4D52504F534D",
      INIT_2B => X"FBFCFCFFFFFFF500F8F600F7F5F5F1FBFF03FBFEFFFEFEFDFFFFFBFBFFFFFFFF",
      INIT_2C => X"F7FC09FFFFFFFFFEFFFFFCFCFDFFFEFF565AFF0FD1D2CFD4D3D418D5D3FFFFF6",
      INIT_2D => X"00F9F9F7EDEC00D949F9FFFFFFFFFFFFFFFFFEFEFFFDA6A6A8A6AAA79E00FAFE",
      INIT_2E => X"FCFCBB2BFBFA00F6FBF9FFF6F900FCF8FFFFFEFCFFFFFBFCFFFFFFFFFFFFFFFE",
      INIT_2F => X"FEFEFBFBFEFFFFFFFFFFFFFCF1299B0023220026002E002927F5F8FEFFFFFFFF",
      INIT_30 => X"1E1B00E9F9F9FEFEFFFFFFFFFFFFFFFEFDFCFBFAFCFFFEFEF700F9FFFDFB05F9",
      INIT_31 => X"FFFC00F6F9FAFE291F01FCFEFFFBF7FBFEFFFEFFFFFFFFFEF9FCFFFE00F9FEFE",
      INIT_32 => X"FCFFFFFFFFFFFFFBF2ED7A00E0DE00E700EA00E9E2F4F5FEFFFFFDFFFBFB00ED",
      INIT_33 => X"FFFFF9FFFFFFFFFFFFFFFFFFFEFCFFFFFFFFFFFFFF4CFFFFFEFFDEF7FBFCFCFC",
      INIT_34 => X"FFFFFFCBC7C5FFFFFCFCFBFCFEFFFFFFFFFFFFFCFBF9FFFF4DF7FFFFC5C6BDF6",
      INIT_35 => X"FFFFFFFFFFFDE406FFFF01FF00FE00FFFFFFFFFFFDFFFFFFFEFC9FFCFFFF7BFE",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FFFFFFFFFFFFFFFEFFFFFEFEFFFF",
      INIT_37 => X"FFFFAAFFFFFEFFFFFFFFFFFFFFFFFFFEFCFDFCFFF8F5FCFFFFFCFFFFFFFFFBFC",
      INIT_38 => X"FFE81F04E4E106DB00D902DFE1FFFFFFFFFCFFFDFEFFFFFFFE50FFFFF5F2FFFF",
      INIT_39 => X"FFFFFFFFFFFDFFADE9EEE6EBF00EFFFFFFCB58FFFFFFFFFFFFFEFFFFFDFDFFFF",
      INIT_3A => X"FFFAFFFFFFFEFFFFFFFFFFFFFBFF21FFF6F7FEFFFFFFFFFF55FFFFFBFCFEFEFE",
      INIT_3B => X"171700100112001C20FFFFFFFFFFFEFBFFFF7DFFFF56D1FF28323E656CFF14FF",
      INIT_3C => X"FAF9FA3417251F1B1503FBFAC000C5F9FCFFFFFFFFFFFFFFFCFBFBFFFF2BC700",
      INIT_3D => X"FEFEFEFEFEFEFFFFFFFF8652FFFCFAFFFFE0FFFF04FCF9FBFCFEFCFBFBFBFEFE",
      INIT_3E => X"E1E50CE8EAFDFFFCFFFEFCFBFFFF0AFFFFFB02FF07EFEFD2D9FF0DFFFFFDFFFF",
      INIT_3F => X"05E6E6E1D9DBFBFB2F9FF5F2FCFFFEFFFFFFFFFFFCF6F9FE5893F603E7EAE8E2",
      INIT_40 => X"FCFCFFFFFFFFFF03FFFFFCFFFF19FFFF00FBFBFAFEFCFBFBFBFBFCFCFAFBF3F1",
      INIT_41 => X"E5FFFFFFFFFCFCFDFFFF0BFCFEFE32F4016A989BC6C902FFFEFEFAFCFEFEFFFE",
      INIT_42 => X"FBF9FFCAF3FCFCFCFFFFFFFFFFFFFFFFFFFFF9F8BF004286D3EFF2F1F3EDB5EA",
      INIT_43 => X"FFFDF908E4FFFFFF9888FFFF00FDFFFFFEFCFEFEFFFFFFFFFFFF59E1A76EFF4D",
      INIT_44 => X"FDFEFFFFFFFB2A1E496F5D68006D3F3E1D211EF4F5FEFEFCFFFFFFFFFEFCFFFF",
      INIT_45 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFEF9EEDB73330D333133292E29241AFFFEFF",
      INIT_46 => X"15FFFFFF01FDFFFF03FFFFFFFFFEFFFFFFFFFFFFFFFF891CBFF7FD05FBFCFF07",
      INIT_47 => X"FCFCB1A2A5837A7A6EF03CEDE2D9E6F2FBFFF9FEFFFFFFFFFFFEFFFFFFFDF8E9",
      INIT_48 => X"FFFEFFFFFFFFFFFFFFFEFFFFC4FBF8EC00E7E1E100E6E0E101FFFBFEFCFDFFFF",
      INIT_49 => X"30FBFEFD00FEFFFFFFFFFFFFFFFFFFFEFEFFFFA129479700BCB9BC01C5C7C6FF",
      INIT_4A => X"FFF2C873FEFE7A50FFFFFBFAFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFF00FFFFC7",
      INIT_4B => X"FFFFFFFFFFFCFDFF0BFFFFFE00F3F8F800F8F4F800FFFBFCFCFEFFFFFDFE00FF",
      INIT_4C => X"01FDFEFFFFFFFFFFFFFFFEFEFEFAF6F8EC9B7900464A4900343137FCFEFEFFFF",
      INIT_4D => X"FFFF203B7BFFFFFFFFFFFEFDFEFFFFFFFFFFFFFF25FFFFFF7D9CFF05EEF9F9FA",
      INIT_4E => X"FDFFFFFD03FFFFFF0DFFFFFF0DFFFFFF08FCFEFEFFFFFAFDFFFF00FF5C273C8C",
      INIT_4F => X"FFFFFFFFFFFFFEFEFFFEF5F8FCFCFB00FFFEFF00EEE6F6FEFFFFFFFEFBFBFBFC",
      INIT_50 => X"2D6EFBFFFFFBFFFEFFFFFFFFFFFFFFFF07FFFFFCFC00FBCBFCF9FCFB02FBFFFD",
      INIT_51 => X"502D3D3D193739371D38403B0EF8FEFBFFFDFEFCFFFD01FCA4CCFFFFEDFF02F0",
      INIT_52 => X"FFFFFEFFFCFFFFFFFFFFFE04FFFFFF06FEFCFEFFFFFFFFFEFCFBFBFCFFFFFFFF",
      INIT_53 => X"FFFEFFFFFFFEFFFFFFFFFFFF01FFFDFEFB31E1FFFCFAFCFC00FDFFFFFFFFFFFF",
      INIT_54 => X"E2E7DDDFE3E1E8E0DFF7FAFFFFFFFDFCFDFE00FBF4BF7D5D25FF01F7F1221FFF",
      INIT_55 => X"FFFFFFFFFFFFFF11FFFFFF15FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEF8E0DFE6",
      INIT_56 => X"FFFEFEFEFFFFFFFE02FEFBFFFEF41EFCFEF9FCFD00FEFAFEFEFFFFFFFFFFFFFF",
      INIT_57 => X"D1D3D3F7F5FBFFFFFFFFFCFEFEFE04BEFF337A9BE2F900FFC31479F7F6FFF9FF",
      INIT_58 => X"3337330F3337361136362FFFFFFFFFFFFFFFFFFFFEFFFDFCF4F0F0EE6DF6E8ED",
      INIT_59 => X"FFFFFEFC2E6DDAF7F8F8DFF4FAF9FDF900FEFEFEFEFEFEFFFFFFFFFFFEFF2F38",
      INIT_5A => X"FFFFFFFFFBFCFEFFFCFA0033598ECDE6EEF802E00DA5F3F5FCFFFFFEFFFEFEFE",
      INIT_5B => X"BDB8C000C0BEBDF3FBFEFFFFFEFEFEFCFBF9F9F8FBFBF8F800FEFFFE131F10FF",
      INIT_5C => X"ED4B19272229221F4B504F4C00FEF9FCFCFEFEFEFFFFFFFFFFF9BDBDBABEC600",
      INIT_5D => X"FFFFFEFFFCFC00EFBD4318499DFA070EBCF5F7FBFBFEFFFFFFFEFCFEFFFEFCFB",
      INIT_5E => X"E7EBECF2F8FCFFFFFEFCFCFCF7F8F4FBFFFDFFFE00FFFFFFE3E604FF53FFFFFC",
      INIT_5F => X"D1CCC5A1A7A4A2A8A7FEFBFAFCFCFEFEFFFFFFFFFEF9EAE7E8EEF200EBE9EA00",
      INIT_60 => X"FCF802F6EFF1E3A54DFC5379F4F4FCFEFEFCFFFFFFFEFEFEFFFEFCF9F6F8E5C8",
      INIT_61 => X"FCFEFFFFFFFFFFFFFEFEFEFBFFFFFFFF00FCFDFF20FF034D79F7F9FFFFFFFEFF",
      INIT_62 => X"FFFFFFFFFEFEFCFCFCFCFEFEFFFFFFFFFEFFFCF9FBF8F549F7F4EF9BF1F5FBFB",
      INIT_63 => X"F9F6F9F4F8F82CF6FCFEFFFFFFFEFEFEFFFFFEFEFFFFFEFBF8F8FCFFFFFFFEFE",
      INIT_64 => X"FFFFFFFFFEFFFCFF7CFFFFFD02FCFBFD06FF039FF8F3FCFCFEFFFFFFFCFB7FFB",
      INIT_65 => X"FFFEFCFCFCFCFEFEFFFFFFFFFFFFFFFEFFF7F7F2FAF9F5F1FBFFFEFFFFFFFFFF",
      INIT_66 => X"F8F5EBF9FFFFFFFFFFFFFEFEFFFFFFFFFFFFFEFCF9F9FEFFFFFFFFFEFFFFFFFF",
      INIT_67 => X"FFFFFFFF08FFFCFF03FFFFFF01FF00FFFFFFFDFCF8FCFFFEFCFAFCFEFCFFFAF9",
      INIT_68 => X"FEFEFEFEFFFFFFFFFFFEFFFFFCFCF8FBFCFDFFFFFFFCFFFFFFFFFEFEFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFEFCFCFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_6A => X"00F4FEFD04FCFFFF03FF00FF2EFFFFFDFBFBFAFFFEFEFAFDFFFFFCFBFBF9F8FB",
      INIT_6B => X"FFFFFFFFFFFFFEFFFEFDFEFBFAFFFFFFFFFEFFFCFFFFFCFCFEFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFEFEFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFE",
      INIT_6D => X"0457E6FF0BFF004982FFFFFEFFFCFCFCFBFEFBFDFFFFFFFEFAFCFCFBFFFFFFFF",
      INIT_6E => X"FDFEFFFEFFFFFEFDFCFCFDFFFAFBFBFCFCFCFCFCFEFFFFFFFFFFFEF70340524E",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"09FF037FFCFBFFFFFFFFF9F9FFFBFEFEFFFFFFFEFEFCFFFFFEFEFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFEFAFEFCFBFBFAFCFCFCFEFEFFFFFFFFFFFFFCF8D8A0A2A8047F1FFF",
      INIT_72 => X"FEFEFFFFFFFFFFFEFCFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9FFFE",
      INIT_73 => X"FCFBFFFFFFFFFCFEFFFFFEFFFEFFFCFFFDFFFFFEFEFCFCFEFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFDF9FEFFFFFFFFFFFFFFFFFFFFFFFCFEFDFFFFFEF8FB00FF317302FE06FF",
      INIT_75 => X"FFFFFFFCFBFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFEFDFFFF",
      INIT_76 => X"FFFBFFFFFFF8FFF9FEFDFFF8FFFFFEFEFEFCFCFEFEFFFFFFFFFFFFFFFEFEFFFF",
      INIT_77 => X"FFFDFFFFFFFFFFFFFFFFFFFFFCFCFDFFFFFFFCF800FBF10000FB0173F9FBFFFF",
      INIT_78 => X"FBFCFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFCFAFEFFFEFFFCFFFF",
      INIT_79 => X"FFFFFFFEFCF9FFFFFFFDFEFCFEFEFEFEFEFFFFFFFFFEFFFFFEFEFFFFFFFFFFFC",
      INIT_7A => X"FFFFFFFFFFFFFFFFFEFBFEFFFFFFF9FC00FDFCC446F5004968FBFDFFFEFCFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFF",
      INIT_7D => X"FFFFFFFFFCFEFEFBFFFEFFFC00FBFBFAF3EC00D74FFBFFFEFCFCFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEFBFFFFFFFFFA00F2F7F7221D00E9F6FBFFFFFCF9FEFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FEFFFEFE4BF7FBFECBCAC5F6F8FCFFFDFEFBFCFCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFEFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"9DFBFFFFFF9EFFFCFCF9FBFCFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFEFFFFFFFFFFFBFCFF7C",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FF0FFFFEFCFCFBF6FFFFF9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFEFFFFFFFFFFF4FCFFCF5427A9FF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"9EFFFAFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA09C9E9F976006267601A097",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFD8583807D78767A067D007F8284FFFFFE",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FCFEFFFFFFFFFFFFFEFCFCFFE9FFFFF8FBC12E7DF700FFFFFFFEFFFEFFFDFDFE",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFEF8FEFF1EFFFFFEFF8687FCF7A1C7FFFFFCFBFFFFFFFEF7FFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFEFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FEFEFEFF09FCFDFFFFFF506FFDFF00FCFFFFFAF9FFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"C14AFFFFAC2FFC2676FF00FEFFFEFEF7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFEFFFFFFFFFC",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"26BDF5EB27F906FFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFEFEFCFFFFFFFFFDF500FD50",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"EEFA0AE92EFFFFFFFFFBFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFEFEFFFFFFFBF8721E49ECEFF3F9",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"7AF4FCFCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFBFEFFFF4D531CE2FFFFFBFBFF0610",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFEFEFFFFFFFFFFFFFAFBFCFFFF06FA7E2680FFFF2BFF09A2EFF2F7FC",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFDF9FEFE7184FAFAC34EFB4AC4FB00FEF9F9FBFEFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFEFEFDFC00FDFCF9F4F46B46F7F600FBFCFEFEFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FEFDFBFE50FCFCFAF8F399F5FBF97BF9FCFFFFFFFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FDFEFAFBF9F3F1F0FBFFF7F8FCFFFFFFFCFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FEFAFE",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end Picture_R_Rom_blk_mem_gen_prim_width;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Picture_R_Rom_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end Picture_R_Rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.Picture_R_Rom_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.Picture_R_Rom_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.Picture_R_Rom_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end Picture_R_Rom_blk_mem_gen_top;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Picture_R_Rom_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end Picture_R_Rom_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Picture_R_Rom_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "yes";
end Picture_R_Rom_blk_mem_gen_v8_4_3;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Picture_R_Rom_blk_mem_gen_v8_4_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Picture_R_Rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Picture_R_Rom : entity is "Picture_R_Rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Picture_R_Rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end Picture_R_Rom;

architecture STRUCTURE of Picture_R_Rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.Picture_R_Rom_blk_mem_gen_v8_4_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
