<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Memory Protection Rule Read-Write Register - protrulerdwr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Memory Protection Rule Read-Write Register - protrulerdwr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to perform read and write operations to the internal protection table.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">Rule Offset</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">Rule Write</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">Rule Read</a> </td></tr>
<tr>
<td align="left">[31:7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Rule Offset - ruleoffset </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7dbd1f9d6c69a79fa6fac64fa6d0f8b4"></a><a class="anchor" id="ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET"></a></p>
<p>This field defines which of the 20 rules in the protection table you want to read or write.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadfc2bc254394fbe22336e35227df7b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gadfc2bc254394fbe22336e35227df7b15">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadfc2bc254394fbe22336e35227df7b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd06506efb8511e1d3aa79a4a492424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gadbd06506efb8511e1d3aa79a4a492424">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadbd06506efb8511e1d3aa79a4a492424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d00d6a5f1cc2e8d404a40f206d4ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga27d00d6a5f1cc2e8d404a40f206d4ee7">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga27d00d6a5f1cc2e8d404a40f206d4ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b7b48ac291a5f8cff9368366e6c055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gab5b7b48ac291a5f8cff9368366e6c055">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gab5b7b48ac291a5f8cff9368366e6c055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588a030be22b51d9f00893155773f72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga588a030be22b51d9f00893155773f72c">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga588a030be22b51d9f00893155773f72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708401bbc6c3d7dfd77d67070499357e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga708401bbc6c3d7dfd77d67070499357e">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga708401bbc6c3d7dfd77d67070499357e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3873ded57633facd714a760f05df9105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga3873ded57633facd714a760f05df9105">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga3873ded57633facd714a760f05df9105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300f6d4be7bc94d751d7d4beb229dca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga300f6d4be7bc94d751d7d4beb229dca2">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga300f6d4be7bc94d751d7d4beb229dca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Rule Write - writerule </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpae2eb69408d3bb5e0beb9da2288b68bf"></a><a class="anchor" id="ALT_SDR_CTL_PROTRULERDWR_WRRULE"></a></p>
<p>Write to this bit to have the memory_prot_data register to the table at the offset specified by port_offset. Bit automatically clears after a single cycle and the write operation is complete.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaba45a4799c8b3761be76c4afa3dca24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gaba45a4799c8b3761be76c4afa3dca24e">ALT_SDR_CTL_PROTRULERDWR_WRRULE_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaba45a4799c8b3761be76c4afa3dca24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdc056a49a968c566123ea919110a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga8cdc056a49a968c566123ea919110a0f">ALT_SDR_CTL_PROTRULERDWR_WRRULE_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8cdc056a49a968c566123ea919110a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dbefc448e5913e0c4a3579e39fde63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gae0dbefc448e5913e0c4a3579e39fde63">ALT_SDR_CTL_PROTRULERDWR_WRRULE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae0dbefc448e5913e0c4a3579e39fde63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf113c605e81ae32d037efe051c9945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga2cf113c605e81ae32d037efe051c9945">ALT_SDR_CTL_PROTRULERDWR_WRRULE_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga2cf113c605e81ae32d037efe051c9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad7cbb1e1b6b606b21ca3ecce8576bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gafad7cbb1e1b6b606b21ca3ecce8576bb">ALT_SDR_CTL_PROTRULERDWR_WRRULE_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gafad7cbb1e1b6b606b21ca3ecce8576bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da14fe0cc0648db3bd0cf7647c9ffb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga8da14fe0cc0648db3bd0cf7647c9ffb7">ALT_SDR_CTL_PROTRULERDWR_WRRULE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8da14fe0cc0648db3bd0cf7647c9ffb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfda50b14e3d4bf9f70fbae7684e8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gabdfda50b14e3d4bf9f70fbae7684e8b9">ALT_SDR_CTL_PROTRULERDWR_WRRULE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gabdfda50b14e3d4bf9f70fbae7684e8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2107587e430def0954ed5fc21c81ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gae2107587e430def0954ed5fc21c81ebd">ALT_SDR_CTL_PROTRULERDWR_WRRULE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gae2107587e430def0954ed5fc21c81ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Rule Read - readrule </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf230b83db65fb06b3c76007ed4071025"></a><a class="anchor" id="ALT_SDR_CTL_PROTRULERDWR_RDRULE"></a></p>
<p>Write to this bit to have the memory_prot_data register loaded with the value from the internal protection table at offset. Table value will be loaded before a rdy is returned so read data from the register will be correct for any follow- on reads to the memory_prot_data register.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga29f21fd797a0cd56cd2a1add1240c528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga29f21fd797a0cd56cd2a1add1240c528">ALT_SDR_CTL_PROTRULERDWR_RDRULE_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga29f21fd797a0cd56cd2a1add1240c528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af44e566d3a1e27a9fc8e72d2606c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga5af44e566d3a1e27a9fc8e72d2606c01">ALT_SDR_CTL_PROTRULERDWR_RDRULE_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga5af44e566d3a1e27a9fc8e72d2606c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc07b0ed5484a26052c84e44205e5a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gacc07b0ed5484a26052c84e44205e5a9d">ALT_SDR_CTL_PROTRULERDWR_RDRULE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacc07b0ed5484a26052c84e44205e5a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbeb5255ac977e5d9706bd43a09a394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gaacbeb5255ac977e5d9706bd43a09a394">ALT_SDR_CTL_PROTRULERDWR_RDRULE_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gaacbeb5255ac977e5d9706bd43a09a394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ba6bb5f09ced1b9e23dc430894c277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga17ba6bb5f09ced1b9e23dc430894c277">ALT_SDR_CTL_PROTRULERDWR_RDRULE_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga17ba6bb5f09ced1b9e23dc430894c277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3760db180646015fd3ad283ca1a65ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga3760db180646015fd3ad283ca1a65ca4">ALT_SDR_CTL_PROTRULERDWR_RDRULE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3760db180646015fd3ad283ca1a65ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1804fa4f0cd48f30f9eea20f19902f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga1804fa4f0cd48f30f9eea20f19902f1a">ALT_SDR_CTL_PROTRULERDWR_RDRULE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga1804fa4f0cd48f30f9eea20f19902f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d77788fff00c65003c2cb03b687608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga03d77788fff00c65003c2cb03b687608">ALT_SDR_CTL_PROTRULERDWR_RDRULE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga03d77788fff00c65003c2cb03b687608"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#struct_a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r__s">ALT_SDR_CTL_PROTRULERDWR_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga437e3902ced9781a70694c9aaf065fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ga437e3902ced9781a70694c9aaf065fbd">ALT_SDR_CTL_PROTRULERDWR_OFST</a>&#160;&#160;&#160;0x9c</td></tr>
<tr class="separator:ga437e3902ced9781a70694c9aaf065fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad55f03bf154caa1905a9a06e42882eb1"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#struct_a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r__s">ALT_SDR_CTL_PROTRULERDWR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gad55f03bf154caa1905a9a06e42882eb1">ALT_SDR_CTL_PROTRULERDWR_t</a></td></tr>
<tr class="separator:gad55f03bf154caa1905a9a06e42882eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r__s" id="struct_a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_PROTRULERDWR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html">ALT_SDR_CTL_PROTRULERDWR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac5e6f3ae226fd7c897667d155204a16e"></a>uint32_t</td>
<td class="fieldname">
ruleoffset: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">Rule Offset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5b4514b507acc7118f9ef8b854bc4bd5"></a>uint32_t</td>
<td class="fieldname">
writerule: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">Rule Write</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a579573cc6766c9e25d67b686021aab05"></a>uint32_t</td>
<td class="fieldname">
readrule: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">Rule Read</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a79b4d5764dfe35f5f09c6979ff052aba"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 25</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gadfc2bc254394fbe22336e35227df7b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadbd06506efb8511e1d3aa79a4a492424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27d00d6a5f1cc2e8d404a40f206d4ee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5b7b48ac291a5f8cff9368366e6c055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga588a030be22b51d9f00893155773f72c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga708401bbc6c3d7dfd77d67070499357e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga3873ded57633facd714a760f05df9105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga300f6d4be7bc94d751d7d4beb229dca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET">ALT_SDR_CTL_PROTRULERDWR_RULEOFFSET</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaba45a4799c8b3761be76c4afa3dca24e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8cdc056a49a968c566123ea919110a0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae0dbefc448e5913e0c4a3579e39fde63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2cf113c605e81ae32d037efe051c9945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafad7cbb1e1b6b606b21ca3ecce8576bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8da14fe0cc0648db3bd0cf7647c9ffb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gabdfda50b14e3d4bf9f70fbae7684e8b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae2107587e430def0954ed5fc21c81ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_WRRULE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_WRRULE">ALT_SDR_CTL_PROTRULERDWR_WRRULE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga29f21fd797a0cd56cd2a1add1240c528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5af44e566d3a1e27a9fc8e72d2606c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacc07b0ed5484a26052c84e44205e5a9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacbeb5255ac977e5d9706bd43a09a394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga17ba6bb5f09ced1b9e23dc430894c277"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3760db180646015fd3ad283ca1a65ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga1804fa4f0cd48f30f9eea20f19902f1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga03d77788fff00c65003c2cb03b687608"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_RDRULE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#ALT_SDR_CTL_PROTRULERDWR_RDRULE">ALT_SDR_CTL_PROTRULERDWR_RDRULE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga437e3902ced9781a70694c9aaf065fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_PROTRULERDWR_OFST&#160;&#160;&#160;0x9c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html">ALT_SDR_CTL_PROTRULERDWR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gad55f03bf154caa1905a9a06e42882eb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#struct_a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r__s">ALT_SDR_CTL_PROTRULERDWR_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html#gad55f03bf154caa1905a9a06e42882eb1">ALT_SDR_CTL_PROTRULERDWR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html">ALT_SDR_CTL_PROTRULERDWR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
