#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: brdatain~11.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-11^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~11.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-11^out~0.data[0] (single_port_ram)                       0.310     0.310
data arrival time                                                                        0.310

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-11^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.310
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -0.199


#Path 2
Startpoint: brdatain~12.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-12^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~12.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-12^out~0.data[0] (single_port_ram)                       0.358     0.358
data arrival time                                                                        0.358

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-12^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.358
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -0.151


#Path 3
Startpoint: brdatain~6.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-6^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~6.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-6^out~0.data[0] (single_port_ram)                       0.436     0.436
data arrival time                                                                       0.436

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-6^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.436
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.073


#Path 4
Startpoint: brdatain~7.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-7^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~7.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-7^out~0.data[0] (single_port_ram)                       0.440     0.440
data arrival time                                                                       0.440

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-7^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.440
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.069


#Path 5
Startpoint: brdatain~5.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-5^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~5.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-5^out~0.data[0] (single_port_ram)                       0.456     0.456
data arrival time                                                                       0.456

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-5^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.456
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.053


#Path 6
Startpoint: brdatain~16.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-16^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~16.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-16^out~0.data[0] (single_port_ram)                       0.474     0.474
data arrival time                                                                        0.474

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-16^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.474
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -0.035


#Path 7
Startpoint: brdatain~14.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-14^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~14.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-14^out~0.data[0] (single_port_ram)                       0.476     0.476
data arrival time                                                                        0.476

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-14^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.476
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -0.033


#Path 8
Startpoint: brdatain~2.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-2^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~2.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-2^out~0.data[0] (single_port_ram)                       0.481     0.481
data arrival time                                                                       0.481

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-2^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.481
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.028


#Path 9
Startpoint: brdatain~17.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-17^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~17.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-17^out~0.data[0] (single_port_ram)                       0.481     0.481
data arrival time                                                                        0.481

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-17^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.481
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -0.028


#Path 10
Startpoint: brdatain~8.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-8^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~8.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-8^out~0.data[0] (single_port_ram)                       0.499     0.499
data arrival time                                                                       0.499

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-8^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.499
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.010


#Path 11
Startpoint: brdatain~4.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-4^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~4.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-4^out~0.data[0] (single_port_ram)                       0.505     0.505
data arrival time                                                                       0.505

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-4^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.505
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.004


#Path 12
Startpoint: brdatain~0.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-0^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-0^out~0.data[0] (single_port_ram)                       0.506     0.506
data arrival time                                                                       0.506

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-0^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.506
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.003


#Path 13
Startpoint: brdatain~9.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-9^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~9.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-9^out~0.data[0] (single_port_ram)                       0.580     0.580
data arrival time                                                                       0.580

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-9^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.580
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.071


#Path 14
Startpoint: brdatain~15.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-15^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~15.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-15^out~0.data[0] (single_port_ram)                       0.603     0.603
data arrival time                                                                        0.603

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-15^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.603
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.094


#Path 15
Startpoint: brdatain~13.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-13^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~13.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-13^out~0.data[0] (single_port_ram)                       0.624     0.624
data arrival time                                                                        0.624

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-13^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.624
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.115


#Path 16
Startpoint: brdatain~10.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-10^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
brdatain~10.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-10^out~0.data[0] (single_port_ram)                       0.642     0.642
data arrival time                                                                        0.642

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-10^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                              0.000     0.000
cell hold time                                                                 0.509     0.509
data required time                                                                       0.509
----------------------------------------------------------------------------------------------
data required time                                                                      -0.509
data arrival time                                                                        0.642
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.133


#Path 17
Startpoint: brdatain~1.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-1^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~1.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-1^out~0.data[0] (single_port_ram)                       0.642     0.642
data arrival time                                                                       0.642

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-1^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.642
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.133


#Path 18
Startpoint: pglobalreset.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : out:globalreset.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pglobalreset.inpad[0] (.input)                                   0.000     0.000
out:globalreset.outpad[0] (.output)                              0.169     0.169
data arrival time                                                          0.169

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.169
--------------------------------------------------------------------------------
slack (MET)                                                                0.169


#Path 19
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-2^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-2^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-2^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 20
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-8^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-8^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-8^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 21
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-7^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-7^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-7^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 22
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-6^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-6^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-6^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 23
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-5^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-5^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-5^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 24
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-9^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-9^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-9^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 25
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-4^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-4^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-4^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 26
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-10^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-10^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-10^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 27
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-3^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-3^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-3^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 28
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-11^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-11^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-11^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 29
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-1^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-1^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-1^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 30
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-0^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-0^out~0.addr[8] (single_port_ram)                              0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-0^out~0.clk[0] (single_port_ram)                               0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 31
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-12^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-12^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-12^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 32
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-13^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-13^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-13^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 33
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-14^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-14^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-14^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 34
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-15^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-15^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-15^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 35
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-16^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-16^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-16^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 36
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-17^out~0.addr[8] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
$mux~507^Y~8.in[2] (.names)                                                          0.000     0.124
$mux~507^Y~8.out[0] (.names)                                                         0.235     0.359
single_port_ram^MEM~6-17^out~0.addr[8] (single_port_ram)                             0.360     0.719
data arrival time                                                                              0.719

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
single_port_ram^MEM~6-17^out~0.clk[0] (single_port_ram)                              0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.509     0.509
data required time                                                                             0.509
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.509
data arrival time                                                                              0.719
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.210


#Path 37
Startpoint: brdatain~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-3^out~0.data[0] (single_port_ram clocked by tm3_clk_v0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
brdatain~3.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-3^out~0.data[0] (single_port_ram)                       0.769     0.769
data arrival time                                                                       0.769

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-3^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                             0.000     0.000
cell hold time                                                                0.509     0.509
data required time                                                                      0.509
---------------------------------------------------------------------------------------------
data required time                                                                     -0.509
data arrival time                                                                       0.769
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.260


#Path 38
Startpoint: lo195.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:raydata~25.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo195.clk[0] (.latch)                                            0.000     0.000
lo195.Q[0] (.latch) [clock-to-output]                            0.124     0.124
out:raydata~25.outpad[0] (.output)                               0.150     0.274
data arrival time                                                          0.274

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.274
--------------------------------------------------------------------------------
slack (MET)                                                                0.274


#Path 39
Startpoint: lo197.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:raydata~27.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo197.clk[0] (.latch)                                            0.000     0.000
lo197.Q[0] (.latch) [clock-to-output]                            0.124     0.124
out:raydata~27.outpad[0] (.output)                               0.150     0.274
data arrival time                                                          0.274

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.274
--------------------------------------------------------------------------------
slack (MET)                                                                0.274


#Path 40
Startpoint: lo199.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:raydata~29.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo199.clk[0] (.latch)                                            0.000     0.000
lo199.Q[0] (.latch) [clock-to-output]                            0.124     0.124
out:raydata~29.outpad[0] (.output)                               0.167     0.291
data arrival time                                                          0.291

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.291
--------------------------------------------------------------------------------
slack (MET)                                                                0.291


#Path 41
Startpoint: $dff~747^Q~4.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~730^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~4.clk[0] (.latch)                                     0.000     0.000
$dff~747^Q~4.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n2907.in[1] (.names)                                             0.000     0.124
n2907.out[0] (.names)                                            0.235     0.359
$sdff~730^Q~0.D[0] (.latch)                                      0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~730^Q~0.clk[0] (.latch)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 42
Startpoint: $dff~747^Q~3.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~747^Q~3.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~3.clk[0] (.latch)                                     0.000     0.000
$dff~747^Q~3.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4486.in[0] (.names)                                             0.000     0.124
n4486.out[0] (.names)                                            0.235     0.359
$dff~747^Q~3.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~3.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 43
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~747^Q~1.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                     0.000     0.000
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4476.in[1] (.names)                                             0.000     0.124
n4476.out[0] (.names)                                            0.235     0.359
$dff~747^Q~1.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 44
Startpoint: $dff~556^Q~5.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.S[3].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$dff~556^Q~5.clk[0] (.latch)                                                            0.000     0.000
$dff~556^Q~5.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
n4267.in[1] (.names)                                                                    0.000     0.124
n4267.out[0] (.names)                                                                   0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.S[3].D[0] (.latch)                         0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.S[3].clk[0] (.latch)                       0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 45
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.A[19].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2187.in[1] (.names)                                                                                                                  0.000     0.124
n2187.out[0] (.names)                                                                                                                 0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.A[19].D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                                                               0.359

clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[19].clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.066     0.066
data required time                                                                                                                              0.066
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.066
data arrival time                                                                                                                               0.359
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.293


#Path 46
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$10167[1].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~556^Q~5.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$10167[1].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$10167[1].Q[0] (.latch) [clock-to-output]       0.124     0.124
n4277.in[1] (.names)                                                                 0.000     0.124
n4277.out[0] (.names)                                                                0.235     0.359
$dff~556^Q~5.D[0] (.latch)                                                           0.000     0.359
data arrival time                                                                              0.359

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$dff~556^Q~5.clk[0] (.latch)                                                         0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.066     0.066
data required time                                                                             0.066
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.066
data arrival time                                                                              0.359
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.293


#Path 47
Startpoint: $dff~316^Q~2.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~316^Q~2.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~316^Q~2.clk[0] (.latch)                                     0.000     0.000
$dff~316^Q~2.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n5211.in[1] (.names)                                             0.000     0.124
n5211.out[0] (.names)                                            0.235     0.359
$dff~316^Q~2.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~316^Q~2.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 48
Startpoint: $sdff~510^Q~2.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo170.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~510^Q~2.clk[0] (.latch)                                    0.000     0.000
$sdff~510^Q~2.Q[0] (.latch) [clock-to-output]                    0.124     0.124
li170.in[0] (.names)                                             0.000     0.124
li170.out[0] (.names)                                            0.235     0.359
lo170.D[0] (.latch)                                              0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo170.clk[0] (.latch)                                            0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 49
Startpoint: $sdff~510^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo169.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~510^Q~1.clk[0] (.latch)                                    0.000     0.000
$sdff~510^Q~1.Q[0] (.latch) [clock-to-output]                    0.124     0.124
li169.in[0] (.names)                                             0.000     0.124
li169.out[0] (.names)                                            0.235     0.359
lo169.D[0] (.latch)                                              0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo169.clk[0] (.latch)                                            0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 50
Startpoint: $sdff~510^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo168.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~510^Q~0.clk[0] (.latch)                                    0.000     0.000
$sdff~510^Q~0.Q[0] (.latch) [clock-to-output]                    0.124     0.124
li168.in[0] (.names)                                             0.000     0.124
li168.out[0] (.names)                                            0.235     0.359
lo168.D[0] (.latch)                                              0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo168.clk[0] (.latch)                                            0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7436.A[22].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo053.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[22].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[22].Q[0] (.latch) [clock-to-output]       0.124     0.124
li053.in[1] (.names)                                                                     0.000     0.124
li053.out[0] (.names)                                                                    0.235     0.359
lo053.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo053.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7436.A[17].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo048.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[17].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[17].Q[0] (.latch) [clock-to-output]       0.124     0.124
li048.in[1] (.names)                                                                     0.000     0.124
li048.out[0] (.names)                                                                    0.235     0.359
lo048.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo048.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7436.A[16].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo047.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[16].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[16].Q[0] (.latch) [clock-to-output]       0.124     0.124
li047.in[1] (.names)                                                                     0.000     0.124
li047.out[0] (.names)                                                                    0.235     0.359
lo047.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo047.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 54
Startpoint: $dff~747^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~747^Q~4.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~0.clk[0] (.latch)                                     0.000     0.000
$dff~747^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4491.in[3] (.names)                                             0.000     0.124
n4491.out[0] (.names)                                            0.235     0.359
$dff~747^Q~4.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~4.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 55
Startpoint: $dff~556^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~556^Q~6.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~556^Q~0.clk[0] (.latch)                                     0.000     0.000
$dff~556^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4282.in[2] (.names)                                             0.000     0.124
n4282.out[0] (.names)                                            0.235     0.359
$dff~556^Q~6.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~556^Q~6.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7468.S[2].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~316^Q~18.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7468.S[2].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7468.S[2].Q[0] (.latch) [clock-to-output]       0.124     0.124
n5291.in[1] (.names)                                                                    0.000     0.124
n5291.out[0] (.names)                                                                   0.235     0.359
$dff~316^Q~18.D[0] (.latch)                                                             0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$dff~316^Q~18.clk[0] (.latch)                                                           0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 57
Startpoint: $sdff~509^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo295.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~509^Q~0.clk[0] (.latch)                                    0.000     0.000
$sdff~509^Q~0.Q[0] (.latch) [clock-to-output]                    0.124     0.124
li295.in[0] (.names)                                             0.000     0.124
li295.out[0] (.names)                                            0.235     0.359
lo295.D[0] (.latch)                                              0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo295.clk[0] (.latch)                                            0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7301.S[2].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdffe~539^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7301.S[2].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7301.S[2].Q[0] (.latch) [clock-to-output]       0.124     0.124
n5301.in[1] (.names)                                                                    0.000     0.124
n5301.out[0] (.names)                                                                   0.235     0.359
$sdffe~539^Q~0.D[0] (.latch)                                                            0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$sdffe~539^Q~0.clk[0] (.latch)                                                          0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 59
Startpoint: $dff~747^Q~5.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~747^Q~5.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~5.clk[0] (.latch)                                     0.000     0.000
$dff~747^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4496.in[2] (.names)                                             0.000     0.124
n4496.out[0] (.names)                                            0.235     0.359
$dff~747^Q~5.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~747^Q~5.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 60
Startpoint: $sdff~241^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~241^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~241^Q~0.clk[0] (.latch)                                    0.000     0.000
$sdff~241^Q~0.Q[0] (.latch) [clock-to-output]                    0.124     0.124
n1104.in[2] (.names)                                             0.000     0.124
n1104.out[0] (.names)                                            0.235     0.359
$sdff~241^Q~0.D[0] (.latch)                                      0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~241^Q~0.clk[0] (.latch)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7332.S[2].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~137^Q~18.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7332.S[2].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7332.S[2].Q[0] (.latch) [clock-to-output]       0.124     0.124
n5181.in[1] (.names)                                                                    0.000     0.124
n5181.out[0] (.names)                                                                   0.235     0.359
$dff~137^Q~18.D[0] (.latch)                                                             0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$dff~137^Q~18.clk[0] (.latch)                                                           0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 62
Startpoint: $dff~137^Q~2.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~60^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~137^Q~2.clk[0] (.latch)                                     0.000     0.000
$dff~137^Q~2.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4297.in[1] (.names)                                             0.000     0.124
n4297.out[0] (.names)                                            0.235     0.359
$sdff~60^Q~0.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~60^Q~0.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 63
Startpoint: $dff~137^Q~5.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~137^Q~15.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~137^Q~5.clk[0] (.latch)                                     0.000     0.000
$dff~137^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n5166.in[0] (.names)                                             0.000     0.124
n5166.out[0] (.names)                                            0.235     0.359
$dff~137^Q~15.D[0] (.latch)                                      0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~137^Q~15.clk[0] (.latch)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7332.S[2].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~137^Q~2.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7332.S[2].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7332.S[2].Q[0] (.latch) [clock-to-output]       0.124     0.124
n5101.in[1] (.names)                                                                    0.000     0.124
n5101.out[0] (.names)                                                                   0.235     0.359
$dff~137^Q~2.D[0] (.latch)                                                              0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$dff~137^Q~2.clk[0] (.latch)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 65
Startpoint: $sdff~59^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~59^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~59^Q~0.clk[0] (.latch)                                     0.000     0.000
$sdff~59^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4302.in[2] (.names)                                             0.000     0.124
n4302.out[0] (.names)                                            0.235     0.359
$sdff~59^Q~0.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~59^Q~0.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~64^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                   0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                           0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2707.in[1] (.names)                                                                                                                   0.000     0.124
n2707.out[0] (.names)                                                                                                                  0.235     0.359
$sdff~64^Q~7.D[0] (.latch)                                                                                                             0.000     0.359
data arrival time                                                                                                                                0.359

clock tm3_clk_v0 (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                   0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                           0.000     0.000
$sdff~64^Q~7.clk[0] (.latch)                                                                                                           0.000     0.000
clock uncertainty                                                                                                                      0.000     0.000
cell hold time                                                                                                                         0.066     0.066
data required time                                                                                                                               0.066
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              -0.066
data arrival time                                                                                                                                0.359
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                      0.293


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~64^Q~5.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                   0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                           0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2697.in[1] (.names)                                                                                                                   0.000     0.124
n2697.out[0] (.names)                                                                                                                  0.235     0.359
$sdff~64^Q~5.D[0] (.latch)                                                                                                             0.000     0.359
data arrival time                                                                                                                                0.359

clock tm3_clk_v0 (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                   0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                           0.000     0.000
$sdff~64^Q~5.clk[0] (.latch)                                                                                                           0.000     0.000
clock uncertainty                                                                                                                      0.000     0.000
cell hold time                                                                                                                         0.066     0.066
data required time                                                                                                                               0.066
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              -0.066
data arrival time                                                                                                                                0.359
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                      0.293


#Path 68
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$12001[2].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$simplemap.cc:240:simplemap_eqne$11460[1].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$12001[2].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$12001[2].Q[0] (.latch) [clock-to-output]       0.124     0.124
n4506.in[0] (.names)                                                                 0.000     0.124
n4506.out[0] (.names)                                                                0.235     0.359
$auto$simplemap.cc:240:simplemap_eqne$11460[1].D[0] (.latch)                         0.000     0.359
data arrival time                                                                              0.359

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[1].clk[0] (.latch)                       0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.066     0.066
data required time                                                                             0.066
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.066
data arrival time                                                                              0.359
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.293


#Path 69
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$11460[1].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~487^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[1].clk[0] (.latch)                       0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$11460[1].Q[0] (.latch) [clock-to-output]       0.124     0.124
n3802.in[1] (.names)                                                                 0.000     0.124
n3802.out[0] (.names)                                                                0.235     0.359
$sdff~487^Q~0.D[0] (.latch)                                                          0.000     0.359
data arrival time                                                                              0.359

clock tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                 0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
$sdff~487^Q~0.clk[0] (.latch)                                                        0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell hold time                                                                       0.066     0.066
data required time                                                                             0.066
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.066
data arrival time                                                                              0.359
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.293


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[1].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo301.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[1].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.124
li301.in[1] (.names)                                                                    0.000     0.124
li301.out[0] (.names)                                                                   0.235     0.359
lo301.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo301.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[9].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo309.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[9].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[9].Q[0] (.latch) [clock-to-output]       0.124     0.124
li309.in[1] (.names)                                                                    0.000     0.124
li309.out[0] (.names)                                                                   0.235     0.359
lo309.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo309.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[8].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo308.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[8].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[8].Q[0] (.latch) [clock-to-output]       0.124     0.124
li308.in[1] (.names)                                                                    0.000     0.124
li308.out[0] (.names)                                                                   0.235     0.359
lo308.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo308.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[7].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo307.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[7].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[7].Q[0] (.latch) [clock-to-output]       0.124     0.124
li307.in[1] (.names)                                                                    0.000     0.124
li307.out[0] (.names)                                                                   0.235     0.359
lo307.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo307.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[6].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo306.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[6].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[6].Q[0] (.latch) [clock-to-output]       0.124     0.124
li306.in[1] (.names)                                                                    0.000     0.124
li306.out[0] (.names)                                                                   0.235     0.359
lo306.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo306.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[5].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo305.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[5].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[5].Q[0] (.latch) [clock-to-output]       0.124     0.124
li305.in[1] (.names)                                                                    0.000     0.124
li305.out[0] (.names)                                                                   0.235     0.359
lo305.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo305.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[4].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo304.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[4].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.124
li304.in[1] (.names)                                                                    0.000     0.124
li304.out[0] (.names)                                                                   0.235     0.359
lo304.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo304.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[3].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo303.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[3].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[3].Q[0] (.latch) [clock-to-output]       0.124     0.124
li303.in[1] (.names)                                                                    0.000     0.124
li303.out[0] (.names)                                                                   0.235     0.359
lo303.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo303.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[2].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo302.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[2].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[2].Q[0] (.latch) [clock-to-output]       0.124     0.124
li302.in[1] (.names)                                                                    0.000     0.124
li302.out[0] (.names)                                                                   0.235     0.359
lo302.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo302.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[10].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo310.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[10].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[10].Q[0] (.latch) [clock-to-output]       0.124     0.124
li310.in[1] (.names)                                                                     0.000     0.124
li310.out[0] (.names)                                                                    0.235     0.359
lo310.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo310.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo300.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[0].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
li300.in[1] (.names)                                                                    0.000     0.124
li300.out[0] (.names)                                                                   0.235     0.359
lo300.D[0] (.latch)                                                                     0.000     0.359
data arrival time                                                                                 0.359

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
lo300.clk[0] (.latch)                                                                   0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell hold time                                                                          0.066     0.066
data required time                                                                                0.066
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.066
data arrival time                                                                                 0.359
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.A[24].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2212.in[1] (.names)                                                                                                                  0.000     0.124
n2212.out[0] (.names)                                                                                                                 0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.A[24].D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                                                               0.359

clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[24].clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.066     0.066
data required time                                                                                                                              0.066
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.066
data arrival time                                                                                                                               0.359
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.293


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.A[22].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2202.in[1] (.names)                                                                                                                  0.000     0.124
n2202.out[0] (.names)                                                                                                                 0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.A[22].D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                                                               0.359

clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[22].clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.066     0.066
data required time                                                                                                                              0.066
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.066
data arrival time                                                                                                                               0.359
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.293


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.A[20].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2192.in[1] (.names)                                                                                                                  0.000     0.124
n2192.out[0] (.names)                                                                                                                 0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.A[20].D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                                                               0.359

clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[20].clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.066     0.066
data required time                                                                                                                              0.066
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.066
data arrival time                                                                                                                               0.359
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.293


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.A[16].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2172.in[1] (.names)                                                                                                                  0.000     0.124
n2172.out[0] (.names)                                                                                                                 0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.A[16].D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                                                               0.359

clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[16].clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.066     0.066
data required time                                                                                                                              0.066
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.066
data arrival time                                                                                                                               0.359
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.293


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.A[17].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2177.in[1] (.names)                                                                                                                  0.000     0.124
n2177.out[0] (.names)                                                                                                                 0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.A[17].D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                                                               0.359

clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[17].clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.066     0.066
data required time                                                                                                                              0.066
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.066
data arrival time                                                                                                                               0.359
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.293


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7436.A[18].D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2].clk[0] (.latch)                       0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2].Q[0] (.latch) [clock-to-output]       0.124     0.124
n2182.in[1] (.names)                                                                                                                  0.000     0.124
n2182.out[0] (.names)                                                                                                                 0.235     0.359
$auto$hard_block.cc:122:cell_hard_block$7436.A[18].D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                                                               0.359

clock tm3_clk_v0 (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                  0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                          0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7436.A[18].clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.066     0.066
data required time                                                                                                                              0.066
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.066
data arrival time                                                                                                                               0.359
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.293


#Path 87
Startpoint: $dff~595^Q~8.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~595^Q~1.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~8.clk[0] (.latch)                                     0.000     0.000
$dff~595^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4202.in[1] (.names)                                             0.000     0.124
n4202.out[0] (.names)                                            0.235     0.359
$dff~595^Q~1.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~1.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[11].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo311.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[11].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[11].Q[0] (.latch) [clock-to-output]       0.124     0.124
li311.in[1] (.names)                                                                     0.000     0.124
li311.out[0] (.names)                                                                    0.235     0.359
lo311.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo311.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[12].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo312.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[12].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[12].Q[0] (.latch) [clock-to-output]       0.124     0.124
li312.in[1] (.names)                                                                     0.000     0.124
li312.out[0] (.names)                                                                    0.235     0.359
lo312.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo312.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 90
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[13].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo313.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[13].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[13].Q[0] (.latch) [clock-to-output]       0.124     0.124
li313.in[1] (.names)                                                                     0.000     0.124
li313.out[0] (.names)                                                                    0.235     0.359
lo313.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo313.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 91
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[14].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo314.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[14].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[14].Q[0] (.latch) [clock-to-output]       0.124     0.124
li314.in[1] (.names)                                                                     0.000     0.124
li314.out[0] (.names)                                                                    0.235     0.359
lo314.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo314.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[15].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo315.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[15].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[15].Q[0] (.latch) [clock-to-output]       0.124     0.124
li315.in[1] (.names)                                                                     0.000     0.124
li315.out[0] (.names)                                                                    0.235     0.359
lo315.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo315.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[16].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo316.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[16].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[16].Q[0] (.latch) [clock-to-output]       0.124     0.124
li316.in[1] (.names)                                                                     0.000     0.124
li316.out[0] (.names)                                                                    0.235     0.359
lo316.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo316.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$7582.A[17].Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo317.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[17].clk[0] (.latch)                       0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[17].Q[0] (.latch) [clock-to-output]       0.124     0.124
li317.in[1] (.names)                                                                     0.000     0.124
li317.out[0] (.names)                                                                    0.235     0.359
lo317.D[0] (.latch)                                                                      0.000     0.359
data arrival time                                                                                  0.359

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
lo317.clk[0] (.latch)                                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell hold time                                                                           0.066     0.066
data required time                                                                                 0.066
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.066
data arrival time                                                                                  0.359
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 95
Startpoint: $dff~595^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $sdff~584^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~1.clk[0] (.latch)                                     0.000     0.000
$dff~595^Q~1.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4192.in[1] (.names)                                             0.000     0.124
n4192.out[0] (.names)                                            0.235     0.359
$sdff~584^Q~0.D[0] (.latch)                                      0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~584^Q~0.clk[0] (.latch)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 96
Startpoint: $dff~595^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~595^Q~0.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~0.clk[0] (.latch)                                     0.000     0.000
$dff~595^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4197.in[0] (.names)                                             0.000     0.124
n4197.out[0] (.names)                                            0.235     0.359
$dff~595^Q~0.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~0.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 97
Startpoint: $dff~595^Q~2.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~595^Q~6.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~2.clk[0] (.latch)                                     0.000     0.000
$dff~595^Q~2.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4227.in[1] (.names)                                             0.000     0.124
n4227.out[0] (.names)                                            0.235     0.359
$dff~595^Q~6.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~6.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 98
Startpoint: $dff~595^Q~3.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~595^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~3.clk[0] (.latch)                                     0.000     0.000
$dff~595^Q~3.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4232.in[1] (.names)                                             0.000     0.124
n4232.out[0] (.names)                                            0.235     0.359
$dff~595^Q~7.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~7.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 99
Startpoint: $dff~595^Q~4.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~595^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~4.clk[0] (.latch)                                     0.000     0.000
$dff~595^Q~4.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4237.in[1] (.names)                                             0.000     0.124
n4237.out[0] (.names)                                            0.235     0.359
$dff~595^Q~8.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~8.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 100
Startpoint: $dff~595^Q~5.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~595^Q~3.D[0] (.latch clocked by tm3_clk_v0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~5.clk[0] (.latch)                                     0.000     0.000
$dff~595^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.124
n4212.in[1] (.names)                                             0.000     0.124
n4212.out[0] (.names)                                            0.235     0.359
$dff~595^Q~3.D[0] (.latch)                                       0.000     0.359
data arrival time                                                          0.359

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~595^Q~3.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.066     0.066
data required time                                                         0.066
--------------------------------------------------------------------------------
data required time                                                        -0.066
data arrival time                                                          0.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#End of timing report
