#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Nov 18 20:30:18 2017
# Process ID: 18004
# Current directory: C:/JPEG_Thesis_2/BRAM_System_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22172 C:\JPEG_Thesis_2\BRAM_System_Final\BRAM_System_Final.xpr
# Log file: C:/JPEG_Thesis_2/BRAM_System_Final/vivado.log
# Journal file: C:/JPEG_Thesis_2/BRAM_System_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.xpr
open_bd_design {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo C:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller C:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_Mux:1.0 DARC_Mux_0
endgroup
set_property location {4.5 1486 316} [get_bd_cells DARC_Mux_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:controller:1.0 controller_0
endgroup
set_property location {3 1044 584} [get_bd_cells controller_0]
set_property location {5 1469 410} [get_bd_cells DARC_Mux_0]
delete_bd_objs [get_bd_nets DARC_BRAM2_0_arm_control_bram_data_in] [get_bd_nets DARC_BRAM2_0_arm_control_bram_we] [get_bd_nets DARC_BRAM2_0_arm_control_bram_addr] [get_bd_nets bram_0_dout] [get_bd_cells bram_0]
set_property location {4 1391 356} [get_bd_cells DARC_Mux_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bram:1.0 bram_0
endgroup
set_property location {5.5 1708 392} [get_bd_cells bram_0]
set_property location {5 1647 383} [get_bd_cells bram_0]
connect_bd_net [get_bd_pins DARC_Mux_0/bram_addr] [get_bd_pins bram_0/addr]
connect_bd_net [get_bd_pins DARC_Mux_0/bram_we] [get_bd_pins bram_0/we]
connect_bd_net [get_bd_pins bram_0/din] [get_bd_pins DARC_Mux_0/bram_data_in]
connect_bd_net [get_bd_pins bram_0/dout] [get_bd_pins DARC_Mux_0/bram_data_out]
connect_bd_net [get_bd_pins DARC_Mux_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins bram_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins controller_0/sys_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins DARC_Mux_0/fpga_bram_data_out] [get_bd_pins controller_0/bram_control_fpga_data_out]
connect_bd_net [get_bd_pins DARC_BRAM2_0/arm_control_bram_data_out] [get_bd_pins DARC_Mux_0/arm_bram_data_out]
set_property location {5.5 1896 373} [get_bd_cells bram_0]
set_property location {4.5 1523 380} [get_bd_cells DARC_Mux_0]
connect_bd_net [get_bd_pins DARC_BRAM2_0/arm_control_bram_we] [get_bd_pins DARC_Mux_0/arm_bram_we]
connect_bd_net [get_bd_pins DARC_Mux_0/arm_bram_addr] [get_bd_pins DARC_BRAM2_0/arm_control_bram_addr]
connect_bd_net [get_bd_pins DARC_BRAM2_0/arm_control_bram_data_in] [get_bd_pins DARC_Mux_0/arm_bram_data_in]
connect_bd_net [get_bd_pins controller_0/bram_control_fpga_we] [get_bd_pins DARC_Mux_0/fpga_bram_we]
connect_bd_net [get_bd_pins controller_0/bram_control_fpga_addr] [get_bd_pins DARC_Mux_0/fpga_bram_addr]
connect_bd_net [get_bd_pins controller_0/bram_control_fpga_data_in] [get_bd_pins DARC_Mux_0/fpga_bram_data_in]
set_property location {3 877 448} [get_bd_cells controller_0]
save_bd_design
create_peripheral xilinx.com user ARM_FPGA_Control_Bus 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]
set_property VALUE 50 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0 c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller C:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_ARM_FPGA_Control_Bus_v1_0 -directory C:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2 C:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
ipx::edit_ip_in_project -upgrade true -name ARM_FPGA_Control_Bus_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.tmp/ARM_FPGA_Control_Bus_v1_0_project c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
ipx::edit_ip_in_project -upgrade true -name ARM_FPGA_Control_Bus_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.tmp/ARM_FPGA_Control_Bus_v1_0_project c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2 c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
set_property location {3 521 481} [get_bd_cells ARM_FPGA_Control_Bus_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ARM_FPGA_Control_Bus_0/S00_AXI]
connect_bd_net [get_bd_pins controller_0/data_mat_in] [get_bd_pins ARM_FPGA_Control_Bus_0/data]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/sel_mux_channel] [get_bd_pins DARC_Mux_0/sel]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_start_read] [get_bd_pins controller_0/fpga_start_read]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_start_write] [get_bd_pins controller_0/fpga_start_write]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_done_read] [get_bd_pins controller_0/fpga_done_read]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_done_write] [get_bd_pins controller_0/fpga_done_write]
set_property location {1.5 449 279} [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.sysdef C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf

launch_sdk -workspace C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk -hwspec C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
