<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cpufeatures.h source code [linux-4.14.y/arch/x86/include/asm/cpufeatures.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/cpufeatures.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='cpufeatures.h.html'>cpufeatures.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_CPUFEATURES_H">_ASM_X86_CPUFEATURES_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_CPUFEATURES_H" data-ref="_M/_ASM_X86_CPUFEATURES_H">_ASM_X86_CPUFEATURES_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_REQUIRED_FEATURES_H">_ASM_X86_REQUIRED_FEATURES_H</span></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="required-features.h.html">&lt;asm/required-features.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="5">endif</span></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_DISABLED_FEATURES_H">_ASM_X86_DISABLED_FEATURES_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="disabled-features.h.html">&lt;asm/disabled-features.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td><u>#<span data-ppcond="9">endif</span></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/*</i></td></tr>
<tr><th id="14">14</th><td><i> * Defines x86 CPU feature bits</i></td></tr>
<tr><th id="15">15</th><td><i> */</i></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/NCAPINTS" data-ref="_M/NCAPINTS">NCAPINTS</dfn>			19	   /* N 32-bit words worth of info */</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/NBUGINTS" data-ref="_M/NBUGINTS">NBUGINTS</dfn>			1	   /* N 32-bit bug flags */</u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i>/*</i></td></tr>
<tr><th id="20">20</th><td><i> * Note: If the comment begins with a quoted string, that string is used</i></td></tr>
<tr><th id="21">21</th><td><i> * in /proc/cpuinfo instead of the macro name.  If the string is "",</i></td></tr>
<tr><th id="22">22</th><td><i> * this feature bit is not displayed in /proc/cpuinfo at all.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * When adding new features here that depend on other features,</i></td></tr>
<tr><th id="25">25</th><td><i> * please update the table in kernel/cpu/cpuid-deps.c as well.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* Intel-defined CPU features, CPUID level 0x00000001 (EDX), word 0 */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FPU" data-ref="_M/X86_FEATURE_FPU">X86_FEATURE_FPU</dfn>			( 0*32+ 0) /* Onboard FPU */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VME" data-ref="_M/X86_FEATURE_VME">X86_FEATURE_VME</dfn>			( 0*32+ 1) /* Virtual Mode Extensions */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_DE" data-ref="_M/X86_FEATURE_DE">X86_FEATURE_DE</dfn>			( 0*32+ 2) /* Debugging Extensions */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PSE" data-ref="_M/X86_FEATURE_PSE">X86_FEATURE_PSE</dfn>			( 0*32+ 3) /* Page Size Extensions */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TSC" data-ref="_M/X86_FEATURE_TSC">X86_FEATURE_TSC</dfn>			( 0*32+ 4) /* Time Stamp Counter */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MSR" data-ref="_M/X86_FEATURE_MSR">X86_FEATURE_MSR</dfn>			( 0*32+ 5) /* Model-Specific Registers */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PAE" data-ref="_M/X86_FEATURE_PAE">X86_FEATURE_PAE</dfn>			( 0*32+ 6) /* Physical Address Extensions */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MCE" data-ref="_M/X86_FEATURE_MCE">X86_FEATURE_MCE</dfn>			( 0*32+ 7) /* Machine Check Exception */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CX8" data-ref="_M/X86_FEATURE_CX8">X86_FEATURE_CX8</dfn>			( 0*32+ 8) /* CMPXCHG8 instruction */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_APIC" data-ref="_M/X86_FEATURE_APIC">X86_FEATURE_APIC</dfn>		( 0*32+ 9) /* Onboard APIC */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SEP" data-ref="_M/X86_FEATURE_SEP">X86_FEATURE_SEP</dfn>			( 0*32+11) /* SYSENTER/SYSEXIT */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MTRR" data-ref="_M/X86_FEATURE_MTRR">X86_FEATURE_MTRR</dfn>		( 0*32+12) /* Memory Type Range Registers */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PGE" data-ref="_M/X86_FEATURE_PGE">X86_FEATURE_PGE</dfn>			( 0*32+13) /* Page Global Enable */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MCA" data-ref="_M/X86_FEATURE_MCA">X86_FEATURE_MCA</dfn>			( 0*32+14) /* Machine Check Architecture */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CMOV" data-ref="_M/X86_FEATURE_CMOV">X86_FEATURE_CMOV</dfn>		( 0*32+15) /* CMOV instructions (plus FCMOVcc, FCOMI with FPU) */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PAT" data-ref="_M/X86_FEATURE_PAT">X86_FEATURE_PAT</dfn>			( 0*32+16) /* Page Attribute Table */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PSE36" data-ref="_M/X86_FEATURE_PSE36">X86_FEATURE_PSE36</dfn>		( 0*32+17) /* 36-bit PSEs */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PN" data-ref="_M/X86_FEATURE_PN">X86_FEATURE_PN</dfn>			( 0*32+18) /* Processor serial number */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CLFLUSH" data-ref="_M/X86_FEATURE_CLFLUSH">X86_FEATURE_CLFLUSH</dfn>		( 0*32+19) /* CLFLUSH instruction */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_DS" data-ref="_M/X86_FEATURE_DS">X86_FEATURE_DS</dfn>			( 0*32+21) /* "dts" Debug Store */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ACPI" data-ref="_M/X86_FEATURE_ACPI">X86_FEATURE_ACPI</dfn>		( 0*32+22) /* ACPI via MSR */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MMX" data-ref="_M/X86_FEATURE_MMX">X86_FEATURE_MMX</dfn>			( 0*32+23) /* Multimedia Extensions */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FXSR" data-ref="_M/X86_FEATURE_FXSR">X86_FEATURE_FXSR</dfn>		( 0*32+24) /* FXSAVE/FXRSTOR, CR4.OSFXSR */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XMM" data-ref="_M/X86_FEATURE_XMM">X86_FEATURE_XMM</dfn>			( 0*32+25) /* "sse" */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XMM2" data-ref="_M/X86_FEATURE_XMM2">X86_FEATURE_XMM2</dfn>		( 0*32+26) /* "sse2" */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SELFSNOOP" data-ref="_M/X86_FEATURE_SELFSNOOP">X86_FEATURE_SELFSNOOP</dfn>		( 0*32+27) /* "ss" CPU self snoop */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HT" data-ref="_M/X86_FEATURE_HT">X86_FEATURE_HT</dfn>			( 0*32+28) /* Hyper-Threading */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ACC" data-ref="_M/X86_FEATURE_ACC">X86_FEATURE_ACC</dfn>			( 0*32+29) /* "tm" Automatic clock control */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_IA64" data-ref="_M/X86_FEATURE_IA64">X86_FEATURE_IA64</dfn>		( 0*32+30) /* IA-64 processor */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PBE" data-ref="_M/X86_FEATURE_PBE">X86_FEATURE_PBE</dfn>			( 0*32+31) /* Pending Break Enable */</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* AMD-defined CPU features, CPUID level 0x80000001, word 1 */</i></td></tr>
<tr><th id="61">61</th><td><i>/* Don't duplicate feature flags which are redundant with Intel! */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SYSCALL" data-ref="_M/X86_FEATURE_SYSCALL">X86_FEATURE_SYSCALL</dfn>		( 1*32+11) /* SYSCALL/SYSRET */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MP" data-ref="_M/X86_FEATURE_MP">X86_FEATURE_MP</dfn>			( 1*32+19) /* MP Capable */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_NX" data-ref="_M/X86_FEATURE_NX">X86_FEATURE_NX</dfn>			( 1*32+20) /* Execute Disable */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MMXEXT" data-ref="_M/X86_FEATURE_MMXEXT">X86_FEATURE_MMXEXT</dfn>		( 1*32+22) /* AMD MMX extensions */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FXSR_OPT" data-ref="_M/X86_FEATURE_FXSR_OPT">X86_FEATURE_FXSR_OPT</dfn>		( 1*32+25) /* FXSAVE/FXRSTOR optimizations */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_GBPAGES" data-ref="_M/X86_FEATURE_GBPAGES">X86_FEATURE_GBPAGES</dfn>		( 1*32+26) /* "pdpe1gb" GB pages */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RDTSCP" data-ref="_M/X86_FEATURE_RDTSCP">X86_FEATURE_RDTSCP</dfn>		( 1*32+27) /* RDTSCP */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LM" data-ref="_M/X86_FEATURE_LM">X86_FEATURE_LM</dfn>			( 1*32+29) /* Long Mode (x86-64, 64-bit support) */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_3DNOWEXT" data-ref="_M/X86_FEATURE_3DNOWEXT">X86_FEATURE_3DNOWEXT</dfn>		( 1*32+30) /* AMD 3DNow extensions */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_3DNOW" data-ref="_M/X86_FEATURE_3DNOW">X86_FEATURE_3DNOW</dfn>		( 1*32+31) /* 3DNow */</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* Transmeta-defined CPU features, CPUID level 0x80860001, word 2 */</i></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RECOVERY" data-ref="_M/X86_FEATURE_RECOVERY">X86_FEATURE_RECOVERY</dfn>		( 2*32+ 0) /* CPU in recovery mode */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LONGRUN" data-ref="_M/X86_FEATURE_LONGRUN">X86_FEATURE_LONGRUN</dfn>		( 2*32+ 1) /* Longrun power control */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LRTI" data-ref="_M/X86_FEATURE_LRTI">X86_FEATURE_LRTI</dfn>		( 2*32+ 3) /* LongRun table interface */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* Other features, Linux-defined mapping, word 3 */</i></td></tr>
<tr><th id="79">79</th><td><i>/* This range is used for feature bits which conflict or are synthesized */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CXMMX" data-ref="_M/X86_FEATURE_CXMMX">X86_FEATURE_CXMMX</dfn>		( 3*32+ 0) /* Cyrix MMX extensions */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_K6_MTRR" data-ref="_M/X86_FEATURE_K6_MTRR">X86_FEATURE_K6_MTRR</dfn>		( 3*32+ 1) /* AMD K6 nonstandard MTRRs */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CYRIX_ARR" data-ref="_M/X86_FEATURE_CYRIX_ARR">X86_FEATURE_CYRIX_ARR</dfn>		( 3*32+ 2) /* Cyrix ARRs (= MTRRs) */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CENTAUR_MCR" data-ref="_M/X86_FEATURE_CENTAUR_MCR">X86_FEATURE_CENTAUR_MCR</dfn>		( 3*32+ 3) /* Centaur MCRs (= MTRRs) */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* CPU types for specific tunings: */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_K8" data-ref="_M/X86_FEATURE_K8">X86_FEATURE_K8</dfn>			( 3*32+ 4) /* "" Opteron, Athlon64 */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_K7" data-ref="_M/X86_FEATURE_K7">X86_FEATURE_K7</dfn>			( 3*32+ 5) /* "" Athlon */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_P3" data-ref="_M/X86_FEATURE_P3">X86_FEATURE_P3</dfn>			( 3*32+ 6) /* "" P3 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_P4" data-ref="_M/X86_FEATURE_P4">X86_FEATURE_P4</dfn>			( 3*32+ 7) /* "" P4 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CONSTANT_TSC" data-ref="_M/X86_FEATURE_CONSTANT_TSC">X86_FEATURE_CONSTANT_TSC</dfn>	( 3*32+ 8) /* TSC ticks at a constant rate */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_UP" data-ref="_M/X86_FEATURE_UP">X86_FEATURE_UP</dfn>			( 3*32+ 9) /* SMP kernel running on UP */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ART" data-ref="_M/X86_FEATURE_ART">X86_FEATURE_ART</dfn>			( 3*32+10) /* Always running timer (ART) */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ARCH_PERFMON" data-ref="_M/X86_FEATURE_ARCH_PERFMON">X86_FEATURE_ARCH_PERFMON</dfn>	( 3*32+11) /* Intel Architectural PerfMon */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PEBS" data-ref="_M/X86_FEATURE_PEBS">X86_FEATURE_PEBS</dfn>		( 3*32+12) /* Precise-Event Based Sampling */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_BTS" data-ref="_M/X86_FEATURE_BTS">X86_FEATURE_BTS</dfn>			( 3*32+13) /* Branch Trace Store */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SYSCALL32" data-ref="_M/X86_FEATURE_SYSCALL32">X86_FEATURE_SYSCALL32</dfn>		( 3*32+14) /* "" syscall in IA32 userspace */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SYSENTER32" data-ref="_M/X86_FEATURE_SYSENTER32">X86_FEATURE_SYSENTER32</dfn>		( 3*32+15) /* "" sysenter in IA32 userspace */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_REP_GOOD" data-ref="_M/X86_FEATURE_REP_GOOD">X86_FEATURE_REP_GOOD</dfn>		( 3*32+16) /* REP microcode works well */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MFENCE_RDTSC" data-ref="_M/X86_FEATURE_MFENCE_RDTSC">X86_FEATURE_MFENCE_RDTSC</dfn>	( 3*32+17) /* "" MFENCE synchronizes RDTSC */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LFENCE_RDTSC" data-ref="_M/X86_FEATURE_LFENCE_RDTSC">X86_FEATURE_LFENCE_RDTSC</dfn>	( 3*32+18) /* "" LFENCE synchronizes RDTSC */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ACC_POWER" data-ref="_M/X86_FEATURE_ACC_POWER">X86_FEATURE_ACC_POWER</dfn>		( 3*32+19) /* AMD Accumulated Power Mechanism */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_NOPL" data-ref="_M/X86_FEATURE_NOPL">X86_FEATURE_NOPL</dfn>		( 3*32+20) /* The NOPL (0F 1F) instructions */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ALWAYS" data-ref="_M/X86_FEATURE_ALWAYS">X86_FEATURE_ALWAYS</dfn>		( 3*32+21) /* "" Always-present feature */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XTOPOLOGY" data-ref="_M/X86_FEATURE_XTOPOLOGY">X86_FEATURE_XTOPOLOGY</dfn>		( 3*32+22) /* CPU topology enum extensions */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TSC_RELIABLE" data-ref="_M/X86_FEATURE_TSC_RELIABLE">X86_FEATURE_TSC_RELIABLE</dfn>	( 3*32+23) /* TSC is known to be reliable */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_NONSTOP_TSC" data-ref="_M/X86_FEATURE_NONSTOP_TSC">X86_FEATURE_NONSTOP_TSC</dfn>		( 3*32+24) /* TSC does not stop in C states */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CPUID" data-ref="_M/X86_FEATURE_CPUID">X86_FEATURE_CPUID</dfn>		( 3*32+25) /* CPU has CPUID instruction itself */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_EXTD_APICID" data-ref="_M/X86_FEATURE_EXTD_APICID">X86_FEATURE_EXTD_APICID</dfn>		( 3*32+26) /* Extended APICID (8 bits) */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AMD_DCM" data-ref="_M/X86_FEATURE_AMD_DCM">X86_FEATURE_AMD_DCM</dfn>		( 3*32+27) /* AMD multi-node processor */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_APERFMPERF" data-ref="_M/X86_FEATURE_APERFMPERF">X86_FEATURE_APERFMPERF</dfn>		( 3*32+28) /* P-State hardware coordination feedback capability (APERF/MPERF MSRs) */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_NONSTOP_TSC_S3" data-ref="_M/X86_FEATURE_NONSTOP_TSC_S3">X86_FEATURE_NONSTOP_TSC_S3</dfn>	( 3*32+30) /* TSC doesn't stop in S3 state */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TSC_KNOWN_FREQ" data-ref="_M/X86_FEATURE_TSC_KNOWN_FREQ">X86_FEATURE_TSC_KNOWN_FREQ</dfn>	( 3*32+31) /* TSC has known frequency */</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* Intel-defined CPU features, CPUID level 0x00000001 (ECX), word 4 */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XMM3" data-ref="_M/X86_FEATURE_XMM3">X86_FEATURE_XMM3</dfn>		( 4*32+ 0) /* "pni" SSE-3 */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PCLMULQDQ" data-ref="_M/X86_FEATURE_PCLMULQDQ">X86_FEATURE_PCLMULQDQ</dfn>		( 4*32+ 1) /* PCLMULQDQ instruction */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_DTES64" data-ref="_M/X86_FEATURE_DTES64">X86_FEATURE_DTES64</dfn>		( 4*32+ 2) /* 64-bit Debug Store */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MWAIT" data-ref="_M/X86_FEATURE_MWAIT">X86_FEATURE_MWAIT</dfn>		( 4*32+ 3) /* "monitor" MONITOR/MWAIT support */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_DSCPL" data-ref="_M/X86_FEATURE_DSCPL">X86_FEATURE_DSCPL</dfn>		( 4*32+ 4) /* "ds_cpl" CPL-qualified (filtered) Debug Store */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VMX" data-ref="_M/X86_FEATURE_VMX">X86_FEATURE_VMX</dfn>			( 4*32+ 5) /* Hardware virtualization */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SMX" data-ref="_M/X86_FEATURE_SMX">X86_FEATURE_SMX</dfn>			( 4*32+ 6) /* Safer Mode eXtensions */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_EST" data-ref="_M/X86_FEATURE_EST">X86_FEATURE_EST</dfn>			( 4*32+ 7) /* Enhanced SpeedStep */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TM2" data-ref="_M/X86_FEATURE_TM2">X86_FEATURE_TM2</dfn>			( 4*32+ 8) /* Thermal Monitor 2 */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SSSE3" data-ref="_M/X86_FEATURE_SSSE3">X86_FEATURE_SSSE3</dfn>		( 4*32+ 9) /* Supplemental SSE-3 */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CID" data-ref="_M/X86_FEATURE_CID">X86_FEATURE_CID</dfn>			( 4*32+10) /* Context ID */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SDBG" data-ref="_M/X86_FEATURE_SDBG">X86_FEATURE_SDBG</dfn>		( 4*32+11) /* Silicon Debug */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FMA" data-ref="_M/X86_FEATURE_FMA">X86_FEATURE_FMA</dfn>			( 4*32+12) /* Fused multiply-add */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CX16" data-ref="_M/X86_FEATURE_CX16">X86_FEATURE_CX16</dfn>		( 4*32+13) /* CMPXCHG16B instruction */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XTPR" data-ref="_M/X86_FEATURE_XTPR">X86_FEATURE_XTPR</dfn>		( 4*32+14) /* Send Task Priority Messages */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PDCM" data-ref="_M/X86_FEATURE_PDCM">X86_FEATURE_PDCM</dfn>		( 4*32+15) /* Perf/Debug Capabilities MSR */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PCID" data-ref="_M/X86_FEATURE_PCID">X86_FEATURE_PCID</dfn>		( 4*32+17) /* Process Context Identifiers */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_DCA" data-ref="_M/X86_FEATURE_DCA">X86_FEATURE_DCA</dfn>			( 4*32+18) /* Direct Cache Access */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XMM4_1" data-ref="_M/X86_FEATURE_XMM4_1">X86_FEATURE_XMM4_1</dfn>		( 4*32+19) /* "sse4_1" SSE-4.1 */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XMM4_2" data-ref="_M/X86_FEATURE_XMM4_2">X86_FEATURE_XMM4_2</dfn>		( 4*32+20) /* "sse4_2" SSE-4.2 */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_X2APIC" data-ref="_M/X86_FEATURE_X2APIC">X86_FEATURE_X2APIC</dfn>		( 4*32+21) /* X2APIC */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MOVBE" data-ref="_M/X86_FEATURE_MOVBE">X86_FEATURE_MOVBE</dfn>		( 4*32+22) /* MOVBE instruction */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_POPCNT" data-ref="_M/X86_FEATURE_POPCNT">X86_FEATURE_POPCNT</dfn>		( 4*32+23) /* POPCNT instruction */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TSC_DEADLINE_TIMER" data-ref="_M/X86_FEATURE_TSC_DEADLINE_TIMER">X86_FEATURE_TSC_DEADLINE_TIMER</dfn>	( 4*32+24) /* TSC deadline timer */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AES" data-ref="_M/X86_FEATURE_AES">X86_FEATURE_AES</dfn>			( 4*32+25) /* AES instructions */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XSAVE" data-ref="_M/X86_FEATURE_XSAVE">X86_FEATURE_XSAVE</dfn>		( 4*32+26) /* XSAVE/XRSTOR/XSETBV/XGETBV instructions */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_OSXSAVE" data-ref="_M/X86_FEATURE_OSXSAVE">X86_FEATURE_OSXSAVE</dfn>		( 4*32+27) /* "" XSAVE instruction enabled in the OS */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX" data-ref="_M/X86_FEATURE_AVX">X86_FEATURE_AVX</dfn>			( 4*32+28) /* Advanced Vector Extensions */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_F16C" data-ref="_M/X86_FEATURE_F16C">X86_FEATURE_F16C</dfn>		( 4*32+29) /* 16-bit FP conversions */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RDRAND" data-ref="_M/X86_FEATURE_RDRAND">X86_FEATURE_RDRAND</dfn>		( 4*32+30) /* RDRAND instruction */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HYPERVISOR" data-ref="_M/X86_FEATURE_HYPERVISOR">X86_FEATURE_HYPERVISOR</dfn>		( 4*32+31) /* Running on a hypervisor */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* VIA/Cyrix/Centaur-defined CPU features, CPUID level 0xC0000001, word 5 */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XSTORE" data-ref="_M/X86_FEATURE_XSTORE">X86_FEATURE_XSTORE</dfn>		( 5*32+ 2) /* "rng" RNG present (xstore) */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XSTORE_EN" data-ref="_M/X86_FEATURE_XSTORE_EN">X86_FEATURE_XSTORE_EN</dfn>		( 5*32+ 3) /* "rng_en" RNG enabled */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XCRYPT" data-ref="_M/X86_FEATURE_XCRYPT">X86_FEATURE_XCRYPT</dfn>		( 5*32+ 6) /* "ace" on-CPU crypto (xcrypt) */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XCRYPT_EN" data-ref="_M/X86_FEATURE_XCRYPT_EN">X86_FEATURE_XCRYPT_EN</dfn>		( 5*32+ 7) /* "ace_en" on-CPU crypto enabled */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ACE2" data-ref="_M/X86_FEATURE_ACE2">X86_FEATURE_ACE2</dfn>		( 5*32+ 8) /* Advanced Cryptography Engine v2 */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ACE2_EN" data-ref="_M/X86_FEATURE_ACE2_EN">X86_FEATURE_ACE2_EN</dfn>		( 5*32+ 9) /* ACE v2 enabled */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PHE" data-ref="_M/X86_FEATURE_PHE">X86_FEATURE_PHE</dfn>			( 5*32+10) /* PadLock Hash Engine */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PHE_EN" data-ref="_M/X86_FEATURE_PHE_EN">X86_FEATURE_PHE_EN</dfn>		( 5*32+11) /* PHE enabled */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PMM" data-ref="_M/X86_FEATURE_PMM">X86_FEATURE_PMM</dfn>			( 5*32+12) /* PadLock Montgomery Multiplier */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PMM_EN" data-ref="_M/X86_FEATURE_PMM_EN">X86_FEATURE_PMM_EN</dfn>		( 5*32+13) /* PMM enabled */</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* More extended AMD flags: CPUID level 0x80000001, ECX, word 6 */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LAHF_LM" data-ref="_M/X86_FEATURE_LAHF_LM">X86_FEATURE_LAHF_LM</dfn>		( 6*32+ 0) /* LAHF/SAHF in long mode */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CMP_LEGACY" data-ref="_M/X86_FEATURE_CMP_LEGACY">X86_FEATURE_CMP_LEGACY</dfn>		( 6*32+ 1) /* If yes HyperThreading not valid */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SVM" data-ref="_M/X86_FEATURE_SVM">X86_FEATURE_SVM</dfn>			( 6*32+ 2) /* Secure Virtual Machine */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_EXTAPIC" data-ref="_M/X86_FEATURE_EXTAPIC">X86_FEATURE_EXTAPIC</dfn>		( 6*32+ 3) /* Extended APIC space */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CR8_LEGACY" data-ref="_M/X86_FEATURE_CR8_LEGACY">X86_FEATURE_CR8_LEGACY</dfn>		( 6*32+ 4) /* CR8 in 32-bit mode */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ABM" data-ref="_M/X86_FEATURE_ABM">X86_FEATURE_ABM</dfn>			( 6*32+ 5) /* Advanced bit manipulation */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SSE4A" data-ref="_M/X86_FEATURE_SSE4A">X86_FEATURE_SSE4A</dfn>		( 6*32+ 6) /* SSE-4A */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MISALIGNSSE" data-ref="_M/X86_FEATURE_MISALIGNSSE">X86_FEATURE_MISALIGNSSE</dfn>		( 6*32+ 7) /* Misaligned SSE mode */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_3DNOWPREFETCH" data-ref="_M/X86_FEATURE_3DNOWPREFETCH">X86_FEATURE_3DNOWPREFETCH</dfn>	( 6*32+ 8) /* 3DNow prefetch instructions */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_OSVW" data-ref="_M/X86_FEATURE_OSVW">X86_FEATURE_OSVW</dfn>		( 6*32+ 9) /* OS Visible Workaround */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_IBS" data-ref="_M/X86_FEATURE_IBS">X86_FEATURE_IBS</dfn>			( 6*32+10) /* Instruction Based Sampling */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XOP" data-ref="_M/X86_FEATURE_XOP">X86_FEATURE_XOP</dfn>			( 6*32+11) /* extended AVX instructions */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SKINIT" data-ref="_M/X86_FEATURE_SKINIT">X86_FEATURE_SKINIT</dfn>		( 6*32+12) /* SKINIT/STGI instructions */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_WDT" data-ref="_M/X86_FEATURE_WDT">X86_FEATURE_WDT</dfn>			( 6*32+13) /* Watchdog timer */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LWP" data-ref="_M/X86_FEATURE_LWP">X86_FEATURE_LWP</dfn>			( 6*32+15) /* Light Weight Profiling */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FMA4" data-ref="_M/X86_FEATURE_FMA4">X86_FEATURE_FMA4</dfn>		( 6*32+16) /* 4 operands MAC instructions */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TCE" data-ref="_M/X86_FEATURE_TCE">X86_FEATURE_TCE</dfn>			( 6*32+17) /* Translation Cache Extension */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_NODEID_MSR" data-ref="_M/X86_FEATURE_NODEID_MSR">X86_FEATURE_NODEID_MSR</dfn>		( 6*32+19) /* NodeId MSR */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TBM" data-ref="_M/X86_FEATURE_TBM">X86_FEATURE_TBM</dfn>			( 6*32+21) /* Trailing Bit Manipulations */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TOPOEXT" data-ref="_M/X86_FEATURE_TOPOEXT">X86_FEATURE_TOPOEXT</dfn>		( 6*32+22) /* Topology extensions CPUID leafs */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PERFCTR_CORE" data-ref="_M/X86_FEATURE_PERFCTR_CORE">X86_FEATURE_PERFCTR_CORE</dfn>	( 6*32+23) /* Core performance counter extensions */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PERFCTR_NB" data-ref="_M/X86_FEATURE_PERFCTR_NB">X86_FEATURE_PERFCTR_NB</dfn>		( 6*32+24) /* NB performance counter extensions */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_BPEXT" data-ref="_M/X86_FEATURE_BPEXT">X86_FEATURE_BPEXT</dfn>		( 6*32+26) /* Data breakpoint extension */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PTSC" data-ref="_M/X86_FEATURE_PTSC">X86_FEATURE_PTSC</dfn>		( 6*32+27) /* Performance time-stamp counter */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PERFCTR_LLC" data-ref="_M/X86_FEATURE_PERFCTR_LLC">X86_FEATURE_PERFCTR_LLC</dfn>		( 6*32+28) /* Last Level Cache performance counter extensions */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MWAITX" data-ref="_M/X86_FEATURE_MWAITX">X86_FEATURE_MWAITX</dfn>		( 6*32+29) /* MWAIT extension (MONITORX/MWAITX instructions) */</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/*</i></td></tr>
<tr><th id="188">188</th><td><i> * Auxiliary flags: Linux defined - For features scattered in various</i></td></tr>
<tr><th id="189">189</th><td><i> * CPUID levels like 0x6, 0xA etc, word 7.</i></td></tr>
<tr><th id="190">190</th><td><i> *</i></td></tr>
<tr><th id="191">191</th><td><i> * Reuse free bits when adding new feature flags!</i></td></tr>
<tr><th id="192">192</th><td><i> */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RING3MWAIT" data-ref="_M/X86_FEATURE_RING3MWAIT">X86_FEATURE_RING3MWAIT</dfn>		( 7*32+ 0) /* Ring 3 MONITOR/MWAIT instructions */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CPUID_FAULT" data-ref="_M/X86_FEATURE_CPUID_FAULT">X86_FEATURE_CPUID_FAULT</dfn>		( 7*32+ 1) /* Intel CPUID faulting */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CPB" data-ref="_M/X86_FEATURE_CPB">X86_FEATURE_CPB</dfn>			( 7*32+ 2) /* AMD Core Performance Boost */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_EPB" data-ref="_M/X86_FEATURE_EPB">X86_FEATURE_EPB</dfn>			( 7*32+ 3) /* IA32_ENERGY_PERF_BIAS support */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CAT_L3" data-ref="_M/X86_FEATURE_CAT_L3">X86_FEATURE_CAT_L3</dfn>		( 7*32+ 4) /* Cache Allocation Technology L3 */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CAT_L2" data-ref="_M/X86_FEATURE_CAT_L2">X86_FEATURE_CAT_L2</dfn>		( 7*32+ 5) /* Cache Allocation Technology L2 */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CDP_L3" data-ref="_M/X86_FEATURE_CDP_L3">X86_FEATURE_CDP_L3</dfn>		( 7*32+ 6) /* Code and Data Prioritization L3 */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_INVPCID_SINGLE" data-ref="_M/X86_FEATURE_INVPCID_SINGLE">X86_FEATURE_INVPCID_SINGLE</dfn>	( 7*32+ 7) /* Effectively INVPCID &amp;&amp; CR4.PCIDE=1 */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HW_PSTATE" data-ref="_M/X86_FEATURE_HW_PSTATE">X86_FEATURE_HW_PSTATE</dfn>		( 7*32+ 8) /* AMD HW-PState */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PROC_FEEDBACK" data-ref="_M/X86_FEATURE_PROC_FEEDBACK">X86_FEATURE_PROC_FEEDBACK</dfn>	( 7*32+ 9) /* AMD ProcFeedbackInterface */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SME" data-ref="_M/X86_FEATURE_SME">X86_FEATURE_SME</dfn>			( 7*32+10) /* AMD Secure Memory Encryption */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PTI" data-ref="_M/X86_FEATURE_PTI">X86_FEATURE_PTI</dfn>			( 7*32+11) /* Kernel Page Table Isolation enabled */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RETPOLINE" data-ref="_M/X86_FEATURE_RETPOLINE">X86_FEATURE_RETPOLINE</dfn>		( 7*32+12) /* "" Generic Retpoline mitigation for Spectre variant 2 */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RETPOLINE_AMD" data-ref="_M/X86_FEATURE_RETPOLINE_AMD">X86_FEATURE_RETPOLINE_AMD</dfn>	( 7*32+13) /* "" AMD Retpoline mitigation for Spectre variant 2 */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_INTEL_PPIN" data-ref="_M/X86_FEATURE_INTEL_PPIN">X86_FEATURE_INTEL_PPIN</dfn>		( 7*32+14) /* Intel Processor Inventory Number */</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MSR_SPEC_CTRL" data-ref="_M/X86_FEATURE_MSR_SPEC_CTRL">X86_FEATURE_MSR_SPEC_CTRL</dfn>	( 7*32+16) /* "" MSR SPEC_CTRL is implemented */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SSBD" data-ref="_M/X86_FEATURE_SSBD">X86_FEATURE_SSBD</dfn>		( 7*32+17) /* Speculative Store Bypass Disable */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MBA" data-ref="_M/X86_FEATURE_MBA">X86_FEATURE_MBA</dfn>			( 7*32+18) /* Memory Bandwidth Allocation */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RSB_CTXSW" data-ref="_M/X86_FEATURE_RSB_CTXSW">X86_FEATURE_RSB_CTXSW</dfn>		( 7*32+19) /* "" Fill RSB on context switches */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_USE_IBPB" data-ref="_M/X86_FEATURE_USE_IBPB">X86_FEATURE_USE_IBPB</dfn>		( 7*32+21) /* "" Indirect Branch Prediction Barrier enabled */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_USE_IBRS_FW" data-ref="_M/X86_FEATURE_USE_IBRS_FW">X86_FEATURE_USE_IBRS_FW</dfn>		( 7*32+22) /* "" Use IBRS during runtime firmware calls */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SPEC_STORE_BYPASS_DISABLE" data-ref="_M/X86_FEATURE_SPEC_STORE_BYPASS_DISABLE">X86_FEATURE_SPEC_STORE_BYPASS_DISABLE</dfn>	( 7*32+23) /* "" Disable Speculative Store Bypass. */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LS_CFG_SSBD" data-ref="_M/X86_FEATURE_LS_CFG_SSBD">X86_FEATURE_LS_CFG_SSBD</dfn>		( 7*32+24)  /* "" AMD SSBD implementation via LS_CFG MSR */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_IBRS" data-ref="_M/X86_FEATURE_IBRS">X86_FEATURE_IBRS</dfn>		( 7*32+25) /* Indirect Branch Restricted Speculation */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_IBPB" data-ref="_M/X86_FEATURE_IBPB">X86_FEATURE_IBPB</dfn>		( 7*32+26) /* Indirect Branch Prediction Barrier */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_STIBP" data-ref="_M/X86_FEATURE_STIBP">X86_FEATURE_STIBP</dfn>		( 7*32+27) /* Single Thread Indirect Branch Predictors */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ZEN" data-ref="_M/X86_FEATURE_ZEN">X86_FEATURE_ZEN</dfn>			( 7*32+28) /* "" CPU is AMD family 0x17 (Zen) */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* Virtualization flags: Linux defined, word 8 */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TPR_SHADOW" data-ref="_M/X86_FEATURE_TPR_SHADOW">X86_FEATURE_TPR_SHADOW</dfn>		( 8*32+ 0) /* Intel TPR Shadow */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VNMI" data-ref="_M/X86_FEATURE_VNMI">X86_FEATURE_VNMI</dfn>		( 8*32+ 1) /* Intel Virtual NMI */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FLEXPRIORITY" data-ref="_M/X86_FEATURE_FLEXPRIORITY">X86_FEATURE_FLEXPRIORITY</dfn>	( 8*32+ 2) /* Intel FlexPriority */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_EPT" data-ref="_M/X86_FEATURE_EPT">X86_FEATURE_EPT</dfn>			( 8*32+ 3) /* Intel Extended Page Table */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VPID" data-ref="_M/X86_FEATURE_VPID">X86_FEATURE_VPID</dfn>		( 8*32+ 4) /* Intel Virtual Processor ID */</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VMMCALL" data-ref="_M/X86_FEATURE_VMMCALL">X86_FEATURE_VMMCALL</dfn>		( 8*32+15) /* Prefer VMMCALL to VMCALL */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XENPV" data-ref="_M/X86_FEATURE_XENPV">X86_FEATURE_XENPV</dfn>		( 8*32+16) /* "" Xen paravirtual guest */</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/* Intel-defined CPU features, CPUID level 0x00000007:0 (EBX), word 9 */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FSGSBASE" data-ref="_M/X86_FEATURE_FSGSBASE">X86_FEATURE_FSGSBASE</dfn>		( 9*32+ 0) /* RDFSBASE, WRFSBASE, RDGSBASE, WRGSBASE instructions*/</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TSC_ADJUST" data-ref="_M/X86_FEATURE_TSC_ADJUST">X86_FEATURE_TSC_ADJUST</dfn>		( 9*32+ 1) /* TSC adjustment MSR 0x3B */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_BMI1" data-ref="_M/X86_FEATURE_BMI1">X86_FEATURE_BMI1</dfn>		( 9*32+ 3) /* 1st group bit manipulation extensions */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HLE" data-ref="_M/X86_FEATURE_HLE">X86_FEATURE_HLE</dfn>			( 9*32+ 4) /* Hardware Lock Elision */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX2" data-ref="_M/X86_FEATURE_AVX2">X86_FEATURE_AVX2</dfn>		( 9*32+ 5) /* AVX2 instructions */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SMEP" data-ref="_M/X86_FEATURE_SMEP">X86_FEATURE_SMEP</dfn>		( 9*32+ 7) /* Supervisor Mode Execution Protection */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_BMI2" data-ref="_M/X86_FEATURE_BMI2">X86_FEATURE_BMI2</dfn>		( 9*32+ 8) /* 2nd group bit manipulation extensions */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ERMS" data-ref="_M/X86_FEATURE_ERMS">X86_FEATURE_ERMS</dfn>		( 9*32+ 9) /* Enhanced REP MOVSB/STOSB instructions */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_INVPCID" data-ref="_M/X86_FEATURE_INVPCID">X86_FEATURE_INVPCID</dfn>		( 9*32+10) /* Invalidate Processor Context ID */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RTM" data-ref="_M/X86_FEATURE_RTM">X86_FEATURE_RTM</dfn>			( 9*32+11) /* Restricted Transactional Memory */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CQM" data-ref="_M/X86_FEATURE_CQM">X86_FEATURE_CQM</dfn>			( 9*32+12) /* Cache QoS Monitoring */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_MPX" data-ref="_M/X86_FEATURE_MPX">X86_FEATURE_MPX</dfn>			( 9*32+14) /* Memory Protection Extension */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RDT_A" data-ref="_M/X86_FEATURE_RDT_A">X86_FEATURE_RDT_A</dfn>		( 9*32+15) /* Resource Director Technology Allocation */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512F" data-ref="_M/X86_FEATURE_AVX512F">X86_FEATURE_AVX512F</dfn>		( 9*32+16) /* AVX-512 Foundation */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512DQ" data-ref="_M/X86_FEATURE_AVX512DQ">X86_FEATURE_AVX512DQ</dfn>		( 9*32+17) /* AVX-512 DQ (Double/Quad granular) Instructions */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RDSEED" data-ref="_M/X86_FEATURE_RDSEED">X86_FEATURE_RDSEED</dfn>		( 9*32+18) /* RDSEED instruction */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ADX" data-ref="_M/X86_FEATURE_ADX">X86_FEATURE_ADX</dfn>			( 9*32+19) /* ADCX and ADOX instructions */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SMAP" data-ref="_M/X86_FEATURE_SMAP">X86_FEATURE_SMAP</dfn>		( 9*32+20) /* Supervisor Mode Access Prevention */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512IFMA" data-ref="_M/X86_FEATURE_AVX512IFMA">X86_FEATURE_AVX512IFMA</dfn>		( 9*32+21) /* AVX-512 Integer Fused Multiply-Add instructions */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CLFLUSHOPT" data-ref="_M/X86_FEATURE_CLFLUSHOPT">X86_FEATURE_CLFLUSHOPT</dfn>		( 9*32+23) /* CLFLUSHOPT instruction */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CLWB" data-ref="_M/X86_FEATURE_CLWB">X86_FEATURE_CLWB</dfn>		( 9*32+24) /* CLWB instruction */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_INTEL_PT" data-ref="_M/X86_FEATURE_INTEL_PT">X86_FEATURE_INTEL_PT</dfn>		( 9*32+25) /* Intel Processor Trace */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512PF" data-ref="_M/X86_FEATURE_AVX512PF">X86_FEATURE_AVX512PF</dfn>		( 9*32+26) /* AVX-512 Prefetch */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512ER" data-ref="_M/X86_FEATURE_AVX512ER">X86_FEATURE_AVX512ER</dfn>		( 9*32+27) /* AVX-512 Exponential and Reciprocal */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512CD" data-ref="_M/X86_FEATURE_AVX512CD">X86_FEATURE_AVX512CD</dfn>		( 9*32+28) /* AVX-512 Conflict Detection */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SHA_NI" data-ref="_M/X86_FEATURE_SHA_NI">X86_FEATURE_SHA_NI</dfn>		( 9*32+29) /* SHA1/SHA256 Instruction Extensions */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512BW" data-ref="_M/X86_FEATURE_AVX512BW">X86_FEATURE_AVX512BW</dfn>		( 9*32+30) /* AVX-512 BW (Byte/Word granular) Instructions */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512VL" data-ref="_M/X86_FEATURE_AVX512VL">X86_FEATURE_AVX512VL</dfn>		( 9*32+31) /* AVX-512 VL (128/256 Vector Length) Extensions */</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* Extended state features, CPUID level 0x0000000d:1 (EAX), word 10 */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XSAVEOPT" data-ref="_M/X86_FEATURE_XSAVEOPT">X86_FEATURE_XSAVEOPT</dfn>		(10*32+ 0) /* XSAVEOPT instruction */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XSAVEC" data-ref="_M/X86_FEATURE_XSAVEC">X86_FEATURE_XSAVEC</dfn>		(10*32+ 1) /* XSAVEC instruction */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XGETBV1" data-ref="_M/X86_FEATURE_XGETBV1">X86_FEATURE_XGETBV1</dfn>		(10*32+ 2) /* XGETBV with ECX = 1 instruction */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XSAVES" data-ref="_M/X86_FEATURE_XSAVES">X86_FEATURE_XSAVES</dfn>		(10*32+ 3) /* XSAVES/XRSTORS instructions */</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* Intel-defined CPU QoS Sub-leaf, CPUID level 0x0000000F:0 (EDX), word 11 */</i></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CQM_LLC" data-ref="_M/X86_FEATURE_CQM_LLC">X86_FEATURE_CQM_LLC</dfn>		(11*32+ 1) /* LLC QoS if 1 */</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* Intel-defined CPU QoS Sub-leaf, CPUID level 0x0000000F:1 (EDX), word 12 */</i></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CQM_OCCUP_LLC" data-ref="_M/X86_FEATURE_CQM_OCCUP_LLC">X86_FEATURE_CQM_OCCUP_LLC</dfn>	(12*32+ 0) /* LLC occupancy monitoring */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CQM_MBM_TOTAL" data-ref="_M/X86_FEATURE_CQM_MBM_TOTAL">X86_FEATURE_CQM_MBM_TOTAL</dfn>	(12*32+ 1) /* LLC Total MBM monitoring */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CQM_MBM_LOCAL" data-ref="_M/X86_FEATURE_CQM_MBM_LOCAL">X86_FEATURE_CQM_MBM_LOCAL</dfn>	(12*32+ 2) /* LLC Local MBM monitoring */</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/* AMD-defined CPU features, CPUID level 0x80000008 (EBX), word 13 */</i></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_CLZERO" data-ref="_M/X86_FEATURE_CLZERO">X86_FEATURE_CLZERO</dfn>		(13*32+ 0) /* CLZERO instruction */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_IRPERF" data-ref="_M/X86_FEATURE_IRPERF">X86_FEATURE_IRPERF</dfn>		(13*32+ 1) /* Instructions Retired Count */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_XSAVEERPTR" data-ref="_M/X86_FEATURE_XSAVEERPTR">X86_FEATURE_XSAVEERPTR</dfn>		(13*32+ 2) /* Always save/restore FP error pointers */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AMD_IBPB" data-ref="_M/X86_FEATURE_AMD_IBPB">X86_FEATURE_AMD_IBPB</dfn>		(13*32+12) /* "" Indirect Branch Prediction Barrier */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AMD_IBRS" data-ref="_M/X86_FEATURE_AMD_IBRS">X86_FEATURE_AMD_IBRS</dfn>		(13*32+14) /* "" Indirect Branch Restricted Speculation */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AMD_STIBP" data-ref="_M/X86_FEATURE_AMD_STIBP">X86_FEATURE_AMD_STIBP</dfn>		(13*32+15) /* "" Single Thread Indirect Branch Predictors */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VIRT_SSBD" data-ref="_M/X86_FEATURE_VIRT_SSBD">X86_FEATURE_VIRT_SSBD</dfn>		(13*32+25) /* Virtualized Speculative Store Bypass Disable */</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/* Thermal and Power Management Leaf, CPUID level 0x00000006 (EAX), word 14 */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_DTHERM" data-ref="_M/X86_FEATURE_DTHERM">X86_FEATURE_DTHERM</dfn>		(14*32+ 0) /* Digital Thermal Sensor */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_IDA" data-ref="_M/X86_FEATURE_IDA">X86_FEATURE_IDA</dfn>			(14*32+ 1) /* Intel Dynamic Acceleration */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ARAT" data-ref="_M/X86_FEATURE_ARAT">X86_FEATURE_ARAT</dfn>		(14*32+ 2) /* Always Running APIC Timer */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PLN" data-ref="_M/X86_FEATURE_PLN">X86_FEATURE_PLN</dfn>			(14*32+ 4) /* Intel Power Limit Notification */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PTS" data-ref="_M/X86_FEATURE_PTS">X86_FEATURE_PTS</dfn>			(14*32+ 6) /* Intel Package Thermal Status */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HWP" data-ref="_M/X86_FEATURE_HWP">X86_FEATURE_HWP</dfn>			(14*32+ 7) /* Intel Hardware P-states */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HWP_NOTIFY" data-ref="_M/X86_FEATURE_HWP_NOTIFY">X86_FEATURE_HWP_NOTIFY</dfn>		(14*32+ 8) /* HWP Notification */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HWP_ACT_WINDOW" data-ref="_M/X86_FEATURE_HWP_ACT_WINDOW">X86_FEATURE_HWP_ACT_WINDOW</dfn>	(14*32+ 9) /* HWP Activity Window */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HWP_EPP" data-ref="_M/X86_FEATURE_HWP_EPP">X86_FEATURE_HWP_EPP</dfn>		(14*32+10) /* HWP Energy Perf. Preference */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_HWP_PKG_REQ" data-ref="_M/X86_FEATURE_HWP_PKG_REQ">X86_FEATURE_HWP_PKG_REQ</dfn>		(14*32+11) /* HWP Package Level Request */</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/* AMD SVM Feature Identification, CPUID level 0x8000000a (EDX), word 15 */</i></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_NPT" data-ref="_M/X86_FEATURE_NPT">X86_FEATURE_NPT</dfn>			(15*32+ 0) /* Nested Page Table support */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LBRV" data-ref="_M/X86_FEATURE_LBRV">X86_FEATURE_LBRV</dfn>		(15*32+ 1) /* LBR Virtualization support */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SVML" data-ref="_M/X86_FEATURE_SVML">X86_FEATURE_SVML</dfn>		(15*32+ 2) /* "svm_lock" SVM locking MSR */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_NRIPS" data-ref="_M/X86_FEATURE_NRIPS">X86_FEATURE_NRIPS</dfn>		(15*32+ 3) /* "nrip_save" SVM next_rip save */</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TSCRATEMSR" data-ref="_M/X86_FEATURE_TSCRATEMSR">X86_FEATURE_TSCRATEMSR</dfn>		(15*32+ 4) /* "tsc_scale" TSC scaling support */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VMCBCLEAN" data-ref="_M/X86_FEATURE_VMCBCLEAN">X86_FEATURE_VMCBCLEAN</dfn>		(15*32+ 5) /* "vmcb_clean" VMCB clean bits support */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_FLUSHBYASID" data-ref="_M/X86_FEATURE_FLUSHBYASID">X86_FEATURE_FLUSHBYASID</dfn>		(15*32+ 6) /* flush-by-ASID support */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_DECODEASSISTS" data-ref="_M/X86_FEATURE_DECODEASSISTS">X86_FEATURE_DECODEASSISTS</dfn>	(15*32+ 7) /* Decode Assists support */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PAUSEFILTER" data-ref="_M/X86_FEATURE_PAUSEFILTER">X86_FEATURE_PAUSEFILTER</dfn>		(15*32+10) /* filtered pause intercept */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PFTHRESHOLD" data-ref="_M/X86_FEATURE_PFTHRESHOLD">X86_FEATURE_PFTHRESHOLD</dfn>		(15*32+12) /* pause filter threshold */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVIC" data-ref="_M/X86_FEATURE_AVIC">X86_FEATURE_AVIC</dfn>		(15*32+13) /* Virtual Interrupt Controller */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_V_VMSAVE_VMLOAD" data-ref="_M/X86_FEATURE_V_VMSAVE_VMLOAD">X86_FEATURE_V_VMSAVE_VMLOAD</dfn>	(15*32+15) /* Virtual VMSAVE VMLOAD */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VGIF" data-ref="_M/X86_FEATURE_VGIF">X86_FEATURE_VGIF</dfn>		(15*32+16) /* Virtual GIF */</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* Intel-defined CPU features, CPUID level 0x00000007:0 (ECX), word 16 */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512VBMI" data-ref="_M/X86_FEATURE_AVX512VBMI">X86_FEATURE_AVX512VBMI</dfn>		(16*32+ 1) /* AVX512 Vector Bit Manipulation instructions*/</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_UMIP" data-ref="_M/X86_FEATURE_UMIP">X86_FEATURE_UMIP</dfn>		(16*32+ 2) /* User Mode Instruction Protection */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PKU" data-ref="_M/X86_FEATURE_PKU">X86_FEATURE_PKU</dfn>			(16*32+ 3) /* Protection Keys for Userspace */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_OSPKE" data-ref="_M/X86_FEATURE_OSPKE">X86_FEATURE_OSPKE</dfn>		(16*32+ 4) /* OS Protection Keys Enable */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512_VBMI2" data-ref="_M/X86_FEATURE_AVX512_VBMI2">X86_FEATURE_AVX512_VBMI2</dfn>	(16*32+ 6) /* Additional AVX512 Vector Bit Manipulation Instructions */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_GFNI" data-ref="_M/X86_FEATURE_GFNI">X86_FEATURE_GFNI</dfn>		(16*32+ 8) /* Galois Field New Instructions */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VAES" data-ref="_M/X86_FEATURE_VAES">X86_FEATURE_VAES</dfn>		(16*32+ 9) /* Vector AES */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_VPCLMULQDQ" data-ref="_M/X86_FEATURE_VPCLMULQDQ">X86_FEATURE_VPCLMULQDQ</dfn>		(16*32+10) /* Carry-Less Multiplication Double Quadword */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512_VNNI" data-ref="_M/X86_FEATURE_AVX512_VNNI">X86_FEATURE_AVX512_VNNI</dfn>		(16*32+11) /* Vector Neural Network Instructions */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512_BITALG" data-ref="_M/X86_FEATURE_AVX512_BITALG">X86_FEATURE_AVX512_BITALG</dfn>	(16*32+12) /* Support for VPOPCNT[B,W] and VPSHUF-BITQMB instructions */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_TME" data-ref="_M/X86_FEATURE_TME">X86_FEATURE_TME</dfn>			(16*32+13) /* Intel Total Memory Encryption */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512_VPOPCNTDQ" data-ref="_M/X86_FEATURE_AVX512_VPOPCNTDQ">X86_FEATURE_AVX512_VPOPCNTDQ</dfn>	(16*32+14) /* POPCNT for vectors of DW/QW */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_LA57" data-ref="_M/X86_FEATURE_LA57">X86_FEATURE_LA57</dfn>		(16*32+16) /* 5-level page tables */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_RDPID" data-ref="_M/X86_FEATURE_RDPID">X86_FEATURE_RDPID</dfn>		(16*32+22) /* RDPID instruction */</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i>/* AMD-defined CPU features, CPUID level 0x80000007 (EBX), word 17 */</i></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_OVERFLOW_RECOV" data-ref="_M/X86_FEATURE_OVERFLOW_RECOV">X86_FEATURE_OVERFLOW_RECOV</dfn>	(17*32+ 0) /* MCA overflow recovery support */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SUCCOR" data-ref="_M/X86_FEATURE_SUCCOR">X86_FEATURE_SUCCOR</dfn>		(17*32+ 1) /* Uncorrectable error containment and recovery */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SMCA" data-ref="_M/X86_FEATURE_SMCA">X86_FEATURE_SMCA</dfn>		(17*32+ 3) /* Scalable MCA */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/* Intel-defined CPU features, CPUID level 0x00000007:0 (EDX), word 18 */</i></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512_4VNNIW" data-ref="_M/X86_FEATURE_AVX512_4VNNIW">X86_FEATURE_AVX512_4VNNIW</dfn>	(18*32+ 2) /* AVX-512 Neural Network Instructions */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_AVX512_4FMAPS" data-ref="_M/X86_FEATURE_AVX512_4FMAPS">X86_FEATURE_AVX512_4FMAPS</dfn>	(18*32+ 3) /* AVX-512 Multiply Accumulation Single precision */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_PCONFIG" data-ref="_M/X86_FEATURE_PCONFIG">X86_FEATURE_PCONFIG</dfn>		(18*32+18) /* Intel PCONFIG */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SPEC_CTRL" data-ref="_M/X86_FEATURE_SPEC_CTRL">X86_FEATURE_SPEC_CTRL</dfn>		(18*32+26) /* "" Speculation Control (IBRS + IBPB) */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_INTEL_STIBP" data-ref="_M/X86_FEATURE_INTEL_STIBP">X86_FEATURE_INTEL_STIBP</dfn>		(18*32+27) /* "" Single Thread Indirect Branch Predictors */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_ARCH_CAPABILITIES" data-ref="_M/X86_FEATURE_ARCH_CAPABILITIES">X86_FEATURE_ARCH_CAPABILITIES</dfn>	(18*32+29) /* IA32_ARCH_CAPABILITIES MSR (Intel) */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/X86_FEATURE_SPEC_CTRL_SSBD" data-ref="_M/X86_FEATURE_SPEC_CTRL_SSBD">X86_FEATURE_SPEC_CTRL_SSBD</dfn>	(18*32+31) /* "" Speculative Store Bypass Disable */</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i>/*</i></td></tr>
<tr><th id="345">345</th><td><i> * BUG word(s)</i></td></tr>
<tr><th id="346">346</th><td><i> */</i></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/X86_BUG" data-ref="_M/X86_BUG">X86_BUG</dfn>(x)			(NCAPINTS*32 + (x))</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_F00F" data-ref="_M/X86_BUG_F00F">X86_BUG_F00F</dfn>			X86_BUG(0) /* Intel F00F */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_FDIV" data-ref="_M/X86_BUG_FDIV">X86_BUG_FDIV</dfn>			X86_BUG(1) /* FPU FDIV */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_COMA" data-ref="_M/X86_BUG_COMA">X86_BUG_COMA</dfn>			X86_BUG(2) /* Cyrix 6x86 coma */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_AMD_TLB_MMATCH" data-ref="_M/X86_BUG_AMD_TLB_MMATCH">X86_BUG_AMD_TLB_MMATCH</dfn>		X86_BUG(3) /* "tlb_mmatch" AMD Erratum 383 */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_AMD_APIC_C1E" data-ref="_M/X86_BUG_AMD_APIC_C1E">X86_BUG_AMD_APIC_C1E</dfn>		X86_BUG(4) /* "apic_c1e" AMD Erratum 400 */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_11AP" data-ref="_M/X86_BUG_11AP">X86_BUG_11AP</dfn>			X86_BUG(5) /* Bad local APIC aka 11AP */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_FXSAVE_LEAK" data-ref="_M/X86_BUG_FXSAVE_LEAK">X86_BUG_FXSAVE_LEAK</dfn>		X86_BUG(6) /* FXSAVE leaks FOP/FIP/FOP */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_CLFLUSH_MONITOR" data-ref="_M/X86_BUG_CLFLUSH_MONITOR">X86_BUG_CLFLUSH_MONITOR</dfn>		X86_BUG(7) /* AAI65, CLFLUSH required before MONITOR */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_SYSRET_SS_ATTRS" data-ref="_M/X86_BUG_SYSRET_SS_ATTRS">X86_BUG_SYSRET_SS_ATTRS</dfn>		X86_BUG(8) /* SYSRET doesn't fix up SS attrs */</u></td></tr>
<tr><th id="358">358</th><td><u>#<span data-ppcond="358">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_32">CONFIG_X86_32</span></u></td></tr>
<tr><th id="359">359</th><td><i>/*</i></td></tr>
<tr><th id="360">360</th><td><i> * 64-bit kernels don't use X86_BUG_ESPFIX.  Make the define conditional</i></td></tr>
<tr><th id="361">361</th><td><i> * to avoid confusion.</i></td></tr>
<tr><th id="362">362</th><td><i> */</i></td></tr>
<tr><th id="363">363</th><td><u>#define X86_BUG_ESPFIX			X86_BUG(9) /* "" IRET to 16-bit SS corrupts ESP/RSP high bits */</u></td></tr>
<tr><th id="364">364</th><td><u>#<span data-ppcond="358">endif</span></u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_NULL_SEG" data-ref="_M/X86_BUG_NULL_SEG">X86_BUG_NULL_SEG</dfn>		X86_BUG(10) /* Nulling a selector preserves the base */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_SWAPGS_FENCE" data-ref="_M/X86_BUG_SWAPGS_FENCE">X86_BUG_SWAPGS_FENCE</dfn>		X86_BUG(11) /* SWAPGS without input dep on GS */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_MONITOR" data-ref="_M/X86_BUG_MONITOR">X86_BUG_MONITOR</dfn>			X86_BUG(12) /* IPI required to wake up remote CPU */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_AMD_E400" data-ref="_M/X86_BUG_AMD_E400">X86_BUG_AMD_E400</dfn>		X86_BUG(13) /* CPU is among the affected by Erratum 400 */</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_CPU_MELTDOWN" data-ref="_M/X86_BUG_CPU_MELTDOWN">X86_BUG_CPU_MELTDOWN</dfn>		X86_BUG(14) /* CPU is affected by meltdown attack and needs kernel page table isolation */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_SPECTRE_V1" data-ref="_M/X86_BUG_SPECTRE_V1">X86_BUG_SPECTRE_V1</dfn>		X86_BUG(15) /* CPU is affected by Spectre variant 1 attack with conditional branches */</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_SPECTRE_V2" data-ref="_M/X86_BUG_SPECTRE_V2">X86_BUG_SPECTRE_V2</dfn>		X86_BUG(16) /* CPU is affected by Spectre variant 2 attack with indirect branches */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/X86_BUG_SPEC_STORE_BYPASS" data-ref="_M/X86_BUG_SPEC_STORE_BYPASS">X86_BUG_SPEC_STORE_BYPASS</dfn>	X86_BUG(17) /* CPU is affected by speculative store bypass attack */</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#<span data-ppcond="2">endif</span> /* _ASM_X86_CPUFEATURES_H */</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../boot/a20.c.html'>linux-4.14.y/arch/x86/boot/a20.c</a><br/>Generated on <em>2018-Jul-30</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
