/********************************************************************************************
 *     LEGAL DISCLAIMER
 *
 *     (Header of MediaTek Software/Firmware Release or Documentation)
 *
 *     BY OPENING OR USING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 *     THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE") RECEIVED
 *     FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON AN "AS-IS" BASIS
 *     ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED,
 *     INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR
 *     A PARTICULAR PURPOSE OR NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY
 *     WHATSOEVER WITH RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 *     INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK
 *     ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
 *     NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S SPECIFICATION
 *     OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
 * 
 *     BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE LIABILITY WITH
 *     RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION,
TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE
 *     FEES OR SERVICE CHARGE PAID BY BUYER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 *     THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE WITH THE LAWS
 *     OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF LAWS PRINCIPLES.
 ************************************************************************************************/
#ifndef _CCU_PLATFORM_DEF_
#define _CCU_PLATFORM_DEF_

//sync with CCU internal
#define TG_COUNT_SUPPORTED 2

//For user/kernel space sync.
#define CCU_HW_OFFSET  (0x0)
#define CCU_PMEM_BASE  (0x1A0C0000)
#define CCU_PMEM_SIZE  (0x20000)
#define CCU_DMEM_BASE  (0x1A0A0000)
#define CCU_DMEM_SIZE  (0x20000)
#define CCU_DMEM_OFFSET  (0x0)
#define CCU_CACHE_SIZE  (0xA00000)
#define CCU_CACHE_BASE (0x10000000)
#define SENSOR_RESERVED    (0x100000)
#define CCU_IDDR_BASE  (0x10100000)
#define CCU_IDDR_SIZE  (0x100000)
#define CCU_DDDR_BASE  (0x10200000)
#define CCU_DDDR_SIZE  (0x800000)
#define CCU_CTRL_BUF_TOTAL_SIZE  (0x1600000)

//>>> CPUREF buffer size and alignment configuration, should be changed together
#define CCU_CPUREF_BUF_TOTAL_SIZE  (0x2000000)
#define CCU_CPUREF_BUF_ALIGN_SIZE  (0x1000000)
#define CCU_CPUREF_BUF_ALIGN_MASK  (0xFE000000)
//<<<

#define CCU_LOG_SIZE  (0x800)
#define CCU_HW_DUMP_SIZE  (0x550)
#define CCU_CAMSYS_BASE  (0x1A000000)
#define CCU_CAMSYS_SIZE  (0x1000)
#define CCU_N3D_A_BASE  (0x1A040000)
#define CCU_N3D_A_SIZE  (0x1000)
#define CCU_SENSOR_BIN_SIZE  (0x4000)
#define CCU_LENS_BIN_SIZE  (0x4000)
#define CCU_CUSTSENSOR_BIN_SIZE  (0x4000)
#define CCU_CUSTFUNC_BIN_SIZE  (0x4000)

#define CCU_DDR_BUF_MVA_LOWER_BOUND  (0x40000000)
#define CCU_DDR_BUF_MVA_UPPER_BOUND  (0x44000000-1)
#define CCU_CTRL_BUFS_LOWER_BOUND  (0x44000000)
#define CCU_CTRL_BUFS_UPPER_BOUND  (0x48000000-1)

//Only for user space
#define CCU_HW_BASE		(0x1A081000)
#define CCU_DCCM_REMAP_BASE	(0x80000000) //DCCM base from CCU's point of view
#define CCU_SENSOR_BIN_CAPACITY     (2)
#define SENSOR_BIN_OFFSET_SLOT_1    (0)
#define SENSOR_BIN_OFFSET_SLOT_2    (CCU_SENSOR_BIN_SIZE)
#define LENS_BIN_OFFSET_SLOT_1      (2 * CCU_SENSOR_BIN_SIZE)
#define LENS_BIN_OFFSET_SLOT_2      (2 * CCU_SENSOR_BIN_SIZE + CCU_LENS_BIN_SIZE)
#define CUSTSENSOR_BIN_OFFSET_SLOT_1    (2*CCU_SENSOR_BIN_SIZE+2*CCU_LENS_BIN_SIZE)
#define CUSTSENSOR_BIN_OFFSET_SLOT_2    (2*CCU_SENSOR_BIN_SIZE+2*CCU_LENS_BIN_SIZE+CCU_CUSTSENSOR_BIN_SIZE)
#define CUSTFUNC_BIN_OFFSET_SLOT        (2*CCU_SENSOR_BIN_SIZE+2*CCU_LENS_BIN_SIZE+2*CCU_CUSTSENSOR_BIN_SIZE)
#define OFFSET_CCU_A_DMA_DEBUG_SEL  (0x54c/4)
#define OFFSET_CCU_A_DMA_DEBUG      (0x538/4)
#define MAILBOX_IN_BUF_SIZE (10 * 1024) //3k
#define MAILBOX_OUT_BUF_SIZE (20 * 1024) //20k
#define CCU_IPC_IBUF_CAPACITY (10240) //4k
#define CCU_IPC_OBUF_CAPACITY (1024*2) //1k
#define CCU_ISR_LOG_SIZE	(0x400)
#define OFFSET_CCU_RESET (0x0)
#define OFFSET_CCU_STAT (0x28)
#define OFFSET_CCU_REMAP_OFFSET (0x20/4)
#define OFFSET_CCU_SECURITY_CTRL_OFFSET (0x208/4)
#define OFFSET_CCU_INT_TRG (0x3C/4)
#define OFFSET_CCU_SRAM_LOG_BASE (0xe4/4) //sp.reg.25
#define OFFSET_CCU_SHARED_BUF_MAP_BASE 0 //at DCCM start
#define CCU_IPC_CMD_TIMEOUT_SPEC 6000 //6000us = 6ms
#define CCU_DRAM_LOG_BUF_CNT (2)
#define CCU_DRAM_LOG_BUF_SIZE (1024 * 1024) //1MB
#define CCU_BUFFER_COUNT_CAPACITY 256
#define CCU_BKDATA_BUF_SIZE  (0x8000) //32k (reserved as DCCM capacity)

#define CCU_SECURITY_SUPPORT (1)
#endif
