###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       180477   # Number of WRITE/WRITEP commands
num_reads_done                 =       722380   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       555569   # Number of read row buffer hits
num_read_cmds                  =       722381   # Number of READ/READP commands
num_writes_done                =       180503   # Number of read requests issued
num_write_row_hits             =       135962   # Number of write row buffer hits
num_act_cmds                   =       212326   # Number of ACT commands
num_pre_cmds                   =       212297   # Number of PRE commands
num_ondemand_pres              =       188027   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9442610   # Cyles of rank active rank.0
rank_active_cycles.1           =      9172354   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       557390   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       827646   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       855707   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9025   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3657   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1738   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          980   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1203   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1626   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1762   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2538   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4259   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20411   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          248   # Write cmd latency (cycles)
write_latency[40-59]           =          396   # Write cmd latency (cycles)
write_latency[60-79]           =          708   # Write cmd latency (cycles)
write_latency[80-99]           =         1594   # Write cmd latency (cycles)
write_latency[100-119]         =         2648   # Write cmd latency (cycles)
write_latency[120-139]         =         4180   # Write cmd latency (cycles)
write_latency[140-159]         =         5679   # Write cmd latency (cycles)
write_latency[160-179]         =         6802   # Write cmd latency (cycles)
write_latency[180-199]         =         7412   # Write cmd latency (cycles)
write_latency[200-]            =       150801   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       260346   # Read request latency (cycles)
read_latency[40-59]            =        86362   # Read request latency (cycles)
read_latency[60-79]            =       106728   # Read request latency (cycles)
read_latency[80-99]            =        47202   # Read request latency (cycles)
read_latency[100-119]          =        35743   # Read request latency (cycles)
read_latency[120-139]          =        27547   # Read request latency (cycles)
read_latency[140-159]          =        17910   # Read request latency (cycles)
read_latency[160-179]          =        13922   # Read request latency (cycles)
read_latency[180-199]          =        11363   # Read request latency (cycles)
read_latency[200-]             =       115253   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.00941e+08   # Write energy
read_energy                    =  2.91264e+09   # Read energy
act_energy                     =  5.80924e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.67547e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.9727e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89219e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72355e+09   # Active standby energy rank.1
average_read_latency           =      132.518   # Average read request latency (cycles)
average_interarrival           =      11.0753   # Average request interarrival latency (cycles)
total_energy                   =  1.73797e+10   # Total energy (pJ)
average_power                  =      1737.97   # Average power (mW)
average_bandwidth              =       7.7046   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       194758   # Number of WRITE/WRITEP commands
num_reads_done                 =       720561   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       558482   # Number of read row buffer hits
num_read_cmds                  =       720561   # Number of READ/READP commands
num_writes_done                =       194783   # Number of read requests issued
num_write_row_hits             =       147055   # Number of write row buffer hits
num_act_cmds                   =       210720   # Number of ACT commands
num_pre_cmds                   =       210695   # Number of PRE commands
num_ondemand_pres              =       185631   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9327396   # Cyles of rank active rank.0
rank_active_cycles.1           =      9250590   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       672604   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       749410   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       867418   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9869   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3710   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1608   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          987   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1210   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1646   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1771   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2585   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4291   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20262   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          340   # Write cmd latency (cycles)
write_latency[40-59]           =          562   # Write cmd latency (cycles)
write_latency[60-79]           =         1028   # Write cmd latency (cycles)
write_latency[80-99]           =         2130   # Write cmd latency (cycles)
write_latency[100-119]         =         3580   # Write cmd latency (cycles)
write_latency[120-139]         =         5693   # Write cmd latency (cycles)
write_latency[140-159]         =         7533   # Write cmd latency (cycles)
write_latency[160-179]         =         8877   # Write cmd latency (cycles)
write_latency[180-199]         =         9557   # Write cmd latency (cycles)
write_latency[200-]            =       155433   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       261846   # Read request latency (cycles)
read_latency[40-59]            =        89171   # Read request latency (cycles)
read_latency[60-79]            =       108949   # Read request latency (cycles)
read_latency[80-99]            =        47594   # Read request latency (cycles)
read_latency[100-119]          =        35379   # Read request latency (cycles)
read_latency[120-139]          =        26955   # Read request latency (cycles)
read_latency[140-159]          =        17183   # Read request latency (cycles)
read_latency[160-179]          =        13322   # Read request latency (cycles)
read_latency[180-199]          =        10695   # Read request latency (cycles)
read_latency[200-]             =       109463   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.72232e+08   # Write energy
read_energy                    =   2.9053e+09   # Read energy
act_energy                     =   5.7653e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.2285e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.59717e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8203e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77237e+09   # Active standby energy rank.1
average_read_latency           =      125.855   # Average read request latency (cycles)
average_interarrival           =      10.9247   # Average request interarrival latency (cycles)
total_energy                   =  1.74339e+10   # Total energy (pJ)
average_power                  =      1743.39   # Average power (mW)
average_bandwidth              =      7.81094   # Average bandwidth
