0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.sim/sim_1/behav/xsim/glbl.v,1747746120,verilog,,,,glbl,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sim_1/new/csfa_tb.v,1747753729,verilog,,,,csfa_tb,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sim_1/new/spm_tb.v,1747775760,verilog,,,,spm_tb,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/CSFA.v,1747746711,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/fa.v,,csfa,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/DFF.v,1747784379,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/SPM.v,,DFF,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/SPM.v,1747787179,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/SixteenBitShiftRightReg.v,,SPM,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/SixteenBitShiftRightReg.v,1747781242,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/UniversalReg.v,,SixteenBitShiftRightReg,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/UniversalReg.v,1747781113,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/carrySaveFullAdder.v,,UniversalReg,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/carrySaveFullAdder.v,1747784357,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/chainedCSFAs.v,,carrySaveAdder;halfAdder,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/chainedCSFAs.v,1747784328,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/tcmp.v,,chainedCSFAs,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/fa.v,1747746773,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sim_1/new/csfa_tb.v,,fa,,,,,,,,
C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/tcmp.v,1747775851,verilog,,C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sim_1/new/spm_tb.v,,tcmp,,,,,,,,
