{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496827557294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496827557294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 14:55:57 2017 " "Processing started: Wed Jun 07 14:55:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496827557294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827557294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827557294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496827557590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496827557590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""} { "Info" "ISGN_ENTITY_NAME" "2 talu " "Found entity 2: talu" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_CLOCK_GENERATOR " "Found entity 2: CPU_CLOCK_GENERATOR" {  } { { "CPU.v" "" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_for_bus_b.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_for_bus_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_FOR_BUS_B " "Found entity 1: MUX_FOR_BUS_B" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""} { "Info" "ISGN_ENTITY_NAME" "2 tdmux " "Found entity 2: tdmux" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 2 2 " "Found 2 design units, including 2 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESSOR " "Found entity 1: PROCESSOR" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""} { "Info" "ISGN_ENTITY_NAME" "2 tPRO " "Found entity 2: tPRO" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""} { "Info" "ISGN_ENTITY_NAME" "2 treg " "Found entity 2: treg" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_ROM " "Found entity 1: INSTRUCTION_ROM" {  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/RAM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file image_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_RAM " "Found entity 1: IMAGE_RAM" {  } { { "IMAGE_RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827569872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CURRENTADDRESS PROCESSOR.v(18) " "Verilog HDL Implicit Net warning at PROCESSOR.v(18): created implicit net for \"CURRENTADDRESS\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUS_TO_RAM PROCESSOR.v(19) " "Verilog HDL Implicit Net warning at PROCESSOR.v(19): created implicit net for \"BUS_TO_RAM\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INSTRUCTIONADDRESS PROCESSOR.v(20) " "Verilog HDL Implicit Net warning at PROCESSOR.v(20): created implicit net for \"INSTRUCTIONADDRESS\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CURRENTINSTRUCTION PROCESSOR.v(21) " "Verilog HDL Implicit Net warning at PROCESSOR.v(21): created implicit net for \"CURRENTINSTRUCTION\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WEN PROCESSOR.v(22) " "Verilog HDL Implicit Net warning at PROCESSOR.v(22): created implicit net for \"WEN\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPUT_FROM_RAM PROCESSOR.v(23) " "Verilog HDL Implicit Net warning at PROCESSOR.v(23): created implicit net for \"OUTPUT_FROM_RAM\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENABLE_DATA_TRANSMISSION PROCESSOR.v(25) " "Verilog HDL Implicit Net warning at PROCESSOR.v(25): created implicit net for \"ENABLE_DATA_TRANSMISSION\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REG_AC PROCESSOR.v(37) " "Verilog HDL Implicit Net warning at PROCESSOR.v(37): created implicit net for \"REG_AC\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REG_1 PROCESSOR.v(38) " "Verilog HDL Implicit Net warning at PROCESSOR.v(38): created implicit net for \"REG_1\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REG_2 PROCESSOR.v(39) " "Verilog HDL Implicit Net warning at PROCESSOR.v(39): created implicit net for \"REG_2\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CMD PROCESSOR.v(40) " "Verilog HDL Implicit Net warning at PROCESSOR.v(40): created implicit net for \"CMD\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z_Flag PROCESSOR.v(41) " "Verilog HDL Implicit Net warning at PROCESSOR.v(41): created implicit net for \"Z_Flag\"" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROCESSOR " "Elaborating entity \"PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CURRENTADDRESS PROCESSOR.v(18) " "Verilog HDL or VHDL warning at PROCESSOR.v(18): object \"CURRENTADDRESS\" assigned a value but never read" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_TO_RAM PROCESSOR.v(19) " "Verilog HDL or VHDL warning at PROCESSOR.v(19): object \"BUS_TO_RAM\" assigned a value but never read" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INSTRUCTIONADDRESS PROCESSOR.v(20) " "Verilog HDL or VHDL warning at PROCESSOR.v(20): object \"INSTRUCTIONADDRESS\" assigned a value but never read" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CURRENTINSTRUCTION PROCESSOR.v(21) " "Verilog HDL or VHDL warning at PROCESSOR.v(21): object \"CURRENTINSTRUCTION\" assigned a value but never read" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WEN PROCESSOR.v(22) " "Verilog HDL or VHDL warning at PROCESSOR.v(22): object \"WEN\" assigned a value but never read" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OUTPUT_FROM_RAM PROCESSOR.v(23) " "Verilog HDL or VHDL warning at PROCESSOR.v(23): object \"OUTPUT_FROM_RAM\" assigned a value but never read" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ENABLE_DATA_TRANSMISSION PROCESSOR.v(25) " "Verilog HDL or VHDL warning at PROCESSOR.v(25): object \"ENABLE_DATA_TRANSMISSION\" assigned a value but never read" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "START_TRANSMISSION PROCESSOR.v(13) " "Verilog HDL warning at PROCESSOR.v(13): object START_TRANSMISSION used but never assigned" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RAM_DATA PROCESSOR.v(14) " "Verilog HDL warning at PROCESSOR.v(14): object RAM_DATA used but never assigned" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 PROCESSOR.v(18) " "Verilog HDL assignment warning at PROCESSOR.v(18): truncated value with size 16 to match size of target (1)" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 PROCESSOR.v(19) " "Verilog HDL assignment warning at PROCESSOR.v(19): truncated value with size 8 to match size of target (1)" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 PROCESSOR.v(20) " "Verilog HDL assignment warning at PROCESSOR.v(20): truncated value with size 8 to match size of target (1)" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 PROCESSOR.v(21) " "Verilog HDL assignment warning at PROCESSOR.v(21): truncated value with size 8 to match size of target (1)" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 PROCESSOR.v(23) " "Verilog HDL assignment warning at PROCESSOR.v(23): truncated value with size 8 to match size of target (1)" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496827569903 "|PROCESSOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Processor " "Elaborating entity \"CPU\" for hierarchy \"CPU:Processor\"" {  } { { "PROCESSOR.v" "Processor" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CLOCK_GENERATOR CPU:Processor\|CPU_CLOCK_GENERATOR:Clock " "Elaborating entity \"CPU_CLOCK_GENERATOR\" for hierarchy \"CPU:Processor\|CPU_CLOCK_GENERATOR:Clock\"" {  } { { "CPU.v" "Clock" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_FOR_BUS_B CPU:Processor\|MUX_FOR_BUS_B:Muxer " "Elaborating entity \"MUX_FOR_BUS_B\" for hierarchy \"CPU:Processor\|MUX_FOR_BUS_B:Muxer\"" {  } { { "CPU.v" "Muxer" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX_FOR_BUS_B.v(13) " "Verilog HDL Case Statement warning at MUX_FOR_BUS_B.v(13): incomplete case statement has no default case item" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BUS MUX_FOR_BUS_B.v(13) " "Verilog HDL Always Construct warning at MUX_FOR_BUS_B.v(13): inferring latch(es) for variable \"BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[0\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[0\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[1\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[1\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[2\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[2\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[3\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[3\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[4\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[4\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[5\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[5\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[6\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[6\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[7\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[7\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[8\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[8\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[9\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[9\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[10\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[10\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[11\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[11\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[12\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[12\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[13\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[13\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[14\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[14\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS\[15\] MUX_FOR_BUS_B.v(13) " "Inferred latch for \"BUS\[15\]\" at MUX_FOR_BUS_B.v(13)" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569934 "|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CPU:Processor\|CONTROL_UNIT:CUnit " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CPU:Processor\|CONTROL_UNIT:CUnit\"" {  } { { "CPU.v" "CUnit" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CONTROL_UNIT.v(42) " "Verilog HDL Case Statement warning at CONTROL_UNIT.v(42): incomplete case statement has no default case item" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FETCH CONTROL_UNIT.v(41) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable \"FETCH\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH CONTROL_UNIT.v(41) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_IN_B_BUS CONTROL_UNIT.v(41) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable \"REG_IN_B_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP CONTROL_UNIT.v(41) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELECTORS CONTROL_UNIT.v(41) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable \"SELECTORS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEXT_COMMAND CONTROL_UNIT.v(41) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable \"NEXT_COMMAND\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[0\] CONTROL_UNIT.v(41) " "Inferred latch for \"NEXT_COMMAND\[0\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[1\] CONTROL_UNIT.v(41) " "Inferred latch for \"NEXT_COMMAND\[1\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[2\] CONTROL_UNIT.v(41) " "Inferred latch for \"NEXT_COMMAND\[2\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[3\] CONTROL_UNIT.v(41) " "Inferred latch for \"NEXT_COMMAND\[3\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[4\] CONTROL_UNIT.v(41) " "Inferred latch for \"NEXT_COMMAND\[4\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[5\] CONTROL_UNIT.v(41) " "Inferred latch for \"NEXT_COMMAND\[5\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[0\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[0\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[1\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[1\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[2\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[2\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[3\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[3\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[4\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[4\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[5\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[5\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[6\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[6\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[7\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[7\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[8\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[8\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[9\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[9\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[10\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[10\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[11\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[11\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[12\] CONTROL_UNIT.v(41) " "Inferred latch for \"SELECTORS\[12\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] CONTROL_UNIT.v(41) " "Inferred latch for \"ALU_OP\[0\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] CONTROL_UNIT.v(41) " "Inferred latch for \"ALU_OP\[1\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] CONTROL_UNIT.v(41) " "Inferred latch for \"ALU_OP\[2\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_IN_B_BUS\[0\] CONTROL_UNIT.v(41) " "Inferred latch for \"REG_IN_B_BUS\[0\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_IN_B_BUS\[1\] CONTROL_UNIT.v(41) " "Inferred latch for \"REG_IN_B_BUS\[1\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_IN_B_BUS\[2\] CONTROL_UNIT.v(41) " "Inferred latch for \"REG_IN_B_BUS\[2\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_IN_B_BUS\[3\] CONTROL_UNIT.v(41) " "Inferred latch for \"REG_IN_B_BUS\[3\]\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH CONTROL_UNIT.v(41) " "Inferred latch for \"FINISH\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FETCH CONTROL_UNIT.v(41) " "Inferred latch for \"FETCH\" at CONTROL_UNIT.v(41)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569950 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER CPU:Processor\|REGISTER:INSTRUCTION_REGISTER " "Elaborating entity \"REGISTER\" for hierarchy \"CPU:Processor\|REGISTER:INSTRUCTION_REGISTER\"" {  } { { "CPU.v" "INSTRUCTION_REGISTER" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 REGISTER.v(13) " "Verilog HDL assignment warning at REGISTER.v(13): truncated value with size 32 to match size of target (8)" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496827569965 "|PROCESSOR|CPU:Processor|REGISTER:INSTRUCTION_REGISTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER CPU:Processor\|REGISTER:REGISTER_AR " "Elaborating entity \"REGISTER\" for hierarchy \"CPU:Processor\|REGISTER:REGISTER_AR\"" {  } { { "CPU.v" "REGISTER_AR" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 REGISTER.v(13) " "Verilog HDL assignment warning at REGISTER.v(13): truncated value with size 32 to match size of target (16)" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496827569965 "|PROCESSOR|CPU:Processor|REGISTER:REGISTER_AR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:Processor\|ALU:ALUnit " "Elaborating entity \"ALU\" for hierarchy \"CPU:Processor\|ALU:ALUnit\"" {  } { { "CPU.v" "ALUnit" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827569981 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(13) " "Verilog HDL Case Statement warning at ALU.v(13): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_bus ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"C_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAG_Z ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"FLAG_Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_Z ALU.v(11) " "Inferred latch for \"FLAG_Z\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[0\] ALU.v(11) " "Inferred latch for \"C_bus\[0\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[1\] ALU.v(11) " "Inferred latch for \"C_bus\[1\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[2\] ALU.v(11) " "Inferred latch for \"C_bus\[2\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[3\] ALU.v(11) " "Inferred latch for \"C_bus\[3\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[4\] ALU.v(11) " "Inferred latch for \"C_bus\[4\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[5\] ALU.v(11) " "Inferred latch for \"C_bus\[5\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[6\] ALU.v(11) " "Inferred latch for \"C_bus\[6\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[7\] ALU.v(11) " "Inferred latch for \"C_bus\[7\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[8\] ALU.v(11) " "Inferred latch for \"C_bus\[8\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[9\] ALU.v(11) " "Inferred latch for \"C_bus\[9\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[10\] ALU.v(11) " "Inferred latch for \"C_bus\[10\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[11\] ALU.v(11) " "Inferred latch for \"C_bus\[11\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[12\] ALU.v(11) " "Inferred latch for \"C_bus\[12\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[13\] ALU.v(11) " "Inferred latch for \"C_bus\[13\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[14\] ALU.v(11) " "Inferred latch for \"C_bus\[14\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[15\] ALU.v(11) " "Inferred latch for \"C_bus\[15\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827569997 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_ROM INSTRUCTION_ROM:IROM " "Elaborating entity \"INSTRUCTION_ROM\" for hierarchy \"INSTRUCTION_ROM:IROM\"" {  } { { "PROCESSOR.v" "IROM" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_ROM.v" "altsyncram_component" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file INSTRUCTION_FILE.mif " "Parameter \"init_file\" = \"INSTRUCTION_FILE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570059 ""}  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496827570059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5c1 " "Found entity 1: altsyncram_u5c1" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_u5c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827570090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827570090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u5c1 INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\|altsyncram_u5c1:auto_generated " "Elaborating entity \"altsyncram_u5c1\" for hierarchy \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\|altsyncram_u5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_RAM IMAGE_RAM:ImageRam " "Elaborating entity \"IMAGE_RAM\" for hierarchy \"IMAGE_RAM:ImageRam\"" {  } { { "PROCESSOR.v" "ImageRam" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\"" {  } { { "IMAGE_RAM.v" "altsyncram_component" { Text "C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\"" {  } { { "IMAGE_RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMAGE.mif " "Parameter \"init_file\" = \"IMAGE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IMRA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IMRA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827570137 ""}  } { { "IMAGE_RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496827570137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udl1 " "Found entity 1: altsyncram_udl1" {  } { { "db/altsyncram_udl1.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827570184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827570184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udl1 IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated " "Elaborating entity \"altsyncram_udl1\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eob2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eob2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eob2 " "Found entity 1: altsyncram_eob2" {  } { { "db/altsyncram_eob2.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827570247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827570247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eob2 IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1 " "Elaborating entity \"altsyncram_eob2\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1\"" {  } { { "db/altsyncram_udl1.tdf" "altsyncram1" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827570809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827570809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1\|decode_rsa:decode4 " "Elaborating entity \"decode_rsa\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1\|decode_rsa:decode4\"" {  } { { "db/altsyncram_eob2.tdf" "decode4" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827570872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827570872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_eob2.tdf" "rden_decode_a" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827570950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827570950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1\|mux_bnb:mux6 " "Elaborating entity \"mux_bnb\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|altsyncram_eob2:altsyncram1\|mux_bnb:mux6\"" {  } { { "db/altsyncram_eob2.tdf" "mux6" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827570950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_udl1.tdf" "mgl_prim2" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827571602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_udl1.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827571617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229804097 " "Parameter \"NODE_NAME\" = \"1229804097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496827571617 ""}  } { { "db/altsyncram_udl1.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496827571617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827571758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827571914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IMAGE_RAM:ImageRam\|altsyncram:altsyncram_component\|altsyncram_udl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827572055 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1496827572336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.07.14:56:17 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl " "2017.06.07.14:56:17 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827577711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827580367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827580539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827581780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827581921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827582061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827582202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827582217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827582217 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1496827582921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld415d47b4/alt_sld_fab.v" "" { Text "C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827583171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827583171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827583280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827583280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827583280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827583280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827583358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827583358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827583467 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827583467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827583467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496827583561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827583561 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1496827585436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|FINISH " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|FINISH has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[3\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[4\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[5\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[0\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|FLAG_Z " "Latch CPU:Processor\|ALU:ALUnit\|FLAG_Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[13\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[8\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[7\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[14\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[15\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[1\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[2\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[3\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[4\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[5\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[6\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[7\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[8\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[9\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[10\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[11\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[12\] " "Latch CPU:Processor\|MUX_FOR_BUS_B:Muxer\|BUS\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|FETCH " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|FETCH has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[10\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[4\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[0\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[3\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[12\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[6\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[11\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[5\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[1\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[2\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[3\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[4\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[5\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[6\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[7\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[8\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[9\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[10\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[11\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[12\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[13\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[14\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[15\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496827585499 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496827585499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827585780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496827586967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496827588186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496827588186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "841 " "Implemented 841 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496827588296 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496827588296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "762 " "Implemented 762 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496827588296 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1496827588296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496827588296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496827588342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 14:56:28 2017 " "Processing ended: Wed Jun 07 14:56:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496827588342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496827588342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496827588342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496827588342 ""}
