
Rpi_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082bc  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08008454  08008454  00009454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086cc  080086cc  0000a164  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080086cc  080086cc  000096cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086d4  080086d4  0000a164  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086d4  080086d4  000096d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080086d8  080086d8  000096d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000164  20000000  080086dc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001df0  20000164  08008840  0000a164  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f54  08008840  0000af54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a164  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001315b  00000000  00000000  0000a194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003138  00000000  00000000  0001d2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e8  00000000  00000000  00020428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce0  00000000  00000000  00021510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018afd  00000000  00000000  000221f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b33  00000000  00000000  0003aced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fd2d  00000000  00000000  0004f820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df54d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048d4  00000000  00000000  000df590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000e3e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000164 	.word	0x20000164
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800843c 	.word	0x0800843c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000168 	.word	0x20000168
 80001d4:	0800843c 	.word	0x0800843c

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <delay_us>:
//    last_up_state = up_state;
//    last_down_state = down_state;
//}

void delay_us(uint32_t us)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  uint32_t start = DWT->CYCCNT;
 8000520:	4b0d      	ldr	r3, [pc, #52]	@ (8000558 <delay_us+0x40>)
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	60fb      	str	r3, [r7, #12]
  uint32_t ticks = us * (HAL_RCC_GetHCLKFreq() / 1000000);
 8000526:	f002 ff09 	bl	800333c <HAL_RCC_GetHCLKFreq>
 800052a:	4603      	mov	r3, r0
 800052c:	4a0b      	ldr	r2, [pc, #44]	@ (800055c <delay_us+0x44>)
 800052e:	fba2 2303 	umull	r2, r3, r2, r3
 8000532:	0c9a      	lsrs	r2, r3, #18
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	fb02 f303 	mul.w	r3, r2, r3
 800053a:	60bb      	str	r3, [r7, #8]
  while ((DWT->CYCCNT - start) < ticks);
 800053c:	bf00      	nop
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <delay_us+0x40>)
 8000540:	685a      	ldr	r2, [r3, #4]
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	1ad3      	subs	r3, r2, r3
 8000546:	68ba      	ldr	r2, [r7, #8]
 8000548:	429a      	cmp	r2, r3
 800054a:	d8f8      	bhi.n	800053e <delay_us+0x26>
}
 800054c:	bf00      	nop
 800054e:	bf00      	nop
 8000550:	3710      	adds	r7, #16
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	e0001000 	.word	0xe0001000
 800055c:	431bde83 	.word	0x431bde83

08000560 <singleStep>:
void singleStep(int dir, int speed_us)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
  HAL_GPIO_WritePin(DIR_PORT, DIR_PIN, dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	2b00      	cmp	r3, #0
 800056e:	bf14      	ite	ne
 8000570:	2301      	movne	r3, #1
 8000572:	2300      	moveq	r3, #0
 8000574:	b2db      	uxtb	r3, r3
 8000576:	461a      	mov	r2, r3
 8000578:	2101      	movs	r1, #1
 800057a:	480c      	ldr	r0, [pc, #48]	@ (80005ac <singleStep+0x4c>)
 800057c:	f001 f836 	bl	80015ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_SET);
 8000580:	2201      	movs	r2, #1
 8000582:	2102      	movs	r1, #2
 8000584:	4809      	ldr	r0, [pc, #36]	@ (80005ac <singleStep+0x4c>)
 8000586:	f001 f831 	bl	80015ec <HAL_GPIO_WritePin>
  delay_us(speed_us);
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	4618      	mov	r0, r3
 800058e:	f7ff ffc3 	bl	8000518 <delay_us>
  HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_RESET);
 8000592:	2200      	movs	r2, #0
 8000594:	2102      	movs	r1, #2
 8000596:	4805      	ldr	r0, [pc, #20]	@ (80005ac <singleStep+0x4c>)
 8000598:	f001 f828 	bl	80015ec <HAL_GPIO_WritePin>
  delay_us(speed_us);
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f7ff ffba 	bl	8000518 <delay_us>
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40020000 	.word	0x40020000

080005b0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	80fb      	strh	r3, [r7, #6]
    uint32_t current = HAL_GetTick();
 80005ba:	f000 fd51 	bl	8001060 <HAL_GetTick>
 80005be:	60f8      	str	r0, [r7, #12]

    if (GPIO_Pin == UP_LIMIT_PIN)
 80005c0:	88fb      	ldrh	r3, [r7, #6]
 80005c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80005c6:	d110      	bne.n	80005ea <HAL_GPIO_EXTI_Callback+0x3a>
    {
        if ((current - lastDebounceUp) > debounceDelay)
 80005c8:	4b14      	ldr	r3, [pc, #80]	@ (800061c <HAL_GPIO_EXTI_Callback+0x6c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	1ad3      	subs	r3, r2, r3
 80005d0:	2232      	movs	r2, #50	@ 0x32
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d91d      	bls.n	8000612 <HAL_GPIO_EXTI_Callback+0x62>
        {
            lastDebounceUp = current;
 80005d6:	4a11      	ldr	r2, [pc, #68]	@ (800061c <HAL_GPIO_EXTI_Callback+0x6c>)
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	6013      	str	r3, [r2, #0]
            up_limit_reached = 1;         // tell main loop we hit top limit
 80005dc:	4b10      	ldr	r3, [pc, #64]	@ (8000620 <HAL_GPIO_EXTI_Callback+0x70>)
 80005de:	2201      	movs	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]
            //up_limit_reported = 0;// allow main to report once
            down_limit_reached = 0;
 80005e2:	4b10      	ldr	r3, [pc, #64]	@ (8000624 <HAL_GPIO_EXTI_Callback+0x74>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	701a      	strb	r2, [r3, #0]
            down_limit_reached = 1;
            //down_limit_reported = 0;
            up_limit_reached = 0;
        }
    }
}
 80005e8:	e013      	b.n	8000612 <HAL_GPIO_EXTI_Callback+0x62>
    else if (GPIO_Pin == DOWN_LIMIT_PIN)
 80005ea:	88fb      	ldrh	r3, [r7, #6]
 80005ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80005f0:	d10f      	bne.n	8000612 <HAL_GPIO_EXTI_Callback+0x62>
        if ((current - lastDebounceDown) > debounceDelay)
 80005f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000628 <HAL_GPIO_EXTI_Callback+0x78>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	68fa      	ldr	r2, [r7, #12]
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	2232      	movs	r2, #50	@ 0x32
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d908      	bls.n	8000612 <HAL_GPIO_EXTI_Callback+0x62>
            lastDebounceDown = current;
 8000600:	4a09      	ldr	r2, [pc, #36]	@ (8000628 <HAL_GPIO_EXTI_Callback+0x78>)
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	6013      	str	r3, [r2, #0]
            down_limit_reached = 1;
 8000606:	4b07      	ldr	r3, [pc, #28]	@ (8000624 <HAL_GPIO_EXTI_Callback+0x74>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]
            up_limit_reached = 0;
 800060c:	4b04      	ldr	r3, [pc, #16]	@ (8000620 <HAL_GPIO_EXTI_Callback+0x70>)
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
}
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000228 	.word	0x20000228
 8000620:	20000210 	.word	0x20000210
 8000624:	20000211 	.word	0x20000211
 8000628:	2000022c 	.word	0x2000022c

0800062c <set_motor_speed_fw>:
int set_motor_speed_fw(uint32_t speed_percent) {
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
    if (speed_percent > 100) speed_percent = 100;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b64      	cmp	r3, #100	@ 0x64
 8000638:	d901      	bls.n	800063e <set_motor_speed_fw+0x12>
 800063a:	2364      	movs	r3, #100	@ 0x64
 800063c:	607b      	str	r3, [r7, #4]

    // Map 0–100 → 1000–1500 µs
    uint32_t pulse = MID_PULSE + ((MAX_PULSE - MID_PULSE) * speed_percent) / 100;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000644:	fb02 f303 	mul.w	r3, r2, r3
 8000648:	4a06      	ldr	r2, [pc, #24]	@ (8000664 <set_motor_speed_fw+0x38>)
 800064a:	fba2 2303 	umull	r2, r3, r2, r3
 800064e:	095b      	lsrs	r3, r3, #5
 8000650:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000654:	60fb      	str	r3, [r7, #12]

    return pulse;
 8000656:	68fb      	ldr	r3, [r7, #12]

}
 8000658:	4618      	mov	r0, r3
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	51eb851f 	.word	0x51eb851f

08000668 <set_motor_speed_bw>:
int set_motor_speed_bw(uint32_t speed_percent) {
 8000668:	b480      	push	{r7}
 800066a:	b085      	sub	sp, #20
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
    if (speed_percent > 100) speed_percent = 100;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2b64      	cmp	r3, #100	@ 0x64
 8000674:	d901      	bls.n	800067a <set_motor_speed_bw+0x12>
 8000676:	2364      	movs	r3, #100	@ 0x64
 8000678:	607b      	str	r3, [r7, #4]

    // Map 0–100 → 1000–1500 µs
    uint32_t pulse = MID_PULSE - ((MAX_PULSE - MID_PULSE) * speed_percent) / 100;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000680:	fb02 f303 	mul.w	r3, r2, r3
 8000684:	4a07      	ldr	r2, [pc, #28]	@ (80006a4 <set_motor_speed_bw+0x3c>)
 8000686:	fba2 2303 	umull	r2, r3, r2, r3
 800068a:	095b      	lsrs	r3, r3, #5
 800068c:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8000690:	3304      	adds	r3, #4
 8000692:	60fb      	str	r3, [r7, #12]

    return pulse;
 8000694:	68fb      	ldr	r3, [r7, #12]

}
 8000696:	4618      	mov	r0, r3
 8000698:	3714      	adds	r7, #20
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	51eb851f 	.word	0x51eb851f

080006a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ae:	f000 fc71 	bl	8000f94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b2:	f000 f981 	bl	80009b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b6:	f000 faa3 	bl	8000c00 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80006ba:	f006 ff27 	bl	800750c <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80006be:	f000 fa3b 	bl	8000b38 <MX_TIM3_Init>
  MX_TIM2_Init();
 80006c2:	f000 f9e1 	bl	8000a88 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET);  // Disable
 80006c6:	2201      	movs	r2, #1
 80006c8:	2104      	movs	r1, #4
 80006ca:	48a6      	ldr	r0, [pc, #664]	@ (8000964 <main+0x2bc>)
 80006cc:	f000 ff8e 	bl	80015ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_PORT, DIR_PIN, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	2101      	movs	r1, #1
 80006d4:	48a3      	ldr	r0, [pc, #652]	@ (8000964 <main+0x2bc>)
 80006d6:	f000 ff89 	bl	80015ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	2102      	movs	r1, #2
 80006de:	48a1      	ldr	r0, [pc, #644]	@ (8000964 <main+0x2bc>)
 80006e0:	f000 ff84 	bl	80015ec <HAL_GPIO_WritePin>

      //HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_RESET); // Enable driver

      // Enable DWT Cycle Counter for microsecond delay
      CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80006e4:	4ba0      	ldr	r3, [pc, #640]	@ (8000968 <main+0x2c0>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	4a9f      	ldr	r2, [pc, #636]	@ (8000968 <main+0x2c0>)
 80006ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80006ee:	60d3      	str	r3, [r2, #12]
      DWT->CYCCNT = 0;
 80006f0:	4b9e      	ldr	r3, [pc, #632]	@ (800096c <main+0x2c4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	605a      	str	r2, [r3, #4]
      DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80006f6:	4b9d      	ldr	r3, [pc, #628]	@ (800096c <main+0x2c4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a9c      	ldr	r2, [pc, #624]	@ (800096c <main+0x2c4>)
 80006fc:	f043 0301 	orr.w	r3, r3, #1
 8000700:	6013      	str	r3, [r2, #0]

      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000702:	2100      	movs	r1, #0
 8000704:	489a      	ldr	r0, [pc, #616]	@ (8000970 <main+0x2c8>)
 8000706:	f002 fe75 	bl	80033f4 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800070a:	2104      	movs	r1, #4
 800070c:	4898      	ldr	r0, [pc, #608]	@ (8000970 <main+0x2c8>)
 800070e:	f002 fe71 	bl	80033f4 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000712:	2100      	movs	r1, #0
 8000714:	4897      	ldr	r0, [pc, #604]	@ (8000974 <main+0x2cc>)
 8000716:	f002 fe6d 	bl	80033f4 <HAL_TIM_PWM_Start>
        startTime = HAL_GetTick();
 800071a:	f000 fca1 	bl	8001060 <HAL_GetTick>
 800071e:	4603      	mov	r3, r0
 8000720:	4a95      	ldr	r2, [pc, #596]	@ (8000978 <main+0x2d0>)
 8000722:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {

//	  check_limit_switches();
	  if (up_limit_reached)
 8000724:	4b95      	ldr	r3, [pc, #596]	@ (800097c <main+0x2d4>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b2db      	uxtb	r3, r3
 800072a:	2b00      	cmp	r3, #0
 800072c:	d008      	beq.n	8000740 <main+0x98>
	      {
	          // disable driver (active low enable in your code)
	          HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET); // disable motor driver
 800072e:	2201      	movs	r2, #1
 8000730:	2104      	movs	r1, #4
 8000732:	488c      	ldr	r0, [pc, #560]	@ (8000964 <main+0x2bc>)
 8000734:	f000 ff5a 	bl	80015ec <HAL_GPIO_WritePin>
//	              CDC_Transmit_FS((uint8_t*)"LIMIT:UP\n", (uint16_t)strlen("LIMIT:UP\n"));
//	              up_limit_reported = 1;
//	          }

	          // do not step
	          HAL_Delay(1); // small delay to keep loop friendly
 8000738:	2001      	movs	r0, #1
 800073a:	f000 fc9d 	bl	8001078 <HAL_Delay>
 800073e:	e023      	b.n	8000788 <main+0xe0>
	      }
	      else if (down_limit_reached)
 8000740:	4b8f      	ldr	r3, [pc, #572]	@ (8000980 <main+0x2d8>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	b2db      	uxtb	r3, r3
 8000746:	2b00      	cmp	r3, #0
 8000748:	d008      	beq.n	800075c <main+0xb4>
	      {
	          HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET); // disable driver
 800074a:	2201      	movs	r2, #1
 800074c:	2104      	movs	r1, #4
 800074e:	4885      	ldr	r0, [pc, #532]	@ (8000964 <main+0x2bc>)
 8000750:	f000 ff4c 	bl	80015ec <HAL_GPIO_WritePin>
//	          if (!down_limit_reported)
//	          {
//	              CDC_Transmit_FS((uint8_t*)"LIMIT:DOWN\n", (uint16_t)strlen("LIMIT:DOWN\n"));
//	              down_limit_reported = 1;
//	          }
	          HAL_Delay(1);
 8000754:	2001      	movs	r0, #1
 8000756:	f000 fc8f 	bl	8001078 <HAL_Delay>
 800075a:	e015      	b.n	8000788 <main+0xe0>
	      }
	      else
	      {
	          // normal stepping: ensure driver enabled (active low)

	          if(stop) HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET); // disable motor driver
 800075c:	4b89      	ldr	r3, [pc, #548]	@ (8000984 <main+0x2dc>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d005      	beq.n	8000770 <main+0xc8>
 8000764:	2201      	movs	r2, #1
 8000766:	2104      	movs	r1, #4
 8000768:	487e      	ldr	r0, [pc, #504]	@ (8000964 <main+0x2bc>)
 800076a:	f000 ff3f 	bl	80015ec <HAL_GPIO_WritePin>
 800076e:	e004      	b.n	800077a <main+0xd2>
	          else HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2104      	movs	r1, #4
 8000774:	487b      	ldr	r0, [pc, #492]	@ (8000964 <main+0x2bc>)
 8000776:	f000 ff39 	bl	80015ec <HAL_GPIO_WritePin>
	          // do one step (existing function)
	          singleStep(direction, 1000);
 800077a:	4b83      	ldr	r3, [pc, #524]	@ (8000988 <main+0x2e0>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff feec 	bl	8000560 <singleStep>
	      }

	  uint32_t elapsed = HAL_GetTick() - startTime;
 8000788:	f000 fc6a 	bl	8001060 <HAL_GetTick>
 800078c:	4602      	mov	r2, r0
 800078e:	4b7a      	ldr	r3, [pc, #488]	@ (8000978 <main+0x2d0>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	1ad3      	subs	r3, r2, r3
 8000794:	60bb      	str	r3, [r7, #8]
	  	  	      uint32_t pulse_width;
	  	  	      uint32_t pulse;


	  	  	      if (elapsed < STAY_LOW_TIME)
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	f241 3287 	movw	r2, #4999	@ 0x1387
 800079c:	4293      	cmp	r3, r2
 800079e:	d808      	bhi.n	80007b2 <main+0x10a>
	  	  	      {
	  	  	        pulse_width = MID_PULSE;
 80007a0:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80007a4:	60fb      	str	r3, [r7, #12]
	  	  	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1490);
 80007a6:	4b72      	ldr	r3, [pc, #456]	@ (8000970 <main+0x2c8>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f240 52d2 	movw	r2, #1490	@ 0x5d2
 80007ae:	639a      	str	r2, [r3, #56]	@ 0x38
 80007b0:	e0bb      	b.n	800092a <main+0x282>
	  	  	      }
	  	  	     else
	  	  	      {
	  	  	    	 if (fw_bw) pulse_width = set_motor_speed_fw(speed);
 80007b2:	4b76      	ldr	r3, [pc, #472]	@ (800098c <main+0x2e4>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d007      	beq.n	80007ca <main+0x122>
 80007ba:	4b75      	ldr	r3, [pc, #468]	@ (8000990 <main+0x2e8>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff34 	bl	800062c <set_motor_speed_fw>
 80007c4:	4603      	mov	r3, r0
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	e006      	b.n	80007d8 <main+0x130>
	  	  	    	 else pulse_width = set_motor_speed_bw(speed);
 80007ca:	4b71      	ldr	r3, [pc, #452]	@ (8000990 <main+0x2e8>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ff4a 	bl	8000668 <set_motor_speed_bw>
 80007d4:	4603      	mov	r3, r0
 80007d6:	60fb      	str	r3, [r7, #12]
	  	  	    	if (right && !left)
 80007d8:	4b6e      	ldr	r3, [pc, #440]	@ (8000994 <main+0x2ec>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d04c      	beq.n	800087a <main+0x1d2>
 80007e0:	4b6d      	ldr	r3, [pc, #436]	@ (8000998 <main+0x2f0>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d148      	bne.n	800087a <main+0x1d2>
	  	  	    	{
	  	  	    	    progress = (float)(elapsed - STAY_LOW_TIME) / RAMP_TIME;
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	f5a3 539c 	sub.w	r3, r3, #4992	@ 0x1380
 80007ee:	3b08      	subs	r3, #8
 80007f0:	ee07 3a90 	vmov	s15, r3
 80007f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80007f8:	eddf 6a68 	vldr	s13, [pc, #416]	@ 800099c <main+0x2f4>
 80007fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000800:	4b67      	ldr	r3, [pc, #412]	@ (80009a0 <main+0x2f8>)
 8000802:	edc3 7a00 	vstr	s15, [r3]
	  	  	    	    if (progress < 0) progress = 0;
 8000806:	4b66      	ldr	r3, [pc, #408]	@ (80009a0 <main+0x2f8>)
 8000808:	edd3 7a00 	vldr	s15, [r3]
 800080c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000814:	d503      	bpl.n	800081e <main+0x176>
 8000816:	4b62      	ldr	r3, [pc, #392]	@ (80009a0 <main+0x2f8>)
 8000818:	f04f 0200 	mov.w	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
	  	  	    	    if (progress > 1) progress = 1;
 800081e:	4b60      	ldr	r3, [pc, #384]	@ (80009a0 <main+0x2f8>)
 8000820:	edd3 7a00 	vldr	s15, [r3]
 8000824:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800082c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000830:	dd03      	ble.n	800083a <main+0x192>
 8000832:	4b5b      	ldr	r3, [pc, #364]	@ (80009a0 <main+0x2f8>)
 8000834:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000838:	601a      	str	r2, [r3, #0]

	  	  	    	    pulse = base_pulse - progress * (base_pulse - right_min);
 800083a:	4b5a      	ldr	r3, [pc, #360]	@ (80009a4 <main+0x2fc>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	ee07 3a90 	vmov	s15, r3
 8000842:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000846:	4b57      	ldr	r3, [pc, #348]	@ (80009a4 <main+0x2fc>)
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	4b57      	ldr	r3, [pc, #348]	@ (80009a8 <main+0x300>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	1ad3      	subs	r3, r2, r3
 8000850:	ee07 3a90 	vmov	s15, r3
 8000854:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000858:	4b51      	ldr	r3, [pc, #324]	@ (80009a0 <main+0x2f8>)
 800085a:	edd3 7a00 	vldr	s15, [r3]
 800085e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000862:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800086a:	ee17 3a90 	vmov	r3, s15
 800086e:	607b      	str	r3, [r7, #4]

	  	  	    	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse);
 8000870:	4b3f      	ldr	r3, [pc, #252]	@ (8000970 <main+0x2c8>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	687a      	ldr	r2, [r7, #4]
 8000876:	639a      	str	r2, [r3, #56]	@ 0x38
 8000878:	e057      	b.n	800092a <main+0x282>
	  	  	    	}

	  	  	    	// ----------- LEFT ----------------
	  	  	    	else if (left && !right)
 800087a:	4b47      	ldr	r3, [pc, #284]	@ (8000998 <main+0x2f0>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d04c      	beq.n	800091c <main+0x274>
 8000882:	4b44      	ldr	r3, [pc, #272]	@ (8000994 <main+0x2ec>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d148      	bne.n	800091c <main+0x274>
	  	  	    	{
	  	  	    	    progress = (float)(elapsed - STAY_LOW_TIME) / RAMP_TIME;
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	f5a3 539c 	sub.w	r3, r3, #4992	@ 0x1380
 8000890:	3b08      	subs	r3, #8
 8000892:	ee07 3a90 	vmov	s15, r3
 8000896:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800089a:	eddf 6a40 	vldr	s13, [pc, #256]	@ 800099c <main+0x2f4>
 800089e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008a2:	4b3f      	ldr	r3, [pc, #252]	@ (80009a0 <main+0x2f8>)
 80008a4:	edc3 7a00 	vstr	s15, [r3]
	  	  	    	    if (progress < 0) progress = 0;
 80008a8:	4b3d      	ldr	r3, [pc, #244]	@ (80009a0 <main+0x2f8>)
 80008aa:	edd3 7a00 	vldr	s15, [r3]
 80008ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80008b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008b6:	d503      	bpl.n	80008c0 <main+0x218>
 80008b8:	4b39      	ldr	r3, [pc, #228]	@ (80009a0 <main+0x2f8>)
 80008ba:	f04f 0200 	mov.w	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
	  	  	    	    if (progress > 1) progress = 1;
 80008c0:	4b37      	ldr	r3, [pc, #220]	@ (80009a0 <main+0x2f8>)
 80008c2:	edd3 7a00 	vldr	s15, [r3]
 80008c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80008ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008d2:	dd03      	ble.n	80008dc <main+0x234>
 80008d4:	4b32      	ldr	r3, [pc, #200]	@ (80009a0 <main+0x2f8>)
 80008d6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80008da:	601a      	str	r2, [r3, #0]

	  	  	    	    pulse = base_pulse + progress * (left_max - base_pulse);
 80008dc:	4b31      	ldr	r3, [pc, #196]	@ (80009a4 <main+0x2fc>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	ee07 3a90 	vmov	s15, r3
 80008e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008e8:	4b30      	ldr	r3, [pc, #192]	@ (80009ac <main+0x304>)
 80008ea:	681a      	ldr	r2, [r3, #0]
 80008ec:	4b2d      	ldr	r3, [pc, #180]	@ (80009a4 <main+0x2fc>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	ee07 3a90 	vmov	s15, r3
 80008f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80008fa:	4b29      	ldr	r3, [pc, #164]	@ (80009a0 <main+0x2f8>)
 80008fc:	edd3 7a00 	vldr	s15, [r3]
 8000900:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000904:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000908:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800090c:	ee17 3a90 	vmov	r3, s15
 8000910:	607b      	str	r3, [r7, #4]

	  	  	    	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse);
 8000912:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <main+0x2c8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	639a      	str	r2, [r3, #56]	@ 0x38
 800091a:	e006      	b.n	800092a <main+0x282>
	  	  	    	}

	  	  	    	// ----------- NEUTRAL -------------
	  	  	    	else
	  	  	    	{
	  	  	    	    pulse = base_pulse;
 800091c:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <main+0x2fc>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	607b      	str	r3, [r7, #4]
	  	  	    	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse);
 8000922:	4b13      	ldr	r3, [pc, #76]	@ (8000970 <main+0x2c8>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	687a      	ldr	r2, [r7, #4]
 8000928:	639a      	str	r2, [r3, #56]	@ 0x38
	  	  	    	}
	  	  	      }

	  	  	      // Set pulse width (duty cycle)
	  	  	      if(fw_mot_start) __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse_width);
 800092a:	4b21      	ldr	r3, [pc, #132]	@ (80009b0 <main+0x308>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d004      	beq.n	800093c <main+0x294>
 8000932:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <main+0x2c8>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	635a      	str	r2, [r3, #52]	@ 0x34
 800093a:	e004      	b.n	8000946 <main+0x29e>
	  	  	      else __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, MID_PULSE);
 800093c:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <main+0x2c8>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000944:	635a      	str	r2, [r3, #52]	@ 0x34
	  	  	      if(light) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 5000);
 8000946:	4b1b      	ldr	r3, [pc, #108]	@ (80009b4 <main+0x30c>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d005      	beq.n	800095a <main+0x2b2>
 800094e:	4b09      	ldr	r3, [pc, #36]	@ (8000974 <main+0x2cc>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000956:	635a      	str	r2, [r3, #52]	@ 0x34
 8000958:	e6e4      	b.n	8000724 <main+0x7c>
	  	  	      else __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800095a:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <main+0x2cc>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	2200      	movs	r2, #0
 8000960:	635a      	str	r2, [r3, #52]	@ 0x34
  {
 8000962:	e6df      	b.n	8000724 <main+0x7c>
 8000964:	40020000 	.word	0x40020000
 8000968:	e000edf0 	.word	0xe000edf0
 800096c:	e0001000 	.word	0xe0001000
 8000970:	200001c8 	.word	0x200001c8
 8000974:	20000180 	.word	0x20000180
 8000978:	20000220 	.word	0x20000220
 800097c:	20000210 	.word	0x20000210
 8000980:	20000211 	.word	0x20000211
 8000984:	20000010 	.word	0x20000010
 8000988:	20000014 	.word	0x20000014
 800098c:	2000000c 	.word	0x2000000c
 8000990:	20000224 	.word	0x20000224
 8000994:	20000214 	.word	0x20000214
 8000998:	20000218 	.word	0x20000218
 800099c:	466a6000 	.word	0x466a6000
 80009a0:	2000021c 	.word	0x2000021c
 80009a4:	20000000 	.word	0x20000000
 80009a8:	20000004 	.word	0x20000004
 80009ac:	20000008 	.word	0x20000008
 80009b0:	20000231 	.word	0x20000231
 80009b4:	20000230 	.word	0x20000230

080009b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b094      	sub	sp, #80	@ 0x50
 80009bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009be:	f107 0320 	add.w	r3, r7, #32
 80009c2:	2230      	movs	r2, #48	@ 0x30
 80009c4:	2100      	movs	r1, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	f007 fce0 	bl	800838c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009dc:	2300      	movs	r3, #0
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	4b27      	ldr	r3, [pc, #156]	@ (8000a80 <SystemClock_Config+0xc8>)
 80009e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e4:	4a26      	ldr	r2, [pc, #152]	@ (8000a80 <SystemClock_Config+0xc8>)
 80009e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ec:	4b24      	ldr	r3, [pc, #144]	@ (8000a80 <SystemClock_Config+0xc8>)
 80009ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009f4:	60bb      	str	r3, [r7, #8]
 80009f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009f8:	2300      	movs	r3, #0
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <SystemClock_Config+0xcc>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a20      	ldr	r2, [pc, #128]	@ (8000a84 <SystemClock_Config+0xcc>)
 8000a02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a06:	6013      	str	r3, [r2, #0]
 8000a08:	4b1e      	ldr	r3, [pc, #120]	@ (8000a84 <SystemClock_Config+0xcc>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a10:	607b      	str	r3, [r7, #4]
 8000a12:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a14:	2301      	movs	r3, #1
 8000a16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a22:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000a28:	2319      	movs	r3, #25
 8000a2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000a2c:	23c0      	movs	r3, #192	@ 0xc0
 8000a2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a30:	2302      	movs	r3, #2
 8000a32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a34:	2304      	movs	r3, #4
 8000a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a38:	f107 0320 	add.w	r3, r7, #32
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f002 f859 	bl	8002af4 <HAL_RCC_OscConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a48:	f000 f950 	bl	8000cec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a4c:	230f      	movs	r3, #15
 8000a4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a50:	2302      	movs	r3, #2
 8000a52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a62:	f107 030c 	add.w	r3, r7, #12
 8000a66:	2103      	movs	r1, #3
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f002 fabb 	bl	8002fe4 <HAL_RCC_ClockConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a74:	f000 f93a 	bl	8000cec <Error_Handler>
  }
}
 8000a78:	bf00      	nop
 8000a7a:	3750      	adds	r7, #80	@ 0x50
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	40023800 	.word	0x40023800
 8000a84:	40007000 	.word	0x40007000

08000a88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	@ 0x28
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a8e:	f107 0320 	add.w	r3, r7, #32
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]
 8000aa6:	615a      	str	r2, [r3, #20]
 8000aa8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000aaa:	4b22      	ldr	r3, [pc, #136]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000aac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ab0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 8000ab2:	4b20      	ldr	r3, [pc, #128]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000ab4:	225f      	movs	r2, #95	@ 0x5f
 8000ab6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ab8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8000abe:	4b1d      	ldr	r3, [pc, #116]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000ac0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000ac4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000acc:	4b19      	ldr	r3, [pc, #100]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ad2:	4818      	ldr	r0, [pc, #96]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000ad4:	f002 fc3e 	bl	8003354 <HAL_TIM_PWM_Init>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000ade:	f000 f905 	bl	8000cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000aea:	f107 0320 	add.w	r3, r7, #32
 8000aee:	4619      	mov	r1, r3
 8000af0:	4810      	ldr	r0, [pc, #64]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000af2:	f003 f94b 	bl	8003d8c <HAL_TIMEx_MasterConfigSynchronization>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000afc:	f000 f8f6 	bl	8000cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b00:	2360      	movs	r3, #96	@ 0x60
 8000b02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	2200      	movs	r2, #0
 8000b14:	4619      	mov	r1, r3
 8000b16:	4807      	ldr	r0, [pc, #28]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000b18:	f002 fe0c 	bl	8003734 <HAL_TIM_PWM_ConfigChannel>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000b22:	f000 f8e3 	bl	8000cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000b26:	4803      	ldr	r0, [pc, #12]	@ (8000b34 <MX_TIM2_Init+0xac>)
 8000b28:	f000 f94a 	bl	8000dc0 <HAL_TIM_MspPostInit>

}
 8000b2c:	bf00      	nop
 8000b2e:	3728      	adds	r7, #40	@ 0x28
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000180 	.word	0x20000180

08000b38 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08a      	sub	sp, #40	@ 0x28
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3e:	f107 0320 	add.w	r3, r7, #32
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]
 8000b54:	611a      	str	r2, [r3, #16]
 8000b56:	615a      	str	r2, [r3, #20]
 8000b58:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b5a:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000b5c:	4a27      	ldr	r2, [pc, #156]	@ (8000bfc <MX_TIM3_Init+0xc4>)
 8000b5e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8000b60:	4b25      	ldr	r3, [pc, #148]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000b62:	225f      	movs	r2, #95	@ 0x5f
 8000b64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b66:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8000b6c:	4b22      	ldr	r3, [pc, #136]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000b6e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000b72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b74:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b80:	481d      	ldr	r0, [pc, #116]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000b82:	f002 fbe7 	bl	8003354 <HAL_TIM_PWM_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000b8c:	f000 f8ae 	bl	8000cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b90:	2300      	movs	r3, #0
 8000b92:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b94:	2300      	movs	r3, #0
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b98:	f107 0320 	add.w	r3, r7, #32
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4816      	ldr	r0, [pc, #88]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000ba0:	f003 f8f4 	bl	8003d8c <HAL_TIMEx_MasterConfigSynchronization>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000baa:	f000 f89f 	bl	8000cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bae:	2360      	movs	r3, #96	@ 0x60
 8000bb0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	480c      	ldr	r0, [pc, #48]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000bc6:	f002 fdb5 	bl	8003734 <HAL_TIM_PWM_ConfigChannel>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000bd0:	f000 f88c 	bl	8000cec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2204      	movs	r2, #4
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4807      	ldr	r0, [pc, #28]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000bdc:	f002 fdaa 	bl	8003734 <HAL_TIM_PWM_ConfigChannel>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000be6:	f000 f881 	bl	8000cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bea:	4803      	ldr	r0, [pc, #12]	@ (8000bf8 <MX_TIM3_Init+0xc0>)
 8000bec:	f000 f8e8 	bl	8000dc0 <HAL_TIM_MspPostInit>

}
 8000bf0:	bf00      	nop
 8000bf2:	3728      	adds	r7, #40	@ 0x28
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200001c8 	.word	0x200001c8
 8000bfc:	40000400 	.word	0x40000400

08000c00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b088      	sub	sp, #32
 8000c04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c06:	f107 030c 	add.w	r3, r7, #12
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	4b31      	ldr	r3, [pc, #196]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a30      	ldr	r2, [pc, #192]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b2e      	ldr	r3, [pc, #184]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a29      	ldr	r2, [pc, #164]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b27      	ldr	r3, [pc, #156]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	603b      	str	r3, [r7, #0]
 8000c52:	4b23      	ldr	r3, [pc, #140]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a22      	ldr	r2, [pc, #136]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c58:	f043 0302 	orr.w	r3, r3, #2
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ce0 <MX_GPIO_Init+0xe0>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	603b      	str	r3, [r7, #0]
 8000c68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2107      	movs	r1, #7
 8000c6e:	481d      	ldr	r0, [pc, #116]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c70:	f000 fcbc 	bl	80015ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000c74:	2307      	movs	r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c84:	f107 030c 	add.w	r3, r7, #12
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4816      	ldr	r0, [pc, #88]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c8c:	f000 fb2a 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c96:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca0:	f107 030c 	add.w	r3, r7, #12
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4810      	ldr	r0, [pc, #64]	@ (8000ce8 <MX_GPIO_Init+0xe8>)
 8000ca8:	f000 fb1c 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000cac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cb2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4809      	ldr	r0, [pc, #36]	@ (8000ce8 <MX_GPIO_Init+0xe8>)
 8000cc4:	f000 fb0e 	bl	80012e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2100      	movs	r1, #0
 8000ccc:	2028      	movs	r0, #40	@ 0x28
 8000cce:	f000 fad2 	bl	8001276 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cd2:	2028      	movs	r0, #40	@ 0x28
 8000cd4:	f000 faeb 	bl	80012ae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cd8:	bf00      	nop
 8000cda:	3720      	adds	r7, #32
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40023800 	.word	0x40023800
 8000ce4:	40020000 	.word	0x40020000
 8000ce8:	40020400 	.word	0x40020400

08000cec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf0:	b672      	cpsid	i
}
 8000cf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <Error_Handler+0x8>

08000cf8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	4b10      	ldr	r3, [pc, #64]	@ (8000d44 <HAL_MspInit+0x4c>)
 8000d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d06:	4a0f      	ldr	r2, [pc, #60]	@ (8000d44 <HAL_MspInit+0x4c>)
 8000d08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d44 <HAL_MspInit+0x4c>)
 8000d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	603b      	str	r3, [r7, #0]
 8000d1e:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <HAL_MspInit+0x4c>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d22:	4a08      	ldr	r2, [pc, #32]	@ (8000d44 <HAL_MspInit+0x4c>)
 8000d24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d28:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <HAL_MspInit+0x4c>)
 8000d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	603b      	str	r3, [r7, #0]
 8000d34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d36:	bf00      	nop
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	40023800 	.word	0x40023800

08000d48 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d58:	d10e      	bne.n	8000d78 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <HAL_TIM_PWM_MspInit+0x70>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d62:	4a15      	ldr	r2, [pc, #84]	@ (8000db8 <HAL_TIM_PWM_MspInit+0x70>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d6a:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <HAL_TIM_PWM_MspInit+0x70>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d76:	e01a      	b.n	8000dae <HAL_TIM_PWM_MspInit+0x66>
  else if(htim_pwm->Instance==TIM3)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a0f      	ldr	r2, [pc, #60]	@ (8000dbc <HAL_TIM_PWM_MspInit+0x74>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d115      	bne.n	8000dae <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <HAL_TIM_PWM_MspInit+0x70>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <HAL_TIM_PWM_MspInit+0x70>)
 8000d8c:	f043 0302 	orr.w	r3, r3, #2
 8000d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d92:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <HAL_TIM_PWM_MspInit+0x70>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d96:	f003 0302 	and.w	r3, r3, #2
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2100      	movs	r1, #0
 8000da2:	201d      	movs	r0, #29
 8000da4:	f000 fa67 	bl	8001276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000da8:	201d      	movs	r0, #29
 8000daa:	f000 fa80 	bl	80012ae <HAL_NVIC_EnableIRQ>
}
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40023800 	.word	0x40023800
 8000dbc:	40000400 	.word	0x40000400

08000dc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08a      	sub	sp, #40	@ 0x28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000de0:	d11e      	bne.n	8000e20 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	613b      	str	r3, [r7, #16]
 8000de6:	4b22      	ldr	r3, [pc, #136]	@ (8000e70 <HAL_TIM_MspPostInit+0xb0>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	4a21      	ldr	r2, [pc, #132]	@ (8000e70 <HAL_TIM_MspPostInit+0xb0>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e70 <HAL_TIM_MspPostInit+0xb0>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	613b      	str	r3, [r7, #16]
 8000dfc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000dfe:	2320      	movs	r3, #32
 8000e00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e02:	2302      	movs	r3, #2
 8000e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e12:	f107 0314 	add.w	r3, r7, #20
 8000e16:	4619      	mov	r1, r3
 8000e18:	4816      	ldr	r0, [pc, #88]	@ (8000e74 <HAL_TIM_MspPostInit+0xb4>)
 8000e1a:	f000 fa63 	bl	80012e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000e1e:	e022      	b.n	8000e66 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a14      	ldr	r2, [pc, #80]	@ (8000e78 <HAL_TIM_MspPostInit+0xb8>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d11d      	bne.n	8000e66 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <HAL_TIM_MspPostInit+0xb0>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a0f      	ldr	r2, [pc, #60]	@ (8000e70 <HAL_TIM_MspPostInit+0xb0>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e70 <HAL_TIM_MspPostInit+0xb0>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e46:	23c0      	movs	r3, #192	@ 0xc0
 8000e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e56:	2302      	movs	r3, #2
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4804      	ldr	r0, [pc, #16]	@ (8000e74 <HAL_TIM_MspPostInit+0xb4>)
 8000e62:	f000 fa3f 	bl	80012e4 <HAL_GPIO_Init>
}
 8000e66:	bf00      	nop
 8000e68:	3728      	adds	r7, #40	@ 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40020000 	.word	0x40020000
 8000e78:	40000400 	.word	0x40000400

08000e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <NMI_Handler+0x4>

08000e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <HardFault_Handler+0x4>

08000e8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <MemManage_Handler+0x4>

08000e94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <BusFault_Handler+0x4>

08000e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <UsageFault_Handler+0x4>

08000ea4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ed2:	f000 f8b1 	bl	8001038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ee0:	4802      	ldr	r0, [pc, #8]	@ (8000eec <TIM3_IRQHandler+0x10>)
 8000ee2:	f002 fb37 	bl	8003554 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	200001c8 	.word	0x200001c8

08000ef0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000ef4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000ef8:	f000 fb92 	bl	8001620 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000efc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000f00:	f000 fb8e 	bl	8001620 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000f0c:	4802      	ldr	r0, [pc, #8]	@ (8000f18 <OTG_FS_IRQHandler+0x10>)
 8000f0e:	f000 fce3 	bl	80018d8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20001718 	.word	0x20001718

08000f1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <SystemInit+0x20>)
 8000f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f26:	4a05      	ldr	r2, [pc, #20]	@ (8000f3c <SystemInit+0x20>)
 8000f28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f78 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f44:	f7ff ffea 	bl	8000f1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f48:	480c      	ldr	r0, [pc, #48]	@ (8000f7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f4a:	490d      	ldr	r1, [pc, #52]	@ (8000f80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f50:	e002      	b.n	8000f58 <LoopCopyDataInit>

08000f52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f56:	3304      	adds	r3, #4

08000f58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f5c:	d3f9      	bcc.n	8000f52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f60:	4c0a      	ldr	r4, [pc, #40]	@ (8000f8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f64:	e001      	b.n	8000f6a <LoopFillZerobss>

08000f66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f68:	3204      	adds	r2, #4

08000f6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f6c:	d3fb      	bcc.n	8000f66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f6e:	f007 fa41 	bl	80083f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f72:	f7ff fb99 	bl	80006a8 <main>
  bx  lr    
 8000f76:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f80:	20000164 	.word	0x20000164
  ldr r2, =_sidata
 8000f84:	080086dc 	.word	0x080086dc
  ldr r2, =_sbss
 8000f88:	20000164 	.word	0x20000164
  ldr r4, =_ebss
 8000f8c:	20001f54 	.word	0x20001f54

08000f90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f90:	e7fe      	b.n	8000f90 <ADC_IRQHandler>
	...

08000f94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f98:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd4 <HAL_Init+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd4 <HAL_Init+0x40>)
 8000f9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd4 <HAL_Init+0x40>)
 8000faa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <HAL_Init+0x40>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a07      	ldr	r2, [pc, #28]	@ (8000fd4 <HAL_Init+0x40>)
 8000fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fbc:	2003      	movs	r0, #3
 8000fbe:	f000 f94f 	bl	8001260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc2:	200f      	movs	r0, #15
 8000fc4:	f000 f808 	bl	8000fd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc8:	f7ff fe96 	bl	8000cf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40023c00 	.word	0x40023c00

08000fd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe0:	4b12      	ldr	r3, [pc, #72]	@ (800102c <HAL_InitTick+0x54>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <HAL_InitTick+0x58>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 f967 	bl	80012ca <HAL_SYSTICK_Config>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e00e      	b.n	8001024 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2b0f      	cmp	r3, #15
 800100a:	d80a      	bhi.n	8001022 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800100c:	2200      	movs	r2, #0
 800100e:	6879      	ldr	r1, [r7, #4]
 8001010:	f04f 30ff 	mov.w	r0, #4294967295
 8001014:	f000 f92f 	bl	8001276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001018:	4a06      	ldr	r2, [pc, #24]	@ (8001034 <HAL_InitTick+0x5c>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800101e:	2300      	movs	r3, #0
 8001020:	e000      	b.n	8001024 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
}
 8001024:	4618      	mov	r0, r3
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000018 	.word	0x20000018
 8001030:	20000020 	.word	0x20000020
 8001034:	2000001c 	.word	0x2000001c

08001038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800103c:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <HAL_IncTick+0x20>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	461a      	mov	r2, r3
 8001042:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_IncTick+0x24>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4413      	add	r3, r2
 8001048:	4a04      	ldr	r2, [pc, #16]	@ (800105c <HAL_IncTick+0x24>)
 800104a:	6013      	str	r3, [r2, #0]
}
 800104c:	bf00      	nop
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	20000020 	.word	0x20000020
 800105c:	20000234 	.word	0x20000234

08001060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  return uwTick;
 8001064:	4b03      	ldr	r3, [pc, #12]	@ (8001074 <HAL_GetTick+0x14>)
 8001066:	681b      	ldr	r3, [r3, #0]
}
 8001068:	4618      	mov	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000234 	.word	0x20000234

08001078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001080:	f7ff ffee 	bl	8001060 <HAL_GetTick>
 8001084:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001090:	d005      	beq.n	800109e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <HAL_Delay+0x44>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800109e:	bf00      	nop
 80010a0:	f7ff ffde 	bl	8001060 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d8f7      	bhi.n	80010a0 <HAL_Delay+0x28>
  {
  }
}
 80010b0:	bf00      	nop
 80010b2:	bf00      	nop
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000020 	.word	0x20000020

080010c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010dc:	4013      	ands	r3, r2
 80010de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010f2:	4a04      	ldr	r2, [pc, #16]	@ (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	60d3      	str	r3, [r2, #12]
}
 80010f8:	bf00      	nop
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800110c:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <__NVIC_GetPriorityGrouping+0x18>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	f003 0307 	and.w	r3, r3, #7
}
 8001116:	4618      	mov	r0, r3
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	db0b      	blt.n	800114e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	f003 021f 	and.w	r2, r3, #31
 800113c:	4907      	ldr	r1, [pc, #28]	@ (800115c <__NVIC_EnableIRQ+0x38>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	095b      	lsrs	r3, r3, #5
 8001144:	2001      	movs	r0, #1
 8001146:	fa00 f202 	lsl.w	r2, r0, r2
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	e000e100 	.word	0xe000e100

08001160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	db0a      	blt.n	800118a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	b2da      	uxtb	r2, r3
 8001178:	490c      	ldr	r1, [pc, #48]	@ (80011ac <__NVIC_SetPriority+0x4c>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	0112      	lsls	r2, r2, #4
 8001180:	b2d2      	uxtb	r2, r2
 8001182:	440b      	add	r3, r1
 8001184:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001188:	e00a      	b.n	80011a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4908      	ldr	r1, [pc, #32]	@ (80011b0 <__NVIC_SetPriority+0x50>)
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	3b04      	subs	r3, #4
 8001198:	0112      	lsls	r2, r2, #4
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	440b      	add	r3, r1
 800119e:	761a      	strb	r2, [r3, #24]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000e100 	.word	0xe000e100
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b089      	sub	sp, #36	@ 0x24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f1c3 0307 	rsb	r3, r3, #7
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	bf28      	it	cs
 80011d2:	2304      	movcs	r3, #4
 80011d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3304      	adds	r3, #4
 80011da:	2b06      	cmp	r3, #6
 80011dc:	d902      	bls.n	80011e4 <NVIC_EncodePriority+0x30>
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3b03      	subs	r3, #3
 80011e2:	e000      	b.n	80011e6 <NVIC_EncodePriority+0x32>
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e8:	f04f 32ff 	mov.w	r2, #4294967295
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43da      	mvns	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	401a      	ands	r2, r3
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	43d9      	mvns	r1, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	4313      	orrs	r3, r2
         );
}
 800120e:	4618      	mov	r0, r3
 8001210:	3724      	adds	r7, #36	@ 0x24
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3b01      	subs	r3, #1
 8001228:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800122c:	d301      	bcc.n	8001232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800122e:	2301      	movs	r3, #1
 8001230:	e00f      	b.n	8001252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001232:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <SysTick_Config+0x40>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3b01      	subs	r3, #1
 8001238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800123a:	210f      	movs	r1, #15
 800123c:	f04f 30ff 	mov.w	r0, #4294967295
 8001240:	f7ff ff8e 	bl	8001160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <SysTick_Config+0x40>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124a:	4b04      	ldr	r3, [pc, #16]	@ (800125c <SysTick_Config+0x40>)
 800124c:	2207      	movs	r2, #7
 800124e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	e000e010 	.word	0xe000e010

08001260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ff29 	bl	80010c0 <__NVIC_SetPriorityGrouping>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001276:	b580      	push	{r7, lr}
 8001278:	b086      	sub	sp, #24
 800127a:	af00      	add	r7, sp, #0
 800127c:	4603      	mov	r3, r0
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001288:	f7ff ff3e 	bl	8001108 <__NVIC_GetPriorityGrouping>
 800128c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	68b9      	ldr	r1, [r7, #8]
 8001292:	6978      	ldr	r0, [r7, #20]
 8001294:	f7ff ff8e 	bl	80011b4 <NVIC_EncodePriority>
 8001298:	4602      	mov	r2, r0
 800129a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129e:	4611      	mov	r1, r2
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff5d 	bl	8001160 <__NVIC_SetPriority>
}
 80012a6:	bf00      	nop
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	4603      	mov	r3, r0
 80012b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff31 	bl	8001124 <__NVIC_EnableIRQ>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff ffa2 	bl	800121c <SysTick_Config>
 80012d8:	4603      	mov	r3, r0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b089      	sub	sp, #36	@ 0x24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
 80012fe:	e159      	b.n	80015b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001300:	2201      	movs	r2, #1
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	697a      	ldr	r2, [r7, #20]
 8001310:	4013      	ands	r3, r2
 8001312:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	429a      	cmp	r2, r3
 800131a:	f040 8148 	bne.w	80015ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f003 0303 	and.w	r3, r3, #3
 8001326:	2b01      	cmp	r3, #1
 8001328:	d005      	beq.n	8001336 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001332:	2b02      	cmp	r3, #2
 8001334:	d130      	bne.n	8001398 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	2203      	movs	r2, #3
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43db      	mvns	r3, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4013      	ands	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	68da      	ldr	r2, [r3, #12]
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800136c:	2201      	movs	r2, #1
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	43db      	mvns	r3, r3
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	4013      	ands	r3, r2
 800137a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	091b      	lsrs	r3, r3, #4
 8001382:	f003 0201 	and.w	r2, r3, #1
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	d017      	beq.n	80013d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	2203      	movs	r2, #3
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	43db      	mvns	r3, r3
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	689a      	ldr	r2, [r3, #8]
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f003 0303 	and.w	r3, r3, #3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d123      	bne.n	8001428 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	08da      	lsrs	r2, r3, #3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3208      	adds	r2, #8
 80013e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	f003 0307 	and.w	r3, r3, #7
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	220f      	movs	r2, #15
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	43db      	mvns	r3, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4013      	ands	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	691a      	ldr	r2, [r3, #16]
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	08da      	lsrs	r2, r3, #3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	3208      	adds	r2, #8
 8001422:	69b9      	ldr	r1, [r7, #24]
 8001424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	2203      	movs	r2, #3
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	43db      	mvns	r3, r3
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	4013      	ands	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f003 0203 	and.w	r2, r3, #3
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4313      	orrs	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001464:	2b00      	cmp	r3, #0
 8001466:	f000 80a2 	beq.w	80015ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	4b57      	ldr	r3, [pc, #348]	@ (80015cc <HAL_GPIO_Init+0x2e8>)
 8001470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001472:	4a56      	ldr	r2, [pc, #344]	@ (80015cc <HAL_GPIO_Init+0x2e8>)
 8001474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001478:	6453      	str	r3, [r2, #68]	@ 0x44
 800147a:	4b54      	ldr	r3, [pc, #336]	@ (80015cc <HAL_GPIO_Init+0x2e8>)
 800147c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001486:	4a52      	ldr	r2, [pc, #328]	@ (80015d0 <HAL_GPIO_Init+0x2ec>)
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	089b      	lsrs	r3, r3, #2
 800148c:	3302      	adds	r3, #2
 800148e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001492:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	f003 0303 	and.w	r3, r3, #3
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	220f      	movs	r2, #15
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4013      	ands	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a49      	ldr	r2, [pc, #292]	@ (80015d4 <HAL_GPIO_Init+0x2f0>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d019      	beq.n	80014e6 <HAL_GPIO_Init+0x202>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a48      	ldr	r2, [pc, #288]	@ (80015d8 <HAL_GPIO_Init+0x2f4>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d013      	beq.n	80014e2 <HAL_GPIO_Init+0x1fe>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a47      	ldr	r2, [pc, #284]	@ (80015dc <HAL_GPIO_Init+0x2f8>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d00d      	beq.n	80014de <HAL_GPIO_Init+0x1fa>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a46      	ldr	r2, [pc, #280]	@ (80015e0 <HAL_GPIO_Init+0x2fc>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d007      	beq.n	80014da <HAL_GPIO_Init+0x1f6>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a45      	ldr	r2, [pc, #276]	@ (80015e4 <HAL_GPIO_Init+0x300>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d101      	bne.n	80014d6 <HAL_GPIO_Init+0x1f2>
 80014d2:	2304      	movs	r3, #4
 80014d4:	e008      	b.n	80014e8 <HAL_GPIO_Init+0x204>
 80014d6:	2307      	movs	r3, #7
 80014d8:	e006      	b.n	80014e8 <HAL_GPIO_Init+0x204>
 80014da:	2303      	movs	r3, #3
 80014dc:	e004      	b.n	80014e8 <HAL_GPIO_Init+0x204>
 80014de:	2302      	movs	r3, #2
 80014e0:	e002      	b.n	80014e8 <HAL_GPIO_Init+0x204>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <HAL_GPIO_Init+0x204>
 80014e6:	2300      	movs	r3, #0
 80014e8:	69fa      	ldr	r2, [r7, #28]
 80014ea:	f002 0203 	and.w	r2, r2, #3
 80014ee:	0092      	lsls	r2, r2, #2
 80014f0:	4093      	lsls	r3, r2
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014f8:	4935      	ldr	r1, [pc, #212]	@ (80015d0 <HAL_GPIO_Init+0x2ec>)
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	089b      	lsrs	r3, r3, #2
 80014fe:	3302      	adds	r3, #2
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001506:	4b38      	ldr	r3, [pc, #224]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4313      	orrs	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800152a:	4a2f      	ldr	r2, [pc, #188]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001530:	4b2d      	ldr	r3, [pc, #180]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	43db      	mvns	r3, r3
 800153a:	69ba      	ldr	r2, [r7, #24]
 800153c:	4013      	ands	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d003      	beq.n	8001554 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001554:	4a24      	ldr	r2, [pc, #144]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800155a:	4b23      	ldr	r3, [pc, #140]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	43db      	mvns	r3, r3
 8001564:	69ba      	ldr	r2, [r7, #24]
 8001566:	4013      	ands	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	4313      	orrs	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800157e:	4a1a      	ldr	r2, [pc, #104]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001584:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	43db      	mvns	r3, r3
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d003      	beq.n	80015a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015a8:	4a0f      	ldr	r2, [pc, #60]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	3301      	adds	r3, #1
 80015b2:	61fb      	str	r3, [r7, #28]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	2b0f      	cmp	r3, #15
 80015b8:	f67f aea2 	bls.w	8001300 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	3724      	adds	r7, #36	@ 0x24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40013800 	.word	0x40013800
 80015d4:	40020000 	.word	0x40020000
 80015d8:	40020400 	.word	0x40020400
 80015dc:	40020800 	.word	0x40020800
 80015e0:	40020c00 	.word	0x40020c00
 80015e4:	40021000 	.word	0x40021000
 80015e8:	40013c00 	.word	0x40013c00

080015ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	807b      	strh	r3, [r7, #2]
 80015f8:	4613      	mov	r3, r2
 80015fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015fc:	787b      	ldrb	r3, [r7, #1]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001602:	887a      	ldrh	r2, [r7, #2]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001608:	e003      	b.n	8001612 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800160a:	887b      	ldrh	r3, [r7, #2]
 800160c:	041a      	lsls	r2, r3, #16
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	619a      	str	r2, [r3, #24]
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
	...

08001620 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800162a:	4b08      	ldr	r3, [pc, #32]	@ (800164c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800162c:	695a      	ldr	r2, [r3, #20]
 800162e:	88fb      	ldrh	r3, [r7, #6]
 8001630:	4013      	ands	r3, r2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d006      	beq.n	8001644 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001636:	4a05      	ldr	r2, [pc, #20]	@ (800164c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	4618      	mov	r0, r3
 8001640:	f7fe ffb6 	bl	80005b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40013c00 	.word	0x40013c00

08001650 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af02      	add	r7, sp, #8
 8001656:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e101      	b.n	8001866 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800166e:	b2db      	uxtb	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d106      	bne.n	8001682 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f006 faf3 	bl	8007c68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2203      	movs	r2, #3
 8001686:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001690:	d102      	bne.n	8001698 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f002 fd0e 	bl	80040be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6818      	ldr	r0, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	7c1a      	ldrb	r2, [r3, #16]
 80016aa:	f88d 2000 	strb.w	r2, [sp]
 80016ae:	3304      	adds	r3, #4
 80016b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016b2:	f002 fbed 	bl	8003e90 <USB_CoreInit>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d005      	beq.n	80016c8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2202      	movs	r2, #2
 80016c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e0ce      	b.n	8001866 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f002 fd06 	bl	80040e0 <USB_SetCurrentMode>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d005      	beq.n	80016e6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2202      	movs	r2, #2
 80016de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e0bf      	b.n	8001866 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016e6:	2300      	movs	r3, #0
 80016e8:	73fb      	strb	r3, [r7, #15]
 80016ea:	e04a      	b.n	8001782 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80016ec:	7bfa      	ldrb	r2, [r7, #15]
 80016ee:	6879      	ldr	r1, [r7, #4]
 80016f0:	4613      	mov	r3, r2
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	4413      	add	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	3315      	adds	r3, #21
 80016fc:	2201      	movs	r2, #1
 80016fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001700:	7bfa      	ldrb	r2, [r7, #15]
 8001702:	6879      	ldr	r1, [r7, #4]
 8001704:	4613      	mov	r3, r2
 8001706:	00db      	lsls	r3, r3, #3
 8001708:	4413      	add	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	440b      	add	r3, r1
 800170e:	3314      	adds	r3, #20
 8001710:	7bfa      	ldrb	r2, [r7, #15]
 8001712:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001714:	7bfa      	ldrb	r2, [r7, #15]
 8001716:	7bfb      	ldrb	r3, [r7, #15]
 8001718:	b298      	uxth	r0, r3
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	4613      	mov	r3, r2
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	4413      	add	r3, r2
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	440b      	add	r3, r1
 8001726:	332e      	adds	r3, #46	@ 0x2e
 8001728:	4602      	mov	r2, r0
 800172a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800172c:	7bfa      	ldrb	r2, [r7, #15]
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	4613      	mov	r3, r2
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	4413      	add	r3, r2
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	440b      	add	r3, r1
 800173a:	3318      	adds	r3, #24
 800173c:	2200      	movs	r2, #0
 800173e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001740:	7bfa      	ldrb	r2, [r7, #15]
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	4613      	mov	r3, r2
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	331c      	adds	r3, #28
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001754:	7bfa      	ldrb	r2, [r7, #15]
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	4613      	mov	r3, r2
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	4413      	add	r3, r2
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	440b      	add	r3, r1
 8001762:	3320      	adds	r3, #32
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001768:	7bfa      	ldrb	r2, [r7, #15]
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	4613      	mov	r3, r2
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4413      	add	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	440b      	add	r3, r1
 8001776:	3324      	adds	r3, #36	@ 0x24
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	3301      	adds	r3, #1
 8001780:	73fb      	strb	r3, [r7, #15]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	791b      	ldrb	r3, [r3, #4]
 8001786:	7bfa      	ldrb	r2, [r7, #15]
 8001788:	429a      	cmp	r2, r3
 800178a:	d3af      	bcc.n	80016ec <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800178c:	2300      	movs	r3, #0
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	e044      	b.n	800181c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001792:	7bfa      	ldrb	r2, [r7, #15]
 8001794:	6879      	ldr	r1, [r7, #4]
 8001796:	4613      	mov	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	4413      	add	r3, r2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	440b      	add	r3, r1
 80017a0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80017a8:	7bfa      	ldrb	r2, [r7, #15]
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	4613      	mov	r3, r2
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80017ba:	7bfa      	ldrb	r2, [r7, #15]
 80017bc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80017be:	7bfa      	ldrb	r2, [r7, #15]
 80017c0:	6879      	ldr	r1, [r7, #4]
 80017c2:	4613      	mov	r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	4413      	add	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	440b      	add	r3, r1
 80017cc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80017d4:	7bfa      	ldrb	r2, [r7, #15]
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	4613      	mov	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	4413      	add	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80017ea:	7bfa      	ldrb	r2, [r7, #15]
 80017ec:	6879      	ldr	r1, [r7, #4]
 80017ee:	4613      	mov	r3, r2
 80017f0:	00db      	lsls	r3, r3, #3
 80017f2:	4413      	add	r3, r2
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	440b      	add	r3, r1
 80017f8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001800:	7bfa      	ldrb	r2, [r7, #15]
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	4613      	mov	r3, r2
 8001806:	00db      	lsls	r3, r3, #3
 8001808:	4413      	add	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	440b      	add	r3, r1
 800180e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	3301      	adds	r3, #1
 800181a:	73fb      	strb	r3, [r7, #15]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	791b      	ldrb	r3, [r3, #4]
 8001820:	7bfa      	ldrb	r2, [r7, #15]
 8001822:	429a      	cmp	r2, r3
 8001824:	d3b5      	bcc.n	8001792 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	7c1a      	ldrb	r2, [r3, #16]
 800182e:	f88d 2000 	strb.w	r2, [sp]
 8001832:	3304      	adds	r3, #4
 8001834:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001836:	f002 fc9f 	bl	8004178 <USB_DevInit>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d005      	beq.n	800184c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2202      	movs	r2, #2
 8001844:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e00c      	b.n	8001866 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2201      	movs	r2, #1
 8001856:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f003 fce9 	bl	8005236 <USB_DevDisconnect>

  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001882:	2b01      	cmp	r3, #1
 8001884:	d101      	bne.n	800188a <HAL_PCD_Start+0x1c>
 8001886:	2302      	movs	r3, #2
 8001888:	e022      	b.n	80018d0 <HAL_PCD_Start+0x62>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2201      	movs	r2, #1
 800188e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800189a:	2b00      	cmp	r3, #0
 800189c:	d009      	beq.n	80018b2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d105      	bne.n	80018b2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018aa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f002 fbf0 	bl	800409c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f003 fc97 	bl	80051f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b08d      	sub	sp, #52	@ 0x34
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80018e6:	6a3b      	ldr	r3, [r7, #32]
 80018e8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f003 fd55 	bl	800539e <USB_GetMode>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f040 848c 	bne.w	8002214 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4618      	mov	r0, r3
 8001902:	f003 fcb9 	bl	8005278 <USB_ReadInterrupts>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	f000 8482 	beq.w	8002212 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	0a1b      	lsrs	r3, r3, #8
 8001918:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f003 fca6 	bl	8005278 <USB_ReadInterrupts>
 800192c:	4603      	mov	r3, r0
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b02      	cmp	r3, #2
 8001934:	d107      	bne.n	8001946 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	695a      	ldr	r2, [r3, #20]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f002 0202 	and.w	r2, r2, #2
 8001944:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f003 fc94 	bl	8005278 <USB_ReadInterrupts>
 8001950:	4603      	mov	r3, r0
 8001952:	f003 0310 	and.w	r3, r3, #16
 8001956:	2b10      	cmp	r3, #16
 8001958:	d161      	bne.n	8001a1e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	699a      	ldr	r2, [r3, #24]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f022 0210 	bic.w	r2, r2, #16
 8001968:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800196a:	6a3b      	ldr	r3, [r7, #32]
 800196c:	6a1b      	ldr	r3, [r3, #32]
 800196e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	f003 020f 	and.w	r2, r3, #15
 8001976:	4613      	mov	r3, r2
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	4413      	add	r3, r2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	3304      	adds	r3, #4
 8001988:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001990:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001994:	d124      	bne.n	80019e0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800199c:	4013      	ands	r3, r2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d035      	beq.n	8001a0e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	091b      	lsrs	r3, r3, #4
 80019aa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80019ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	461a      	mov	r2, r3
 80019b4:	6a38      	ldr	r0, [r7, #32]
 80019b6:	f003 facb 	bl	8004f50 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	091b      	lsrs	r3, r3, #4
 80019c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80019c6:	441a      	add	r2, r3
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	695a      	ldr	r2, [r3, #20]
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	091b      	lsrs	r3, r3, #4
 80019d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80019d8:	441a      	add	r2, r3
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	615a      	str	r2, [r3, #20]
 80019de:	e016      	b.n	8001a0e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80019e6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80019ea:	d110      	bne.n	8001a0e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80019f2:	2208      	movs	r2, #8
 80019f4:	4619      	mov	r1, r3
 80019f6:	6a38      	ldr	r0, [r7, #32]
 80019f8:	f003 faaa 	bl	8004f50 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	695a      	ldr	r2, [r3, #20]
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	091b      	lsrs	r3, r3, #4
 8001a04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a08:	441a      	add	r2, r3
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	699a      	ldr	r2, [r3, #24]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f042 0210 	orr.w	r2, r2, #16
 8001a1c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f003 fc28 	bl	8005278 <USB_ReadInterrupts>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a2e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001a32:	f040 80a7 	bne.w	8001b84 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f003 fc2d 	bl	800529e <USB_ReadDevAllOutEpInterrupt>
 8001a44:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001a46:	e099      	b.n	8001b7c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f000 808e 	beq.w	8001b70 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a5a:	b2d2      	uxtb	r2, r2
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f003 fc51 	bl	8005306 <USB_ReadDevOutEPInterrupt>
 8001a64:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d00c      	beq.n	8001a8a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a72:	015a      	lsls	r2, r3, #5
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	4413      	add	r3, r2
 8001a78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	2301      	movs	r3, #1
 8001a80:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001a82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 fea3 	bl	80027d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d00c      	beq.n	8001aae <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a96:	015a      	lsls	r2, r3, #5
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	2308      	movs	r3, #8
 8001aa4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001aa6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 ff79 	bl	80029a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	f003 0310 	and.w	r3, r3, #16
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d008      	beq.n	8001aca <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aba:	015a      	lsls	r2, r3, #5
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	4413      	add	r3, r2
 8001ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	2310      	movs	r3, #16
 8001ac8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d030      	beq.n	8001b36 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	695b      	ldr	r3, [r3, #20]
 8001ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001adc:	2b80      	cmp	r3, #128	@ 0x80
 8001ade:	d109      	bne.n	8001af4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	69fa      	ldr	r2, [r7, #28]
 8001aea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001aee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001af2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001af6:	4613      	mov	r3, r2
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	4413      	add	r3, r2
 8001b06:	3304      	adds	r3, #4
 8001b08:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	78db      	ldrb	r3, [r3, #3]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d108      	bne.n	8001b24 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	2200      	movs	r2, #0
 8001b16:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f006 f99e 	bl	8007e60 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b26:	015a      	lsls	r2, r3, #5
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b30:	461a      	mov	r2, r3
 8001b32:	2302      	movs	r3, #2
 8001b34:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	f003 0320 	and.w	r3, r3, #32
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d008      	beq.n	8001b52 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	015a      	lsls	r2, r3, #5
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	4413      	add	r3, r2
 8001b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	2320      	movs	r3, #32
 8001b50:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d009      	beq.n	8001b70 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5e:	015a      	lsls	r2, r3, #5
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	4413      	add	r3, r2
 8001b64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b68:	461a      	mov	r2, r3
 8001b6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b6e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b72:	3301      	adds	r3, #1
 8001b74:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b78:	085b      	lsrs	r3, r3, #1
 8001b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f47f af62 	bne.w	8001a48 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f003 fb75 	bl	8005278 <USB_ReadInterrupts>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001b98:	f040 80db 	bne.w	8001d52 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f003 fb96 	bl	80052d2 <USB_ReadDevAllInEpInterrupt>
 8001ba6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001bac:	e0cd      	b.n	8001d4a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 80c2 	beq.w	8001d3e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bc0:	b2d2      	uxtb	r2, r2
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f003 fbbc 	bl	8005342 <USB_ReadDevInEPInterrupt>
 8001bca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d057      	beq.n	8001c86 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	f003 030f 	and.w	r3, r3, #15
 8001bdc:	2201      	movs	r2, #1
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	69f9      	ldr	r1, [r7, #28]
 8001bf2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfc:	015a      	lsls	r2, r3, #5
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	4413      	add	r3, r2
 8001c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c06:	461a      	mov	r2, r3
 8001c08:	2301      	movs	r3, #1
 8001c0a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	799b      	ldrb	r3, [r3, #6]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d132      	bne.n	8001c7a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001c14:	6879      	ldr	r1, [r7, #4]
 8001c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c18:	4613      	mov	r3, r2
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	4413      	add	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	3320      	adds	r3, #32
 8001c24:	6819      	ldr	r1, [r3, #0]
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	4413      	add	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4403      	add	r3, r0
 8001c34:	331c      	adds	r3, #28
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4419      	add	r1, r3
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c3e:	4613      	mov	r3, r2
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4413      	add	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	4403      	add	r3, r0
 8001c48:	3320      	adds	r3, #32
 8001c4a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d113      	bne.n	8001c7a <HAL_PCD_IRQHandler+0x3a2>
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c56:	4613      	mov	r3, r2
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	440b      	add	r3, r1
 8001c60:	3324      	adds	r3, #36	@ 0x24
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d108      	bne.n	8001c7a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6818      	ldr	r0, [r3, #0]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001c72:	461a      	mov	r2, r3
 8001c74:	2101      	movs	r1, #1
 8001c76:	f003 fbc3 	bl	8005400 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	4619      	mov	r1, r3
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f006 f872 	bl	8007d6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	f003 0308 	and.w	r3, r3, #8
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d008      	beq.n	8001ca2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c92:	015a      	lsls	r2, r3, #5
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	4413      	add	r3, r2
 8001c98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	2308      	movs	r3, #8
 8001ca0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	f003 0310 	and.w	r3, r3, #16
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d008      	beq.n	8001cbe <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cae:	015a      	lsls	r2, r3, #5
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001cb8:	461a      	mov	r2, r3
 8001cba:	2310      	movs	r3, #16
 8001cbc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d008      	beq.n	8001cda <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cca:	015a      	lsls	r2, r3, #5
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	4413      	add	r3, r2
 8001cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	2340      	movs	r3, #64	@ 0x40
 8001cd8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d023      	beq.n	8001d2c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001ce4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ce6:	6a38      	ldr	r0, [r7, #32]
 8001ce8:	f002 fbaa 	bl	8004440 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cee:	4613      	mov	r3, r2
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4413      	add	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	3310      	adds	r3, #16
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	78db      	ldrb	r3, [r3, #3]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d108      	bne.n	8001d1a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	4619      	mov	r1, r3
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f006 f8b5 	bl	8007e84 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	015a      	lsls	r2, r3, #5
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	4413      	add	r3, r2
 8001d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d26:	461a      	mov	r2, r3
 8001d28:	2302      	movs	r3, #2
 8001d2a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001d36:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 fcbd 	bl	80026b8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	3301      	adds	r3, #1
 8001d42:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d46:	085b      	lsrs	r3, r3, #1
 8001d48:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f47f af2e 	bne.w	8001bae <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f003 fa8e 	bl	8005278 <USB_ReadInterrupts>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001d62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d66:	d122      	bne.n	8001dae <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d76:	f023 0301 	bic.w	r3, r3, #1
 8001d7a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d108      	bne.n	8001d98 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001d8e:	2100      	movs	r1, #0
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 fea3 	bl	8002adc <HAL_PCDEx_LPM_Callback>
 8001d96:	e002      	b.n	8001d9e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f006 f853 	bl	8007e44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	695a      	ldr	r2, [r3, #20]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001dac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 fa60 	bl	8005278 <USB_ReadInterrupts>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001dc2:	d112      	bne.n	8001dea <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d102      	bne.n	8001dda <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f006 f80f 	bl	8007df8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	695a      	ldr	r2, [r3, #20]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001de8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f003 fa42 	bl	8005278 <USB_ReadInterrupts>
 8001df4:	4603      	mov	r3, r0
 8001df6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dfe:	f040 80b7 	bne.w	8001f70 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	69fa      	ldr	r2, [r7, #28]
 8001e0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2110      	movs	r1, #16
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f002 fb0f 	bl	8004440 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e22:	2300      	movs	r3, #0
 8001e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e26:	e046      	b.n	8001eb6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e2a:	015a      	lsls	r2, r3, #5
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	4413      	add	r3, r2
 8001e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e34:	461a      	mov	r2, r3
 8001e36:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001e3a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e3e:	015a      	lsls	r2, r3, #5
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	4413      	add	r3, r2
 8001e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e4c:	0151      	lsls	r1, r2, #5
 8001e4e:	69fa      	ldr	r2, [r7, #28]
 8001e50:	440a      	add	r2, r1
 8001e52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001e56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001e5a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5e:	015a      	lsls	r2, r3, #5
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	4413      	add	r3, r2
 8001e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e68:	461a      	mov	r2, r3
 8001e6a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001e6e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e72:	015a      	lsls	r2, r3, #5
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	4413      	add	r3, r2
 8001e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e80:	0151      	lsls	r1, r2, #5
 8001e82:	69fa      	ldr	r2, [r7, #28]
 8001e84:	440a      	add	r2, r1
 8001e86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001e8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001e8e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e92:	015a      	lsls	r2, r3, #5
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	4413      	add	r3, r2
 8001e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ea0:	0151      	lsls	r1, r2, #5
 8001ea2:	69fa      	ldr	r2, [r7, #28]
 8001ea4:	440a      	add	r2, r1
 8001ea6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001eaa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001eae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	791b      	ldrb	r3, [r3, #4]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d3b2      	bcc.n	8001e28 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	69fa      	ldr	r2, [r7, #28]
 8001ecc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ed0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001ed4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	7bdb      	ldrb	r3, [r3, #15]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d016      	beq.n	8001f0c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ee8:	69fa      	ldr	r2, [r7, #28]
 8001eea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001eee:	f043 030b 	orr.w	r3, r3, #11
 8001ef2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efe:	69fa      	ldr	r2, [r7, #28]
 8001f00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f04:	f043 030b 	orr.w	r3, r3, #11
 8001f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f0a:	e015      	b.n	8001f38 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	69fa      	ldr	r2, [r7, #28]
 8001f16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f1e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001f22:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	69fa      	ldr	r2, [r7, #28]
 8001f2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f32:	f043 030b 	orr.w	r3, r3, #11
 8001f36:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	69fa      	ldr	r2, [r7, #28]
 8001f42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f46:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001f4a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6818      	ldr	r0, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	f003 fa50 	bl	8005400 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	695a      	ldr	r2, [r3, #20]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001f6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f003 f97f 	bl	8005278 <USB_ReadInterrupts>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f84:	d123      	bne.n	8001fce <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f003 fa15 	bl	80053ba <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f002 facc 	bl	8004532 <USB_GetDevSpeed>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681c      	ldr	r4, [r3, #0]
 8001fa6:	f001 f9c9 	bl	800333c <HAL_RCC_GetHCLKFreq>
 8001faa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4620      	mov	r0, r4
 8001fb4:	f001 ffd0 	bl	8003f58 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f005 fefe 	bl	8007dba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	695a      	ldr	r2, [r3, #20]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001fcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f003 f950 	bl	8005278 <USB_ReadInterrupts>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	2b08      	cmp	r3, #8
 8001fe0:	d10a      	bne.n	8001ff8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f005 fedb 	bl	8007d9e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	695a      	ldr	r2, [r3, #20]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f002 0208 	and.w	r2, r2, #8
 8001ff6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f003 f93b 	bl	8005278 <USB_ReadInterrupts>
 8002002:	4603      	mov	r3, r0
 8002004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002008:	2b80      	cmp	r3, #128	@ 0x80
 800200a:	d123      	bne.n	8002054 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002014:	6a3b      	ldr	r3, [r7, #32]
 8002016:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002018:	2301      	movs	r3, #1
 800201a:	627b      	str	r3, [r7, #36]	@ 0x24
 800201c:	e014      	b.n	8002048 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d105      	bne.n	8002042 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002038:	b2db      	uxtb	r3, r3
 800203a:	4619      	mov	r1, r3
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f000 fb0a 	bl	8002656 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002044:	3301      	adds	r3, #1
 8002046:	627b      	str	r3, [r7, #36]	@ 0x24
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	791b      	ldrb	r3, [r3, #4]
 800204c:	461a      	mov	r2, r3
 800204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002050:	4293      	cmp	r3, r2
 8002052:	d3e4      	bcc.n	800201e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f003 f90d 	bl	8005278 <USB_ReadInterrupts>
 800205e:	4603      	mov	r3, r0
 8002060:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002064:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002068:	d13c      	bne.n	80020e4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800206a:	2301      	movs	r3, #1
 800206c:	627b      	str	r3, [r7, #36]	@ 0x24
 800206e:	e02b      	b.n	80020c8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002072:	015a      	lsls	r2, r3, #5
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	4413      	add	r3, r2
 8002078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002084:	4613      	mov	r3, r2
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	4413      	add	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	440b      	add	r3, r1
 800208e:	3318      	adds	r3, #24
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d115      	bne.n	80020c2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002096:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002098:	2b00      	cmp	r3, #0
 800209a:	da12      	bge.n	80020c2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020a0:	4613      	mov	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4413      	add	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	440b      	add	r3, r1
 80020aa:	3317      	adds	r3, #23
 80020ac:	2201      	movs	r2, #1
 80020ae:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	4619      	mov	r1, r3
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 faca 	bl	8002656 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80020c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c4:	3301      	adds	r3, #1
 80020c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	791b      	ldrb	r3, [r3, #4]
 80020cc:	461a      	mov	r2, r3
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d3cd      	bcc.n	8002070 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	695a      	ldr	r2, [r3, #20]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80020e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f003 f8c5 	bl	8005278 <USB_ReadInterrupts>
 80020ee:	4603      	mov	r3, r0
 80020f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80020f8:	d156      	bne.n	80021a8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80020fa:	2301      	movs	r3, #1
 80020fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020fe:	e045      	b.n	800218c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002102:	015a      	lsls	r2, r3, #5
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	4413      	add	r3, r2
 8002108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002114:	4613      	mov	r3, r2
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	4413      	add	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	440b      	add	r3, r1
 800211e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d12e      	bne.n	8002186 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002128:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800212a:	2b00      	cmp	r3, #0
 800212c:	da2b      	bge.n	8002186 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	0c1a      	lsrs	r2, r3, #16
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002138:	4053      	eors	r3, r2
 800213a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800213e:	2b00      	cmp	r3, #0
 8002140:	d121      	bne.n	8002186 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002146:	4613      	mov	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002154:	2201      	movs	r2, #1
 8002156:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002160:	6a3b      	ldr	r3, [r7, #32]
 8002162:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002164:	6a3b      	ldr	r3, [r7, #32]
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216c:	2b00      	cmp	r3, #0
 800216e:	d10a      	bne.n	8002186 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	69fa      	ldr	r2, [r7, #28]
 800217a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800217e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002182:	6053      	str	r3, [r2, #4]
            break;
 8002184:	e008      	b.n	8002198 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002188:	3301      	adds	r3, #1
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	791b      	ldrb	r3, [r3, #4]
 8002190:	461a      	mov	r2, r3
 8002192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002194:	4293      	cmp	r3, r2
 8002196:	d3b3      	bcc.n	8002100 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695a      	ldr	r2, [r3, #20]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80021a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f003 f863 	bl	8005278 <USB_ReadInterrupts>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80021b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021bc:	d10a      	bne.n	80021d4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f005 fe72 	bl	8007ea8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	695a      	ldr	r2, [r3, #20]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80021d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f003 f84d 	bl	8005278 <USB_ReadInterrupts>
 80021de:	4603      	mov	r3, r0
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d115      	bne.n	8002214 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	f003 0304 	and.w	r3, r3, #4
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d002      	beq.n	8002200 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f005 fe62 	bl	8007ec4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6859      	ldr	r1, [r3, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	430a      	orrs	r2, r1
 800220e:	605a      	str	r2, [r3, #4]
 8002210:	e000      	b.n	8002214 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002212:	bf00      	nop
    }
  }
}
 8002214:	3734      	adds	r7, #52	@ 0x34
 8002216:	46bd      	mov	sp, r7
 8002218:	bd90      	pop	{r4, r7, pc}

0800221a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
 8002222:	460b      	mov	r3, r1
 8002224:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800222c:	2b01      	cmp	r3, #1
 800222e:	d101      	bne.n	8002234 <HAL_PCD_SetAddress+0x1a>
 8002230:	2302      	movs	r3, #2
 8002232:	e012      	b.n	800225a <HAL_PCD_SetAddress+0x40>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	78fa      	ldrb	r2, [r7, #3]
 8002240:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	78fa      	ldrb	r2, [r7, #3]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f002 ffac 	bl	80051a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b084      	sub	sp, #16
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
 800226a:	4608      	mov	r0, r1
 800226c:	4611      	mov	r1, r2
 800226e:	461a      	mov	r2, r3
 8002270:	4603      	mov	r3, r0
 8002272:	70fb      	strb	r3, [r7, #3]
 8002274:	460b      	mov	r3, r1
 8002276:	803b      	strh	r3, [r7, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002280:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002284:	2b00      	cmp	r3, #0
 8002286:	da0f      	bge.n	80022a8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002288:	78fb      	ldrb	r3, [r7, #3]
 800228a:	f003 020f 	and.w	r2, r3, #15
 800228e:	4613      	mov	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	4413      	add	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	3310      	adds	r3, #16
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	4413      	add	r3, r2
 800229c:	3304      	adds	r3, #4
 800229e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2201      	movs	r2, #1
 80022a4:	705a      	strb	r2, [r3, #1]
 80022a6:	e00f      	b.n	80022c8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022a8:	78fb      	ldrb	r3, [r7, #3]
 80022aa:	f003 020f 	and.w	r2, r3, #15
 80022ae:	4613      	mov	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	4413      	add	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	3304      	adds	r3, #4
 80022c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80022d4:	883b      	ldrh	r3, [r7, #0]
 80022d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	78ba      	ldrb	r2, [r7, #2]
 80022e2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	785b      	ldrb	r3, [r3, #1]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d004      	beq.n	80022f6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	461a      	mov	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80022f6:	78bb      	ldrb	r3, [r7, #2]
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d102      	bne.n	8002302 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <HAL_PCD_EP_Open+0xae>
 800230c:	2302      	movs	r3, #2
 800230e:	e00e      	b.n	800232e <HAL_PCD_EP_Open+0xcc>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68f9      	ldr	r1, [r7, #12]
 800231e:	4618      	mov	r0, r3
 8002320:	f002 f92c 	bl	800457c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800232c:	7afb      	ldrb	r3, [r7, #11]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b084      	sub	sp, #16
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
 800233e:	460b      	mov	r3, r1
 8002340:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002342:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002346:	2b00      	cmp	r3, #0
 8002348:	da0f      	bge.n	800236a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800234a:	78fb      	ldrb	r3, [r7, #3]
 800234c:	f003 020f 	and.w	r2, r3, #15
 8002350:	4613      	mov	r3, r2
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4413      	add	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	3310      	adds	r3, #16
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	4413      	add	r3, r2
 800235e:	3304      	adds	r3, #4
 8002360:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2201      	movs	r2, #1
 8002366:	705a      	strb	r2, [r3, #1]
 8002368:	e00f      	b.n	800238a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800236a:	78fb      	ldrb	r3, [r7, #3]
 800236c:	f003 020f 	and.w	r2, r3, #15
 8002370:	4613      	mov	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	4413      	add	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	4413      	add	r3, r2
 8002380:	3304      	adds	r3, #4
 8002382:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800238a:	78fb      	ldrb	r3, [r7, #3]
 800238c:	f003 030f 	and.w	r3, r3, #15
 8002390:	b2da      	uxtb	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <HAL_PCD_EP_Close+0x6e>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e00e      	b.n	80023c2 <HAL_PCD_EP_Close+0x8c>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68f9      	ldr	r1, [r7, #12]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f002 f96a 	bl	800468c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	607a      	str	r2, [r7, #4]
 80023d4:	603b      	str	r3, [r7, #0]
 80023d6:	460b      	mov	r3, r1
 80023d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023da:	7afb      	ldrb	r3, [r7, #11]
 80023dc:	f003 020f 	and.w	r2, r3, #15
 80023e0:	4613      	mov	r3, r2
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	4413      	add	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	4413      	add	r3, r2
 80023f0:	3304      	adds	r3, #4
 80023f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2200      	movs	r2, #0
 8002404:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	2200      	movs	r2, #0
 800240a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800240c:	7afb      	ldrb	r3, [r7, #11]
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	b2da      	uxtb	r2, r3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	799b      	ldrb	r3, [r3, #6]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d102      	bne.n	8002426 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	799b      	ldrb	r3, [r3, #6]
 800242e:	461a      	mov	r2, r3
 8002430:	6979      	ldr	r1, [r7, #20]
 8002432:	f002 fa07 	bl	8004844 <USB_EPStartXfer>

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800244c:	78fb      	ldrb	r3, [r7, #3]
 800244e:	f003 020f 	and.w	r2, r3, #15
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	4613      	mov	r3, r2
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4413      	add	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002462:	681b      	ldr	r3, [r3, #0]
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	607a      	str	r2, [r7, #4]
 800247a:	603b      	str	r3, [r7, #0]
 800247c:	460b      	mov	r3, r1
 800247e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002480:	7afb      	ldrb	r3, [r7, #11]
 8002482:	f003 020f 	and.w	r2, r3, #15
 8002486:	4613      	mov	r3, r2
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	4413      	add	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	3310      	adds	r3, #16
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4413      	add	r3, r2
 8002494:	3304      	adds	r3, #4
 8002496:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2200      	movs	r2, #0
 80024a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	2201      	movs	r2, #1
 80024ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024b0:	7afb      	ldrb	r3, [r7, #11]
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	799b      	ldrb	r3, [r3, #6]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d102      	bne.n	80024ca <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	799b      	ldrb	r3, [r3, #6]
 80024d2:	461a      	mov	r2, r3
 80024d4:	6979      	ldr	r1, [r7, #20]
 80024d6:	f002 f9b5 	bl	8004844 <USB_EPStartXfer>

  return HAL_OK;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80024f0:	78fb      	ldrb	r3, [r7, #3]
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	7912      	ldrb	r2, [r2, #4]
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d901      	bls.n	8002502 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e04f      	b.n	80025a2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002502:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002506:	2b00      	cmp	r3, #0
 8002508:	da0f      	bge.n	800252a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800250a:	78fb      	ldrb	r3, [r7, #3]
 800250c:	f003 020f 	and.w	r2, r3, #15
 8002510:	4613      	mov	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	4413      	add	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	3310      	adds	r3, #16
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	4413      	add	r3, r2
 800251e:	3304      	adds	r3, #4
 8002520:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2201      	movs	r2, #1
 8002526:	705a      	strb	r2, [r3, #1]
 8002528:	e00d      	b.n	8002546 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	4613      	mov	r3, r2
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	4413      	add	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	4413      	add	r3, r2
 800253c:	3304      	adds	r3, #4
 800253e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2201      	movs	r2, #1
 800254a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	b2da      	uxtb	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_PCD_EP_SetStall+0x82>
 8002562:	2302      	movs	r3, #2
 8002564:	e01d      	b.n	80025a2 <HAL_PCD_EP_SetStall+0xbe>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68f9      	ldr	r1, [r7, #12]
 8002574:	4618      	mov	r0, r3
 8002576:	f002 fd43 	bl	8005000 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800257a:	78fb      	ldrb	r3, [r7, #3]
 800257c:	f003 030f 	and.w	r3, r3, #15
 8002580:	2b00      	cmp	r3, #0
 8002582:	d109      	bne.n	8002598 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6818      	ldr	r0, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	7999      	ldrb	r1, [r3, #6]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002592:	461a      	mov	r2, r3
 8002594:	f002 ff34 	bl	8005400 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b084      	sub	sp, #16
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
 80025b2:	460b      	mov	r3, r1
 80025b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80025b6:	78fb      	ldrb	r3, [r7, #3]
 80025b8:	f003 030f 	and.w	r3, r3, #15
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	7912      	ldrb	r2, [r2, #4]
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d901      	bls.n	80025c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e042      	b.n	800264e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80025c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	da0f      	bge.n	80025f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025d0:	78fb      	ldrb	r3, [r7, #3]
 80025d2:	f003 020f 	and.w	r2, r3, #15
 80025d6:	4613      	mov	r3, r2
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	3310      	adds	r3, #16
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	4413      	add	r3, r2
 80025e4:	3304      	adds	r3, #4
 80025e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2201      	movs	r2, #1
 80025ec:	705a      	strb	r2, [r3, #1]
 80025ee:	e00f      	b.n	8002610 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025f0:	78fb      	ldrb	r3, [r7, #3]
 80025f2:	f003 020f 	and.w	r2, r3, #15
 80025f6:	4613      	mov	r3, r2
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	4413      	add	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	3304      	adds	r3, #4
 8002608:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002616:	78fb      	ldrb	r3, [r7, #3]
 8002618:	f003 030f 	and.w	r3, r3, #15
 800261c:	b2da      	uxtb	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_PCD_EP_ClrStall+0x86>
 800262c:	2302      	movs	r3, #2
 800262e:	e00e      	b.n	800264e <HAL_PCD_EP_ClrStall+0xa4>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68f9      	ldr	r1, [r7, #12]
 800263e:	4618      	mov	r0, r3
 8002640:	f002 fd4c 	bl	80050dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b084      	sub	sp, #16
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
 800265e:	460b      	mov	r3, r1
 8002660:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002662:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002666:	2b00      	cmp	r3, #0
 8002668:	da0c      	bge.n	8002684 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800266a:	78fb      	ldrb	r3, [r7, #3]
 800266c:	f003 020f 	and.w	r2, r3, #15
 8002670:	4613      	mov	r3, r2
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	4413      	add	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	3310      	adds	r3, #16
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	4413      	add	r3, r2
 800267e:	3304      	adds	r3, #4
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	e00c      	b.n	800269e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002684:	78fb      	ldrb	r3, [r7, #3]
 8002686:	f003 020f 	and.w	r2, r3, #15
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	3304      	adds	r3, #4
 800269c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68f9      	ldr	r1, [r7, #12]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f002 fb6b 	bl	8004d80 <USB_EPStopXfer>
 80026aa:	4603      	mov	r3, r0
 80026ac:	72fb      	strb	r3, [r7, #11]

  return ret;
 80026ae:	7afb      	ldrb	r3, [r7, #11]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af02      	add	r7, sp, #8
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	4613      	mov	r3, r2
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	3310      	adds	r3, #16
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	4413      	add	r3, r2
 80026dc:	3304      	adds	r3, #4
 80026de:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	695a      	ldr	r2, [r3, #20]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d901      	bls.n	80026f0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e06b      	b.n	80027c8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	69fa      	ldr	r2, [r7, #28]
 8002702:	429a      	cmp	r2, r3
 8002704:	d902      	bls.n	800270c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	3303      	adds	r3, #3
 8002710:	089b      	lsrs	r3, r3, #2
 8002712:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002714:	e02a      	b.n	800276c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	691a      	ldr	r2, [r3, #16]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	69fa      	ldr	r2, [r7, #28]
 8002728:	429a      	cmp	r2, r3
 800272a:	d902      	bls.n	8002732 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3303      	adds	r3, #3
 8002736:	089b      	lsrs	r3, r3, #2
 8002738:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	68d9      	ldr	r1, [r3, #12]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	4603      	mov	r3, r0
 800274e:	6978      	ldr	r0, [r7, #20]
 8002750:	f002 fbc0 	bl	8004ed4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	441a      	add	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	695a      	ldr	r2, [r3, #20]
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	441a      	add	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	015a      	lsls	r2, r3, #5
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	4413      	add	r3, r2
 8002774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	429a      	cmp	r2, r3
 8002780:	d809      	bhi.n	8002796 <PCD_WriteEmptyTxFifo+0xde>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800278a:	429a      	cmp	r2, r3
 800278c:	d203      	bcs.n	8002796 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1bf      	bne.n	8002716 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	691a      	ldr	r2, [r3, #16]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d811      	bhi.n	80027c6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f003 030f 	and.w	r3, r3, #15
 80027a8:	2201      	movs	r2, #1
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	43db      	mvns	r3, r3
 80027bc:	6939      	ldr	r1, [r7, #16]
 80027be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80027c2:	4013      	ands	r3, r2
 80027c4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3720      	adds	r7, #32
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	333c      	adds	r3, #60	@ 0x3c
 80027e8:	3304      	adds	r3, #4
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	015a      	lsls	r2, r3, #5
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	4413      	add	r3, r2
 80027f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	799b      	ldrb	r3, [r3, #6]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d17b      	bne.n	80028fe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	f003 0308 	and.w	r3, r3, #8
 800280c:	2b00      	cmp	r3, #0
 800280e:	d015      	beq.n	800283c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	4a61      	ldr	r2, [pc, #388]	@ (8002998 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002814:	4293      	cmp	r3, r2
 8002816:	f240 80b9 	bls.w	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80b3 	beq.w	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	015a      	lsls	r2, r3, #5
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	4413      	add	r3, r2
 800282e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002832:	461a      	mov	r2, r3
 8002834:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002838:	6093      	str	r3, [r2, #8]
 800283a:	e0a7      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	f003 0320 	and.w	r3, r3, #32
 8002842:	2b00      	cmp	r3, #0
 8002844:	d009      	beq.n	800285a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	015a      	lsls	r2, r3, #5
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	4413      	add	r3, r2
 800284e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002852:	461a      	mov	r2, r3
 8002854:	2320      	movs	r3, #32
 8002856:	6093      	str	r3, [r2, #8]
 8002858:	e098      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002860:	2b00      	cmp	r3, #0
 8002862:	f040 8093 	bne.w	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	4a4b      	ldr	r2, [pc, #300]	@ (8002998 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d90f      	bls.n	800288e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	015a      	lsls	r2, r3, #5
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	4413      	add	r3, r2
 8002880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002884:	461a      	mov	r2, r3
 8002886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800288a:	6093      	str	r3, [r2, #8]
 800288c:	e07e      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	4413      	add	r3, r2
 80028a0:	3304      	adds	r3, #4
 80028a2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a1a      	ldr	r2, [r3, #32]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	0159      	lsls	r1, r3, #5
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	440b      	add	r3, r1
 80028b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ba:	1ad2      	subs	r2, r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d114      	bne.n	80028f0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d109      	bne.n	80028e2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6818      	ldr	r0, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028d8:	461a      	mov	r2, r3
 80028da:	2101      	movs	r1, #1
 80028dc:	f002 fd90 	bl	8005400 <USB_EP0_OutStart>
 80028e0:	e006      	b.n	80028f0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	441a      	add	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	4619      	mov	r1, r3
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f005 fa1c 	bl	8007d34 <HAL_PCD_DataOutStageCallback>
 80028fc:	e046      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	4a26      	ldr	r2, [pc, #152]	@ (800299c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d124      	bne.n	8002950 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00a      	beq.n	8002926 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	015a      	lsls	r2, r3, #5
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	4413      	add	r3, r2
 8002918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800291c:	461a      	mov	r2, r3
 800291e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002922:	6093      	str	r3, [r2, #8]
 8002924:	e032      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	f003 0320 	and.w	r3, r3, #32
 800292c:	2b00      	cmp	r3, #0
 800292e:	d008      	beq.n	8002942 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	015a      	lsls	r2, r3, #5
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	4413      	add	r3, r2
 8002938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800293c:	461a      	mov	r2, r3
 800293e:	2320      	movs	r3, #32
 8002940:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	b2db      	uxtb	r3, r3
 8002946:	4619      	mov	r1, r3
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f005 f9f3 	bl	8007d34 <HAL_PCD_DataOutStageCallback>
 800294e:	e01d      	b.n	800298c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d114      	bne.n	8002980 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	4613      	mov	r3, r2
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d108      	bne.n	8002980 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002978:	461a      	mov	r2, r3
 800297a:	2100      	movs	r1, #0
 800297c:	f002 fd40 	bl	8005400 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	b2db      	uxtb	r3, r3
 8002984:	4619      	mov	r1, r3
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f005 f9d4 	bl	8007d34 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3720      	adds	r7, #32
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	4f54300a 	.word	0x4f54300a
 800299c:	4f54310a 	.word	0x4f54310a

080029a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	333c      	adds	r3, #60	@ 0x3c
 80029b8:	3304      	adds	r3, #4
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4a15      	ldr	r2, [pc, #84]	@ (8002a28 <PCD_EP_OutSetupPacket_int+0x88>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d90e      	bls.n	80029f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d009      	beq.n	80029f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	015a      	lsls	r2, r3, #5
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	4413      	add	r3, r2
 80029e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029ec:	461a      	mov	r2, r3
 80029ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f005 f98b 	bl	8007d10 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002a28 <PCD_EP_OutSetupPacket_int+0x88>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d90c      	bls.n	8002a1c <PCD_EP_OutSetupPacket_int+0x7c>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	799b      	ldrb	r3, [r3, #6]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d108      	bne.n	8002a1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a14:	461a      	mov	r2, r3
 8002a16:	2101      	movs	r1, #1
 8002a18:	f002 fcf2 	bl	8005400 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	4f54300a 	.word	0x4f54300a

08002a2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	460b      	mov	r3, r1
 8002a36:	70fb      	strb	r3, [r7, #3]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d107      	bne.n	8002a5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002a4a:	883b      	ldrh	r3, [r7, #0]
 8002a4c:	0419      	lsls	r1, r3, #16
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a58:	e028      	b.n	8002aac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	4413      	add	r3, r2
 8002a66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a68:	2300      	movs	r3, #0
 8002a6a:	73fb      	strb	r3, [r7, #15]
 8002a6c:	e00d      	b.n	8002a8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	3340      	adds	r3, #64	@ 0x40
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	0c1b      	lsrs	r3, r3, #16
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	4413      	add	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
 8002a86:	3301      	adds	r3, #1
 8002a88:	73fb      	strb	r3, [r7, #15]
 8002a8a:	7bfa      	ldrb	r2, [r7, #15]
 8002a8c:	78fb      	ldrb	r3, [r7, #3]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d3ec      	bcc.n	8002a6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002a94:	883b      	ldrh	r3, [r7, #0]
 8002a96:	0418      	lsls	r0, r3, #16
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6819      	ldr	r1, [r3, #0]
 8002a9c:	78fb      	ldrb	r3, [r7, #3]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	4302      	orrs	r2, r0
 8002aa4:	3340      	adds	r3, #64	@ 0x40
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	887a      	ldrh	r2, [r7, #2]
 8002acc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e267      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d075      	beq.n	8002bfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b12:	4b88      	ldr	r3, [pc, #544]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 030c 	and.w	r3, r3, #12
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	d00c      	beq.n	8002b38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b1e:	4b85      	ldr	r3, [pc, #532]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d112      	bne.n	8002b50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b2a:	4b82      	ldr	r3, [pc, #520]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b36:	d10b      	bne.n	8002b50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b38:	4b7e      	ldr	r3, [pc, #504]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d05b      	beq.n	8002bfc <HAL_RCC_OscConfig+0x108>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d157      	bne.n	8002bfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e242      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b58:	d106      	bne.n	8002b68 <HAL_RCC_OscConfig+0x74>
 8002b5a:	4b76      	ldr	r3, [pc, #472]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a75      	ldr	r2, [pc, #468]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	e01d      	b.n	8002ba4 <HAL_RCC_OscConfig+0xb0>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b70:	d10c      	bne.n	8002b8c <HAL_RCC_OscConfig+0x98>
 8002b72:	4b70      	ldr	r3, [pc, #448]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a6f      	ldr	r2, [pc, #444]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a6c      	ldr	r2, [pc, #432]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	e00b      	b.n	8002ba4 <HAL_RCC_OscConfig+0xb0>
 8002b8c:	4b69      	ldr	r3, [pc, #420]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a68      	ldr	r2, [pc, #416]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	4b66      	ldr	r3, [pc, #408]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a65      	ldr	r2, [pc, #404]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002b9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d013      	beq.n	8002bd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bac:	f7fe fa58 	bl	8001060 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	e008      	b.n	8002bc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb4:	f7fe fa54 	bl	8001060 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b64      	cmp	r3, #100	@ 0x64
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e207      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc6:	4b5b      	ldr	r3, [pc, #364]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d0f0      	beq.n	8002bb4 <HAL_RCC_OscConfig+0xc0>
 8002bd2:	e014      	b.n	8002bfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fa44 	bl	8001060 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bdc:	f7fe fa40 	bl	8001060 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b64      	cmp	r3, #100	@ 0x64
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e1f3      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bee:	4b51      	ldr	r3, [pc, #324]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0xe8>
 8002bfa:	e000      	b.n	8002bfe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d063      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00b      	beq.n	8002c2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c16:	4b47      	ldr	r3, [pc, #284]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c1e:	2b08      	cmp	r3, #8
 8002c20:	d11c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c22:	4b44      	ldr	r3, [pc, #272]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d116      	bne.n	8002c5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2e:	4b41      	ldr	r3, [pc, #260]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d005      	beq.n	8002c46 <HAL_RCC_OscConfig+0x152>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d001      	beq.n	8002c46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e1c7      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c46:	4b3b      	ldr	r3, [pc, #236]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	4937      	ldr	r1, [pc, #220]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c5a:	e03a      	b.n	8002cd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d020      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c64:	4b34      	ldr	r3, [pc, #208]	@ (8002d38 <HAL_RCC_OscConfig+0x244>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6a:	f7fe f9f9 	bl	8001060 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c72:	f7fe f9f5 	bl	8001060 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e1a8      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c84:	4b2b      	ldr	r3, [pc, #172]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c90:	4b28      	ldr	r3, [pc, #160]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	4925      	ldr	r1, [pc, #148]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]
 8002ca4:	e015      	b.n	8002cd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ca6:	4b24      	ldr	r3, [pc, #144]	@ (8002d38 <HAL_RCC_OscConfig+0x244>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cac:	f7fe f9d8 	bl	8001060 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb4:	f7fe f9d4 	bl	8001060 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e187      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f0      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0308 	and.w	r3, r3, #8
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d036      	beq.n	8002d4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d016      	beq.n	8002d14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ce6:	4b15      	ldr	r3, [pc, #84]	@ (8002d3c <HAL_RCC_OscConfig+0x248>)
 8002ce8:	2201      	movs	r2, #1
 8002cea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cec:	f7fe f9b8 	bl	8001060 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf4:	f7fe f9b4 	bl	8001060 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e167      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d06:	4b0b      	ldr	r3, [pc, #44]	@ (8002d34 <HAL_RCC_OscConfig+0x240>)
 8002d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0f0      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x200>
 8002d12:	e01b      	b.n	8002d4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d14:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <HAL_RCC_OscConfig+0x248>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d1a:	f7fe f9a1 	bl	8001060 <HAL_GetTick>
 8002d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d20:	e00e      	b.n	8002d40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d22:	f7fe f99d 	bl	8001060 <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d907      	bls.n	8002d40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e150      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
 8002d34:	40023800 	.word	0x40023800
 8002d38:	42470000 	.word	0x42470000
 8002d3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d40:	4b88      	ldr	r3, [pc, #544]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1ea      	bne.n	8002d22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 8097 	beq.w	8002e88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d5e:	4b81      	ldr	r3, [pc, #516]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10f      	bne.n	8002d8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	4b7d      	ldr	r3, [pc, #500]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d72:	4a7c      	ldr	r2, [pc, #496]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d7a:	4b7a      	ldr	r3, [pc, #488]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d86:	2301      	movs	r3, #1
 8002d88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8a:	4b77      	ldr	r3, [pc, #476]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d118      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d96:	4b74      	ldr	r3, [pc, #464]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a73      	ldr	r2, [pc, #460]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002da2:	f7fe f95d 	bl	8001060 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002daa:	f7fe f959 	bl	8001060 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e10c      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbc:	4b6a      	ldr	r3, [pc, #424]	@ (8002f68 <HAL_RCC_OscConfig+0x474>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f0      	beq.n	8002daa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x2ea>
 8002dd0:	4b64      	ldr	r3, [pc, #400]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002dd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd4:	4a63      	ldr	r2, [pc, #396]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002dd6:	f043 0301 	orr.w	r3, r3, #1
 8002dda:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ddc:	e01c      	b.n	8002e18 <HAL_RCC_OscConfig+0x324>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b05      	cmp	r3, #5
 8002de4:	d10c      	bne.n	8002e00 <HAL_RCC_OscConfig+0x30c>
 8002de6:	4b5f      	ldr	r3, [pc, #380]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dea:	4a5e      	ldr	r2, [pc, #376]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002dec:	f043 0304 	orr.w	r3, r3, #4
 8002df0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df6:	4a5b      	ldr	r2, [pc, #364]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dfe:	e00b      	b.n	8002e18 <HAL_RCC_OscConfig+0x324>
 8002e00:	4b58      	ldr	r3, [pc, #352]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e04:	4a57      	ldr	r2, [pc, #348]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e06:	f023 0301 	bic.w	r3, r3, #1
 8002e0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e0c:	4b55      	ldr	r3, [pc, #340]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e10:	4a54      	ldr	r2, [pc, #336]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e12:	f023 0304 	bic.w	r3, r3, #4
 8002e16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d015      	beq.n	8002e4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e20:	f7fe f91e 	bl	8001060 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e26:	e00a      	b.n	8002e3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e28:	f7fe f91a 	bl	8001060 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e0cb      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3e:	4b49      	ldr	r3, [pc, #292]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d0ee      	beq.n	8002e28 <HAL_RCC_OscConfig+0x334>
 8002e4a:	e014      	b.n	8002e76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e4c:	f7fe f908 	bl	8001060 <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e52:	e00a      	b.n	8002e6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e54:	f7fe f904 	bl	8001060 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e0b5      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e6a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1ee      	bne.n	8002e54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e76:	7dfb      	ldrb	r3, [r7, #23]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d105      	bne.n	8002e88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e7c:	4b39      	ldr	r3, [pc, #228]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e80:	4a38      	ldr	r2, [pc, #224]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80a1 	beq.w	8002fd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e92:	4b34      	ldr	r3, [pc, #208]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d05c      	beq.n	8002f58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d141      	bne.n	8002f2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea6:	4b31      	ldr	r3, [pc, #196]	@ (8002f6c <HAL_RCC_OscConfig+0x478>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eac:	f7fe f8d8 	bl	8001060 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb4:	f7fe f8d4 	bl	8001060 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e087      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec6:	4b27      	ldr	r3, [pc, #156]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69da      	ldr	r2, [r3, #28]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee0:	019b      	lsls	r3, r3, #6
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee8:	085b      	lsrs	r3, r3, #1
 8002eea:	3b01      	subs	r3, #1
 8002eec:	041b      	lsls	r3, r3, #16
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef4:	061b      	lsls	r3, r3, #24
 8002ef6:	491b      	ldr	r1, [pc, #108]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002efc:	4b1b      	ldr	r3, [pc, #108]	@ (8002f6c <HAL_RCC_OscConfig+0x478>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f02:	f7fe f8ad 	bl	8001060 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0a:	f7fe f8a9 	bl	8001060 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e05c      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f1c:	4b11      	ldr	r3, [pc, #68]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x416>
 8002f28:	e054      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f2a:	4b10      	ldr	r3, [pc, #64]	@ (8002f6c <HAL_RCC_OscConfig+0x478>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f30:	f7fe f896 	bl	8001060 <HAL_GetTick>
 8002f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f36:	e008      	b.n	8002f4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f38:	f7fe f892 	bl	8001060 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e045      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f0      	bne.n	8002f38 <HAL_RCC_OscConfig+0x444>
 8002f56:	e03d      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d107      	bne.n	8002f70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e038      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40007000 	.word	0x40007000
 8002f6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f70:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe0 <HAL_RCC_OscConfig+0x4ec>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d028      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d121      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d11a      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fa6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d111      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb6:	085b      	lsrs	r3, r3, #1
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d107      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d001      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40023800 	.word	0x40023800

08002fe4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e0cc      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff8:	4b68      	ldr	r3, [pc, #416]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d90c      	bls.n	8003020 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003006:	4b65      	ldr	r3, [pc, #404]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300e:	4b63      	ldr	r3, [pc, #396]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d001      	beq.n	8003020 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e0b8      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d020      	beq.n	800306e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003038:	4b59      	ldr	r3, [pc, #356]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	4a58      	ldr	r2, [pc, #352]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003042:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	2b00      	cmp	r3, #0
 800304e:	d005      	beq.n	800305c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003050:	4b53      	ldr	r3, [pc, #332]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	4a52      	ldr	r2, [pc, #328]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003056:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800305a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800305c:	4b50      	ldr	r3, [pc, #320]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	494d      	ldr	r1, [pc, #308]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	4313      	orrs	r3, r2
 800306c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d044      	beq.n	8003104 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d107      	bne.n	8003092 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003082:	4b47      	ldr	r3, [pc, #284]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d119      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e07f      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b02      	cmp	r3, #2
 8003098:	d003      	beq.n	80030a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800309e:	2b03      	cmp	r3, #3
 80030a0:	d107      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a2:	4b3f      	ldr	r3, [pc, #252]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e06f      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b2:	4b3b      	ldr	r3, [pc, #236]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e067      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030c2:	4b37      	ldr	r3, [pc, #220]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f023 0203 	bic.w	r2, r3, #3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	4934      	ldr	r1, [pc, #208]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030d4:	f7fd ffc4 	bl	8001060 <HAL_GetTick>
 80030d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030da:	e00a      	b.n	80030f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030dc:	f7fd ffc0 	bl	8001060 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e04f      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f2:	4b2b      	ldr	r3, [pc, #172]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 020c 	and.w	r2, r3, #12
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	429a      	cmp	r2, r3
 8003102:	d1eb      	bne.n	80030dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003104:	4b25      	ldr	r3, [pc, #148]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d20c      	bcs.n	800312c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003112:	4b22      	ldr	r3, [pc, #136]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800311a:	4b20      	ldr	r3, [pc, #128]	@ (800319c <HAL_RCC_ClockConfig+0x1b8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	429a      	cmp	r2, r3
 8003126:	d001      	beq.n	800312c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e032      	b.n	8003192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b00      	cmp	r3, #0
 8003136:	d008      	beq.n	800314a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003138:	4b19      	ldr	r3, [pc, #100]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	4916      	ldr	r1, [pc, #88]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003146:	4313      	orrs	r3, r2
 8003148:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b00      	cmp	r3, #0
 8003154:	d009      	beq.n	800316a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003156:	4b12      	ldr	r3, [pc, #72]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	490e      	ldr	r1, [pc, #56]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003166:	4313      	orrs	r3, r2
 8003168:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800316a:	f000 f821 	bl	80031b0 <HAL_RCC_GetSysClockFreq>
 800316e:	4602      	mov	r2, r0
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	091b      	lsrs	r3, r3, #4
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	490a      	ldr	r1, [pc, #40]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 800317c:	5ccb      	ldrb	r3, [r1, r3]
 800317e:	fa22 f303 	lsr.w	r3, r2, r3
 8003182:	4a09      	ldr	r2, [pc, #36]	@ (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003186:	4b09      	ldr	r3, [pc, #36]	@ (80031ac <HAL_RCC_ClockConfig+0x1c8>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f7fd ff24 	bl	8000fd8 <HAL_InitTick>

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40023c00 	.word	0x40023c00
 80031a0:	40023800 	.word	0x40023800
 80031a4:	080085b8 	.word	0x080085b8
 80031a8:	20000018 	.word	0x20000018
 80031ac:	2000001c 	.word	0x2000001c

080031b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031b4:	b090      	sub	sp, #64	@ 0x40
 80031b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031c8:	4b59      	ldr	r3, [pc, #356]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x180>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 030c 	and.w	r3, r3, #12
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d00d      	beq.n	80031f0 <HAL_RCC_GetSysClockFreq+0x40>
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	f200 80a1 	bhi.w	800331c <HAL_RCC_GetSysClockFreq+0x16c>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <HAL_RCC_GetSysClockFreq+0x34>
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d003      	beq.n	80031ea <HAL_RCC_GetSysClockFreq+0x3a>
 80031e2:	e09b      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031e4:	4b53      	ldr	r3, [pc, #332]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x184>)
 80031e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031e8:	e09b      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031ea:	4b53      	ldr	r3, [pc, #332]	@ (8003338 <HAL_RCC_GetSysClockFreq+0x188>)
 80031ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031ee:	e098      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031f0:	4b4f      	ldr	r3, [pc, #316]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x180>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031fa:	4b4d      	ldr	r3, [pc, #308]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x180>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d028      	beq.n	8003258 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003206:	4b4a      	ldr	r3, [pc, #296]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x180>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	099b      	lsrs	r3, r3, #6
 800320c:	2200      	movs	r2, #0
 800320e:	623b      	str	r3, [r7, #32]
 8003210:	627a      	str	r2, [r7, #36]	@ 0x24
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003218:	2100      	movs	r1, #0
 800321a:	4b47      	ldr	r3, [pc, #284]	@ (8003338 <HAL_RCC_GetSysClockFreq+0x188>)
 800321c:	fb03 f201 	mul.w	r2, r3, r1
 8003220:	2300      	movs	r3, #0
 8003222:	fb00 f303 	mul.w	r3, r0, r3
 8003226:	4413      	add	r3, r2
 8003228:	4a43      	ldr	r2, [pc, #268]	@ (8003338 <HAL_RCC_GetSysClockFreq+0x188>)
 800322a:	fba0 1202 	umull	r1, r2, r0, r2
 800322e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003230:	460a      	mov	r2, r1
 8003232:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003234:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003236:	4413      	add	r3, r2
 8003238:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800323a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800323c:	2200      	movs	r2, #0
 800323e:	61bb      	str	r3, [r7, #24]
 8003240:	61fa      	str	r2, [r7, #28]
 8003242:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003246:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800324a:	f7fc ffcf 	bl	80001ec <__aeabi_uldivmod>
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4613      	mov	r3, r2
 8003254:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003256:	e053      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003258:	4b35      	ldr	r3, [pc, #212]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x180>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	099b      	lsrs	r3, r3, #6
 800325e:	2200      	movs	r2, #0
 8003260:	613b      	str	r3, [r7, #16]
 8003262:	617a      	str	r2, [r7, #20]
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800326a:	f04f 0b00 	mov.w	fp, #0
 800326e:	4652      	mov	r2, sl
 8003270:	465b      	mov	r3, fp
 8003272:	f04f 0000 	mov.w	r0, #0
 8003276:	f04f 0100 	mov.w	r1, #0
 800327a:	0159      	lsls	r1, r3, #5
 800327c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003280:	0150      	lsls	r0, r2, #5
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	ebb2 080a 	subs.w	r8, r2, sl
 800328a:	eb63 090b 	sbc.w	r9, r3, fp
 800328e:	f04f 0200 	mov.w	r2, #0
 8003292:	f04f 0300 	mov.w	r3, #0
 8003296:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800329a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800329e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032a2:	ebb2 0408 	subs.w	r4, r2, r8
 80032a6:	eb63 0509 	sbc.w	r5, r3, r9
 80032aa:	f04f 0200 	mov.w	r2, #0
 80032ae:	f04f 0300 	mov.w	r3, #0
 80032b2:	00eb      	lsls	r3, r5, #3
 80032b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032b8:	00e2      	lsls	r2, r4, #3
 80032ba:	4614      	mov	r4, r2
 80032bc:	461d      	mov	r5, r3
 80032be:	eb14 030a 	adds.w	r3, r4, sl
 80032c2:	603b      	str	r3, [r7, #0]
 80032c4:	eb45 030b 	adc.w	r3, r5, fp
 80032c8:	607b      	str	r3, [r7, #4]
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032d6:	4629      	mov	r1, r5
 80032d8:	028b      	lsls	r3, r1, #10
 80032da:	4621      	mov	r1, r4
 80032dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032e0:	4621      	mov	r1, r4
 80032e2:	028a      	lsls	r2, r1, #10
 80032e4:	4610      	mov	r0, r2
 80032e6:	4619      	mov	r1, r3
 80032e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ea:	2200      	movs	r2, #0
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	60fa      	str	r2, [r7, #12]
 80032f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032f4:	f7fc ff7a 	bl	80001ec <__aeabi_uldivmod>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4613      	mov	r3, r2
 80032fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003300:	4b0b      	ldr	r3, [pc, #44]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x180>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	0c1b      	lsrs	r3, r3, #16
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	3301      	adds	r3, #1
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003310:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003314:	fbb2 f3f3 	udiv	r3, r2, r3
 8003318:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800331a:	e002      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800331c:	4b05      	ldr	r3, [pc, #20]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x184>)
 800331e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003320:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003324:	4618      	mov	r0, r3
 8003326:	3740      	adds	r7, #64	@ 0x40
 8003328:	46bd      	mov	sp, r7
 800332a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800332e:	bf00      	nop
 8003330:	40023800 	.word	0x40023800
 8003334:	00f42400 	.word	0x00f42400
 8003338:	017d7840 	.word	0x017d7840

0800333c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003340:	4b03      	ldr	r3, [pc, #12]	@ (8003350 <HAL_RCC_GetHCLKFreq+0x14>)
 8003342:	681b      	ldr	r3, [r3, #0]
}
 8003344:	4618      	mov	r0, r3
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	20000018 	.word	0x20000018

08003354 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d101      	bne.n	8003366 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e041      	b.n	80033ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7fd fce4 	bl	8000d48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2202      	movs	r2, #2
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3304      	adds	r3, #4
 8003390:	4619      	mov	r1, r3
 8003392:	4610      	mov	r0, r2
 8003394:	f000 fac2 	bl	800391c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3708      	adds	r7, #8
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
	...

080033f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d109      	bne.n	8003418 <HAL_TIM_PWM_Start+0x24>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b01      	cmp	r3, #1
 800340e:	bf14      	ite	ne
 8003410:	2301      	movne	r3, #1
 8003412:	2300      	moveq	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	e022      	b.n	800345e <HAL_TIM_PWM_Start+0x6a>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	2b04      	cmp	r3, #4
 800341c:	d109      	bne.n	8003432 <HAL_TIM_PWM_Start+0x3e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b01      	cmp	r3, #1
 8003428:	bf14      	ite	ne
 800342a:	2301      	movne	r3, #1
 800342c:	2300      	moveq	r3, #0
 800342e:	b2db      	uxtb	r3, r3
 8003430:	e015      	b.n	800345e <HAL_TIM_PWM_Start+0x6a>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2b08      	cmp	r3, #8
 8003436:	d109      	bne.n	800344c <HAL_TIM_PWM_Start+0x58>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b01      	cmp	r3, #1
 8003442:	bf14      	ite	ne
 8003444:	2301      	movne	r3, #1
 8003446:	2300      	moveq	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	e008      	b.n	800345e <HAL_TIM_PWM_Start+0x6a>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	bf14      	ite	ne
 8003458:	2301      	movne	r3, #1
 800345a:	2300      	moveq	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e068      	b.n	8003538 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d104      	bne.n	8003476 <HAL_TIM_PWM_Start+0x82>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2202      	movs	r2, #2
 8003470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003474:	e013      	b.n	800349e <HAL_TIM_PWM_Start+0xaa>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	2b04      	cmp	r3, #4
 800347a:	d104      	bne.n	8003486 <HAL_TIM_PWM_Start+0x92>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003484:	e00b      	b.n	800349e <HAL_TIM_PWM_Start+0xaa>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2b08      	cmp	r3, #8
 800348a:	d104      	bne.n	8003496 <HAL_TIM_PWM_Start+0xa2>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003494:	e003      	b.n	800349e <HAL_TIM_PWM_Start+0xaa>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2202      	movs	r2, #2
 800349a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2201      	movs	r2, #1
 80034a4:	6839      	ldr	r1, [r7, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 fc4a 	bl	8003d40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a23      	ldr	r2, [pc, #140]	@ (8003540 <HAL_TIM_PWM_Start+0x14c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d107      	bne.n	80034c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003540 <HAL_TIM_PWM_Start+0x14c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d018      	beq.n	8003502 <HAL_TIM_PWM_Start+0x10e>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034d8:	d013      	beq.n	8003502 <HAL_TIM_PWM_Start+0x10e>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a19      	ldr	r2, [pc, #100]	@ (8003544 <HAL_TIM_PWM_Start+0x150>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d00e      	beq.n	8003502 <HAL_TIM_PWM_Start+0x10e>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a17      	ldr	r2, [pc, #92]	@ (8003548 <HAL_TIM_PWM_Start+0x154>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d009      	beq.n	8003502 <HAL_TIM_PWM_Start+0x10e>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a16      	ldr	r2, [pc, #88]	@ (800354c <HAL_TIM_PWM_Start+0x158>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d004      	beq.n	8003502 <HAL_TIM_PWM_Start+0x10e>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a14      	ldr	r2, [pc, #80]	@ (8003550 <HAL_TIM_PWM_Start+0x15c>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d111      	bne.n	8003526 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2b06      	cmp	r3, #6
 8003512:	d010      	beq.n	8003536 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0201 	orr.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003524:	e007      	b.n	8003536 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f042 0201 	orr.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3710      	adds	r7, #16
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40010000 	.word	0x40010000
 8003544:	40000400 	.word	0x40000400
 8003548:	40000800 	.word	0x40000800
 800354c:	40000c00 	.word	0x40000c00
 8003550:	40014000 	.word	0x40014000

08003554 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d020      	beq.n	80035b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d01b      	beq.n	80035b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f06f 0202 	mvn.w	r2, #2
 8003588:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f99e 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 80035a4:	e005      	b.n	80035b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f990 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f9a1 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f003 0304 	and.w	r3, r3, #4
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d020      	beq.n	8003604 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01b      	beq.n	8003604 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0204 	mvn.w	r2, #4
 80035d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2202      	movs	r2, #2
 80035da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f978 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 80035f0:	e005      	b.n	80035fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f96a 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f97b 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f003 0308 	and.w	r3, r3, #8
 800360a:	2b00      	cmp	r3, #0
 800360c:	d020      	beq.n	8003650 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 0308 	and.w	r3, r3, #8
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f06f 0208 	mvn.w	r2, #8
 8003620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2204      	movs	r2, #4
 8003626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	f003 0303 	and.w	r3, r3, #3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f952 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 800363c:	e005      	b.n	800364a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f944 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f955 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	2b00      	cmp	r3, #0
 8003658:	d020      	beq.n	800369c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f003 0310 	and.w	r3, r3, #16
 8003660:	2b00      	cmp	r3, #0
 8003662:	d01b      	beq.n	800369c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0210 	mvn.w	r2, #16
 800366c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2208      	movs	r2, #8
 8003672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f92c 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 8003688:	e005      	b.n	8003696 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 f91e 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f92f 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00c      	beq.n	80036c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d007      	beq.n	80036c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f06f 0201 	mvn.w	r2, #1
 80036b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f8fc 	bl	80038b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00c      	beq.n	80036e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d007      	beq.n	80036e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80036dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 fbcc 	bl	8003e7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00c      	beq.n	8003708 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d007      	beq.n	8003708 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f900 	bl	8003908 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00c      	beq.n	800372c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f003 0320 	and.w	r3, r3, #32
 8003718:	2b00      	cmp	r3, #0
 800371a:	d007      	beq.n	800372c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f06f 0220 	mvn.w	r2, #32
 8003724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fb9e 	bl	8003e68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800372c:	bf00      	nop
 800372e:	3710      	adds	r7, #16
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003740:	2300      	movs	r3, #0
 8003742:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800374a:	2b01      	cmp	r3, #1
 800374c:	d101      	bne.n	8003752 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800374e:	2302      	movs	r3, #2
 8003750:	e0ae      	b.n	80038b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b0c      	cmp	r3, #12
 800375e:	f200 809f 	bhi.w	80038a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003762:	a201      	add	r2, pc, #4	@ (adr r2, 8003768 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003768:	0800379d 	.word	0x0800379d
 800376c:	080038a1 	.word	0x080038a1
 8003770:	080038a1 	.word	0x080038a1
 8003774:	080038a1 	.word	0x080038a1
 8003778:	080037dd 	.word	0x080037dd
 800377c:	080038a1 	.word	0x080038a1
 8003780:	080038a1 	.word	0x080038a1
 8003784:	080038a1 	.word	0x080038a1
 8003788:	0800381f 	.word	0x0800381f
 800378c:	080038a1 	.word	0x080038a1
 8003790:	080038a1 	.word	0x080038a1
 8003794:	080038a1 	.word	0x080038a1
 8003798:	0800385f 	.word	0x0800385f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68b9      	ldr	r1, [r7, #8]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 f940 	bl	8003a28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699a      	ldr	r2, [r3, #24]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0208 	orr.w	r2, r2, #8
 80037b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699a      	ldr	r2, [r3, #24]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0204 	bic.w	r2, r2, #4
 80037c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6999      	ldr	r1, [r3, #24]
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	691a      	ldr	r2, [r3, #16]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	619a      	str	r2, [r3, #24]
      break;
 80037da:	e064      	b.n	80038a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f986 	bl	8003af4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699a      	ldr	r2, [r3, #24]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6999      	ldr	r1, [r3, #24]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	021a      	lsls	r2, r3, #8
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	619a      	str	r2, [r3, #24]
      break;
 800381c:	e043      	b.n	80038a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68b9      	ldr	r1, [r7, #8]
 8003824:	4618      	mov	r0, r3
 8003826:	f000 f9d1 	bl	8003bcc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	69da      	ldr	r2, [r3, #28]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f042 0208 	orr.w	r2, r2, #8
 8003838:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	69da      	ldr	r2, [r3, #28]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0204 	bic.w	r2, r2, #4
 8003848:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	69d9      	ldr	r1, [r3, #28]
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	691a      	ldr	r2, [r3, #16]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	61da      	str	r2, [r3, #28]
      break;
 800385c:	e023      	b.n	80038a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68b9      	ldr	r1, [r7, #8]
 8003864:	4618      	mov	r0, r3
 8003866:	f000 fa1b 	bl	8003ca0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	69da      	ldr	r2, [r3, #28]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	69da      	ldr	r2, [r3, #28]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	69d9      	ldr	r1, [r3, #28]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	021a      	lsls	r2, r3, #8
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	61da      	str	r2, [r3, #28]
      break;
 800389e:	e002      	b.n	80038a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	75fb      	strb	r3, [r7, #23]
      break;
 80038a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a37      	ldr	r2, [pc, #220]	@ (8003a0c <TIM_Base_SetConfig+0xf0>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d00f      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800393a:	d00b      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a34      	ldr	r2, [pc, #208]	@ (8003a10 <TIM_Base_SetConfig+0xf4>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d007      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a33      	ldr	r2, [pc, #204]	@ (8003a14 <TIM_Base_SetConfig+0xf8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d003      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a32      	ldr	r2, [pc, #200]	@ (8003a18 <TIM_Base_SetConfig+0xfc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d108      	bne.n	8003966 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800395a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4313      	orrs	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a28      	ldr	r2, [pc, #160]	@ (8003a0c <TIM_Base_SetConfig+0xf0>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d01b      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003974:	d017      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a25      	ldr	r2, [pc, #148]	@ (8003a10 <TIM_Base_SetConfig+0xf4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d013      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a24      	ldr	r2, [pc, #144]	@ (8003a14 <TIM_Base_SetConfig+0xf8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00f      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a23      	ldr	r2, [pc, #140]	@ (8003a18 <TIM_Base_SetConfig+0xfc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d00b      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a22      	ldr	r2, [pc, #136]	@ (8003a1c <TIM_Base_SetConfig+0x100>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d007      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a21      	ldr	r2, [pc, #132]	@ (8003a20 <TIM_Base_SetConfig+0x104>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d003      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a20      	ldr	r2, [pc, #128]	@ (8003a24 <TIM_Base_SetConfig+0x108>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d108      	bne.n	80039b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	689a      	ldr	r2, [r3, #8]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a0c      	ldr	r2, [pc, #48]	@ (8003a0c <TIM_Base_SetConfig+0xf0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d103      	bne.n	80039e6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	691a      	ldr	r2, [r3, #16]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f043 0204 	orr.w	r2, r3, #4
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	601a      	str	r2, [r3, #0]
}
 80039fe:	bf00      	nop
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	40000400 	.word	0x40000400
 8003a14:	40000800 	.word	0x40000800
 8003a18:	40000c00 	.word	0x40000c00
 8003a1c:	40014000 	.word	0x40014000
 8003a20:	40014400 	.word	0x40014400
 8003a24:	40014800 	.word	0x40014800

08003a28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b087      	sub	sp, #28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	f023 0201 	bic.w	r2, r3, #1
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f023 0303 	bic.w	r3, r3, #3
 8003a5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f023 0302 	bic.w	r3, r3, #2
 8003a70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003af0 <TIM_OC1_SetConfig+0xc8>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d10c      	bne.n	8003a9e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	f023 0308 	bic.w	r3, r3, #8
 8003a8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	f023 0304 	bic.w	r3, r3, #4
 8003a9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a13      	ldr	r2, [pc, #76]	@ (8003af0 <TIM_OC1_SetConfig+0xc8>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d111      	bne.n	8003aca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003aac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	621a      	str	r2, [r3, #32]
}
 8003ae4:	bf00      	nop
 8003ae6:	371c      	adds	r7, #28
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	40010000 	.word	0x40010000

08003af4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b087      	sub	sp, #28
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a1b      	ldr	r3, [r3, #32]
 8003b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	f023 0210 	bic.w	r2, r3, #16
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	021b      	lsls	r3, r3, #8
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	f023 0320 	bic.w	r3, r3, #32
 8003b3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc8 <TIM_OC2_SetConfig+0xd4>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d10d      	bne.n	8003b70 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a15      	ldr	r2, [pc, #84]	@ (8003bc8 <TIM_OC2_SetConfig+0xd4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d113      	bne.n	8003ba0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	621a      	str	r2, [r3, #32]
}
 8003bba:	bf00      	nop
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40010000 	.word	0x40010000

08003bcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b087      	sub	sp, #28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a1b      	ldr	r3, [r3, #32]
 8003be0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f023 0303 	bic.w	r3, r3, #3
 8003c02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	021b      	lsls	r3, r3, #8
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a1d      	ldr	r2, [pc, #116]	@ (8003c9c <TIM_OC3_SetConfig+0xd0>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d10d      	bne.n	8003c46 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	021b      	lsls	r3, r3, #8
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a14      	ldr	r2, [pc, #80]	@ (8003c9c <TIM_OC3_SetConfig+0xd0>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d113      	bne.n	8003c76 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	621a      	str	r2, [r3, #32]
}
 8003c90:	bf00      	nop
 8003c92:	371c      	adds	r7, #28
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	40010000 	.word	0x40010000

08003ca0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b087      	sub	sp, #28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	021b      	lsls	r3, r3, #8
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	031b      	lsls	r3, r3, #12
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a10      	ldr	r2, [pc, #64]	@ (8003d3c <TIM_OC4_SetConfig+0x9c>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d109      	bne.n	8003d14 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	019b      	lsls	r3, r3, #6
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685a      	ldr	r2, [r3, #4]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	621a      	str	r2, [r3, #32]
}
 8003d2e:	bf00      	nop
 8003d30:	371c      	adds	r7, #28
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	40010000 	.word	0x40010000

08003d40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b087      	sub	sp, #28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	f003 031f 	and.w	r3, r3, #31
 8003d52:	2201      	movs	r2, #1
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6a1a      	ldr	r2, [r3, #32]
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	43db      	mvns	r3, r3
 8003d62:	401a      	ands	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6a1a      	ldr	r2, [r3, #32]
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	f003 031f 	and.w	r3, r3, #31
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	fa01 f303 	lsl.w	r3, r1, r3
 8003d78:	431a      	orrs	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	621a      	str	r2, [r3, #32]
}
 8003d7e:	bf00      	nop
 8003d80:	371c      	adds	r7, #28
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
	...

08003d8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d101      	bne.n	8003da4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003da0:	2302      	movs	r3, #2
 8003da2:	e050      	b.n	8003e46 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a1c      	ldr	r2, [pc, #112]	@ (8003e54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d018      	beq.n	8003e1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003df0:	d013      	beq.n	8003e1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a18      	ldr	r2, [pc, #96]	@ (8003e58 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00e      	beq.n	8003e1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a16      	ldr	r2, [pc, #88]	@ (8003e5c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d009      	beq.n	8003e1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a15      	ldr	r2, [pc, #84]	@ (8003e60 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a13      	ldr	r2, [pc, #76]	@ (8003e64 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d10c      	bne.n	8003e34 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	68ba      	ldr	r2, [r7, #8]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68ba      	ldr	r2, [r7, #8]
 8003e32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40010000 	.word	0x40010000
 8003e58:	40000400 	.word	0x40000400
 8003e5c:	40000800 	.word	0x40000800
 8003e60:	40000c00 	.word	0x40000c00
 8003e64:	40014000 	.word	0x40014000

08003e68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e90:	b084      	sub	sp, #16
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b084      	sub	sp, #16
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
 8003e9a:	f107 001c 	add.w	r0, r7, #28
 8003e9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003ea2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d123      	bne.n	8003ef2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003ebe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003ed2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d105      	bne.n	8003ee6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f001 fae8 	bl	80054bc <USB_CoreReset>
 8003eec:	4603      	mov	r3, r0
 8003eee:	73fb      	strb	r3, [r7, #15]
 8003ef0:	e01b      	b.n	8003f2a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f001 fadc 	bl	80054bc <USB_CoreReset>
 8003f04:	4603      	mov	r3, r0
 8003f06:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003f08:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d106      	bne.n	8003f1e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f14:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f1c:	e005      	b.n	8003f2a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003f2a:	7fbb      	ldrb	r3, [r7, #30]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d10b      	bne.n	8003f48 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f043 0206 	orr.w	r2, r3, #6
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f043 0220 	orr.w	r2, r3, #32
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f54:	b004      	add	sp, #16
 8003f56:	4770      	bx	lr

08003f58 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b087      	sub	sp, #28
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	4613      	mov	r3, r2
 8003f64:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003f66:	79fb      	ldrb	r3, [r7, #7]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d165      	bne.n	8004038 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4a41      	ldr	r2, [pc, #260]	@ (8004074 <USB_SetTurnaroundTime+0x11c>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d906      	bls.n	8003f82 <USB_SetTurnaroundTime+0x2a>
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	4a40      	ldr	r2, [pc, #256]	@ (8004078 <USB_SetTurnaroundTime+0x120>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d202      	bcs.n	8003f82 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003f7c:	230f      	movs	r3, #15
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	e062      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	4a3c      	ldr	r2, [pc, #240]	@ (8004078 <USB_SetTurnaroundTime+0x120>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d306      	bcc.n	8003f98 <USB_SetTurnaroundTime+0x40>
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	4a3b      	ldr	r2, [pc, #236]	@ (800407c <USB_SetTurnaroundTime+0x124>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d202      	bcs.n	8003f98 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003f92:	230e      	movs	r3, #14
 8003f94:	617b      	str	r3, [r7, #20]
 8003f96:	e057      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	4a38      	ldr	r2, [pc, #224]	@ (800407c <USB_SetTurnaroundTime+0x124>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d306      	bcc.n	8003fae <USB_SetTurnaroundTime+0x56>
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	4a37      	ldr	r2, [pc, #220]	@ (8004080 <USB_SetTurnaroundTime+0x128>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d202      	bcs.n	8003fae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003fa8:	230d      	movs	r3, #13
 8003faa:	617b      	str	r3, [r7, #20]
 8003fac:	e04c      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	4a33      	ldr	r2, [pc, #204]	@ (8004080 <USB_SetTurnaroundTime+0x128>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d306      	bcc.n	8003fc4 <USB_SetTurnaroundTime+0x6c>
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	4a32      	ldr	r2, [pc, #200]	@ (8004084 <USB_SetTurnaroundTime+0x12c>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d802      	bhi.n	8003fc4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003fbe:	230c      	movs	r3, #12
 8003fc0:	617b      	str	r3, [r7, #20]
 8003fc2:	e041      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	4a2f      	ldr	r2, [pc, #188]	@ (8004084 <USB_SetTurnaroundTime+0x12c>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d906      	bls.n	8003fda <USB_SetTurnaroundTime+0x82>
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	4a2e      	ldr	r2, [pc, #184]	@ (8004088 <USB_SetTurnaroundTime+0x130>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d802      	bhi.n	8003fda <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003fd4:	230b      	movs	r3, #11
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	e036      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	4a2a      	ldr	r2, [pc, #168]	@ (8004088 <USB_SetTurnaroundTime+0x130>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d906      	bls.n	8003ff0 <USB_SetTurnaroundTime+0x98>
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	4a29      	ldr	r2, [pc, #164]	@ (800408c <USB_SetTurnaroundTime+0x134>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d802      	bhi.n	8003ff0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003fea:	230a      	movs	r3, #10
 8003fec:	617b      	str	r3, [r7, #20]
 8003fee:	e02b      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	4a26      	ldr	r2, [pc, #152]	@ (800408c <USB_SetTurnaroundTime+0x134>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d906      	bls.n	8004006 <USB_SetTurnaroundTime+0xae>
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	4a25      	ldr	r2, [pc, #148]	@ (8004090 <USB_SetTurnaroundTime+0x138>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d202      	bcs.n	8004006 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004000:	2309      	movs	r3, #9
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	e020      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	4a21      	ldr	r2, [pc, #132]	@ (8004090 <USB_SetTurnaroundTime+0x138>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d306      	bcc.n	800401c <USB_SetTurnaroundTime+0xc4>
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	4a20      	ldr	r2, [pc, #128]	@ (8004094 <USB_SetTurnaroundTime+0x13c>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d802      	bhi.n	800401c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004016:	2308      	movs	r3, #8
 8004018:	617b      	str	r3, [r7, #20]
 800401a:	e015      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	4a1d      	ldr	r2, [pc, #116]	@ (8004094 <USB_SetTurnaroundTime+0x13c>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d906      	bls.n	8004032 <USB_SetTurnaroundTime+0xda>
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	4a1c      	ldr	r2, [pc, #112]	@ (8004098 <USB_SetTurnaroundTime+0x140>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d202      	bcs.n	8004032 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800402c:	2307      	movs	r3, #7
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	e00a      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004032:	2306      	movs	r3, #6
 8004034:	617b      	str	r3, [r7, #20]
 8004036:	e007      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d102      	bne.n	8004044 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800403e:	2309      	movs	r3, #9
 8004040:	617b      	str	r3, [r7, #20]
 8004042:	e001      	b.n	8004048 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004044:	2309      	movs	r3, #9
 8004046:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	029b      	lsls	r3, r3, #10
 800405c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004060:	431a      	orrs	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	371c      	adds	r7, #28
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	00d8acbf 	.word	0x00d8acbf
 8004078:	00e4e1c0 	.word	0x00e4e1c0
 800407c:	00f42400 	.word	0x00f42400
 8004080:	01067380 	.word	0x01067380
 8004084:	011a499f 	.word	0x011a499f
 8004088:	01312cff 	.word	0x01312cff
 800408c:	014ca43f 	.word	0x014ca43f
 8004090:	016e3600 	.word	0x016e3600
 8004094:	01a6ab1f 	.word	0x01a6ab1f
 8004098:	01e84800 	.word	0x01e84800

0800409c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f043 0201 	orr.w	r2, r3, #1
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr

080040be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f023 0201 	bic.w	r2, r3, #1
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80040fc:	78fb      	ldrb	r3, [r7, #3]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d115      	bne.n	800412e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800410e:	200a      	movs	r0, #10
 8004110:	f7fc ffb2 	bl	8001078 <HAL_Delay>
      ms += 10U;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	330a      	adds	r3, #10
 8004118:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f001 f93f 	bl	800539e <USB_GetMode>
 8004120:	4603      	mov	r3, r0
 8004122:	2b01      	cmp	r3, #1
 8004124:	d01e      	beq.n	8004164 <USB_SetCurrentMode+0x84>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2bc7      	cmp	r3, #199	@ 0xc7
 800412a:	d9f0      	bls.n	800410e <USB_SetCurrentMode+0x2e>
 800412c:	e01a      	b.n	8004164 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800412e:	78fb      	ldrb	r3, [r7, #3]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d115      	bne.n	8004160 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004140:	200a      	movs	r0, #10
 8004142:	f7fc ff99 	bl	8001078 <HAL_Delay>
      ms += 10U;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	330a      	adds	r3, #10
 800414a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f001 f926 	bl	800539e <USB_GetMode>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d005      	beq.n	8004164 <USB_SetCurrentMode+0x84>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2bc7      	cmp	r3, #199	@ 0xc7
 800415c:	d9f0      	bls.n	8004140 <USB_SetCurrentMode+0x60>
 800415e:	e001      	b.n	8004164 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e005      	b.n	8004170 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2bc8      	cmp	r3, #200	@ 0xc8
 8004168:	d101      	bne.n	800416e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004178:	b084      	sub	sp, #16
 800417a:	b580      	push	{r7, lr}
 800417c:	b086      	sub	sp, #24
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
 8004182:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004186:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004192:	2300      	movs	r3, #0
 8004194:	613b      	str	r3, [r7, #16]
 8004196:	e009      	b.n	80041ac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	3340      	adds	r3, #64	@ 0x40
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	2200      	movs	r2, #0
 80041a4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	3301      	adds	r3, #1
 80041aa:	613b      	str	r3, [r7, #16]
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	2b0e      	cmp	r3, #14
 80041b0:	d9f2      	bls.n	8004198 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80041b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d11c      	bne.n	80041f4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041c8:	f043 0302 	orr.w	r3, r3, #2
 80041cc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041de:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ea:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80041f2:	e00b      	b.n	800420c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004204:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004212:	461a      	mov	r2, r3
 8004214:	2300      	movs	r3, #0
 8004216:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004218:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800421c:	2b01      	cmp	r3, #1
 800421e:	d10d      	bne.n	800423c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004224:	2b00      	cmp	r3, #0
 8004226:	d104      	bne.n	8004232 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004228:	2100      	movs	r1, #0
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f968 	bl	8004500 <USB_SetDevSpeed>
 8004230:	e008      	b.n	8004244 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004232:	2101      	movs	r1, #1
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 f963 	bl	8004500 <USB_SetDevSpeed>
 800423a:	e003      	b.n	8004244 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800423c:	2103      	movs	r1, #3
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f95e 	bl	8004500 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004244:	2110      	movs	r1, #16
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 f8fa 	bl	8004440 <USB_FlushTxFifo>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f924 	bl	80044a4 <USB_FlushRxFifo>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800426c:	461a      	mov	r2, r3
 800426e:	2300      	movs	r3, #0
 8004270:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004278:	461a      	mov	r2, r3
 800427a:	2300      	movs	r3, #0
 800427c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004284:	461a      	mov	r2, r3
 8004286:	2300      	movs	r3, #0
 8004288:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800428a:	2300      	movs	r3, #0
 800428c:	613b      	str	r3, [r7, #16]
 800428e:	e043      	b.n	8004318 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	015a      	lsls	r2, r3, #5
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4413      	add	r3, r2
 8004298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042a6:	d118      	bne.n	80042da <USB_DevInit+0x162>
    {
      if (i == 0U)
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10a      	bne.n	80042c4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ba:	461a      	mov	r2, r3
 80042bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80042c0:	6013      	str	r3, [r2, #0]
 80042c2:	e013      	b.n	80042ec <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	015a      	lsls	r2, r3, #5
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4413      	add	r3, r2
 80042cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042d0:	461a      	mov	r2, r3
 80042d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80042d6:	6013      	str	r3, [r2, #0]
 80042d8:	e008      	b.n	80042ec <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	015a      	lsls	r2, r3, #5
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	4413      	add	r3, r2
 80042e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042e6:	461a      	mov	r2, r3
 80042e8:	2300      	movs	r3, #0
 80042ea:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	015a      	lsls	r2, r3, #5
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	4413      	add	r3, r2
 80042f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042f8:	461a      	mov	r2, r3
 80042fa:	2300      	movs	r3, #0
 80042fc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	015a      	lsls	r2, r3, #5
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	4413      	add	r3, r2
 8004306:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800430a:	461a      	mov	r2, r3
 800430c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004310:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	3301      	adds	r3, #1
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800431c:	461a      	mov	r2, r3
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	4293      	cmp	r3, r2
 8004322:	d3b5      	bcc.n	8004290 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
 8004328:	e043      	b.n	80043b2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	015a      	lsls	r2, r3, #5
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4413      	add	r3, r2
 8004332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800433c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004340:	d118      	bne.n	8004374 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d10a      	bne.n	800435e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	015a      	lsls	r2, r3, #5
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4413      	add	r3, r2
 8004350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004354:	461a      	mov	r2, r3
 8004356:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800435a:	6013      	str	r3, [r2, #0]
 800435c:	e013      	b.n	8004386 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	015a      	lsls	r2, r3, #5
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4413      	add	r3, r2
 8004366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800436a:	461a      	mov	r2, r3
 800436c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004370:	6013      	str	r3, [r2, #0]
 8004372:	e008      	b.n	8004386 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	015a      	lsls	r2, r3, #5
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	4413      	add	r3, r2
 800437c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004380:	461a      	mov	r2, r3
 8004382:	2300      	movs	r3, #0
 8004384:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	015a      	lsls	r2, r3, #5
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4413      	add	r3, r2
 800438e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004392:	461a      	mov	r2, r3
 8004394:	2300      	movs	r3, #0
 8004396:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	015a      	lsls	r2, r3, #5
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043a4:	461a      	mov	r2, r3
 80043a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3301      	adds	r3, #1
 80043b0:	613b      	str	r3, [r7, #16]
 80043b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80043b6:	461a      	mov	r2, r3
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d3b5      	bcc.n	800432a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043d0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80043de:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80043e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d105      	bne.n	80043f4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	f043 0210 	orr.w	r2, r3, #16
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	699a      	ldr	r2, [r3, #24]
 80043f8:	4b10      	ldr	r3, [pc, #64]	@ (800443c <USB_DevInit+0x2c4>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004400:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	f043 0208 	orr.w	r2, r3, #8
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004414:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004418:	2b01      	cmp	r3, #1
 800441a:	d107      	bne.n	800442c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004424:	f043 0304 	orr.w	r3, r3, #4
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800442c:	7dfb      	ldrb	r3, [r7, #23]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3718      	adds	r7, #24
 8004432:	46bd      	mov	sp, r7
 8004434:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004438:	b004      	add	sp, #16
 800443a:	4770      	bx	lr
 800443c:	803c3800 	.word	0x803c3800

08004440 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800444a:	2300      	movs	r3, #0
 800444c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	3301      	adds	r3, #1
 8004452:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800445a:	d901      	bls.n	8004460 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e01b      	b.n	8004498 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	2b00      	cmp	r3, #0
 8004466:	daf2      	bge.n	800444e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004468:	2300      	movs	r3, #0
 800446a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	019b      	lsls	r3, r3, #6
 8004470:	f043 0220 	orr.w	r2, r3, #32
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	3301      	adds	r3, #1
 800447c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004484:	d901      	bls.n	800448a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e006      	b.n	8004498 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	f003 0320 	and.w	r3, r3, #32
 8004492:	2b20      	cmp	r3, #32
 8004494:	d0f0      	beq.n	8004478 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	3714      	adds	r7, #20
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	3301      	adds	r3, #1
 80044b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80044bc:	d901      	bls.n	80044c2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e018      	b.n	80044f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	daf2      	bge.n	80044b0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2210      	movs	r2, #16
 80044d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	3301      	adds	r3, #1
 80044d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80044e0:	d901      	bls.n	80044e6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e006      	b.n	80044f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	f003 0310 	and.w	r3, r3, #16
 80044ee:	2b10      	cmp	r3, #16
 80044f0:	d0f0      	beq.n	80044d4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	460b      	mov	r3, r1
 800450a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	78fb      	ldrb	r3, [r7, #3]
 800451a:	68f9      	ldr	r1, [r7, #12]
 800451c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004520:	4313      	orrs	r3, r2
 8004522:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004532:	b480      	push	{r7}
 8004534:	b087      	sub	sp, #28
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 0306 	and.w	r3, r3, #6
 800454a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d102      	bne.n	8004558 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004552:	2300      	movs	r3, #0
 8004554:	75fb      	strb	r3, [r7, #23]
 8004556:	e00a      	b.n	800456e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2b02      	cmp	r3, #2
 800455c:	d002      	beq.n	8004564 <USB_GetDevSpeed+0x32>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2b06      	cmp	r3, #6
 8004562:	d102      	bne.n	800456a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004564:	2302      	movs	r3, #2
 8004566:	75fb      	strb	r3, [r7, #23]
 8004568:	e001      	b.n	800456e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800456a:	230f      	movs	r3, #15
 800456c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800456e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004570:	4618      	mov	r0, r3
 8004572:	371c      	adds	r7, #28
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	785b      	ldrb	r3, [r3, #1]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d13a      	bne.n	800460e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	2101      	movs	r1, #1
 80045aa:	fa01 f303 	lsl.w	r3, r1, r3
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	68f9      	ldr	r1, [r7, #12]
 80045b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045b6:	4313      	orrs	r3, r2
 80045b8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d155      	bne.n	800467c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	015a      	lsls	r2, r3, #5
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4413      	add	r3, r2
 80045d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	791b      	ldrb	r3, [r3, #4]
 80045ea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80045ec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	059b      	lsls	r3, r3, #22
 80045f2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80045f4:	4313      	orrs	r3, r2
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	0151      	lsls	r1, r2, #5
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	440a      	add	r2, r1
 80045fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004606:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	e036      	b.n	800467c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004614:	69da      	ldr	r2, [r3, #28]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	f003 030f 	and.w	r3, r3, #15
 800461e:	2101      	movs	r1, #1
 8004620:	fa01 f303 	lsl.w	r3, r1, r3
 8004624:	041b      	lsls	r3, r3, #16
 8004626:	68f9      	ldr	r1, [r7, #12]
 8004628:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800462c:	4313      	orrs	r3, r2
 800462e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	015a      	lsls	r2, r3, #5
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4413      	add	r3, r2
 8004638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d11a      	bne.n	800467c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	015a      	lsls	r2, r3, #5
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	4413      	add	r3, r2
 800464e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	791b      	ldrb	r3, [r3, #4]
 8004660:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004662:	430b      	orrs	r3, r1
 8004664:	4313      	orrs	r3, r2
 8004666:	68ba      	ldr	r2, [r7, #8]
 8004668:	0151      	lsls	r1, r2, #5
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	440a      	add	r2, r1
 800466e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004672:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004676:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800467a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
	...

0800468c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	785b      	ldrb	r3, [r3, #1]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d161      	bne.n	800476c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	015a      	lsls	r2, r3, #5
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	4413      	add	r3, r2
 80046b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046be:	d11f      	bne.n	8004700 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	0151      	lsls	r1, r2, #5
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	440a      	add	r2, r1
 80046d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046de:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	0151      	lsls	r1, r2, #5
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	440a      	add	r2, r1
 80046f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004706:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	f003 030f 	and.w	r3, r3, #15
 8004710:	2101      	movs	r1, #1
 8004712:	fa01 f303 	lsl.w	r3, r1, r3
 8004716:	b29b      	uxth	r3, r3
 8004718:	43db      	mvns	r3, r3
 800471a:	68f9      	ldr	r1, [r7, #12]
 800471c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004720:	4013      	ands	r3, r2
 8004722:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800472a:	69da      	ldr	r2, [r3, #28]
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	f003 030f 	and.w	r3, r3, #15
 8004734:	2101      	movs	r1, #1
 8004736:	fa01 f303 	lsl.w	r3, r1, r3
 800473a:	b29b      	uxth	r3, r3
 800473c:	43db      	mvns	r3, r3
 800473e:	68f9      	ldr	r1, [r7, #12]
 8004740:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004744:	4013      	ands	r3, r2
 8004746:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	015a      	lsls	r2, r3, #5
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4413      	add	r3, r2
 8004750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	0159      	lsls	r1, r3, #5
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	440b      	add	r3, r1
 800475e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004762:	4619      	mov	r1, r3
 8004764:	4b35      	ldr	r3, [pc, #212]	@ (800483c <USB_DeactivateEndpoint+0x1b0>)
 8004766:	4013      	ands	r3, r2
 8004768:	600b      	str	r3, [r1, #0]
 800476a:	e060      	b.n	800482e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	015a      	lsls	r2, r3, #5
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	4413      	add	r3, r2
 8004774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800477e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004782:	d11f      	bne.n	80047c4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	015a      	lsls	r2, r3, #5
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4413      	add	r3, r2
 800478c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	0151      	lsls	r1, r2, #5
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	440a      	add	r2, r1
 800479a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800479e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80047a2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	0151      	lsls	r1, r2, #5
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	440a      	add	r2, r1
 80047ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80047c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	f003 030f 	and.w	r3, r3, #15
 80047d4:	2101      	movs	r1, #1
 80047d6:	fa01 f303 	lsl.w	r3, r1, r3
 80047da:	041b      	lsls	r3, r3, #16
 80047dc:	43db      	mvns	r3, r3
 80047de:	68f9      	ldr	r1, [r7, #12]
 80047e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047e4:	4013      	ands	r3, r2
 80047e6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047ee:	69da      	ldr	r2, [r3, #28]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	f003 030f 	and.w	r3, r3, #15
 80047f8:	2101      	movs	r1, #1
 80047fa:	fa01 f303 	lsl.w	r3, r1, r3
 80047fe:	041b      	lsls	r3, r3, #16
 8004800:	43db      	mvns	r3, r3
 8004802:	68f9      	ldr	r1, [r7, #12]
 8004804:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004808:	4013      	ands	r3, r2
 800480a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	015a      	lsls	r2, r3, #5
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4413      	add	r3, r2
 8004814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	0159      	lsls	r1, r3, #5
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	440b      	add	r3, r1
 8004822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004826:	4619      	mov	r1, r3
 8004828:	4b05      	ldr	r3, [pc, #20]	@ (8004840 <USB_DeactivateEndpoint+0x1b4>)
 800482a:	4013      	ands	r3, r2
 800482c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	4618      	mov	r0, r3
 8004832:	3714      	adds	r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	ec337800 	.word	0xec337800
 8004840:	eff37800 	.word	0xeff37800

08004844 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b08a      	sub	sp, #40	@ 0x28
 8004848:	af02      	add	r7, sp, #8
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	4613      	mov	r3, r2
 8004850:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	785b      	ldrb	r3, [r3, #1]
 8004860:	2b01      	cmp	r3, #1
 8004862:	f040 817f 	bne.w	8004b64 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d132      	bne.n	80048d4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	015a      	lsls	r2, r3, #5
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	4413      	add	r3, r2
 8004876:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	0151      	lsls	r1, r2, #5
 8004880:	69fa      	ldr	r2, [r7, #28]
 8004882:	440a      	add	r2, r1
 8004884:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004888:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800488c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004890:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	015a      	lsls	r2, r3, #5
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	4413      	add	r3, r2
 800489a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	0151      	lsls	r1, r2, #5
 80048a4:	69fa      	ldr	r2, [r7, #28]
 80048a6:	440a      	add	r2, r1
 80048a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80048b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	015a      	lsls	r2, r3, #5
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	0151      	lsls	r1, r2, #5
 80048c4:	69fa      	ldr	r2, [r7, #28]
 80048c6:	440a      	add	r2, r1
 80048c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048cc:	0cdb      	lsrs	r3, r3, #19
 80048ce:	04db      	lsls	r3, r3, #19
 80048d0:	6113      	str	r3, [r2, #16]
 80048d2:	e097      	b.n	8004a04 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	015a      	lsls	r2, r3, #5
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	4413      	add	r3, r2
 80048dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	0151      	lsls	r1, r2, #5
 80048e6:	69fa      	ldr	r2, [r7, #28]
 80048e8:	440a      	add	r2, r1
 80048ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ee:	0cdb      	lsrs	r3, r3, #19
 80048f0:	04db      	lsls	r3, r3, #19
 80048f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	015a      	lsls	r2, r3, #5
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	0151      	lsls	r1, r2, #5
 8004906:	69fa      	ldr	r2, [r7, #28]
 8004908:	440a      	add	r2, r1
 800490a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800490e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004912:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004916:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d11a      	bne.n	8004954 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	691a      	ldr	r2, [r3, #16]
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	429a      	cmp	r2, r3
 8004928:	d903      	bls.n	8004932 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	015a      	lsls	r2, r3, #5
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	4413      	add	r3, r2
 800493a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	0151      	lsls	r1, r2, #5
 8004944:	69fa      	ldr	r2, [r7, #28]
 8004946:	440a      	add	r2, r1
 8004948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800494c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004950:	6113      	str	r3, [r2, #16]
 8004952:	e044      	b.n	80049de <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	691a      	ldr	r2, [r3, #16]
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	4413      	add	r3, r2
 800495e:	1e5a      	subs	r2, r3, #1
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	015a      	lsls	r2, r3, #5
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	4413      	add	r3, r2
 8004972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004976:	691a      	ldr	r2, [r3, #16]
 8004978:	8afb      	ldrh	r3, [r7, #22]
 800497a:	04d9      	lsls	r1, r3, #19
 800497c:	4ba4      	ldr	r3, [pc, #656]	@ (8004c10 <USB_EPStartXfer+0x3cc>)
 800497e:	400b      	ands	r3, r1
 8004980:	69b9      	ldr	r1, [r7, #24]
 8004982:	0148      	lsls	r0, r1, #5
 8004984:	69f9      	ldr	r1, [r7, #28]
 8004986:	4401      	add	r1, r0
 8004988:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800498c:	4313      	orrs	r3, r2
 800498e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	791b      	ldrb	r3, [r3, #4]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d122      	bne.n	80049de <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	4413      	add	r3, r2
 80049a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	69ba      	ldr	r2, [r7, #24]
 80049a8:	0151      	lsls	r1, r2, #5
 80049aa:	69fa      	ldr	r2, [r7, #28]
 80049ac:	440a      	add	r2, r1
 80049ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049b2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80049b6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	015a      	lsls	r2, r3, #5
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	4413      	add	r3, r2
 80049c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049c4:	691a      	ldr	r2, [r3, #16]
 80049c6:	8afb      	ldrh	r3, [r7, #22]
 80049c8:	075b      	lsls	r3, r3, #29
 80049ca:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80049ce:	69b9      	ldr	r1, [r7, #24]
 80049d0:	0148      	lsls	r0, r1, #5
 80049d2:	69f9      	ldr	r1, [r7, #28]
 80049d4:	4401      	add	r1, r0
 80049d6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80049da:	4313      	orrs	r3, r2
 80049dc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	015a      	lsls	r2, r3, #5
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	4413      	add	r3, r2
 80049e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ea:	691a      	ldr	r2, [r3, #16]
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049f4:	69b9      	ldr	r1, [r7, #24]
 80049f6:	0148      	lsls	r0, r1, #5
 80049f8:	69f9      	ldr	r1, [r7, #28]
 80049fa:	4401      	add	r1, r0
 80049fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004a00:	4313      	orrs	r3, r2
 8004a02:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004a04:	79fb      	ldrb	r3, [r7, #7]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d14b      	bne.n	8004aa2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d009      	beq.n	8004a26 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	015a      	lsls	r2, r3, #5
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a1e:	461a      	mov	r2, r3
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	791b      	ldrb	r3, [r3, #4]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d128      	bne.n	8004a80 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d110      	bne.n	8004a60 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	015a      	lsls	r2, r3, #5
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	4413      	add	r3, r2
 8004a46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	0151      	lsls	r1, r2, #5
 8004a50:	69fa      	ldr	r2, [r7, #28]
 8004a52:	440a      	add	r2, r1
 8004a54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	e00f      	b.n	8004a80 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	015a      	lsls	r2, r3, #5
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	4413      	add	r3, r2
 8004a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	69ba      	ldr	r2, [r7, #24]
 8004a70:	0151      	lsls	r1, r2, #5
 8004a72:	69fa      	ldr	r2, [r7, #28]
 8004a74:	440a      	add	r2, r1
 8004a76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a7e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	0151      	lsls	r1, r2, #5
 8004a92:	69fa      	ldr	r2, [r7, #28]
 8004a94:	440a      	add	r2, r1
 8004a96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a9a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004a9e:	6013      	str	r3, [r2, #0]
 8004aa0:	e166      	b.n	8004d70 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	015a      	lsls	r2, r3, #5
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	0151      	lsls	r1, r2, #5
 8004ab4:	69fa      	ldr	r2, [r7, #28]
 8004ab6:	440a      	add	r2, r1
 8004ab8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004abc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004ac0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	791b      	ldrb	r3, [r3, #4]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d015      	beq.n	8004af6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	f000 814e 	beq.w	8004d70 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ada:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	f003 030f 	and.w	r3, r3, #15
 8004ae4:	2101      	movs	r1, #1
 8004ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aea:	69f9      	ldr	r1, [r7, #28]
 8004aec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004af0:	4313      	orrs	r3, r2
 8004af2:	634b      	str	r3, [r1, #52]	@ 0x34
 8004af4:	e13c      	b.n	8004d70 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d110      	bne.n	8004b28 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	015a      	lsls	r2, r3, #5
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	0151      	lsls	r1, r2, #5
 8004b18:	69fa      	ldr	r2, [r7, #28]
 8004b1a:	440a      	add	r2, r1
 8004b1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b24:	6013      	str	r3, [r2, #0]
 8004b26:	e00f      	b.n	8004b48 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	015a      	lsls	r2, r3, #5
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	4413      	add	r3, r2
 8004b30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	69ba      	ldr	r2, [r7, #24]
 8004b38:	0151      	lsls	r1, r2, #5
 8004b3a:	69fa      	ldr	r2, [r7, #28]
 8004b3c:	440a      	add	r2, r1
 8004b3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b46:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	68d9      	ldr	r1, [r3, #12]
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	781a      	ldrb	r2, [r3, #0]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	b298      	uxth	r0, r3
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 f9b9 	bl	8004ed4 <USB_WritePacket>
 8004b62:	e105      	b.n	8004d70 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	015a      	lsls	r2, r3, #5
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	0151      	lsls	r1, r2, #5
 8004b76:	69fa      	ldr	r2, [r7, #28]
 8004b78:	440a      	add	r2, r1
 8004b7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b7e:	0cdb      	lsrs	r3, r3, #19
 8004b80:	04db      	lsls	r3, r3, #19
 8004b82:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	015a      	lsls	r2, r3, #5
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	69ba      	ldr	r2, [r7, #24]
 8004b94:	0151      	lsls	r1, r2, #5
 8004b96:	69fa      	ldr	r2, [r7, #28]
 8004b98:	440a      	add	r2, r1
 8004b9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b9e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004ba2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004ba6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d132      	bne.n	8004c14 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	015a      	lsls	r2, r3, #5
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	4413      	add	r3, r2
 8004bce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bd2:	691a      	ldr	r2, [r3, #16]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bdc:	69b9      	ldr	r1, [r7, #24]
 8004bde:	0148      	lsls	r0, r1, #5
 8004be0:	69f9      	ldr	r1, [r7, #28]
 8004be2:	4401      	add	r1, r0
 8004be4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004be8:	4313      	orrs	r3, r2
 8004bea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	0151      	lsls	r1, r2, #5
 8004bfe:	69fa      	ldr	r2, [r7, #28]
 8004c00:	440a      	add	r2, r1
 8004c02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c0a:	6113      	str	r3, [r2, #16]
 8004c0c:	e062      	b.n	8004cd4 <USB_EPStartXfer+0x490>
 8004c0e:	bf00      	nop
 8004c10:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d123      	bne.n	8004c64 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	015a      	lsls	r2, r3, #5
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	4413      	add	r3, r2
 8004c24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c28:	691a      	ldr	r2, [r3, #16]
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c32:	69b9      	ldr	r1, [r7, #24]
 8004c34:	0148      	lsls	r0, r1, #5
 8004c36:	69f9      	ldr	r1, [r7, #28]
 8004c38:	4401      	add	r1, r0
 8004c3a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	015a      	lsls	r2, r3, #5
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	4413      	add	r3, r2
 8004c4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c4e:	691b      	ldr	r3, [r3, #16]
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	0151      	lsls	r1, r2, #5
 8004c54:	69fa      	ldr	r2, [r7, #28]
 8004c56:	440a      	add	r2, r1
 8004c58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c60:	6113      	str	r3, [r2, #16]
 8004c62:	e037      	b.n	8004cd4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	691a      	ldr	r2, [r3, #16]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	1e5a      	subs	r2, r3, #1
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c78:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	8afa      	ldrh	r2, [r7, #22]
 8004c80:	fb03 f202 	mul.w	r2, r3, r2
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	015a      	lsls	r2, r3, #5
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	4413      	add	r3, r2
 8004c90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c94:	691a      	ldr	r2, [r3, #16]
 8004c96:	8afb      	ldrh	r3, [r7, #22]
 8004c98:	04d9      	lsls	r1, r3, #19
 8004c9a:	4b38      	ldr	r3, [pc, #224]	@ (8004d7c <USB_EPStartXfer+0x538>)
 8004c9c:	400b      	ands	r3, r1
 8004c9e:	69b9      	ldr	r1, [r7, #24]
 8004ca0:	0148      	lsls	r0, r1, #5
 8004ca2:	69f9      	ldr	r1, [r7, #28]
 8004ca4:	4401      	add	r1, r0
 8004ca6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004caa:	4313      	orrs	r3, r2
 8004cac:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	015a      	lsls	r2, r3, #5
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cc4:	69b9      	ldr	r1, [r7, #24]
 8004cc6:	0148      	lsls	r0, r1, #5
 8004cc8:	69f9      	ldr	r1, [r7, #28]
 8004cca:	4401      	add	r1, r0
 8004ccc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004cd4:	79fb      	ldrb	r3, [r7, #7]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d10d      	bne.n	8004cf6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d009      	beq.n	8004cf6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	68d9      	ldr	r1, [r3, #12]
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	015a      	lsls	r2, r3, #5
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	4413      	add	r3, r2
 8004cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cf2:	460a      	mov	r2, r1
 8004cf4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	791b      	ldrb	r3, [r3, #4]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d128      	bne.n	8004d50 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d110      	bne.n	8004d30 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	015a      	lsls	r2, r3, #5
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	4413      	add	r3, r2
 8004d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	0151      	lsls	r1, r2, #5
 8004d20:	69fa      	ldr	r2, [r7, #28]
 8004d22:	440a      	add	r2, r1
 8004d24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	e00f      	b.n	8004d50 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	0151      	lsls	r1, r2, #5
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	440a      	add	r2, r1
 8004d46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d4e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	015a      	lsls	r2, r3, #5
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	4413      	add	r3, r2
 8004d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	0151      	lsls	r1, r2, #5
 8004d62:	69fa      	ldr	r2, [r7, #28]
 8004d64:	440a      	add	r2, r1
 8004d66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d6a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004d6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3720      	adds	r7, #32
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	1ff80000 	.word	0x1ff80000

08004d80 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b087      	sub	sp, #28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	785b      	ldrb	r3, [r3, #1]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d14a      	bne.n	8004e34 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	015a      	lsls	r2, r3, #5
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	4413      	add	r3, r2
 8004da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004db2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004db6:	f040 8086 	bne.w	8004ec6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	015a      	lsls	r2, r3, #5
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	683a      	ldr	r2, [r7, #0]
 8004dcc:	7812      	ldrb	r2, [r2, #0]
 8004dce:	0151      	lsls	r1, r2, #5
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	440a      	add	r2, r1
 8004dd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004dd8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ddc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	015a      	lsls	r2, r3, #5
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	4413      	add	r3, r2
 8004de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	683a      	ldr	r2, [r7, #0]
 8004df0:	7812      	ldrb	r2, [r2, #0]
 8004df2:	0151      	lsls	r1, r2, #5
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	440a      	add	r2, r1
 8004df8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004dfc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e00:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	3301      	adds	r3, #1
 8004e06:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d902      	bls.n	8004e18 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	75fb      	strb	r3, [r7, #23]
          break;
 8004e16:	e056      	b.n	8004ec6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e30:	d0e7      	beq.n	8004e02 <USB_EPStopXfer+0x82>
 8004e32:	e048      	b.n	8004ec6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	015a      	lsls	r2, r3, #5
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e4c:	d13b      	bne.n	8004ec6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	015a      	lsls	r2, r3, #5
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	4413      	add	r3, r2
 8004e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	683a      	ldr	r2, [r7, #0]
 8004e60:	7812      	ldrb	r2, [r2, #0]
 8004e62:	0151      	lsls	r1, r2, #5
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	440a      	add	r2, r1
 8004e68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004e70:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	7812      	ldrb	r2, [r2, #0]
 8004e86:	0151      	lsls	r1, r2, #5
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	440a      	add	r2, r1
 8004e8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d902      	bls.n	8004eac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	75fb      	strb	r3, [r7, #23]
          break;
 8004eaa:	e00c      	b.n	8004ec6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ec4:	d0e7      	beq.n	8004e96 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	371c      	adds	r7, #28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b089      	sub	sp, #36	@ 0x24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	4611      	mov	r1, r2
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	71fb      	strb	r3, [r7, #7]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004ef2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d123      	bne.n	8004f42 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004efa:	88bb      	ldrh	r3, [r7, #4]
 8004efc:	3303      	adds	r3, #3
 8004efe:	089b      	lsrs	r3, r3, #2
 8004f00:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004f02:	2300      	movs	r3, #0
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	e018      	b.n	8004f3a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004f08:	79fb      	ldrb	r3, [r7, #7]
 8004f0a:	031a      	lsls	r2, r3, #12
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f14:	461a      	mov	r2, r3
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	3301      	adds	r3, #1
 8004f20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	3301      	adds	r3, #1
 8004f26:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	3301      	adds	r3, #1
 8004f32:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	3301      	adds	r3, #1
 8004f38:	61bb      	str	r3, [r7, #24]
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d3e2      	bcc.n	8004f08 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3724      	adds	r7, #36	@ 0x24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b08b      	sub	sp, #44	@ 0x2c
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004f66:	88fb      	ldrh	r3, [r7, #6]
 8004f68:	089b      	lsrs	r3, r3, #2
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004f6e:	88fb      	ldrh	r3, [r7, #6]
 8004f70:	f003 0303 	and.w	r3, r3, #3
 8004f74:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004f76:	2300      	movs	r3, #0
 8004f78:	623b      	str	r3, [r7, #32]
 8004f7a:	e014      	b.n	8004fa6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	601a      	str	r2, [r3, #0]
    pDest++;
 8004f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	3301      	adds	r3, #1
 8004f92:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f96:	3301      	adds	r3, #1
 8004f98:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	623b      	str	r3, [r7, #32]
 8004fa6:	6a3a      	ldr	r2, [r7, #32]
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d3e6      	bcc.n	8004f7c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004fae:	8bfb      	ldrh	r3, [r7, #30]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d01e      	beq.n	8004ff2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f107 0310 	add.w	r3, r7, #16
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	00db      	lsls	r3, r3, #3
 8004fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	701a      	strb	r2, [r3, #0]
      i++;
 8004fda:	6a3b      	ldr	r3, [r7, #32]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	623b      	str	r3, [r7, #32]
      pDest++;
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004fe6:	8bfb      	ldrh	r3, [r7, #30]
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004fec:	8bfb      	ldrh	r3, [r7, #30]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1ea      	bne.n	8004fc8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	372c      	adds	r7, #44	@ 0x2c
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	785b      	ldrb	r3, [r3, #1]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d12c      	bne.n	8005076 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	015a      	lsls	r2, r3, #5
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4413      	add	r3, r2
 8005024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	db12      	blt.n	8005054 <USB_EPSetStall+0x54>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00f      	beq.n	8005054 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	015a      	lsls	r2, r3, #5
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	4413      	add	r3, r2
 800503c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	0151      	lsls	r1, r2, #5
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	440a      	add	r2, r1
 800504a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800504e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005052:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	015a      	lsls	r2, r3, #5
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	4413      	add	r3, r2
 800505c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	0151      	lsls	r1, r2, #5
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	440a      	add	r2, r1
 800506a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800506e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005072:	6013      	str	r3, [r2, #0]
 8005074:	e02b      	b.n	80050ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	015a      	lsls	r2, r3, #5
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	4413      	add	r3, r2
 800507e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2b00      	cmp	r3, #0
 8005086:	db12      	blt.n	80050ae <USB_EPSetStall+0xae>
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00f      	beq.n	80050ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	015a      	lsls	r2, r3, #5
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	4413      	add	r3, r2
 8005096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	0151      	lsls	r1, r2, #5
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	440a      	add	r2, r1
 80050a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80050ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	015a      	lsls	r2, r3, #5
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	4413      	add	r3, r2
 80050b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	0151      	lsls	r1, r2, #5
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	440a      	add	r2, r1
 80050c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80050cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	785b      	ldrb	r3, [r3, #1]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d128      	bne.n	800514a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	0151      	lsls	r1, r2, #5
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	440a      	add	r2, r1
 800510e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005112:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005116:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	791b      	ldrb	r3, [r3, #4]
 800511c:	2b03      	cmp	r3, #3
 800511e:	d003      	beq.n	8005128 <USB_EPClearStall+0x4c>
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	791b      	ldrb	r3, [r3, #4]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d138      	bne.n	800519a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	015a      	lsls	r2, r3, #5
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	4413      	add	r3, r2
 8005130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	0151      	lsls	r1, r2, #5
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	440a      	add	r2, r1
 800513e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005142:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005146:	6013      	str	r3, [r2, #0]
 8005148:	e027      	b.n	800519a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	4413      	add	r3, r2
 8005152:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	0151      	lsls	r1, r2, #5
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	440a      	add	r2, r1
 8005160:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005164:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005168:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	791b      	ldrb	r3, [r3, #4]
 800516e:	2b03      	cmp	r3, #3
 8005170:	d003      	beq.n	800517a <USB_EPClearStall+0x9e>
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	791b      	ldrb	r3, [r3, #4]
 8005176:	2b02      	cmp	r3, #2
 8005178:	d10f      	bne.n	800519a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	015a      	lsls	r2, r3, #5
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	4413      	add	r3, r2
 8005182:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	0151      	lsls	r1, r2, #5
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	440a      	add	r2, r1
 8005190:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005198:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3714      	adds	r7, #20
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051c6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80051ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	78fb      	ldrb	r3, [r7, #3]
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80051dc:	68f9      	ldr	r1, [r7, #12]
 80051de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051e2:	4313      	orrs	r3, r2
 80051e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800520e:	f023 0303 	bic.w	r3, r3, #3
 8005212:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005222:	f023 0302 	bic.w	r3, r3, #2
 8005226:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	3714      	adds	r7, #20
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005236:	b480      	push	{r7}
 8005238:	b085      	sub	sp, #20
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005250:	f023 0303 	bic.w	r3, r3, #3
 8005254:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005264:	f043 0302 	orr.w	r3, r3, #2
 8005268:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3714      	adds	r7, #20
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	4013      	ands	r3, r2
 800528e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005290:	68fb      	ldr	r3, [r7, #12]
}
 8005292:	4618      	mov	r0, r3
 8005294:	3714      	adds	r7, #20
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800529e:	b480      	push	{r7}
 80052a0:	b085      	sub	sp, #20
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ba:	69db      	ldr	r3, [r3, #28]
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	4013      	ands	r3, r2
 80052c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	0c1b      	lsrs	r3, r3, #16
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr

080052d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b085      	sub	sp, #20
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ee:	69db      	ldr	r3, [r3, #28]
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	4013      	ands	r3, r2
 80052f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	b29b      	uxth	r3, r3
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005306:	b480      	push	{r7}
 8005308:	b085      	sub	sp, #20
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
 800530e:	460b      	mov	r3, r1
 8005310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005316:	78fb      	ldrb	r3, [r7, #3]
 8005318:	015a      	lsls	r2, r3, #5
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	4413      	add	r3, r2
 800531e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	4013      	ands	r3, r2
 8005332:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005334:	68bb      	ldr	r3, [r7, #8]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005342:	b480      	push	{r7}
 8005344:	b087      	sub	sp, #28
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	460b      	mov	r3, r1
 800534c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005364:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005366:	78fb      	ldrb	r3, [r7, #3]
 8005368:	f003 030f 	and.w	r3, r3, #15
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	fa22 f303 	lsr.w	r3, r2, r3
 8005372:	01db      	lsls	r3, r3, #7
 8005374:	b2db      	uxtb	r3, r3
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800537c:	78fb      	ldrb	r3, [r7, #3]
 800537e:	015a      	lsls	r2, r3, #5
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	4413      	add	r3, r2
 8005384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	4013      	ands	r3, r2
 800538e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005390:	68bb      	ldr	r3, [r7, #8]
}
 8005392:	4618      	mov	r0, r3
 8005394:	371c      	adds	r7, #28
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr

0800539e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800539e:	b480      	push	{r7}
 80053a0:	b083      	sub	sp, #12
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	f003 0301 	and.w	r3, r3, #1
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	370c      	adds	r7, #12
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr

080053ba <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b085      	sub	sp, #20
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80053d8:	f023 0307 	bic.w	r3, r3, #7
 80053dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	460b      	mov	r3, r1
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	333c      	adds	r3, #60	@ 0x3c
 8005416:	3304      	adds	r3, #4
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	4a26      	ldr	r2, [pc, #152]	@ (80054b8 <USB_EP0_OutStart+0xb8>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d90a      	bls.n	800543a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005430:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005434:	d101      	bne.n	800543a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005436:	2300      	movs	r3, #0
 8005438:	e037      	b.n	80054aa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005440:	461a      	mov	r2, r3
 8005442:	2300      	movs	r3, #0
 8005444:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005454:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005458:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005468:	f043 0318 	orr.w	r3, r3, #24
 800546c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800547c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005480:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005482:	7afb      	ldrb	r3, [r7, #11]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d10f      	bne.n	80054a8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800548e:	461a      	mov	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054a2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80054a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	4f54300a 	.word	0x4f54300a

080054bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054c4:	2300      	movs	r3, #0
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	3301      	adds	r3, #1
 80054cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054d4:	d901      	bls.n	80054da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e022      	b.n	8005520 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	daf2      	bge.n	80054c8 <USB_CoreReset+0xc>

  count = 10U;
 80054e2:	230a      	movs	r3, #10
 80054e4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80054e6:	e002      	b.n	80054ee <USB_CoreReset+0x32>
  {
    count--;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	3b01      	subs	r3, #1
 80054ec:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1f9      	bne.n	80054e8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f043 0201 	orr.w	r2, r3, #1
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	3301      	adds	r3, #1
 8005504:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800550c:	d901      	bls.n	8005512 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e006      	b.n	8005520 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f003 0301 	and.w	r3, r3, #1
 800551a:	2b01      	cmp	r3, #1
 800551c:	d0f0      	beq.n	8005500 <USB_CoreReset+0x44>

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3714      	adds	r7, #20
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	460b      	mov	r3, r1
 8005536:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005538:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800553c:	f002 fe5a 	bl	80081f4 <USBD_static_malloc>
 8005540:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d109      	bne.n	800555c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	32b0      	adds	r2, #176	@ 0xb0
 8005552:	2100      	movs	r1, #0
 8005554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005558:	2302      	movs	r3, #2
 800555a:	e0d4      	b.n	8005706 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800555c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005560:	2100      	movs	r1, #0
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f002 ff12 	bl	800838c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	32b0      	adds	r2, #176	@ 0xb0
 8005572:	68f9      	ldr	r1, [r7, #12]
 8005574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	32b0      	adds	r2, #176	@ 0xb0
 8005582:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	7c1b      	ldrb	r3, [r3, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d138      	bne.n	8005606 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005594:	4b5e      	ldr	r3, [pc, #376]	@ (8005710 <USBD_CDC_Init+0x1e4>)
 8005596:	7819      	ldrb	r1, [r3, #0]
 8005598:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800559c:	2202      	movs	r2, #2
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f002 fd05 	bl	8007fae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80055a4:	4b5a      	ldr	r3, [pc, #360]	@ (8005710 <USBD_CDC_Init+0x1e4>)
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	f003 020f 	and.w	r2, r3, #15
 80055ac:	6879      	ldr	r1, [r7, #4]
 80055ae:	4613      	mov	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	4413      	add	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	440b      	add	r3, r1
 80055b8:	3323      	adds	r3, #35	@ 0x23
 80055ba:	2201      	movs	r2, #1
 80055bc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80055be:	4b55      	ldr	r3, [pc, #340]	@ (8005714 <USBD_CDC_Init+0x1e8>)
 80055c0:	7819      	ldrb	r1, [r3, #0]
 80055c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055c6:	2202      	movs	r2, #2
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f002 fcf0 	bl	8007fae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80055ce:	4b51      	ldr	r3, [pc, #324]	@ (8005714 <USBD_CDC_Init+0x1e8>)
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	f003 020f 	and.w	r2, r3, #15
 80055d6:	6879      	ldr	r1, [r7, #4]
 80055d8:	4613      	mov	r3, r2
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	4413      	add	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	440b      	add	r3, r1
 80055e2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80055e6:	2201      	movs	r2, #1
 80055e8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80055ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005718 <USBD_CDC_Init+0x1ec>)
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	f003 020f 	and.w	r2, r3, #15
 80055f2:	6879      	ldr	r1, [r7, #4]
 80055f4:	4613      	mov	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4413      	add	r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	440b      	add	r3, r1
 80055fe:	331c      	adds	r3, #28
 8005600:	2210      	movs	r2, #16
 8005602:	601a      	str	r2, [r3, #0]
 8005604:	e035      	b.n	8005672 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005606:	4b42      	ldr	r3, [pc, #264]	@ (8005710 <USBD_CDC_Init+0x1e4>)
 8005608:	7819      	ldrb	r1, [r3, #0]
 800560a:	2340      	movs	r3, #64	@ 0x40
 800560c:	2202      	movs	r2, #2
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f002 fccd 	bl	8007fae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005614:	4b3e      	ldr	r3, [pc, #248]	@ (8005710 <USBD_CDC_Init+0x1e4>)
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	f003 020f 	and.w	r2, r3, #15
 800561c:	6879      	ldr	r1, [r7, #4]
 800561e:	4613      	mov	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4413      	add	r3, r2
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	440b      	add	r3, r1
 8005628:	3323      	adds	r3, #35	@ 0x23
 800562a:	2201      	movs	r2, #1
 800562c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800562e:	4b39      	ldr	r3, [pc, #228]	@ (8005714 <USBD_CDC_Init+0x1e8>)
 8005630:	7819      	ldrb	r1, [r3, #0]
 8005632:	2340      	movs	r3, #64	@ 0x40
 8005634:	2202      	movs	r2, #2
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f002 fcb9 	bl	8007fae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800563c:	4b35      	ldr	r3, [pc, #212]	@ (8005714 <USBD_CDC_Init+0x1e8>)
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	f003 020f 	and.w	r2, r3, #15
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	4613      	mov	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	440b      	add	r3, r1
 8005650:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005654:	2201      	movs	r2, #1
 8005656:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005658:	4b2f      	ldr	r3, [pc, #188]	@ (8005718 <USBD_CDC_Init+0x1ec>)
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	f003 020f 	and.w	r2, r3, #15
 8005660:	6879      	ldr	r1, [r7, #4]
 8005662:	4613      	mov	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	4413      	add	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	440b      	add	r3, r1
 800566c:	331c      	adds	r3, #28
 800566e:	2210      	movs	r2, #16
 8005670:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005672:	4b29      	ldr	r3, [pc, #164]	@ (8005718 <USBD_CDC_Init+0x1ec>)
 8005674:	7819      	ldrb	r1, [r3, #0]
 8005676:	2308      	movs	r3, #8
 8005678:	2203      	movs	r2, #3
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f002 fc97 	bl	8007fae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005680:	4b25      	ldr	r3, [pc, #148]	@ (8005718 <USBD_CDC_Init+0x1ec>)
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	f003 020f 	and.w	r2, r3, #15
 8005688:	6879      	ldr	r1, [r7, #4]
 800568a:	4613      	mov	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4413      	add	r3, r2
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	440b      	add	r3, r1
 8005694:	3323      	adds	r3, #35	@ 0x23
 8005696:	2201      	movs	r2, #1
 8005698:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	33b0      	adds	r3, #176	@ 0xb0
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4413      	add	r3, r2
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d101      	bne.n	80056d4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80056d0:	2302      	movs	r3, #2
 80056d2:	e018      	b.n	8005706 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	7c1b      	ldrb	r3, [r3, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10a      	bne.n	80056f2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80056dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005714 <USBD_CDC_Init+0x1e8>)
 80056de:	7819      	ldrb	r1, [r3, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80056e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f002 fd4e 	bl	800818c <USBD_LL_PrepareReceive>
 80056f0:	e008      	b.n	8005704 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80056f2:	4b08      	ldr	r3, [pc, #32]	@ (8005714 <USBD_CDC_Init+0x1e8>)
 80056f4:	7819      	ldrb	r1, [r3, #0]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80056fc:	2340      	movs	r3, #64	@ 0x40
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f002 fd44 	bl	800818c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	200000ab 	.word	0x200000ab
 8005714:	200000ac 	.word	0x200000ac
 8005718:	200000ad 	.word	0x200000ad

0800571c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	460b      	mov	r3, r1
 8005726:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005728:	4b3a      	ldr	r3, [pc, #232]	@ (8005814 <USBD_CDC_DeInit+0xf8>)
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	4619      	mov	r1, r3
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f002 fc63 	bl	8007ffa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005734:	4b37      	ldr	r3, [pc, #220]	@ (8005814 <USBD_CDC_DeInit+0xf8>)
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	f003 020f 	and.w	r2, r3, #15
 800573c:	6879      	ldr	r1, [r7, #4]
 800573e:	4613      	mov	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4413      	add	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	440b      	add	r3, r1
 8005748:	3323      	adds	r3, #35	@ 0x23
 800574a:	2200      	movs	r2, #0
 800574c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800574e:	4b32      	ldr	r3, [pc, #200]	@ (8005818 <USBD_CDC_DeInit+0xfc>)
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	4619      	mov	r1, r3
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f002 fc50 	bl	8007ffa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800575a:	4b2f      	ldr	r3, [pc, #188]	@ (8005818 <USBD_CDC_DeInit+0xfc>)
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	f003 020f 	and.w	r2, r3, #15
 8005762:	6879      	ldr	r1, [r7, #4]
 8005764:	4613      	mov	r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	4413      	add	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	440b      	add	r3, r1
 800576e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005772:	2200      	movs	r2, #0
 8005774:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005776:	4b29      	ldr	r3, [pc, #164]	@ (800581c <USBD_CDC_DeInit+0x100>)
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	4619      	mov	r1, r3
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f002 fc3c 	bl	8007ffa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005782:	4b26      	ldr	r3, [pc, #152]	@ (800581c <USBD_CDC_DeInit+0x100>)
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	f003 020f 	and.w	r2, r3, #15
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	4613      	mov	r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4413      	add	r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	440b      	add	r3, r1
 8005796:	3323      	adds	r3, #35	@ 0x23
 8005798:	2200      	movs	r2, #0
 800579a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800579c:	4b1f      	ldr	r3, [pc, #124]	@ (800581c <USBD_CDC_DeInit+0x100>)
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	f003 020f 	and.w	r2, r3, #15
 80057a4:	6879      	ldr	r1, [r7, #4]
 80057a6:	4613      	mov	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4413      	add	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	440b      	add	r3, r1
 80057b0:	331c      	adds	r3, #28
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	32b0      	adds	r2, #176	@ 0xb0
 80057c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d01f      	beq.n	8005808 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	33b0      	adds	r3, #176	@ 0xb0
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	4413      	add	r3, r2
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	32b0      	adds	r2, #176	@ 0xb0
 80057e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f002 fd10 	bl	8008210 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	32b0      	adds	r2, #176	@ 0xb0
 80057fa:	2100      	movs	r1, #0
 80057fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	200000ab 	.word	0x200000ab
 8005818:	200000ac 	.word	0x200000ac
 800581c:	200000ad 	.word	0x200000ad

08005820 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	32b0      	adds	r2, #176	@ 0xb0
 8005834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005838:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800583a:	2300      	movs	r3, #0
 800583c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800583e:	2300      	movs	r3, #0
 8005840:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005842:	2300      	movs	r3, #0
 8005844:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800584c:	2303      	movs	r3, #3
 800584e:	e0bf      	b.n	80059d0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005858:	2b00      	cmp	r3, #0
 800585a:	d050      	beq.n	80058fe <USBD_CDC_Setup+0xde>
 800585c:	2b20      	cmp	r3, #32
 800585e:	f040 80af 	bne.w	80059c0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	88db      	ldrh	r3, [r3, #6]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d03a      	beq.n	80058e0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	b25b      	sxtb	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	da1b      	bge.n	80058ac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	33b0      	adds	r3, #176	@ 0xb0
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	4413      	add	r3, r2
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800588a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800588c:	683a      	ldr	r2, [r7, #0]
 800588e:	88d2      	ldrh	r2, [r2, #6]
 8005890:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	88db      	ldrh	r3, [r3, #6]
 8005896:	2b07      	cmp	r3, #7
 8005898:	bf28      	it	cs
 800589a:	2307      	movcs	r3, #7
 800589c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	89fa      	ldrh	r2, [r7, #14]
 80058a2:	4619      	mov	r1, r3
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f001 fda9 	bl	80073fc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80058aa:	e090      	b.n	80059ce <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	785a      	ldrb	r2, [r3, #1]
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	88db      	ldrh	r3, [r3, #6]
 80058ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80058bc:	d803      	bhi.n	80058c6 <USBD_CDC_Setup+0xa6>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	88db      	ldrh	r3, [r3, #6]
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	e000      	b.n	80058c8 <USBD_CDC_Setup+0xa8>
 80058c6:	2240      	movs	r2, #64	@ 0x40
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80058ce:	6939      	ldr	r1, [r7, #16]
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80058d6:	461a      	mov	r2, r3
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f001 fdbe 	bl	800745a <USBD_CtlPrepareRx>
      break;
 80058de:	e076      	b.n	80059ce <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	33b0      	adds	r3, #176	@ 0xb0
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4413      	add	r3, r2
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	683a      	ldr	r2, [r7, #0]
 80058f4:	7850      	ldrb	r0, [r2, #1]
 80058f6:	2200      	movs	r2, #0
 80058f8:	6839      	ldr	r1, [r7, #0]
 80058fa:	4798      	blx	r3
      break;
 80058fc:	e067      	b.n	80059ce <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	785b      	ldrb	r3, [r3, #1]
 8005902:	2b0b      	cmp	r3, #11
 8005904:	d851      	bhi.n	80059aa <USBD_CDC_Setup+0x18a>
 8005906:	a201      	add	r2, pc, #4	@ (adr r2, 800590c <USBD_CDC_Setup+0xec>)
 8005908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590c:	0800593d 	.word	0x0800593d
 8005910:	080059b9 	.word	0x080059b9
 8005914:	080059ab 	.word	0x080059ab
 8005918:	080059ab 	.word	0x080059ab
 800591c:	080059ab 	.word	0x080059ab
 8005920:	080059ab 	.word	0x080059ab
 8005924:	080059ab 	.word	0x080059ab
 8005928:	080059ab 	.word	0x080059ab
 800592c:	080059ab 	.word	0x080059ab
 8005930:	080059ab 	.word	0x080059ab
 8005934:	08005967 	.word	0x08005967
 8005938:	08005991 	.word	0x08005991
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b03      	cmp	r3, #3
 8005946:	d107      	bne.n	8005958 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005948:	f107 030a 	add.w	r3, r7, #10
 800594c:	2202      	movs	r2, #2
 800594e:	4619      	mov	r1, r3
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f001 fd53 	bl	80073fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005956:	e032      	b.n	80059be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005958:	6839      	ldr	r1, [r7, #0]
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f001 fcd1 	bl	8007302 <USBD_CtlError>
            ret = USBD_FAIL;
 8005960:	2303      	movs	r3, #3
 8005962:	75fb      	strb	r3, [r7, #23]
          break;
 8005964:	e02b      	b.n	80059be <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b03      	cmp	r3, #3
 8005970:	d107      	bne.n	8005982 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005972:	f107 030d 	add.w	r3, r7, #13
 8005976:	2201      	movs	r2, #1
 8005978:	4619      	mov	r1, r3
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f001 fd3e 	bl	80073fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005980:	e01d      	b.n	80059be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005982:	6839      	ldr	r1, [r7, #0]
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f001 fcbc 	bl	8007302 <USBD_CtlError>
            ret = USBD_FAIL;
 800598a:	2303      	movs	r3, #3
 800598c:	75fb      	strb	r3, [r7, #23]
          break;
 800598e:	e016      	b.n	80059be <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b03      	cmp	r3, #3
 800599a:	d00f      	beq.n	80059bc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800599c:	6839      	ldr	r1, [r7, #0]
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f001 fcaf 	bl	8007302 <USBD_CtlError>
            ret = USBD_FAIL;
 80059a4:	2303      	movs	r3, #3
 80059a6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80059a8:	e008      	b.n	80059bc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80059aa:	6839      	ldr	r1, [r7, #0]
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f001 fca8 	bl	8007302 <USBD_CtlError>
          ret = USBD_FAIL;
 80059b2:	2303      	movs	r3, #3
 80059b4:	75fb      	strb	r3, [r7, #23]
          break;
 80059b6:	e002      	b.n	80059be <USBD_CDC_Setup+0x19e>
          break;
 80059b8:	bf00      	nop
 80059ba:	e008      	b.n	80059ce <USBD_CDC_Setup+0x1ae>
          break;
 80059bc:	bf00      	nop
      }
      break;
 80059be:	e006      	b.n	80059ce <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80059c0:	6839      	ldr	r1, [r7, #0]
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f001 fc9d 	bl	8007302 <USBD_CtlError>
      ret = USBD_FAIL;
 80059c8:	2303      	movs	r3, #3
 80059ca:	75fb      	strb	r3, [r7, #23]
      break;
 80059cc:	bf00      	nop
  }

  return (uint8_t)ret;
 80059ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3718      	adds	r7, #24
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	460b      	mov	r3, r1
 80059e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80059ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	32b0      	adds	r2, #176	@ 0xb0
 80059f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e065      	b.n	8005ace <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	32b0      	adds	r2, #176	@ 0xb0
 8005a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a10:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005a12:	78fb      	ldrb	r3, [r7, #3]
 8005a14:	f003 020f 	and.w	r2, r3, #15
 8005a18:	6879      	ldr	r1, [r7, #4]
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4413      	add	r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	440b      	add	r3, r1
 8005a24:	3314      	adds	r3, #20
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d02f      	beq.n	8005a8c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005a2c:	78fb      	ldrb	r3, [r7, #3]
 8005a2e:	f003 020f 	and.w	r2, r3, #15
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	4613      	mov	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4413      	add	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	440b      	add	r3, r1
 8005a3e:	3314      	adds	r3, #20
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	78fb      	ldrb	r3, [r7, #3]
 8005a44:	f003 010f 	and.w	r1, r3, #15
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	00db      	lsls	r3, r3, #3
 8005a4e:	440b      	add	r3, r1
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4403      	add	r3, r0
 8005a54:	331c      	adds	r3, #28
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	fbb2 f1f3 	udiv	r1, r2, r3
 8005a5c:	fb01 f303 	mul.w	r3, r1, r3
 8005a60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d112      	bne.n	8005a8c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005a66:	78fb      	ldrb	r3, [r7, #3]
 8005a68:	f003 020f 	and.w	r2, r3, #15
 8005a6c:	6879      	ldr	r1, [r7, #4]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	440b      	add	r3, r1
 8005a78:	3314      	adds	r3, #20
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005a7e:	78f9      	ldrb	r1, [r7, #3]
 8005a80:	2300      	movs	r3, #0
 8005a82:	2200      	movs	r2, #0
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f002 fb60 	bl	800814a <USBD_LL_Transmit>
 8005a8a:	e01f      	b.n	8005acc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	33b0      	adds	r3, #176	@ 0xb0
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	4413      	add	r3, r2
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d010      	beq.n	8005acc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	33b0      	adds	r3, #176	@ 0xb0
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	4413      	add	r3, r2
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005ac2:	68ba      	ldr	r2, [r7, #8]
 8005ac4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005ac8:	78fa      	ldrb	r2, [r7, #3]
 8005aca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3710      	adds	r7, #16
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b084      	sub	sp, #16
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	460b      	mov	r3, r1
 8005ae0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	32b0      	adds	r2, #176	@ 0xb0
 8005aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005af0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	32b0      	adds	r2, #176	@ 0xb0
 8005afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e01a      	b.n	8005b3e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005b08:	78fb      	ldrb	r3, [r7, #3]
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f002 fb5e 	bl	80081ce <USBD_LL_GetRxDataSize>
 8005b12:	4602      	mov	r2, r0
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	33b0      	adds	r3, #176	@ 0xb0
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4413      	add	r3, r2
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005b38:	4611      	mov	r1, r2
 8005b3a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b084      	sub	sp, #16
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	32b0      	adds	r2, #176	@ 0xb0
 8005b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b5c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e024      	b.n	8005bb2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	33b0      	adds	r3, #176	@ 0xb0
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d019      	beq.n	8005bb0 <USBD_CDC_EP0_RxReady+0x6a>
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005b82:	2bff      	cmp	r3, #255	@ 0xff
 8005b84:	d014      	beq.n	8005bb0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	33b0      	adds	r3, #176	@ 0xb0
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005b9e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005ba6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	22ff      	movs	r2, #255	@ 0xff
 8005bac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
	...

08005bbc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005bc4:	2182      	movs	r1, #130	@ 0x82
 8005bc6:	4818      	ldr	r0, [pc, #96]	@ (8005c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005bc8:	f000 fd62 	bl	8006690 <USBD_GetEpDesc>
 8005bcc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005bce:	2101      	movs	r1, #1
 8005bd0:	4815      	ldr	r0, [pc, #84]	@ (8005c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005bd2:	f000 fd5d 	bl	8006690 <USBD_GetEpDesc>
 8005bd6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005bd8:	2181      	movs	r1, #129	@ 0x81
 8005bda:	4813      	ldr	r0, [pc, #76]	@ (8005c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005bdc:	f000 fd58 	bl	8006690 <USBD_GetEpDesc>
 8005be0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d002      	beq.n	8005bee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	2210      	movs	r2, #16
 8005bec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d006      	beq.n	8005c02 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bfc:	711a      	strb	r2, [r3, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d006      	beq.n	8005c16 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c10:	711a      	strb	r2, [r3, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2243      	movs	r2, #67	@ 0x43
 8005c1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005c1c:	4b02      	ldr	r3, [pc, #8]	@ (8005c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3718      	adds	r7, #24
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	20000068 	.word	0x20000068

08005c2c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005c34:	2182      	movs	r1, #130	@ 0x82
 8005c36:	4818      	ldr	r0, [pc, #96]	@ (8005c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005c38:	f000 fd2a 	bl	8006690 <USBD_GetEpDesc>
 8005c3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005c3e:	2101      	movs	r1, #1
 8005c40:	4815      	ldr	r0, [pc, #84]	@ (8005c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005c42:	f000 fd25 	bl	8006690 <USBD_GetEpDesc>
 8005c46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005c48:	2181      	movs	r1, #129	@ 0x81
 8005c4a:	4813      	ldr	r0, [pc, #76]	@ (8005c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005c4c:	f000 fd20 	bl	8006690 <USBD_GetEpDesc>
 8005c50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	2210      	movs	r2, #16
 8005c5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d006      	beq.n	8005c72 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	2200      	movs	r2, #0
 8005c68:	711a      	strb	r2, [r3, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f042 0202 	orr.w	r2, r2, #2
 8005c70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d006      	beq.n	8005c86 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	711a      	strb	r2, [r3, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f042 0202 	orr.w	r2, r2, #2
 8005c84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2243      	movs	r2, #67	@ 0x43
 8005c8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005c8c:	4b02      	ldr	r3, [pc, #8]	@ (8005c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3718      	adds	r7, #24
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	20000068 	.word	0x20000068

08005c9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b086      	sub	sp, #24
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005ca4:	2182      	movs	r1, #130	@ 0x82
 8005ca6:	4818      	ldr	r0, [pc, #96]	@ (8005d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ca8:	f000 fcf2 	bl	8006690 <USBD_GetEpDesc>
 8005cac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005cae:	2101      	movs	r1, #1
 8005cb0:	4815      	ldr	r0, [pc, #84]	@ (8005d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005cb2:	f000 fced 	bl	8006690 <USBD_GetEpDesc>
 8005cb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005cb8:	2181      	movs	r1, #129	@ 0x81
 8005cba:	4813      	ldr	r0, [pc, #76]	@ (8005d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005cbc:	f000 fce8 	bl	8006690 <USBD_GetEpDesc>
 8005cc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d002      	beq.n	8005cce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	2210      	movs	r2, #16
 8005ccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d006      	beq.n	8005ce2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cdc:	711a      	strb	r2, [r3, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d006      	beq.n	8005cf6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cf0:	711a      	strb	r2, [r3, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2243      	movs	r2, #67	@ 0x43
 8005cfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005cfc:	4b02      	ldr	r3, [pc, #8]	@ (8005d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3718      	adds	r7, #24
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	20000068 	.word	0x20000068

08005d0c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	220a      	movs	r2, #10
 8005d18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005d1a:	4b03      	ldr	r3, [pc, #12]	@ (8005d28 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	20000024 	.word	0x20000024

08005d2c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d101      	bne.n	8005d40 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e009      	b.n	8005d54 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	33b0      	adds	r3, #176	@ 0xb0
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	4413      	add	r3, r2
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b087      	sub	sp, #28
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	32b0      	adds	r2, #176	@ 0xb0
 8005d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d7a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e008      	b.n	8005d98 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	371c      	adds	r7, #28
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	32b0      	adds	r2, #176	@ 0xb0
 8005db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dbc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d101      	bne.n	8005dc8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e004      	b.n	8005dd2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3714      	adds	r7, #20
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
	...

08005de0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	32b0      	adds	r2, #176	@ 0xb0
 8005df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005df6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e025      	b.n	8005e52 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d11f      	bne.n	8005e50 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005e18:	4b10      	ldr	r3, [pc, #64]	@ (8005e5c <USBD_CDC_TransmitPacket+0x7c>)
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	f003 020f 	and.w	r2, r3, #15
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4403      	add	r3, r0
 8005e32:	3314      	adds	r3, #20
 8005e34:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8005e36:	4b09      	ldr	r3, [pc, #36]	@ (8005e5c <USBD_CDC_TransmitPacket+0x7c>)
 8005e38:	7819      	ldrb	r1, [r3, #0]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f002 f97f 	bl	800814a <USBD_LL_Transmit>

    ret = USBD_OK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	200000ab 	.word	0x200000ab

08005e60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	32b0      	adds	r2, #176	@ 0xb0
 8005e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e76:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	32b0      	adds	r2, #176	@ 0xb0
 8005e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e018      	b.n	8005ec0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	7c1b      	ldrb	r3, [r3, #16]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10a      	bne.n	8005eac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005e96:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec8 <USBD_CDC_ReceivePacket+0x68>)
 8005e98:	7819      	ldrb	r1, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005ea0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f002 f971 	bl	800818c <USBD_LL_PrepareReceive>
 8005eaa:	e008      	b.n	8005ebe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005eac:	4b06      	ldr	r3, [pc, #24]	@ (8005ec8 <USBD_CDC_ReceivePacket+0x68>)
 8005eae:	7819      	ldrb	r1, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005eb6:	2340      	movs	r3, #64	@ 0x40
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f002 f967 	bl	800818c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	200000ac 	.word	0x200000ac

08005ecc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d101      	bne.n	8005ee4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e01f      	b.n	8005f24 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	68ba      	ldr	r2, [r7, #8]
 8005f06:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	79fa      	ldrb	r2, [r7, #7]
 8005f16:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f001 ffe1 	bl	8007ee0 <USBD_LL_Init>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3718      	adds	r7, #24
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005f36:	2300      	movs	r3, #0
 8005f38:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e025      	b.n	8005f90 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	683a      	ldr	r2, [r7, #0]
 8005f48:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	32ae      	adds	r2, #174	@ 0xae
 8005f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00f      	beq.n	8005f80 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	32ae      	adds	r2, #174	@ 0xae
 8005f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f70:	f107 020e 	add.w	r2, r7, #14
 8005f74:	4610      	mov	r0, r2
 8005f76:	4798      	blx	r3
 8005f78:	4602      	mov	r2, r0
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005f86:	1c5a      	adds	r2, r3, #1
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f001 ffe9 	bl	8007f78 <USBD_LL_Start>
 8005fa6:	4603      	mov	r3, r0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005fb8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	370c      	adds	r7, #12
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr

08005fc6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b084      	sub	sp, #16
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
 8005fce:	460b      	mov	r3, r1
 8005fd0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d009      	beq.n	8005ff4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	78fa      	ldrb	r2, [r7, #3]
 8005fea:	4611      	mov	r1, r2
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	4798      	blx	r3
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
 8006006:	460b      	mov	r3, r1
 8006008:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	78fa      	ldrb	r2, [r7, #3]
 8006018:	4611      	mov	r1, r2
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	4798      	blx	r3
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d001      	beq.n	8006028 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006024:	2303      	movs	r3, #3
 8006026:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006028:	7bfb      	ldrb	r3, [r7, #15]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b084      	sub	sp, #16
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
 800603a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006042:	6839      	ldr	r1, [r7, #0]
 8006044:	4618      	mov	r0, r3
 8006046:	f001 f922 	bl	800728e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2201      	movs	r2, #1
 800604e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006058:	461a      	mov	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006066:	f003 031f 	and.w	r3, r3, #31
 800606a:	2b02      	cmp	r3, #2
 800606c:	d01a      	beq.n	80060a4 <USBD_LL_SetupStage+0x72>
 800606e:	2b02      	cmp	r3, #2
 8006070:	d822      	bhi.n	80060b8 <USBD_LL_SetupStage+0x86>
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <USBD_LL_SetupStage+0x4a>
 8006076:	2b01      	cmp	r3, #1
 8006078:	d00a      	beq.n	8006090 <USBD_LL_SetupStage+0x5e>
 800607a:	e01d      	b.n	80060b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006082:	4619      	mov	r1, r3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fb77 	bl	8006778 <USBD_StdDevReq>
 800608a:	4603      	mov	r3, r0
 800608c:	73fb      	strb	r3, [r7, #15]
      break;
 800608e:	e020      	b.n	80060d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006096:	4619      	mov	r1, r3
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f000 fbdf 	bl	800685c <USBD_StdItfReq>
 800609e:	4603      	mov	r3, r0
 80060a0:	73fb      	strb	r3, [r7, #15]
      break;
 80060a2:	e016      	b.n	80060d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80060aa:	4619      	mov	r1, r3
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 fc41 	bl	8006934 <USBD_StdEPReq>
 80060b2:	4603      	mov	r3, r0
 80060b4:	73fb      	strb	r3, [r7, #15]
      break;
 80060b6:	e00c      	b.n	80060d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80060be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	4619      	mov	r1, r3
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f001 ffb6 	bl	8008038 <USBD_LL_StallEP>
 80060cc:	4603      	mov	r3, r0
 80060ce:	73fb      	strb	r3, [r7, #15]
      break;
 80060d0:	bf00      	nop
  }

  return ret;
 80060d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b086      	sub	sp, #24
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	460b      	mov	r3, r1
 80060e6:	607a      	str	r2, [r7, #4]
 80060e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80060ea:	2300      	movs	r3, #0
 80060ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80060ee:	7afb      	ldrb	r3, [r7, #11]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d177      	bne.n	80061e4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80060fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006102:	2b03      	cmp	r3, #3
 8006104:	f040 80a1 	bne.w	800624a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	8992      	ldrh	r2, [r2, #12]
 8006110:	4293      	cmp	r3, r2
 8006112:	d91c      	bls.n	800614e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	8992      	ldrh	r2, [r2, #12]
 800611c:	1a9a      	subs	r2, r3, r2
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	8992      	ldrh	r2, [r2, #12]
 800612a:	441a      	add	r2, r3
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	6919      	ldr	r1, [r3, #16]
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	899b      	ldrh	r3, [r3, #12]
 8006138:	461a      	mov	r2, r3
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	4293      	cmp	r3, r2
 8006140:	bf38      	it	cc
 8006142:	4613      	movcc	r3, r2
 8006144:	461a      	mov	r2, r3
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f001 f9a8 	bl	800749c <USBD_CtlContinueRx>
 800614c:	e07d      	b.n	800624a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006154:	f003 031f 	and.w	r3, r3, #31
 8006158:	2b02      	cmp	r3, #2
 800615a:	d014      	beq.n	8006186 <USBD_LL_DataOutStage+0xaa>
 800615c:	2b02      	cmp	r3, #2
 800615e:	d81d      	bhi.n	800619c <USBD_LL_DataOutStage+0xc0>
 8006160:	2b00      	cmp	r3, #0
 8006162:	d002      	beq.n	800616a <USBD_LL_DataOutStage+0x8e>
 8006164:	2b01      	cmp	r3, #1
 8006166:	d003      	beq.n	8006170 <USBD_LL_DataOutStage+0x94>
 8006168:	e018      	b.n	800619c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800616a:	2300      	movs	r3, #0
 800616c:	75bb      	strb	r3, [r7, #22]
            break;
 800616e:	e018      	b.n	80061a2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006176:	b2db      	uxtb	r3, r3
 8006178:	4619      	mov	r1, r3
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f000 fa6e 	bl	800665c <USBD_CoreFindIF>
 8006180:	4603      	mov	r3, r0
 8006182:	75bb      	strb	r3, [r7, #22]
            break;
 8006184:	e00d      	b.n	80061a2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800618c:	b2db      	uxtb	r3, r3
 800618e:	4619      	mov	r1, r3
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f000 fa70 	bl	8006676 <USBD_CoreFindEP>
 8006196:	4603      	mov	r3, r0
 8006198:	75bb      	strb	r3, [r7, #22]
            break;
 800619a:	e002      	b.n	80061a2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800619c:	2300      	movs	r3, #0
 800619e:	75bb      	strb	r3, [r7, #22]
            break;
 80061a0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80061a2:	7dbb      	ldrb	r3, [r7, #22]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d119      	bne.n	80061dc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b03      	cmp	r3, #3
 80061b2:	d113      	bne.n	80061dc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80061b4:	7dba      	ldrb	r2, [r7, #22]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	32ae      	adds	r2, #174	@ 0xae
 80061ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d00b      	beq.n	80061dc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80061c4:	7dba      	ldrb	r2, [r7, #22]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80061cc:	7dba      	ldrb	r2, [r7, #22]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	32ae      	adds	r2, #174	@ 0xae
 80061d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f001 f96e 	bl	80074be <USBD_CtlSendStatus>
 80061e2:	e032      	b.n	800624a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80061e4:	7afb      	ldrb	r3, [r7, #11]
 80061e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	4619      	mov	r1, r3
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f000 fa41 	bl	8006676 <USBD_CoreFindEP>
 80061f4:	4603      	mov	r3, r0
 80061f6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80061f8:	7dbb      	ldrb	r3, [r7, #22]
 80061fa:	2bff      	cmp	r3, #255	@ 0xff
 80061fc:	d025      	beq.n	800624a <USBD_LL_DataOutStage+0x16e>
 80061fe:	7dbb      	ldrb	r3, [r7, #22]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d122      	bne.n	800624a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800620a:	b2db      	uxtb	r3, r3
 800620c:	2b03      	cmp	r3, #3
 800620e:	d117      	bne.n	8006240 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006210:	7dba      	ldrb	r2, [r7, #22]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	32ae      	adds	r2, #174	@ 0xae
 8006216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00f      	beq.n	8006240 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006220:	7dba      	ldrb	r2, [r7, #22]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006228:	7dba      	ldrb	r2, [r7, #22]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	32ae      	adds	r2, #174	@ 0xae
 800622e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	7afa      	ldrb	r2, [r7, #11]
 8006236:	4611      	mov	r1, r2
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	4798      	blx	r3
 800623c:	4603      	mov	r3, r0
 800623e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006240:	7dfb      	ldrb	r3, [r7, #23]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d001      	beq.n	800624a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006246:	7dfb      	ldrb	r3, [r7, #23]
 8006248:	e000      	b.n	800624c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3718      	adds	r7, #24
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	460b      	mov	r3, r1
 800625e:	607a      	str	r2, [r7, #4]
 8006260:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006262:	7afb      	ldrb	r3, [r7, #11]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d178      	bne.n	800635a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	3314      	adds	r3, #20
 800626c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006274:	2b02      	cmp	r3, #2
 8006276:	d163      	bne.n	8006340 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	8992      	ldrh	r2, [r2, #12]
 8006280:	4293      	cmp	r3, r2
 8006282:	d91c      	bls.n	80062be <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	8992      	ldrh	r2, [r2, #12]
 800628c:	1a9a      	subs	r2, r3, r2
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	8992      	ldrh	r2, [r2, #12]
 800629a:	441a      	add	r2, r3
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	6919      	ldr	r1, [r3, #16]
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	461a      	mov	r2, r3
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f001 f8c4 	bl	8007438 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80062b0:	2300      	movs	r3, #0
 80062b2:	2200      	movs	r2, #0
 80062b4:	2100      	movs	r1, #0
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f001 ff68 	bl	800818c <USBD_LL_PrepareReceive>
 80062bc:	e040      	b.n	8006340 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	899b      	ldrh	r3, [r3, #12]
 80062c2:	461a      	mov	r2, r3
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d11c      	bne.n	8006306 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d316      	bcc.n	8006306 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d20f      	bcs.n	8006306 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80062e6:	2200      	movs	r2, #0
 80062e8:	2100      	movs	r1, #0
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f001 f8a4 	bl	8007438 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80062f8:	2300      	movs	r3, #0
 80062fa:	2200      	movs	r2, #0
 80062fc:	2100      	movs	r1, #0
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f001 ff44 	bl	800818c <USBD_LL_PrepareReceive>
 8006304:	e01c      	b.n	8006340 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b03      	cmp	r3, #3
 8006310:	d10f      	bne.n	8006332 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d009      	beq.n	8006332 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006332:	2180      	movs	r1, #128	@ 0x80
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f001 fe7f 	bl	8008038 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f001 f8d2 	bl	80074e4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d03a      	beq.n	80063c0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f7ff fe30 	bl	8005fb0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006358:	e032      	b.n	80063c0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800635a:	7afb      	ldrb	r3, [r7, #11]
 800635c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006360:	b2db      	uxtb	r3, r3
 8006362:	4619      	mov	r1, r3
 8006364:	68f8      	ldr	r0, [r7, #12]
 8006366:	f000 f986 	bl	8006676 <USBD_CoreFindEP>
 800636a:	4603      	mov	r3, r0
 800636c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800636e:	7dfb      	ldrb	r3, [r7, #23]
 8006370:	2bff      	cmp	r3, #255	@ 0xff
 8006372:	d025      	beq.n	80063c0 <USBD_LL_DataInStage+0x16c>
 8006374:	7dfb      	ldrb	r3, [r7, #23]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d122      	bne.n	80063c0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b03      	cmp	r3, #3
 8006384:	d11c      	bne.n	80063c0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006386:	7dfa      	ldrb	r2, [r7, #23]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	32ae      	adds	r2, #174	@ 0xae
 800638c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d014      	beq.n	80063c0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8006396:	7dfa      	ldrb	r2, [r7, #23]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800639e:	7dfa      	ldrb	r2, [r7, #23]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	32ae      	adds	r2, #174	@ 0xae
 80063a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	7afa      	ldrb	r2, [r7, #11]
 80063ac:	4611      	mov	r1, r2
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	4798      	blx	r3
 80063b2:	4603      	mov	r3, r0
 80063b4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80063b6:	7dbb      	ldrb	r3, [r7, #22]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80063bc:	7dbb      	ldrb	r3, [r7, #22]
 80063be:	e000      	b.n	80063c2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3718      	adds	r7, #24
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b084      	sub	sp, #16
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80063d2:	2300      	movs	r3, #0
 80063d4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006402:	2b00      	cmp	r3, #0
 8006404:	d014      	beq.n	8006430 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00e      	beq.n	8006430 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	6852      	ldr	r2, [r2, #4]
 800641e:	b2d2      	uxtb	r2, r2
 8006420:	4611      	mov	r1, r2
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	4798      	blx	r3
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800642c:	2303      	movs	r3, #3
 800642e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006430:	2340      	movs	r3, #64	@ 0x40
 8006432:	2200      	movs	r2, #0
 8006434:	2100      	movs	r1, #0
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f001 fdb9 	bl	8007fae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2240      	movs	r2, #64	@ 0x40
 8006448:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800644c:	2340      	movs	r3, #64	@ 0x40
 800644e:	2200      	movs	r2, #0
 8006450:	2180      	movs	r1, #128	@ 0x80
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f001 fdab 	bl	8007fae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2240      	movs	r2, #64	@ 0x40
 8006464:	841a      	strh	r2, [r3, #32]

  return ret;
 8006466:	7bfb      	ldrb	r3, [r7, #15]
}
 8006468:	4618      	mov	r0, r3
 800646a:	3710      	adds	r7, #16
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	460b      	mov	r3, r1
 800647a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	78fa      	ldrb	r2, [r7, #3]
 8006480:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b04      	cmp	r3, #4
 80064a2:	d006      	beq.n	80064b2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064aa:	b2da      	uxtb	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2204      	movs	r2, #4
 80064b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	370c      	adds	r7, #12
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b04      	cmp	r3, #4
 80064da:	d106      	bne.n	80064ea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80064e2:	b2da      	uxtb	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2b03      	cmp	r3, #3
 800650a:	d110      	bne.n	800652e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00b      	beq.n	800652e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d005      	beq.n	800652e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006528:	69db      	ldr	r3, [r3, #28]
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3708      	adds	r7, #8
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b082      	sub	sp, #8
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	460b      	mov	r3, r1
 8006542:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	32ae      	adds	r2, #174	@ 0xae
 800654e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006556:	2303      	movs	r3, #3
 8006558:	e01c      	b.n	8006594 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b03      	cmp	r3, #3
 8006564:	d115      	bne.n	8006592 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	32ae      	adds	r2, #174	@ 0xae
 8006570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00b      	beq.n	8006592 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	32ae      	adds	r2, #174	@ 0xae
 8006584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	78fa      	ldrb	r2, [r7, #3]
 800658c:	4611      	mov	r1, r2
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3708      	adds	r7, #8
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}

0800659c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	460b      	mov	r3, r1
 80065a6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	32ae      	adds	r2, #174	@ 0xae
 80065b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e01c      	b.n	80065f8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b03      	cmp	r3, #3
 80065c8:	d115      	bne.n	80065f6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	32ae      	adds	r2, #174	@ 0xae
 80065d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00b      	beq.n	80065f6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	32ae      	adds	r2, #174	@ 0xae
 80065e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ee:	78fa      	ldrb	r2, [r7, #3]
 80065f0:	4611      	mov	r1, r2
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3708      	adds	r7, #8
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	370c      	adds	r7, #12
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006616:	b580      	push	{r7, lr}
 8006618:	b084      	sub	sp, #16
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800661e:	2300      	movs	r3, #0
 8006620:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2201      	movs	r2, #1
 8006626:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00e      	beq.n	8006652 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	6852      	ldr	r2, [r2, #4]
 8006640:	b2d2      	uxtb	r2, r2
 8006642:	4611      	mov	r1, r2
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	4798      	blx	r3
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800664e:	2303      	movs	r3, #3
 8006650:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006652:	7bfb      	ldrb	r3, [r7, #15]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3710      	adds	r7, #16
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	460b      	mov	r3, r1
 8006666:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006668:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800666a:	4618      	mov	r0, r3
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006676:	b480      	push	{r7}
 8006678:	b083      	sub	sp, #12
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
 800667e:	460b      	mov	r3, r1
 8006680:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006682:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006684:	4618      	mov	r0, r3
 8006686:	370c      	adds	r7, #12
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b086      	sub	sp, #24
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80066a4:	2300      	movs	r3, #0
 80066a6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	885b      	ldrh	r3, [r3, #2]
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	7812      	ldrb	r2, [r2, #0]
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d91f      	bls.n	80066f6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80066bc:	e013      	b.n	80066e6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80066be:	f107 030a 	add.w	r3, r7, #10
 80066c2:	4619      	mov	r1, r3
 80066c4:	6978      	ldr	r0, [r7, #20]
 80066c6:	f000 f81b 	bl	8006700 <USBD_GetNextDesc>
 80066ca:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	785b      	ldrb	r3, [r3, #1]
 80066d0:	2b05      	cmp	r3, #5
 80066d2:	d108      	bne.n	80066e6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	789b      	ldrb	r3, [r3, #2]
 80066dc:	78fa      	ldrb	r2, [r7, #3]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d008      	beq.n	80066f4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80066e2:	2300      	movs	r3, #0
 80066e4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	885b      	ldrh	r3, [r3, #2]
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	897b      	ldrh	r3, [r7, #10]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d8e5      	bhi.n	80066be <USBD_GetEpDesc+0x2e>
 80066f2:	e000      	b.n	80066f6 <USBD_GetEpDesc+0x66>
          break;
 80066f4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80066f6:	693b      	ldr	r3, [r7, #16]
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3718      	adds	r7, #24
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	881b      	ldrh	r3, [r3, #0]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	7812      	ldrb	r2, [r2, #0]
 8006716:	4413      	add	r3, r2
 8006718:	b29a      	uxth	r2, r3
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4413      	add	r3, r2
 8006728:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800672a:	68fb      	ldr	r3, [r7, #12]
}
 800672c:	4618      	mov	r0, r3
 800672e:	3714      	adds	r7, #20
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	3301      	adds	r3, #1
 800674e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006756:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800675a:	021b      	lsls	r3, r3, #8
 800675c:	b21a      	sxth	r2, r3
 800675e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006762:	4313      	orrs	r3, r2
 8006764:	b21b      	sxth	r3, r3
 8006766:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006768:	89fb      	ldrh	r3, [r7, #14]
}
 800676a:	4618      	mov	r0, r3
 800676c:	371c      	adds	r7, #28
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
	...

08006778 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006782:	2300      	movs	r3, #0
 8006784:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800678e:	2b40      	cmp	r3, #64	@ 0x40
 8006790:	d005      	beq.n	800679e <USBD_StdDevReq+0x26>
 8006792:	2b40      	cmp	r3, #64	@ 0x40
 8006794:	d857      	bhi.n	8006846 <USBD_StdDevReq+0xce>
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00f      	beq.n	80067ba <USBD_StdDevReq+0x42>
 800679a:	2b20      	cmp	r3, #32
 800679c:	d153      	bne.n	8006846 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	32ae      	adds	r2, #174	@ 0xae
 80067a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	6839      	ldr	r1, [r7, #0]
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	4798      	blx	r3
 80067b4:	4603      	mov	r3, r0
 80067b6:	73fb      	strb	r3, [r7, #15]
      break;
 80067b8:	e04a      	b.n	8006850 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	785b      	ldrb	r3, [r3, #1]
 80067be:	2b09      	cmp	r3, #9
 80067c0:	d83b      	bhi.n	800683a <USBD_StdDevReq+0xc2>
 80067c2:	a201      	add	r2, pc, #4	@ (adr r2, 80067c8 <USBD_StdDevReq+0x50>)
 80067c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c8:	0800681d 	.word	0x0800681d
 80067cc:	08006831 	.word	0x08006831
 80067d0:	0800683b 	.word	0x0800683b
 80067d4:	08006827 	.word	0x08006827
 80067d8:	0800683b 	.word	0x0800683b
 80067dc:	080067fb 	.word	0x080067fb
 80067e0:	080067f1 	.word	0x080067f1
 80067e4:	0800683b 	.word	0x0800683b
 80067e8:	08006813 	.word	0x08006813
 80067ec:	08006805 	.word	0x08006805
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80067f0:	6839      	ldr	r1, [r7, #0]
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 fa3e 	bl	8006c74 <USBD_GetDescriptor>
          break;
 80067f8:	e024      	b.n	8006844 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80067fa:	6839      	ldr	r1, [r7, #0]
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 fba3 	bl	8006f48 <USBD_SetAddress>
          break;
 8006802:	e01f      	b.n	8006844 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006804:	6839      	ldr	r1, [r7, #0]
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 fbe2 	bl	8006fd0 <USBD_SetConfig>
 800680c:	4603      	mov	r3, r0
 800680e:	73fb      	strb	r3, [r7, #15]
          break;
 8006810:	e018      	b.n	8006844 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006812:	6839      	ldr	r1, [r7, #0]
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 fc85 	bl	8007124 <USBD_GetConfig>
          break;
 800681a:	e013      	b.n	8006844 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800681c:	6839      	ldr	r1, [r7, #0]
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 fcb6 	bl	8007190 <USBD_GetStatus>
          break;
 8006824:	e00e      	b.n	8006844 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006826:	6839      	ldr	r1, [r7, #0]
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fce5 	bl	80071f8 <USBD_SetFeature>
          break;
 800682e:	e009      	b.n	8006844 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006830:	6839      	ldr	r1, [r7, #0]
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 fd09 	bl	800724a <USBD_ClrFeature>
          break;
 8006838:	e004      	b.n	8006844 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800683a:	6839      	ldr	r1, [r7, #0]
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 fd60 	bl	8007302 <USBD_CtlError>
          break;
 8006842:	bf00      	nop
      }
      break;
 8006844:	e004      	b.n	8006850 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006846:	6839      	ldr	r1, [r7, #0]
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 fd5a 	bl	8007302 <USBD_CtlError>
      break;
 800684e:	bf00      	nop
  }

  return ret;
 8006850:	7bfb      	ldrb	r3, [r7, #15]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop

0800685c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006866:	2300      	movs	r3, #0
 8006868:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006872:	2b40      	cmp	r3, #64	@ 0x40
 8006874:	d005      	beq.n	8006882 <USBD_StdItfReq+0x26>
 8006876:	2b40      	cmp	r3, #64	@ 0x40
 8006878:	d852      	bhi.n	8006920 <USBD_StdItfReq+0xc4>
 800687a:	2b00      	cmp	r3, #0
 800687c:	d001      	beq.n	8006882 <USBD_StdItfReq+0x26>
 800687e:	2b20      	cmp	r3, #32
 8006880:	d14e      	bne.n	8006920 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006888:	b2db      	uxtb	r3, r3
 800688a:	3b01      	subs	r3, #1
 800688c:	2b02      	cmp	r3, #2
 800688e:	d840      	bhi.n	8006912 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	889b      	ldrh	r3, [r3, #4]
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b01      	cmp	r3, #1
 8006898:	d836      	bhi.n	8006908 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	889b      	ldrh	r3, [r3, #4]
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	4619      	mov	r1, r3
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff feda 	bl	800665c <USBD_CoreFindIF>
 80068a8:	4603      	mov	r3, r0
 80068aa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80068ac:	7bbb      	ldrb	r3, [r7, #14]
 80068ae:	2bff      	cmp	r3, #255	@ 0xff
 80068b0:	d01d      	beq.n	80068ee <USBD_StdItfReq+0x92>
 80068b2:	7bbb      	ldrb	r3, [r7, #14]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d11a      	bne.n	80068ee <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80068b8:	7bba      	ldrb	r2, [r7, #14]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	32ae      	adds	r2, #174	@ 0xae
 80068be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d00f      	beq.n	80068e8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80068c8:	7bba      	ldrb	r2, [r7, #14]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80068d0:	7bba      	ldrb	r2, [r7, #14]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	32ae      	adds	r2, #174	@ 0xae
 80068d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	6839      	ldr	r1, [r7, #0]
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	4798      	blx	r3
 80068e2:	4603      	mov	r3, r0
 80068e4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80068e6:	e004      	b.n	80068f2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80068e8:	2303      	movs	r3, #3
 80068ea:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80068ec:	e001      	b.n	80068f2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80068ee:	2303      	movs	r3, #3
 80068f0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	88db      	ldrh	r3, [r3, #6]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d110      	bne.n	800691c <USBD_StdItfReq+0xc0>
 80068fa:	7bfb      	ldrb	r3, [r7, #15]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10d      	bne.n	800691c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 fddc 	bl	80074be <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006906:	e009      	b.n	800691c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006908:	6839      	ldr	r1, [r7, #0]
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 fcf9 	bl	8007302 <USBD_CtlError>
          break;
 8006910:	e004      	b.n	800691c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006912:	6839      	ldr	r1, [r7, #0]
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 fcf4 	bl	8007302 <USBD_CtlError>
          break;
 800691a:	e000      	b.n	800691e <USBD_StdItfReq+0xc2>
          break;
 800691c:	bf00      	nop
      }
      break;
 800691e:	e004      	b.n	800692a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006920:	6839      	ldr	r1, [r7, #0]
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 fced 	bl	8007302 <USBD_CtlError>
      break;
 8006928:	bf00      	nop
  }

  return ret;
 800692a:	7bfb      	ldrb	r3, [r7, #15]
}
 800692c:	4618      	mov	r0, r3
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800693e:	2300      	movs	r3, #0
 8006940:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	889b      	ldrh	r3, [r3, #4]
 8006946:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006950:	2b40      	cmp	r3, #64	@ 0x40
 8006952:	d007      	beq.n	8006964 <USBD_StdEPReq+0x30>
 8006954:	2b40      	cmp	r3, #64	@ 0x40
 8006956:	f200 8181 	bhi.w	8006c5c <USBD_StdEPReq+0x328>
 800695a:	2b00      	cmp	r3, #0
 800695c:	d02a      	beq.n	80069b4 <USBD_StdEPReq+0x80>
 800695e:	2b20      	cmp	r3, #32
 8006960:	f040 817c 	bne.w	8006c5c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006964:	7bbb      	ldrb	r3, [r7, #14]
 8006966:	4619      	mov	r1, r3
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7ff fe84 	bl	8006676 <USBD_CoreFindEP>
 800696e:	4603      	mov	r3, r0
 8006970:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006972:	7b7b      	ldrb	r3, [r7, #13]
 8006974:	2bff      	cmp	r3, #255	@ 0xff
 8006976:	f000 8176 	beq.w	8006c66 <USBD_StdEPReq+0x332>
 800697a:	7b7b      	ldrb	r3, [r7, #13]
 800697c:	2b00      	cmp	r3, #0
 800697e:	f040 8172 	bne.w	8006c66 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8006982:	7b7a      	ldrb	r2, [r7, #13]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800698a:	7b7a      	ldrb	r2, [r7, #13]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	32ae      	adds	r2, #174	@ 0xae
 8006990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	2b00      	cmp	r3, #0
 8006998:	f000 8165 	beq.w	8006c66 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800699c:	7b7a      	ldrb	r2, [r7, #13]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	32ae      	adds	r2, #174	@ 0xae
 80069a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	6839      	ldr	r1, [r7, #0]
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	4798      	blx	r3
 80069ae:	4603      	mov	r3, r0
 80069b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80069b2:	e158      	b.n	8006c66 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	785b      	ldrb	r3, [r3, #1]
 80069b8:	2b03      	cmp	r3, #3
 80069ba:	d008      	beq.n	80069ce <USBD_StdEPReq+0x9a>
 80069bc:	2b03      	cmp	r3, #3
 80069be:	f300 8147 	bgt.w	8006c50 <USBD_StdEPReq+0x31c>
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f000 809b 	beq.w	8006afe <USBD_StdEPReq+0x1ca>
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d03c      	beq.n	8006a46 <USBD_StdEPReq+0x112>
 80069cc:	e140      	b.n	8006c50 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d002      	beq.n	80069e0 <USBD_StdEPReq+0xac>
 80069da:	2b03      	cmp	r3, #3
 80069dc:	d016      	beq.n	8006a0c <USBD_StdEPReq+0xd8>
 80069de:	e02c      	b.n	8006a3a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80069e0:	7bbb      	ldrb	r3, [r7, #14]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00d      	beq.n	8006a02 <USBD_StdEPReq+0xce>
 80069e6:	7bbb      	ldrb	r3, [r7, #14]
 80069e8:	2b80      	cmp	r3, #128	@ 0x80
 80069ea:	d00a      	beq.n	8006a02 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80069ec:	7bbb      	ldrb	r3, [r7, #14]
 80069ee:	4619      	mov	r1, r3
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f001 fb21 	bl	8008038 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80069f6:	2180      	movs	r1, #128	@ 0x80
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f001 fb1d 	bl	8008038 <USBD_LL_StallEP>
 80069fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006a00:	e020      	b.n	8006a44 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006a02:	6839      	ldr	r1, [r7, #0]
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 fc7c 	bl	8007302 <USBD_CtlError>
              break;
 8006a0a:	e01b      	b.n	8006a44 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	885b      	ldrh	r3, [r3, #2]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10e      	bne.n	8006a32 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006a14:	7bbb      	ldrb	r3, [r7, #14]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00b      	beq.n	8006a32 <USBD_StdEPReq+0xfe>
 8006a1a:	7bbb      	ldrb	r3, [r7, #14]
 8006a1c:	2b80      	cmp	r3, #128	@ 0x80
 8006a1e:	d008      	beq.n	8006a32 <USBD_StdEPReq+0xfe>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	88db      	ldrh	r3, [r3, #6]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d104      	bne.n	8006a32 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006a28:	7bbb      	ldrb	r3, [r7, #14]
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f001 fb03 	bl	8008038 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fd43 	bl	80074be <USBD_CtlSendStatus>

              break;
 8006a38:	e004      	b.n	8006a44 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006a3a:	6839      	ldr	r1, [r7, #0]
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 fc60 	bl	8007302 <USBD_CtlError>
              break;
 8006a42:	bf00      	nop
          }
          break;
 8006a44:	e109      	b.n	8006c5a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d002      	beq.n	8006a58 <USBD_StdEPReq+0x124>
 8006a52:	2b03      	cmp	r3, #3
 8006a54:	d016      	beq.n	8006a84 <USBD_StdEPReq+0x150>
 8006a56:	e04b      	b.n	8006af0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006a58:	7bbb      	ldrb	r3, [r7, #14]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00d      	beq.n	8006a7a <USBD_StdEPReq+0x146>
 8006a5e:	7bbb      	ldrb	r3, [r7, #14]
 8006a60:	2b80      	cmp	r3, #128	@ 0x80
 8006a62:	d00a      	beq.n	8006a7a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006a64:	7bbb      	ldrb	r3, [r7, #14]
 8006a66:	4619      	mov	r1, r3
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f001 fae5 	bl	8008038 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a6e:	2180      	movs	r1, #128	@ 0x80
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f001 fae1 	bl	8008038 <USBD_LL_StallEP>
 8006a76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006a78:	e040      	b.n	8006afc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006a7a:	6839      	ldr	r1, [r7, #0]
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f000 fc40 	bl	8007302 <USBD_CtlError>
              break;
 8006a82:	e03b      	b.n	8006afc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	885b      	ldrh	r3, [r3, #2]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d136      	bne.n	8006afa <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006a8c:	7bbb      	ldrb	r3, [r7, #14]
 8006a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d004      	beq.n	8006aa0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006a96:	7bbb      	ldrb	r3, [r7, #14]
 8006a98:	4619      	mov	r1, r3
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f001 faeb 	bl	8008076 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 fd0c 	bl	80074be <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006aa6:	7bbb      	ldrb	r3, [r7, #14]
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f7ff fde3 	bl	8006676 <USBD_CoreFindEP>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ab4:	7b7b      	ldrb	r3, [r7, #13]
 8006ab6:	2bff      	cmp	r3, #255	@ 0xff
 8006ab8:	d01f      	beq.n	8006afa <USBD_StdEPReq+0x1c6>
 8006aba:	7b7b      	ldrb	r3, [r7, #13]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d11c      	bne.n	8006afa <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006ac0:	7b7a      	ldrb	r2, [r7, #13]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006ac8:	7b7a      	ldrb	r2, [r7, #13]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	32ae      	adds	r2, #174	@ 0xae
 8006ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d010      	beq.n	8006afa <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006ad8:	7b7a      	ldrb	r2, [r7, #13]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	32ae      	adds	r2, #174	@ 0xae
 8006ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	4798      	blx	r3
 8006aea:	4603      	mov	r3, r0
 8006aec:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006aee:	e004      	b.n	8006afa <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006af0:	6839      	ldr	r1, [r7, #0]
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 fc05 	bl	8007302 <USBD_CtlError>
              break;
 8006af8:	e000      	b.n	8006afc <USBD_StdEPReq+0x1c8>
              break;
 8006afa:	bf00      	nop
          }
          break;
 8006afc:	e0ad      	b.n	8006c5a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d002      	beq.n	8006b10 <USBD_StdEPReq+0x1dc>
 8006b0a:	2b03      	cmp	r3, #3
 8006b0c:	d033      	beq.n	8006b76 <USBD_StdEPReq+0x242>
 8006b0e:	e099      	b.n	8006c44 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b10:	7bbb      	ldrb	r3, [r7, #14]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d007      	beq.n	8006b26 <USBD_StdEPReq+0x1f2>
 8006b16:	7bbb      	ldrb	r3, [r7, #14]
 8006b18:	2b80      	cmp	r3, #128	@ 0x80
 8006b1a:	d004      	beq.n	8006b26 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006b1c:	6839      	ldr	r1, [r7, #0]
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 fbef 	bl	8007302 <USBD_CtlError>
                break;
 8006b24:	e093      	b.n	8006c4e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	da0b      	bge.n	8006b46 <USBD_StdEPReq+0x212>
 8006b2e:	7bbb      	ldrb	r3, [r7, #14]
 8006b30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b34:	4613      	mov	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	3310      	adds	r3, #16
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	4413      	add	r3, r2
 8006b42:	3304      	adds	r3, #4
 8006b44:	e00b      	b.n	8006b5e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006b46:	7bbb      	ldrb	r3, [r7, #14]
 8006b48:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4413      	add	r3, r2
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	4413      	add	r3, r2
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	2200      	movs	r2, #0
 8006b64:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	330e      	adds	r3, #14
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 fc44 	bl	80073fc <USBD_CtlSendData>
              break;
 8006b74:	e06b      	b.n	8006c4e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006b76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	da11      	bge.n	8006ba2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006b7e:	7bbb      	ldrb	r3, [r7, #14]
 8006b80:	f003 020f 	and.w	r2, r3, #15
 8006b84:	6879      	ldr	r1, [r7, #4]
 8006b86:	4613      	mov	r3, r2
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	4413      	add	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	440b      	add	r3, r1
 8006b90:	3323      	adds	r3, #35	@ 0x23
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d117      	bne.n	8006bc8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006b98:	6839      	ldr	r1, [r7, #0]
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fbb1 	bl	8007302 <USBD_CtlError>
                  break;
 8006ba0:	e055      	b.n	8006c4e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006ba2:	7bbb      	ldrb	r3, [r7, #14]
 8006ba4:	f003 020f 	and.w	r2, r3, #15
 8006ba8:	6879      	ldr	r1, [r7, #4]
 8006baa:	4613      	mov	r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	440b      	add	r3, r1
 8006bb4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d104      	bne.n	8006bc8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006bbe:	6839      	ldr	r1, [r7, #0]
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 fb9e 	bl	8007302 <USBD_CtlError>
                  break;
 8006bc6:	e042      	b.n	8006c4e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	da0b      	bge.n	8006be8 <USBD_StdEPReq+0x2b4>
 8006bd0:	7bbb      	ldrb	r3, [r7, #14]
 8006bd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	4413      	add	r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	3310      	adds	r3, #16
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	4413      	add	r3, r2
 8006be4:	3304      	adds	r3, #4
 8006be6:	e00b      	b.n	8006c00 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006be8:	7bbb      	ldrb	r3, [r7, #14]
 8006bea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bee:	4613      	mov	r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4413      	add	r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	3304      	adds	r3, #4
 8006c00:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006c02:	7bbb      	ldrb	r3, [r7, #14]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d002      	beq.n	8006c0e <USBD_StdEPReq+0x2da>
 8006c08:	7bbb      	ldrb	r3, [r7, #14]
 8006c0a:	2b80      	cmp	r3, #128	@ 0x80
 8006c0c:	d103      	bne.n	8006c16 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	2200      	movs	r2, #0
 8006c12:	739a      	strb	r2, [r3, #14]
 8006c14:	e00e      	b.n	8006c34 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006c16:	7bbb      	ldrb	r3, [r7, #14]
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f001 fa4a 	bl	80080b4 <USBD_LL_IsStallEP>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d003      	beq.n	8006c2e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2201      	movs	r2, #1
 8006c2a:	739a      	strb	r2, [r3, #14]
 8006c2c:	e002      	b.n	8006c34 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	2200      	movs	r2, #0
 8006c32:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	330e      	adds	r3, #14
 8006c38:	2202      	movs	r2, #2
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 fbdd 	bl	80073fc <USBD_CtlSendData>
              break;
 8006c42:	e004      	b.n	8006c4e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006c44:	6839      	ldr	r1, [r7, #0]
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 fb5b 	bl	8007302 <USBD_CtlError>
              break;
 8006c4c:	bf00      	nop
          }
          break;
 8006c4e:	e004      	b.n	8006c5a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006c50:	6839      	ldr	r1, [r7, #0]
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 fb55 	bl	8007302 <USBD_CtlError>
          break;
 8006c58:	bf00      	nop
      }
      break;
 8006c5a:	e005      	b.n	8006c68 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006c5c:	6839      	ldr	r1, [r7, #0]
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 fb4f 	bl	8007302 <USBD_CtlError>
      break;
 8006c64:	e000      	b.n	8006c68 <USBD_StdEPReq+0x334>
      break;
 8006c66:	bf00      	nop
  }

  return ret;
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
	...

08006c74 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006c82:	2300      	movs	r3, #0
 8006c84:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006c86:	2300      	movs	r3, #0
 8006c88:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	885b      	ldrh	r3, [r3, #2]
 8006c8e:	0a1b      	lsrs	r3, r3, #8
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	3b01      	subs	r3, #1
 8006c94:	2b06      	cmp	r3, #6
 8006c96:	f200 8128 	bhi.w	8006eea <USBD_GetDescriptor+0x276>
 8006c9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca0 <USBD_GetDescriptor+0x2c>)
 8006c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca0:	08006cbd 	.word	0x08006cbd
 8006ca4:	08006cd5 	.word	0x08006cd5
 8006ca8:	08006d15 	.word	0x08006d15
 8006cac:	08006eeb 	.word	0x08006eeb
 8006cb0:	08006eeb 	.word	0x08006eeb
 8006cb4:	08006e8b 	.word	0x08006e8b
 8006cb8:	08006eb7 	.word	0x08006eb7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	7c12      	ldrb	r2, [r2, #16]
 8006cc8:	f107 0108 	add.w	r1, r7, #8
 8006ccc:	4610      	mov	r0, r2
 8006cce:	4798      	blx	r3
 8006cd0:	60f8      	str	r0, [r7, #12]
      break;
 8006cd2:	e112      	b.n	8006efa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	7c1b      	ldrb	r3, [r3, #16]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d10d      	bne.n	8006cf8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce4:	f107 0208 	add.w	r2, r7, #8
 8006ce8:	4610      	mov	r0, r2
 8006cea:	4798      	blx	r3
 8006cec:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	3301      	adds	r3, #1
 8006cf2:	2202      	movs	r2, #2
 8006cf4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006cf6:	e100      	b.n	8006efa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d00:	f107 0208 	add.w	r2, r7, #8
 8006d04:	4610      	mov	r0, r2
 8006d06:	4798      	blx	r3
 8006d08:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	2202      	movs	r2, #2
 8006d10:	701a      	strb	r2, [r3, #0]
      break;
 8006d12:	e0f2      	b.n	8006efa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	885b      	ldrh	r3, [r3, #2]
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b05      	cmp	r3, #5
 8006d1c:	f200 80ac 	bhi.w	8006e78 <USBD_GetDescriptor+0x204>
 8006d20:	a201      	add	r2, pc, #4	@ (adr r2, 8006d28 <USBD_GetDescriptor+0xb4>)
 8006d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d26:	bf00      	nop
 8006d28:	08006d41 	.word	0x08006d41
 8006d2c:	08006d75 	.word	0x08006d75
 8006d30:	08006da9 	.word	0x08006da9
 8006d34:	08006ddd 	.word	0x08006ddd
 8006d38:	08006e11 	.word	0x08006e11
 8006d3c:	08006e45 	.word	0x08006e45
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00b      	beq.n	8006d64 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	7c12      	ldrb	r2, [r2, #16]
 8006d58:	f107 0108 	add.w	r1, r7, #8
 8006d5c:	4610      	mov	r0, r2
 8006d5e:	4798      	blx	r3
 8006d60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d62:	e091      	b.n	8006e88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d64:	6839      	ldr	r1, [r7, #0]
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 facb 	bl	8007302 <USBD_CtlError>
            err++;
 8006d6c:	7afb      	ldrb	r3, [r7, #11]
 8006d6e:	3301      	adds	r3, #1
 8006d70:	72fb      	strb	r3, [r7, #11]
          break;
 8006d72:	e089      	b.n	8006e88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00b      	beq.n	8006d98 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	7c12      	ldrb	r2, [r2, #16]
 8006d8c:	f107 0108 	add.w	r1, r7, #8
 8006d90:	4610      	mov	r0, r2
 8006d92:	4798      	blx	r3
 8006d94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d96:	e077      	b.n	8006e88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d98:	6839      	ldr	r1, [r7, #0]
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 fab1 	bl	8007302 <USBD_CtlError>
            err++;
 8006da0:	7afb      	ldrb	r3, [r7, #11]
 8006da2:	3301      	adds	r3, #1
 8006da4:	72fb      	strb	r3, [r7, #11]
          break;
 8006da6:	e06f      	b.n	8006e88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d00b      	beq.n	8006dcc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	7c12      	ldrb	r2, [r2, #16]
 8006dc0:	f107 0108 	add.w	r1, r7, #8
 8006dc4:	4610      	mov	r0, r2
 8006dc6:	4798      	blx	r3
 8006dc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006dca:	e05d      	b.n	8006e88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006dcc:	6839      	ldr	r1, [r7, #0]
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 fa97 	bl	8007302 <USBD_CtlError>
            err++;
 8006dd4:	7afb      	ldrb	r3, [r7, #11]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	72fb      	strb	r3, [r7, #11]
          break;
 8006dda:	e055      	b.n	8006e88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00b      	beq.n	8006e00 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	7c12      	ldrb	r2, [r2, #16]
 8006df4:	f107 0108 	add.w	r1, r7, #8
 8006df8:	4610      	mov	r0, r2
 8006dfa:	4798      	blx	r3
 8006dfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006dfe:	e043      	b.n	8006e88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e00:	6839      	ldr	r1, [r7, #0]
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 fa7d 	bl	8007302 <USBD_CtlError>
            err++;
 8006e08:	7afb      	ldrb	r3, [r7, #11]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	72fb      	strb	r3, [r7, #11]
          break;
 8006e0e:	e03b      	b.n	8006e88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e16:	695b      	ldr	r3, [r3, #20]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00b      	beq.n	8006e34 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	7c12      	ldrb	r2, [r2, #16]
 8006e28:	f107 0108 	add.w	r1, r7, #8
 8006e2c:	4610      	mov	r0, r2
 8006e2e:	4798      	blx	r3
 8006e30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e32:	e029      	b.n	8006e88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e34:	6839      	ldr	r1, [r7, #0]
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fa63 	bl	8007302 <USBD_CtlError>
            err++;
 8006e3c:	7afb      	ldrb	r3, [r7, #11]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	72fb      	strb	r3, [r7, #11]
          break;
 8006e42:	e021      	b.n	8006e88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00b      	beq.n	8006e68 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e56:	699b      	ldr	r3, [r3, #24]
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	7c12      	ldrb	r2, [r2, #16]
 8006e5c:	f107 0108 	add.w	r1, r7, #8
 8006e60:	4610      	mov	r0, r2
 8006e62:	4798      	blx	r3
 8006e64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e66:	e00f      	b.n	8006e88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fa49 	bl	8007302 <USBD_CtlError>
            err++;
 8006e70:	7afb      	ldrb	r3, [r7, #11]
 8006e72:	3301      	adds	r3, #1
 8006e74:	72fb      	strb	r3, [r7, #11]
          break;
 8006e76:	e007      	b.n	8006e88 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006e78:	6839      	ldr	r1, [r7, #0]
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 fa41 	bl	8007302 <USBD_CtlError>
          err++;
 8006e80:	7afb      	ldrb	r3, [r7, #11]
 8006e82:	3301      	adds	r3, #1
 8006e84:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006e86:	bf00      	nop
      }
      break;
 8006e88:	e037      	b.n	8006efa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	7c1b      	ldrb	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d109      	bne.n	8006ea6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e9a:	f107 0208 	add.w	r2, r7, #8
 8006e9e:	4610      	mov	r0, r2
 8006ea0:	4798      	blx	r3
 8006ea2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ea4:	e029      	b.n	8006efa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006ea6:	6839      	ldr	r1, [r7, #0]
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f000 fa2a 	bl	8007302 <USBD_CtlError>
        err++;
 8006eae:	7afb      	ldrb	r3, [r7, #11]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	72fb      	strb	r3, [r7, #11]
      break;
 8006eb4:	e021      	b.n	8006efa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	7c1b      	ldrb	r3, [r3, #16]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10d      	bne.n	8006eda <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec6:	f107 0208 	add.w	r2, r7, #8
 8006eca:	4610      	mov	r0, r2
 8006ecc:	4798      	blx	r3
 8006ece:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	2207      	movs	r2, #7
 8006ed6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ed8:	e00f      	b.n	8006efa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006eda:	6839      	ldr	r1, [r7, #0]
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 fa10 	bl	8007302 <USBD_CtlError>
        err++;
 8006ee2:	7afb      	ldrb	r3, [r7, #11]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	72fb      	strb	r3, [r7, #11]
      break;
 8006ee8:	e007      	b.n	8006efa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006eea:	6839      	ldr	r1, [r7, #0]
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fa08 	bl	8007302 <USBD_CtlError>
      err++;
 8006ef2:	7afb      	ldrb	r3, [r7, #11]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	72fb      	strb	r3, [r7, #11]
      break;
 8006ef8:	bf00      	nop
  }

  if (err != 0U)
 8006efa:	7afb      	ldrb	r3, [r7, #11]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d11e      	bne.n	8006f3e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	88db      	ldrh	r3, [r3, #6]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d016      	beq.n	8006f36 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006f08:	893b      	ldrh	r3, [r7, #8]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00e      	beq.n	8006f2c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	88da      	ldrh	r2, [r3, #6]
 8006f12:	893b      	ldrh	r3, [r7, #8]
 8006f14:	4293      	cmp	r3, r2
 8006f16:	bf28      	it	cs
 8006f18:	4613      	movcs	r3, r2
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006f1e:	893b      	ldrh	r3, [r7, #8]
 8006f20:	461a      	mov	r2, r3
 8006f22:	68f9      	ldr	r1, [r7, #12]
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 fa69 	bl	80073fc <USBD_CtlSendData>
 8006f2a:	e009      	b.n	8006f40 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006f2c:	6839      	ldr	r1, [r7, #0]
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f9e7 	bl	8007302 <USBD_CtlError>
 8006f34:	e004      	b.n	8006f40 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 fac1 	bl	80074be <USBD_CtlSendStatus>
 8006f3c:	e000      	b.n	8006f40 <USBD_GetDescriptor+0x2cc>
    return;
 8006f3e:	bf00      	nop
  }
}
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop

08006f48 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	889b      	ldrh	r3, [r3, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d131      	bne.n	8006fbe <USBD_SetAddress+0x76>
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	88db      	ldrh	r3, [r3, #6]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d12d      	bne.n	8006fbe <USBD_SetAddress+0x76>
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	885b      	ldrh	r3, [r3, #2]
 8006f66:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f68:	d829      	bhi.n	8006fbe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	885b      	ldrh	r3, [r3, #2]
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f74:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b03      	cmp	r3, #3
 8006f80:	d104      	bne.n	8006f8c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006f82:	6839      	ldr	r1, [r7, #0]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 f9bc 	bl	8007302 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f8a:	e01d      	b.n	8006fc8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	7bfa      	ldrb	r2, [r7, #15]
 8006f90:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006f94:	7bfb      	ldrb	r3, [r7, #15]
 8006f96:	4619      	mov	r1, r3
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f001 f8b7 	bl	800810c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 fa8d 	bl	80074be <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006fa4:	7bfb      	ldrb	r3, [r7, #15]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d004      	beq.n	8006fb4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2202      	movs	r2, #2
 8006fae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fb2:	e009      	b.n	8006fc8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fbc:	e004      	b.n	8006fc8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006fbe:	6839      	ldr	r1, [r7, #0]
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 f99e 	bl	8007302 <USBD_CtlError>
  }
}
 8006fc6:	bf00      	nop
 8006fc8:	bf00      	nop
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	885b      	ldrh	r3, [r3, #2]
 8006fe2:	b2da      	uxtb	r2, r3
 8006fe4:	4b4e      	ldr	r3, [pc, #312]	@ (8007120 <USBD_SetConfig+0x150>)
 8006fe6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006fe8:	4b4d      	ldr	r3, [pc, #308]	@ (8007120 <USBD_SetConfig+0x150>)
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d905      	bls.n	8006ffc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006ff0:	6839      	ldr	r1, [r7, #0]
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f985 	bl	8007302 <USBD_CtlError>
    return USBD_FAIL;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e08c      	b.n	8007116 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b02      	cmp	r3, #2
 8007006:	d002      	beq.n	800700e <USBD_SetConfig+0x3e>
 8007008:	2b03      	cmp	r3, #3
 800700a:	d029      	beq.n	8007060 <USBD_SetConfig+0x90>
 800700c:	e075      	b.n	80070fa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800700e:	4b44      	ldr	r3, [pc, #272]	@ (8007120 <USBD_SetConfig+0x150>)
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d020      	beq.n	8007058 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007016:	4b42      	ldr	r3, [pc, #264]	@ (8007120 <USBD_SetConfig+0x150>)
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007020:	4b3f      	ldr	r3, [pc, #252]	@ (8007120 <USBD_SetConfig+0x150>)
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	4619      	mov	r1, r3
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f7fe ffcd 	bl	8005fc6 <USBD_SetClassConfig>
 800702c:	4603      	mov	r3, r0
 800702e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007030:	7bfb      	ldrb	r3, [r7, #15]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d008      	beq.n	8007048 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007036:	6839      	ldr	r1, [r7, #0]
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f962 	bl	8007302 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2202      	movs	r2, #2
 8007042:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007046:	e065      	b.n	8007114 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 fa38 	bl	80074be <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2203      	movs	r2, #3
 8007052:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007056:	e05d      	b.n	8007114 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fa30 	bl	80074be <USBD_CtlSendStatus>
      break;
 800705e:	e059      	b.n	8007114 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007060:	4b2f      	ldr	r3, [pc, #188]	@ (8007120 <USBD_SetConfig+0x150>)
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d112      	bne.n	800708e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2202      	movs	r2, #2
 800706c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007070:	4b2b      	ldr	r3, [pc, #172]	@ (8007120 <USBD_SetConfig+0x150>)
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	461a      	mov	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800707a:	4b29      	ldr	r3, [pc, #164]	@ (8007120 <USBD_SetConfig+0x150>)
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	4619      	mov	r1, r3
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f7fe ffbc 	bl	8005ffe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fa19 	bl	80074be <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800708c:	e042      	b.n	8007114 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800708e:	4b24      	ldr	r3, [pc, #144]	@ (8007120 <USBD_SetConfig+0x150>)
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	461a      	mov	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	429a      	cmp	r2, r3
 800709a:	d02a      	beq.n	80070f2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	4619      	mov	r1, r3
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f7fe ffaa 	bl	8005ffe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80070aa:	4b1d      	ldr	r3, [pc, #116]	@ (8007120 <USBD_SetConfig+0x150>)
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	461a      	mov	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80070b4:	4b1a      	ldr	r3, [pc, #104]	@ (8007120 <USBD_SetConfig+0x150>)
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	4619      	mov	r1, r3
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7fe ff83 	bl	8005fc6 <USBD_SetClassConfig>
 80070c0:	4603      	mov	r3, r0
 80070c2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d00f      	beq.n	80070ea <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80070ca:	6839      	ldr	r1, [r7, #0]
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f918 	bl	8007302 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	4619      	mov	r1, r3
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7fe ff8f 	bl	8005ffe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80070e8:	e014      	b.n	8007114 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 f9e7 	bl	80074be <USBD_CtlSendStatus>
      break;
 80070f0:	e010      	b.n	8007114 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f9e3 	bl	80074be <USBD_CtlSendStatus>
      break;
 80070f8:	e00c      	b.n	8007114 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80070fa:	6839      	ldr	r1, [r7, #0]
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 f900 	bl	8007302 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007102:	4b07      	ldr	r3, [pc, #28]	@ (8007120 <USBD_SetConfig+0x150>)
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	4619      	mov	r1, r3
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f7fe ff78 	bl	8005ffe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800710e:	2303      	movs	r3, #3
 8007110:	73fb      	strb	r3, [r7, #15]
      break;
 8007112:	bf00      	nop
  }

  return ret;
 8007114:	7bfb      	ldrb	r3, [r7, #15]
}
 8007116:	4618      	mov	r0, r3
 8007118:	3710      	adds	r7, #16
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	20000238 	.word	0x20000238

08007124 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b082      	sub	sp, #8
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	88db      	ldrh	r3, [r3, #6]
 8007132:	2b01      	cmp	r3, #1
 8007134:	d004      	beq.n	8007140 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007136:	6839      	ldr	r1, [r7, #0]
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 f8e2 	bl	8007302 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800713e:	e023      	b.n	8007188 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b02      	cmp	r3, #2
 800714a:	dc02      	bgt.n	8007152 <USBD_GetConfig+0x2e>
 800714c:	2b00      	cmp	r3, #0
 800714e:	dc03      	bgt.n	8007158 <USBD_GetConfig+0x34>
 8007150:	e015      	b.n	800717e <USBD_GetConfig+0x5a>
 8007152:	2b03      	cmp	r3, #3
 8007154:	d00b      	beq.n	800716e <USBD_GetConfig+0x4a>
 8007156:	e012      	b.n	800717e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	3308      	adds	r3, #8
 8007162:	2201      	movs	r2, #1
 8007164:	4619      	mov	r1, r3
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f948 	bl	80073fc <USBD_CtlSendData>
        break;
 800716c:	e00c      	b.n	8007188 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	3304      	adds	r3, #4
 8007172:	2201      	movs	r2, #1
 8007174:	4619      	mov	r1, r3
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f940 	bl	80073fc <USBD_CtlSendData>
        break;
 800717c:	e004      	b.n	8007188 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800717e:	6839      	ldr	r1, [r7, #0]
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f8be 	bl	8007302 <USBD_CtlError>
        break;
 8007186:	bf00      	nop
}
 8007188:	bf00      	nop
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	3b01      	subs	r3, #1
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d81e      	bhi.n	80071e6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	88db      	ldrh	r3, [r3, #6]
 80071ac:	2b02      	cmp	r3, #2
 80071ae:	d004      	beq.n	80071ba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80071b0:	6839      	ldr	r1, [r7, #0]
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f8a5 	bl	8007302 <USBD_CtlError>
        break;
 80071b8:	e01a      	b.n	80071f0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d005      	beq.n	80071d6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	68db      	ldr	r3, [r3, #12]
 80071ce:	f043 0202 	orr.w	r2, r3, #2
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	330c      	adds	r3, #12
 80071da:	2202      	movs	r2, #2
 80071dc:	4619      	mov	r1, r3
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f90c 	bl	80073fc <USBD_CtlSendData>
      break;
 80071e4:	e004      	b.n	80071f0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80071e6:	6839      	ldr	r1, [r7, #0]
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 f88a 	bl	8007302 <USBD_CtlError>
      break;
 80071ee:	bf00      	nop
  }
}
 80071f0:	bf00      	nop
 80071f2:	3708      	adds	r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	885b      	ldrh	r3, [r3, #2]
 8007206:	2b01      	cmp	r3, #1
 8007208:	d107      	bne.n	800721a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f953 	bl	80074be <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007218:	e013      	b.n	8007242 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	885b      	ldrh	r3, [r3, #2]
 800721e:	2b02      	cmp	r3, #2
 8007220:	d10b      	bne.n	800723a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	889b      	ldrh	r3, [r3, #4]
 8007226:	0a1b      	lsrs	r3, r3, #8
 8007228:	b29b      	uxth	r3, r3
 800722a:	b2da      	uxtb	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 f943 	bl	80074be <USBD_CtlSendStatus>
}
 8007238:	e003      	b.n	8007242 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800723a:	6839      	ldr	r1, [r7, #0]
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f860 	bl	8007302 <USBD_CtlError>
}
 8007242:	bf00      	nop
 8007244:	3708      	adds	r7, #8
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}

0800724a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b082      	sub	sp, #8
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800725a:	b2db      	uxtb	r3, r3
 800725c:	3b01      	subs	r3, #1
 800725e:	2b02      	cmp	r3, #2
 8007260:	d80b      	bhi.n	800727a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	885b      	ldrh	r3, [r3, #2]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d10c      	bne.n	8007284 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f000 f923 	bl	80074be <USBD_CtlSendStatus>
      }
      break;
 8007278:	e004      	b.n	8007284 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800727a:	6839      	ldr	r1, [r7, #0]
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f840 	bl	8007302 <USBD_CtlError>
      break;
 8007282:	e000      	b.n	8007286 <USBD_ClrFeature+0x3c>
      break;
 8007284:	bf00      	nop
  }
}
 8007286:	bf00      	nop
 8007288:	3708      	adds	r7, #8
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800728e:	b580      	push	{r7, lr}
 8007290:	b084      	sub	sp, #16
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
 8007296:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	781a      	ldrb	r2, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	3301      	adds	r3, #1
 80072a8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	781a      	ldrb	r2, [r3, #0]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	3301      	adds	r3, #1
 80072b6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f7ff fa3d 	bl	8006738 <SWAPBYTE>
 80072be:	4603      	mov	r3, r0
 80072c0:	461a      	mov	r2, r3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	3301      	adds	r3, #1
 80072ca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	3301      	adds	r3, #1
 80072d0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f7ff fa30 	bl	8006738 <SWAPBYTE>
 80072d8:	4603      	mov	r3, r0
 80072da:	461a      	mov	r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	3301      	adds	r3, #1
 80072e4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	3301      	adds	r3, #1
 80072ea:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f7ff fa23 	bl	8006738 <SWAPBYTE>
 80072f2:	4603      	mov	r3, r0
 80072f4:	461a      	mov	r2, r3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	80da      	strh	r2, [r3, #6]
}
 80072fa:	bf00      	nop
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b082      	sub	sp, #8
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800730c:	2180      	movs	r1, #128	@ 0x80
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fe92 	bl	8008038 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007314:	2100      	movs	r1, #0
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 fe8e 	bl	8008038 <USBD_LL_StallEP>
}
 800731c:	bf00      	nop
 800731e:	3708      	adds	r7, #8
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b086      	sub	sp, #24
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007330:	2300      	movs	r3, #0
 8007332:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d042      	beq.n	80073c0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800733e:	6938      	ldr	r0, [r7, #16]
 8007340:	f000 f842 	bl	80073c8 <USBD_GetLen>
 8007344:	4603      	mov	r3, r0
 8007346:	3301      	adds	r3, #1
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800734e:	d808      	bhi.n	8007362 <USBD_GetString+0x3e>
 8007350:	6938      	ldr	r0, [r7, #16]
 8007352:	f000 f839 	bl	80073c8 <USBD_GetLen>
 8007356:	4603      	mov	r3, r0
 8007358:	3301      	adds	r3, #1
 800735a:	b29b      	uxth	r3, r3
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	b29a      	uxth	r2, r3
 8007360:	e001      	b.n	8007366 <USBD_GetString+0x42>
 8007362:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800736a:	7dfb      	ldrb	r3, [r7, #23]
 800736c:	68ba      	ldr	r2, [r7, #8]
 800736e:	4413      	add	r3, r2
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	701a      	strb	r2, [r3, #0]
  idx++;
 8007376:	7dfb      	ldrb	r3, [r7, #23]
 8007378:	3301      	adds	r3, #1
 800737a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800737c:	7dfb      	ldrb	r3, [r7, #23]
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	4413      	add	r3, r2
 8007382:	2203      	movs	r2, #3
 8007384:	701a      	strb	r2, [r3, #0]
  idx++;
 8007386:	7dfb      	ldrb	r3, [r7, #23]
 8007388:	3301      	adds	r3, #1
 800738a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800738c:	e013      	b.n	80073b6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800738e:	7dfb      	ldrb	r3, [r7, #23]
 8007390:	68ba      	ldr	r2, [r7, #8]
 8007392:	4413      	add	r3, r2
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	7812      	ldrb	r2, [r2, #0]
 8007398:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	3301      	adds	r3, #1
 800739e:	613b      	str	r3, [r7, #16]
    idx++;
 80073a0:	7dfb      	ldrb	r3, [r7, #23]
 80073a2:	3301      	adds	r3, #1
 80073a4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80073a6:	7dfb      	ldrb	r3, [r7, #23]
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	4413      	add	r3, r2
 80073ac:	2200      	movs	r2, #0
 80073ae:	701a      	strb	r2, [r3, #0]
    idx++;
 80073b0:	7dfb      	ldrb	r3, [r7, #23]
 80073b2:	3301      	adds	r3, #1
 80073b4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1e7      	bne.n	800738e <USBD_GetString+0x6a>
 80073be:	e000      	b.n	80073c2 <USBD_GetString+0x9e>
    return;
 80073c0:	bf00      	nop
  }
}
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b085      	sub	sp, #20
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80073d0:	2300      	movs	r3, #0
 80073d2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80073d8:	e005      	b.n	80073e6 <USBD_GetLen+0x1e>
  {
    len++;
 80073da:	7bfb      	ldrb	r3, [r7, #15]
 80073dc:	3301      	adds	r3, #1
 80073de:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	3301      	adds	r3, #1
 80073e4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1f5      	bne.n	80073da <USBD_GetLen+0x12>
  }

  return len;
 80073ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3714      	adds	r7, #20
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	60b9      	str	r1, [r7, #8]
 8007406:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2202      	movs	r2, #2
 800740c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	68ba      	ldr	r2, [r7, #8]
 800741a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	2100      	movs	r1, #0
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f000 fe8e 	bl	800814a <USBD_LL_Transmit>

  return USBD_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3710      	adds	r7, #16
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	68ba      	ldr	r2, [r7, #8]
 8007448:	2100      	movs	r1, #0
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f000 fe7d 	bl	800814a <USBD_LL_Transmit>

  return USBD_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3710      	adds	r7, #16
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	60f8      	str	r0, [r7, #12]
 8007462:	60b9      	str	r1, [r7, #8]
 8007464:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2203      	movs	r2, #3
 800746a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	2100      	movs	r1, #0
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f000 fe7d 	bl	800818c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	3710      	adds	r7, #16
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	68ba      	ldr	r2, [r7, #8]
 80074ac:	2100      	movs	r1, #0
 80074ae:	68f8      	ldr	r0, [r7, #12]
 80074b0:	f000 fe6c 	bl	800818c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3710      	adds	r7, #16
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b082      	sub	sp, #8
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2204      	movs	r2, #4
 80074ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80074ce:	2300      	movs	r3, #0
 80074d0:	2200      	movs	r2, #0
 80074d2:	2100      	movs	r1, #0
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 fe38 	bl	800814a <USBD_LL_Transmit>

  return USBD_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2205      	movs	r2, #5
 80074f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80074f4:	2300      	movs	r3, #0
 80074f6:	2200      	movs	r2, #0
 80074f8:	2100      	movs	r1, #0
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 fe46 	bl	800818c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3708      	adds	r7, #8
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
	...

0800750c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007510:	2200      	movs	r2, #0
 8007512:	4912      	ldr	r1, [pc, #72]	@ (800755c <MX_USB_DEVICE_Init+0x50>)
 8007514:	4812      	ldr	r0, [pc, #72]	@ (8007560 <MX_USB_DEVICE_Init+0x54>)
 8007516:	f7fe fcd9 	bl	8005ecc <USBD_Init>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d001      	beq.n	8007524 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007520:	f7f9 fbe4 	bl	8000cec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007524:	490f      	ldr	r1, [pc, #60]	@ (8007564 <MX_USB_DEVICE_Init+0x58>)
 8007526:	480e      	ldr	r0, [pc, #56]	@ (8007560 <MX_USB_DEVICE_Init+0x54>)
 8007528:	f7fe fd00 	bl	8005f2c <USBD_RegisterClass>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007532:	f7f9 fbdb 	bl	8000cec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007536:	490c      	ldr	r1, [pc, #48]	@ (8007568 <MX_USB_DEVICE_Init+0x5c>)
 8007538:	4809      	ldr	r0, [pc, #36]	@ (8007560 <MX_USB_DEVICE_Init+0x54>)
 800753a:	f7fe fbf7 	bl	8005d2c <USBD_CDC_RegisterInterface>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d001      	beq.n	8007548 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007544:	f7f9 fbd2 	bl	8000cec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007548:	4805      	ldr	r0, [pc, #20]	@ (8007560 <MX_USB_DEVICE_Init+0x54>)
 800754a:	f7fe fd25 	bl	8005f98 <USBD_Start>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d001      	beq.n	8007558 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007554:	f7f9 fbca 	bl	8000cec <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007558:	bf00      	nop
 800755a:	bd80      	pop	{r7, pc}
 800755c:	200000c4 	.word	0x200000c4
 8007560:	2000023c 	.word	0x2000023c
 8007564:	20000030 	.word	0x20000030
 8007568:	200000b0 	.word	0x200000b0

0800756c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007570:	2200      	movs	r2, #0
 8007572:	4905      	ldr	r1, [pc, #20]	@ (8007588 <CDC_Init_FS+0x1c>)
 8007574:	4805      	ldr	r0, [pc, #20]	@ (800758c <CDC_Init_FS+0x20>)
 8007576:	f7fe fbf3 	bl	8005d60 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800757a:	4905      	ldr	r1, [pc, #20]	@ (8007590 <CDC_Init_FS+0x24>)
 800757c:	4803      	ldr	r0, [pc, #12]	@ (800758c <CDC_Init_FS+0x20>)
 800757e:	f7fe fc11 	bl	8005da4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007582:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007584:	4618      	mov	r0, r3
 8007586:	bd80      	pop	{r7, pc}
 8007588:	20000d18 	.word	0x20000d18
 800758c:	2000023c 	.word	0x2000023c
 8007590:	20000518 	.word	0x20000518

08007594 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007594:	b480      	push	{r7}
 8007596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007598:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800759a:	4618      	mov	r0, r3
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	4603      	mov	r3, r0
 80075ac:	6039      	str	r1, [r7, #0]
 80075ae:	71fb      	strb	r3, [r7, #7]
 80075b0:	4613      	mov	r3, r2
 80075b2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80075b4:	79fb      	ldrb	r3, [r7, #7]
 80075b6:	2b23      	cmp	r3, #35	@ 0x23
 80075b8:	d84a      	bhi.n	8007650 <CDC_Control_FS+0xac>
 80075ba:	a201      	add	r2, pc, #4	@ (adr r2, 80075c0 <CDC_Control_FS+0x1c>)
 80075bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c0:	08007651 	.word	0x08007651
 80075c4:	08007651 	.word	0x08007651
 80075c8:	08007651 	.word	0x08007651
 80075cc:	08007651 	.word	0x08007651
 80075d0:	08007651 	.word	0x08007651
 80075d4:	08007651 	.word	0x08007651
 80075d8:	08007651 	.word	0x08007651
 80075dc:	08007651 	.word	0x08007651
 80075e0:	08007651 	.word	0x08007651
 80075e4:	08007651 	.word	0x08007651
 80075e8:	08007651 	.word	0x08007651
 80075ec:	08007651 	.word	0x08007651
 80075f0:	08007651 	.word	0x08007651
 80075f4:	08007651 	.word	0x08007651
 80075f8:	08007651 	.word	0x08007651
 80075fc:	08007651 	.word	0x08007651
 8007600:	08007651 	.word	0x08007651
 8007604:	08007651 	.word	0x08007651
 8007608:	08007651 	.word	0x08007651
 800760c:	08007651 	.word	0x08007651
 8007610:	08007651 	.word	0x08007651
 8007614:	08007651 	.word	0x08007651
 8007618:	08007651 	.word	0x08007651
 800761c:	08007651 	.word	0x08007651
 8007620:	08007651 	.word	0x08007651
 8007624:	08007651 	.word	0x08007651
 8007628:	08007651 	.word	0x08007651
 800762c:	08007651 	.word	0x08007651
 8007630:	08007651 	.word	0x08007651
 8007634:	08007651 	.word	0x08007651
 8007638:	08007651 	.word	0x08007651
 800763c:	08007651 	.word	0x08007651
 8007640:	08007651 	.word	0x08007651
 8007644:	08007651 	.word	0x08007651
 8007648:	08007651 	.word	0x08007651
 800764c:	08007651 	.word	0x08007651
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007650:	bf00      	nop
  }

  return (USBD_OK);
 8007652:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007654:	4618      	mov	r0, r3
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b08c      	sub	sp, #48	@ 0x30
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	 Buf[*Len] = '\0'; // Null-terminate
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	4413      	add	r3, r2
 8007672:	2200      	movs	r2, #0
 8007674:	701a      	strb	r2, [r3, #0]

	    // Trim CR/LF
	    for (int i = 0; i < *Len; i++) {
 8007676:	2300      	movs	r3, #0
 8007678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800767a:	e014      	b.n	80076a6 <CDC_Receive_FS+0x46>
	        if (Buf[i] == '\r' || Buf[i] == '\n') { Buf[i] = '\0'; break; }
 800767c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	4413      	add	r3, r2
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	2b0d      	cmp	r3, #13
 8007686:	d005      	beq.n	8007694 <CDC_Receive_FS+0x34>
 8007688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	4413      	add	r3, r2
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	2b0a      	cmp	r3, #10
 8007692:	d105      	bne.n	80076a0 <CDC_Receive_FS+0x40>
 8007694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	4413      	add	r3, r2
 800769a:	2200      	movs	r2, #0
 800769c:	701a      	strb	r2, [r3, #0]
 800769e:	e007      	b.n	80076b0 <CDC_Receive_FS+0x50>
	    for (int i = 0; i < *Len; i++) {
 80076a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076a2:	3301      	adds	r3, #1
 80076a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d8e5      	bhi.n	800767c <CDC_Receive_FS+0x1c>
	    }

	    // Lowercase the buffer
	    char cmd[32];
	    strncpy(cmd, (char*)Buf, sizeof(cmd)-1);
 80076b0:	f107 0308 	add.w	r3, r7, #8
 80076b4:	221f      	movs	r2, #31
 80076b6:	6879      	ldr	r1, [r7, #4]
 80076b8:	4618      	mov	r0, r3
 80076ba:	f000 fe81 	bl	80083c0 <strncpy>
	    cmd[sizeof(cmd)-1] = '\0';
 80076be:	2300      	movs	r3, #0
 80076c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	    for (int i = 0; cmd[i]; i++) {
 80076c4:	2300      	movs	r3, #0
 80076c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076c8:	e01d      	b.n	8007706 <CDC_Receive_FS+0xa6>
	        if (cmd[i] >= 'A' && cmd[i] <= 'Z') cmd[i] += 32;
 80076ca:	f107 0208 	add.w	r2, r7, #8
 80076ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d0:	4413      	add	r3, r2
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	2b40      	cmp	r3, #64	@ 0x40
 80076d6:	d913      	bls.n	8007700 <CDC_Receive_FS+0xa0>
 80076d8:	f107 0208 	add.w	r2, r7, #8
 80076dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076de:	4413      	add	r3, r2
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	2b5a      	cmp	r3, #90	@ 0x5a
 80076e4:	d80c      	bhi.n	8007700 <CDC_Receive_FS+0xa0>
 80076e6:	f107 0208 	add.w	r2, r7, #8
 80076ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ec:	4413      	add	r3, r2
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	3320      	adds	r3, #32
 80076f2:	b2d9      	uxtb	r1, r3
 80076f4:	f107 0208 	add.w	r2, r7, #8
 80076f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fa:	4413      	add	r3, r2
 80076fc:	460a      	mov	r2, r1
 80076fe:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; cmd[i]; i++) {
 8007700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007702:	3301      	adds	r3, #1
 8007704:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007706:	f107 0208 	add.w	r2, r7, #8
 800770a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770c:	4413      	add	r3, r2
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d1da      	bne.n	80076ca <CDC_Receive_FS+0x6a>
	    }

	    if (strncmp((char*)Buf, "speed:", 6) == 0) {
 8007714:	2206      	movs	r2, #6
 8007716:	498b      	ldr	r1, [pc, #556]	@ (8007944 <CDC_Receive_FS+0x2e4>)
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fe3f 	bl	800839c <strncmp>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d108      	bne.n	8007736 <CDC_Receive_FS+0xd6>
	            speed = atoi((char*)(Buf + 6));
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	3306      	adds	r3, #6
 8007728:	4618      	mov	r0, r3
 800772a:	f000 fda7 	bl	800827c <atoi>
 800772e:	4603      	mov	r3, r0
 8007730:	461a      	mov	r2, r3
 8007732:	4b85      	ldr	r3, [pc, #532]	@ (8007948 <CDC_Receive_FS+0x2e8>)
 8007734:	601a      	str	r2, [r3, #0]

	        }

	    if (strcmp(cmd, "forward") == 0) {
 8007736:	f107 0308 	add.w	r3, r7, #8
 800773a:	4984      	ldr	r1, [pc, #528]	@ (800794c <CDC_Receive_FS+0x2ec>)
 800773c:	4618      	mov	r0, r3
 800773e:	f7f8 fd4b 	bl	80001d8 <strcmp>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d10a      	bne.n	800775e <CDC_Receive_FS+0xfe>
	        //direction = 1;
	    	fw_bw = 1;
 8007748:	4b81      	ldr	r3, [pc, #516]	@ (8007950 <CDC_Receive_FS+0x2f0>)
 800774a:	2201      	movs	r2, #1
 800774c:	601a      	str	r2, [r3, #0]
	        down_limit_reached = 0;
 800774e:	4b81      	ldr	r3, [pc, #516]	@ (8007954 <CDC_Receive_FS+0x2f4>)
 8007750:	2200      	movs	r2, #0
 8007752:	701a      	strb	r2, [r3, #0]
	        //down_limit_reported = 0;
	        CDC_Transmit_FS((uint8_t*)"ACK:forward\n", strlen("ACK:forward\n"));
 8007754:	210c      	movs	r1, #12
 8007756:	4880      	ldr	r0, [pc, #512]	@ (8007958 <CDC_Receive_FS+0x2f8>)
 8007758:	f000 f93e 	bl	80079d8 <CDC_Transmit_FS>
 800775c:	e0e5      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    }
	    else if (strcmp(cmd, "back") == 0 || strcmp(cmd, "backward") == 0) {
 800775e:	f107 0308 	add.w	r3, r7, #8
 8007762:	497e      	ldr	r1, [pc, #504]	@ (800795c <CDC_Receive_FS+0x2fc>)
 8007764:	4618      	mov	r0, r3
 8007766:	f7f8 fd37 	bl	80001d8 <strcmp>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d008      	beq.n	8007782 <CDC_Receive_FS+0x122>
 8007770:	f107 0308 	add.w	r3, r7, #8
 8007774:	497a      	ldr	r1, [pc, #488]	@ (8007960 <CDC_Receive_FS+0x300>)
 8007776:	4618      	mov	r0, r3
 8007778:	f7f8 fd2e 	bl	80001d8 <strcmp>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d10a      	bne.n	8007798 <CDC_Receive_FS+0x138>
	        //direction = 0;
	    	fw_bw = 0;
 8007782:	4b73      	ldr	r3, [pc, #460]	@ (8007950 <CDC_Receive_FS+0x2f0>)
 8007784:	2200      	movs	r2, #0
 8007786:	601a      	str	r2, [r3, #0]
	        up_limit_reached = 0;
 8007788:	4b76      	ldr	r3, [pc, #472]	@ (8007964 <CDC_Receive_FS+0x304>)
 800778a:	2200      	movs	r2, #0
 800778c:	701a      	strb	r2, [r3, #0]
	        //up_limit_reported = 0;
	        CDC_Transmit_FS((uint8_t*)"ACK:back\n", strlen("ACK:back\n"));
 800778e:	2109      	movs	r1, #9
 8007790:	4875      	ldr	r0, [pc, #468]	@ (8007968 <CDC_Receive_FS+0x308>)
 8007792:	f000 f921 	bl	80079d8 <CDC_Transmit_FS>
 8007796:	e0c8      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    }
	    else if (strcmp(cmd, "left") == 0) {
 8007798:	f107 0308 	add.w	r3, r7, #8
 800779c:	4973      	ldr	r1, [pc, #460]	@ (800796c <CDC_Receive_FS+0x30c>)
 800779e:	4618      	mov	r0, r3
 80077a0:	f7f8 fd1a 	bl	80001d8 <strcmp>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10a      	bne.n	80077c0 <CDC_Receive_FS+0x160>
	        CDC_Transmit_FS((uint8_t*)"ACK:left\n", strlen("ACK:left\n"));
 80077aa:	2109      	movs	r1, #9
 80077ac:	4870      	ldr	r0, [pc, #448]	@ (8007970 <CDC_Receive_FS+0x310>)
 80077ae:	f000 f913 	bl	80079d8 <CDC_Transmit_FS>
	        left = 1;
 80077b2:	4b70      	ldr	r3, [pc, #448]	@ (8007974 <CDC_Receive_FS+0x314>)
 80077b4:	2201      	movs	r2, #1
 80077b6:	601a      	str	r2, [r3, #0]
	        right = 0;
 80077b8:	4b6f      	ldr	r3, [pc, #444]	@ (8007978 <CDC_Receive_FS+0x318>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	601a      	str	r2, [r3, #0]
 80077be:	e0b4      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    }
	    else if (strcmp(cmd, "right") == 0) {
 80077c0:	f107 0308 	add.w	r3, r7, #8
 80077c4:	496d      	ldr	r1, [pc, #436]	@ (800797c <CDC_Receive_FS+0x31c>)
 80077c6:	4618      	mov	r0, r3
 80077c8:	f7f8 fd06 	bl	80001d8 <strcmp>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d10a      	bne.n	80077e8 <CDC_Receive_FS+0x188>
	        CDC_Transmit_FS((uint8_t*)"ACK:right\n", strlen("ACK:right\n"));
 80077d2:	210a      	movs	r1, #10
 80077d4:	486a      	ldr	r0, [pc, #424]	@ (8007980 <CDC_Receive_FS+0x320>)
 80077d6:	f000 f8ff 	bl	80079d8 <CDC_Transmit_FS>
	        right = 1;
 80077da:	4b67      	ldr	r3, [pc, #412]	@ (8007978 <CDC_Receive_FS+0x318>)
 80077dc:	2201      	movs	r2, #1
 80077de:	601a      	str	r2, [r3, #0]
	        left = 0;
 80077e0:	4b64      	ldr	r3, [pc, #400]	@ (8007974 <CDC_Receive_FS+0x314>)
 80077e2:	2200      	movs	r2, #0
 80077e4:	601a      	str	r2, [r3, #0]
 80077e6:	e0a0      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    }
	    else if (strcmp(cmd, "dirstop") == 0) {
 80077e8:	f107 0308 	add.w	r3, r7, #8
 80077ec:	4965      	ldr	r1, [pc, #404]	@ (8007984 <CDC_Receive_FS+0x324>)
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7f8 fcf2 	bl	80001d8 <strcmp>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10a      	bne.n	8007810 <CDC_Receive_FS+0x1b0>
	    	        CDC_Transmit_FS((uint8_t*)"ACK:dirstop\n", strlen("ACK:dirstop\n"));
 80077fa:	210c      	movs	r1, #12
 80077fc:	4862      	ldr	r0, [pc, #392]	@ (8007988 <CDC_Receive_FS+0x328>)
 80077fe:	f000 f8eb 	bl	80079d8 <CDC_Transmit_FS>
	    	        right = 0;
 8007802:	4b5d      	ldr	r3, [pc, #372]	@ (8007978 <CDC_Receive_FS+0x318>)
 8007804:	2200      	movs	r2, #0
 8007806:	601a      	str	r2, [r3, #0]
	    	        left = 0;
 8007808:	4b5a      	ldr	r3, [pc, #360]	@ (8007974 <CDC_Receive_FS+0x314>)
 800780a:	2200      	movs	r2, #0
 800780c:	601a      	str	r2, [r3, #0]
 800780e:	e08c      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    	    }
	    else if (strcmp(cmd, "up") == 0) {
 8007810:	f107 0308 	add.w	r3, r7, #8
 8007814:	495d      	ldr	r1, [pc, #372]	@ (800798c <CDC_Receive_FS+0x32c>)
 8007816:	4618      	mov	r0, r3
 8007818:	f7f8 fcde 	bl	80001d8 <strcmp>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d117      	bne.n	8007852 <CDC_Receive_FS+0x1f2>
	        if (up_limit_reached) {
 8007822:	4b50      	ldr	r3, [pc, #320]	@ (8007964 <CDC_Receive_FS+0x304>)
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	b2db      	uxtb	r3, r3
 8007828:	2b00      	cmp	r3, #0
 800782a:	d004      	beq.n	8007836 <CDC_Receive_FS+0x1d6>
	            CDC_Transmit_FS((uint8_t*)"LIMIT:UP\n", strlen("LIMIT:UP\n"));
 800782c:	2109      	movs	r1, #9
 800782e:	4858      	ldr	r0, [pc, #352]	@ (8007990 <CDC_Receive_FS+0x330>)
 8007830:	f000 f8d2 	bl	80079d8 <CDC_Transmit_FS>
 8007834:	e079      	b.n	800792a <CDC_Receive_FS+0x2ca>
	        } else {
	        	stop = 0;
 8007836:	4b57      	ldr	r3, [pc, #348]	@ (8007994 <CDC_Receive_FS+0x334>)
 8007838:	2200      	movs	r2, #0
 800783a:	601a      	str	r2, [r3, #0]
	            direction = 1;
 800783c:	4b56      	ldr	r3, [pc, #344]	@ (8007998 <CDC_Receive_FS+0x338>)
 800783e:	2201      	movs	r2, #1
 8007840:	601a      	str	r2, [r3, #0]
	            down_limit_reached = 0;
 8007842:	4b44      	ldr	r3, [pc, #272]	@ (8007954 <CDC_Receive_FS+0x2f4>)
 8007844:	2200      	movs	r2, #0
 8007846:	701a      	strb	r2, [r3, #0]
	            //down_limit_reported = 1;
	            CDC_Transmit_FS((uint8_t*)"ACK:up dir=1\n", strlen("ACK:up dir=1\n"));
 8007848:	210d      	movs	r1, #13
 800784a:	4854      	ldr	r0, [pc, #336]	@ (800799c <CDC_Receive_FS+0x33c>)
 800784c:	f000 f8c4 	bl	80079d8 <CDC_Transmit_FS>
 8007850:	e06b      	b.n	800792a <CDC_Receive_FS+0x2ca>
	        }
	    }
	    else if (strcmp(cmd, "down") == 0) {
 8007852:	f107 0308 	add.w	r3, r7, #8
 8007856:	4952      	ldr	r1, [pc, #328]	@ (80079a0 <CDC_Receive_FS+0x340>)
 8007858:	4618      	mov	r0, r3
 800785a:	f7f8 fcbd 	bl	80001d8 <strcmp>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d117      	bne.n	8007894 <CDC_Receive_FS+0x234>
	        if (down_limit_reached) {
 8007864:	4b3b      	ldr	r3, [pc, #236]	@ (8007954 <CDC_Receive_FS+0x2f4>)
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	b2db      	uxtb	r3, r3
 800786a:	2b00      	cmp	r3, #0
 800786c:	d004      	beq.n	8007878 <CDC_Receive_FS+0x218>
	            CDC_Transmit_FS((uint8_t*)"LIMIT:DOWN\n", strlen("LIMIT:DOWN\n"));
 800786e:	210b      	movs	r1, #11
 8007870:	484c      	ldr	r0, [pc, #304]	@ (80079a4 <CDC_Receive_FS+0x344>)
 8007872:	f000 f8b1 	bl	80079d8 <CDC_Transmit_FS>
 8007876:	e058      	b.n	800792a <CDC_Receive_FS+0x2ca>
	        } else {
	        	stop = 0;
 8007878:	4b46      	ldr	r3, [pc, #280]	@ (8007994 <CDC_Receive_FS+0x334>)
 800787a:	2200      	movs	r2, #0
 800787c:	601a      	str	r2, [r3, #0]
	            direction = 0;
 800787e:	4b46      	ldr	r3, [pc, #280]	@ (8007998 <CDC_Receive_FS+0x338>)
 8007880:	2200      	movs	r2, #0
 8007882:	601a      	str	r2, [r3, #0]
	            up_limit_reached = 0;
 8007884:	4b37      	ldr	r3, [pc, #220]	@ (8007964 <CDC_Receive_FS+0x304>)
 8007886:	2200      	movs	r2, #0
 8007888:	701a      	strb	r2, [r3, #0]
	            //up_limit_reported = 1;
	            CDC_Transmit_FS((uint8_t*)"ACK:down dir=0\n", strlen("ACK:down dir=0\n"));
 800788a:	210f      	movs	r1, #15
 800788c:	4846      	ldr	r0, [pc, #280]	@ (80079a8 <CDC_Receive_FS+0x348>)
 800788e:	f000 f8a3 	bl	80079d8 <CDC_Transmit_FS>
 8007892:	e04a      	b.n	800792a <CDC_Receive_FS+0x2ca>
	        }
	    }
	    else if (strcmp(cmd, "stop") == 0) {
 8007894:	f107 0308 	add.w	r3, r7, #8
 8007898:	4944      	ldr	r1, [pc, #272]	@ (80079ac <CDC_Receive_FS+0x34c>)
 800789a:	4618      	mov	r0, r3
 800789c:	f7f8 fc9c 	bl	80001d8 <strcmp>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d107      	bne.n	80078b6 <CDC_Receive_FS+0x256>
	    	stop = 1;
 80078a6:	4b3b      	ldr	r3, [pc, #236]	@ (8007994 <CDC_Receive_FS+0x334>)
 80078a8:	2201      	movs	r2, #1
 80078aa:	601a      	str	r2, [r3, #0]
	        CDC_Transmit_FS((uint8_t*)"ACK:stop\n", strlen("ACK:stop\n"));
 80078ac:	2109      	movs	r1, #9
 80078ae:	4840      	ldr	r0, [pc, #256]	@ (80079b0 <CDC_Receive_FS+0x350>)
 80078b0:	f000 f892 	bl	80079d8 <CDC_Transmit_FS>
 80078b4:	e039      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    }
	    else if (strcmp(cmd, "start") == 0) {
 80078b6:	f107 0308 	add.w	r3, r7, #8
 80078ba:	493e      	ldr	r1, [pc, #248]	@ (80079b4 <CDC_Receive_FS+0x354>)
 80078bc:	4618      	mov	r0, r3
 80078be:	f7f8 fc8b 	bl	80001d8 <strcmp>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d10a      	bne.n	80078de <CDC_Receive_FS+0x27e>
	    	    	stop = 0;
 80078c8:	4b32      	ldr	r3, [pc, #200]	@ (8007994 <CDC_Receive_FS+0x334>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	601a      	str	r2, [r3, #0]
	    	    	fw_mot_start = 1;
 80078ce:	4b3a      	ldr	r3, [pc, #232]	@ (80079b8 <CDC_Receive_FS+0x358>)
 80078d0:	2201      	movs	r2, #1
 80078d2:	701a      	strb	r2, [r3, #0]
	    	    	CDC_Transmit_FS((uint8_t*)"ACK:stop\n", strlen("ACK:stop\n"));
 80078d4:	2109      	movs	r1, #9
 80078d6:	4836      	ldr	r0, [pc, #216]	@ (80079b0 <CDC_Receive_FS+0x350>)
 80078d8:	f000 f87e 	bl	80079d8 <CDC_Transmit_FS>
 80078dc:	e025      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    	    }
	    else if (strcmp(cmd, "lon") == 0) {
 80078de:	f107 0308 	add.w	r3, r7, #8
 80078e2:	4936      	ldr	r1, [pc, #216]	@ (80079bc <CDC_Receive_FS+0x35c>)
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7f8 fc77 	bl	80001d8 <strcmp>
 80078ea:	4603      	mov	r3, r0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d107      	bne.n	8007900 <CDC_Receive_FS+0x2a0>
	    	    	    	light = 1;
 80078f0:	4b33      	ldr	r3, [pc, #204]	@ (80079c0 <CDC_Receive_FS+0x360>)
 80078f2:	2201      	movs	r2, #1
 80078f4:	701a      	strb	r2, [r3, #0]
	    	    	    	CDC_Transmit_FS((uint8_t*)"ACK:lights_on\n", strlen("ACK:lights_on\n"));
 80078f6:	210e      	movs	r1, #14
 80078f8:	4832      	ldr	r0, [pc, #200]	@ (80079c4 <CDC_Receive_FS+0x364>)
 80078fa:	f000 f86d 	bl	80079d8 <CDC_Transmit_FS>
 80078fe:	e014      	b.n	800792a <CDC_Receive_FS+0x2ca>
	    	    	    }
	    else if (strcmp(cmd, "loff") == 0) {
 8007900:	f107 0308 	add.w	r3, r7, #8
 8007904:	4930      	ldr	r1, [pc, #192]	@ (80079c8 <CDC_Receive_FS+0x368>)
 8007906:	4618      	mov	r0, r3
 8007908:	f7f8 fc66 	bl	80001d8 <strcmp>
 800790c:	4603      	mov	r3, r0
 800790e:	2b00      	cmp	r3, #0
 8007910:	d107      	bne.n	8007922 <CDC_Receive_FS+0x2c2>
	   	    	    	    	light = 0;
 8007912:	4b2b      	ldr	r3, [pc, #172]	@ (80079c0 <CDC_Receive_FS+0x360>)
 8007914:	2200      	movs	r2, #0
 8007916:	701a      	strb	r2, [r3, #0]
	   	    	    	    	CDC_Transmit_FS((uint8_t*)"ACK:lights_off\n", strlen("ACK:lights_off\n"));
 8007918:	210f      	movs	r1, #15
 800791a:	482c      	ldr	r0, [pc, #176]	@ (80079cc <CDC_Receive_FS+0x36c>)
 800791c:	f000 f85c 	bl	80079d8 <CDC_Transmit_FS>
 8007920:	e003      	b.n	800792a <CDC_Receive_FS+0x2ca>
	   	    	    	    }
	    else {
	        CDC_Transmit_FS((uint8_t*)"ACK:unknown\n", strlen("ACK:unknown\n"));
 8007922:	210c      	movs	r1, #12
 8007924:	482a      	ldr	r0, [pc, #168]	@ (80079d0 <CDC_Receive_FS+0x370>)
 8007926:	f000 f857 	bl	80079d8 <CDC_Transmit_FS>
	    }

	    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800792a:	6879      	ldr	r1, [r7, #4]
 800792c:	4829      	ldr	r0, [pc, #164]	@ (80079d4 <CDC_Receive_FS+0x374>)
 800792e:	f7fe fa39 	bl	8005da4 <USBD_CDC_SetRxBuffer>
	    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007932:	4828      	ldr	r0, [pc, #160]	@ (80079d4 <CDC_Receive_FS+0x374>)
 8007934:	f7fe fa94 	bl	8005e60 <USBD_CDC_ReceivePacket>
	    return USBD_OK;
 8007938:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800793a:	4618      	mov	r0, r3
 800793c:	3730      	adds	r7, #48	@ 0x30
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	08008454 	.word	0x08008454
 8007948:	20000224 	.word	0x20000224
 800794c:	0800845c 	.word	0x0800845c
 8007950:	2000000c 	.word	0x2000000c
 8007954:	20000211 	.word	0x20000211
 8007958:	08008464 	.word	0x08008464
 800795c:	08008474 	.word	0x08008474
 8007960:	0800847c 	.word	0x0800847c
 8007964:	20000210 	.word	0x20000210
 8007968:	08008488 	.word	0x08008488
 800796c:	08008494 	.word	0x08008494
 8007970:	0800849c 	.word	0x0800849c
 8007974:	20000218 	.word	0x20000218
 8007978:	20000214 	.word	0x20000214
 800797c:	080084a8 	.word	0x080084a8
 8007980:	080084b0 	.word	0x080084b0
 8007984:	080084bc 	.word	0x080084bc
 8007988:	080084c4 	.word	0x080084c4
 800798c:	080084d4 	.word	0x080084d4
 8007990:	080084d8 	.word	0x080084d8
 8007994:	20000010 	.word	0x20000010
 8007998:	20000014 	.word	0x20000014
 800799c:	080084e4 	.word	0x080084e4
 80079a0:	080084f4 	.word	0x080084f4
 80079a4:	080084fc 	.word	0x080084fc
 80079a8:	08008508 	.word	0x08008508
 80079ac:	08008518 	.word	0x08008518
 80079b0:	08008520 	.word	0x08008520
 80079b4:	0800852c 	.word	0x0800852c
 80079b8:	20000231 	.word	0x20000231
 80079bc:	08008534 	.word	0x08008534
 80079c0:	20000230 	.word	0x20000230
 80079c4:	08008538 	.word	0x08008538
 80079c8:	08008548 	.word	0x08008548
 80079cc:	08008550 	.word	0x08008550
 80079d0:	08008560 	.word	0x08008560
 80079d4:	2000023c 	.word	0x2000023c

080079d8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	460b      	mov	r3, r1
 80079e2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80079e4:	2300      	movs	r3, #0
 80079e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80079e8:	4b0d      	ldr	r3, [pc, #52]	@ (8007a20 <CDC_Transmit_FS+0x48>)
 80079ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80079ee:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d001      	beq.n	80079fe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e00b      	b.n	8007a16 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80079fe:	887b      	ldrh	r3, [r7, #2]
 8007a00:	461a      	mov	r2, r3
 8007a02:	6879      	ldr	r1, [r7, #4]
 8007a04:	4806      	ldr	r0, [pc, #24]	@ (8007a20 <CDC_Transmit_FS+0x48>)
 8007a06:	f7fe f9ab 	bl	8005d60 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007a0a:	4805      	ldr	r0, [pc, #20]	@ (8007a20 <CDC_Transmit_FS+0x48>)
 8007a0c:	f7fe f9e8 	bl	8005de0 <USBD_CDC_TransmitPacket>
 8007a10:	4603      	mov	r3, r0
 8007a12:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	2000023c 	.word	0x2000023c

08007a24 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b087      	sub	sp, #28
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007a32:	2300      	movs	r3, #0
 8007a34:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007a36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	371c      	adds	r7, #28
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr
	...

08007a48 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	4603      	mov	r3, r0
 8007a50:	6039      	str	r1, [r7, #0]
 8007a52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	2212      	movs	r2, #18
 8007a58:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007a5a:	4b03      	ldr	r3, [pc, #12]	@ (8007a68 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr
 8007a68:	200000e0 	.word	0x200000e0

08007a6c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	6039      	str	r1, [r7, #0]
 8007a76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	2204      	movs	r2, #4
 8007a7c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007a7e:	4b03      	ldr	r3, [pc, #12]	@ (8007a8c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	200000f4 	.word	0x200000f4

08007a90 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	4603      	mov	r3, r0
 8007a98:	6039      	str	r1, [r7, #0]
 8007a9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007a9c:	79fb      	ldrb	r3, [r7, #7]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d105      	bne.n	8007aae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007aa2:	683a      	ldr	r2, [r7, #0]
 8007aa4:	4907      	ldr	r1, [pc, #28]	@ (8007ac4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007aa6:	4808      	ldr	r0, [pc, #32]	@ (8007ac8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007aa8:	f7ff fc3c 	bl	8007324 <USBD_GetString>
 8007aac:	e004      	b.n	8007ab8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	4904      	ldr	r1, [pc, #16]	@ (8007ac4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007ab2:	4805      	ldr	r0, [pc, #20]	@ (8007ac8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007ab4:	f7ff fc36 	bl	8007324 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007ab8:	4b02      	ldr	r3, [pc, #8]	@ (8007ac4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3708      	adds	r7, #8
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20001518 	.word	0x20001518
 8007ac8:	08008570 	.word	0x08008570

08007acc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	6039      	str	r1, [r7, #0]
 8007ad6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007ad8:	683a      	ldr	r2, [r7, #0]
 8007ada:	4904      	ldr	r1, [pc, #16]	@ (8007aec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007adc:	4804      	ldr	r0, [pc, #16]	@ (8007af0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007ade:	f7ff fc21 	bl	8007324 <USBD_GetString>
  return USBD_StrDesc;
 8007ae2:	4b02      	ldr	r3, [pc, #8]	@ (8007aec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3708      	adds	r7, #8
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	20001518 	.word	0x20001518
 8007af0:	08008588 	.word	0x08008588

08007af4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	4603      	mov	r3, r0
 8007afc:	6039      	str	r1, [r7, #0]
 8007afe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	221a      	movs	r2, #26
 8007b04:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007b06:	f000 f843 	bl	8007b90 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007b0a:	4b02      	ldr	r3, [pc, #8]	@ (8007b14 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3708      	adds	r7, #8
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	200000f8 	.word	0x200000f8

08007b18 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	4603      	mov	r3, r0
 8007b20:	6039      	str	r1, [r7, #0]
 8007b22:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007b24:	79fb      	ldrb	r3, [r7, #7]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d105      	bne.n	8007b36 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007b2a:	683a      	ldr	r2, [r7, #0]
 8007b2c:	4907      	ldr	r1, [pc, #28]	@ (8007b4c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007b2e:	4808      	ldr	r0, [pc, #32]	@ (8007b50 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007b30:	f7ff fbf8 	bl	8007324 <USBD_GetString>
 8007b34:	e004      	b.n	8007b40 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007b36:	683a      	ldr	r2, [r7, #0]
 8007b38:	4904      	ldr	r1, [pc, #16]	@ (8007b4c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007b3a:	4805      	ldr	r0, [pc, #20]	@ (8007b50 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007b3c:	f7ff fbf2 	bl	8007324 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007b40:	4b02      	ldr	r3, [pc, #8]	@ (8007b4c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	20001518 	.word	0x20001518
 8007b50:	0800859c 	.word	0x0800859c

08007b54 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	6039      	str	r1, [r7, #0]
 8007b5e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007b60:	79fb      	ldrb	r3, [r7, #7]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d105      	bne.n	8007b72 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007b66:	683a      	ldr	r2, [r7, #0]
 8007b68:	4907      	ldr	r1, [pc, #28]	@ (8007b88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007b6a:	4808      	ldr	r0, [pc, #32]	@ (8007b8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007b6c:	f7ff fbda 	bl	8007324 <USBD_GetString>
 8007b70:	e004      	b.n	8007b7c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007b72:	683a      	ldr	r2, [r7, #0]
 8007b74:	4904      	ldr	r1, [pc, #16]	@ (8007b88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007b76:	4805      	ldr	r0, [pc, #20]	@ (8007b8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007b78:	f7ff fbd4 	bl	8007324 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007b7c:	4b02      	ldr	r3, [pc, #8]	@ (8007b88 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3708      	adds	r7, #8
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20001518 	.word	0x20001518
 8007b8c:	080085a8 	.word	0x080085a8

08007b90 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b084      	sub	sp, #16
 8007b94:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007b96:	4b0f      	ldr	r3, [pc, #60]	@ (8007bd4 <Get_SerialNum+0x44>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8007bd8 <Get_SerialNum+0x48>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8007bdc <Get_SerialNum+0x4c>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4413      	add	r3, r2
 8007bae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d009      	beq.n	8007bca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007bb6:	2208      	movs	r2, #8
 8007bb8:	4909      	ldr	r1, [pc, #36]	@ (8007be0 <Get_SerialNum+0x50>)
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f000 f814 	bl	8007be8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007bc0:	2204      	movs	r2, #4
 8007bc2:	4908      	ldr	r1, [pc, #32]	@ (8007be4 <Get_SerialNum+0x54>)
 8007bc4:	68b8      	ldr	r0, [r7, #8]
 8007bc6:	f000 f80f 	bl	8007be8 <IntToUnicode>
  }
}
 8007bca:	bf00      	nop
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	1fff7a10 	.word	0x1fff7a10
 8007bd8:	1fff7a14 	.word	0x1fff7a14
 8007bdc:	1fff7a18 	.word	0x1fff7a18
 8007be0:	200000fa 	.word	0x200000fa
 8007be4:	2000010a 	.word	0x2000010a

08007be8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b087      	sub	sp, #28
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	75fb      	strb	r3, [r7, #23]
 8007bfe:	e027      	b.n	8007c50 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	0f1b      	lsrs	r3, r3, #28
 8007c04:	2b09      	cmp	r3, #9
 8007c06:	d80b      	bhi.n	8007c20 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	0f1b      	lsrs	r3, r3, #28
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	7dfb      	ldrb	r3, [r7, #23]
 8007c10:	005b      	lsls	r3, r3, #1
 8007c12:	4619      	mov	r1, r3
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	440b      	add	r3, r1
 8007c18:	3230      	adds	r2, #48	@ 0x30
 8007c1a:	b2d2      	uxtb	r2, r2
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	e00a      	b.n	8007c36 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	0f1b      	lsrs	r3, r3, #28
 8007c24:	b2da      	uxtb	r2, r3
 8007c26:	7dfb      	ldrb	r3, [r7, #23]
 8007c28:	005b      	lsls	r3, r3, #1
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	440b      	add	r3, r1
 8007c30:	3237      	adds	r2, #55	@ 0x37
 8007c32:	b2d2      	uxtb	r2, r2
 8007c34:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	011b      	lsls	r3, r3, #4
 8007c3a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007c3c:	7dfb      	ldrb	r3, [r7, #23]
 8007c3e:	005b      	lsls	r3, r3, #1
 8007c40:	3301      	adds	r3, #1
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	4413      	add	r3, r2
 8007c46:	2200      	movs	r2, #0
 8007c48:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007c4a:	7dfb      	ldrb	r3, [r7, #23]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	75fb      	strb	r3, [r7, #23]
 8007c50:	7dfa      	ldrb	r2, [r7, #23]
 8007c52:	79fb      	ldrb	r3, [r7, #7]
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d3d3      	bcc.n	8007c00 <IntToUnicode+0x18>
  }
}
 8007c58:	bf00      	nop
 8007c5a:	bf00      	nop
 8007c5c:	371c      	adds	r7, #28
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr
	...

08007c68 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b08a      	sub	sp, #40	@ 0x28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c70:	f107 0314 	add.w	r3, r7, #20
 8007c74:	2200      	movs	r2, #0
 8007c76:	601a      	str	r2, [r3, #0]
 8007c78:	605a      	str	r2, [r3, #4]
 8007c7a:	609a      	str	r2, [r3, #8]
 8007c7c:	60da      	str	r2, [r3, #12]
 8007c7e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c88:	d13a      	bne.n	8007d00 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	613b      	str	r3, [r7, #16]
 8007c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c92:	4a1d      	ldr	r2, [pc, #116]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007c94:	f043 0301 	orr.w	r3, r3, #1
 8007c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	613b      	str	r3, [r7, #16]
 8007ca4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007ca6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cac:	2302      	movs	r3, #2
 8007cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cb4:	2303      	movs	r3, #3
 8007cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007cb8:	230a      	movs	r3, #10
 8007cba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007cbc:	f107 0314 	add.w	r3, r7, #20
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	4812      	ldr	r0, [pc, #72]	@ (8007d0c <HAL_PCD_MspInit+0xa4>)
 8007cc4:	f7f9 fb0e 	bl	80012e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ccc:	4a0e      	ldr	r2, [pc, #56]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007cce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cd2:	6353      	str	r3, [r2, #52]	@ 0x34
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	60fb      	str	r3, [r7, #12]
 8007cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007cde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ce2:	6453      	str	r3, [r2, #68]	@ 0x44
 8007ce4:	4b08      	ldr	r3, [pc, #32]	@ (8007d08 <HAL_PCD_MspInit+0xa0>)
 8007ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ce8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007cec:	60fb      	str	r3, [r7, #12]
 8007cee:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	2100      	movs	r1, #0
 8007cf4:	2043      	movs	r0, #67	@ 0x43
 8007cf6:	f7f9 fabe 	bl	8001276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007cfa:	2043      	movs	r0, #67	@ 0x43
 8007cfc:	f7f9 fad7 	bl	80012ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007d00:	bf00      	nop
 8007d02:	3728      	adds	r7, #40	@ 0x28
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	40023800 	.word	0x40023800
 8007d0c:	40020000 	.word	0x40020000

08007d10 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b082      	sub	sp, #8
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007d24:	4619      	mov	r1, r3
 8007d26:	4610      	mov	r0, r2
 8007d28:	f7fe f983 	bl	8006032 <USBD_LL_SetupStage>
}
 8007d2c:	bf00      	nop
 8007d2e:	3708      	adds	r7, #8
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007d46:	78fa      	ldrb	r2, [r7, #3]
 8007d48:	6879      	ldr	r1, [r7, #4]
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	00db      	lsls	r3, r3, #3
 8007d4e:	4413      	add	r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	440b      	add	r3, r1
 8007d54:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	78fb      	ldrb	r3, [r7, #3]
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	f7fe f9bd 	bl	80060dc <USBD_LL_DataOutStage>
}
 8007d62:	bf00      	nop
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b082      	sub	sp, #8
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	460b      	mov	r3, r1
 8007d74:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007d7c:	78fa      	ldrb	r2, [r7, #3]
 8007d7e:	6879      	ldr	r1, [r7, #4]
 8007d80:	4613      	mov	r3, r2
 8007d82:	00db      	lsls	r3, r3, #3
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	440b      	add	r3, r1
 8007d8a:	3320      	adds	r3, #32
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	78fb      	ldrb	r3, [r7, #3]
 8007d90:	4619      	mov	r1, r3
 8007d92:	f7fe fa5f 	bl	8006254 <USBD_LL_DataInStage>
}
 8007d96:	bf00      	nop
 8007d98:	3708      	adds	r7, #8
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b082      	sub	sp, #8
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7fe fba3 	bl	80064f8 <USBD_LL_SOF>
}
 8007db2:	bf00      	nop
 8007db4:	3708      	adds	r7, #8
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b084      	sub	sp, #16
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	79db      	ldrb	r3, [r3, #7]
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	d001      	beq.n	8007dd2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007dce:	f7f8 ff8d 	bl	8000cec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007dd8:	7bfa      	ldrb	r2, [r7, #15]
 8007dda:	4611      	mov	r1, r2
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f7fe fb47 	bl	8006470 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7fe faee 	bl	80063ca <USBD_LL_Reset>
}
 8007dee:	bf00      	nop
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
	...

08007df8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007e06:	4618      	mov	r0, r3
 8007e08:	f7fe fb42 	bl	8006490 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	6812      	ldr	r2, [r2, #0]
 8007e1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007e1e:	f043 0301 	orr.w	r3, r3, #1
 8007e22:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	7adb      	ldrb	r3, [r3, #11]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d005      	beq.n	8007e38 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007e2c:	4b04      	ldr	r3, [pc, #16]	@ (8007e40 <HAL_PCD_SuspendCallback+0x48>)
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	4a03      	ldr	r2, [pc, #12]	@ (8007e40 <HAL_PCD_SuspendCallback+0x48>)
 8007e32:	f043 0306 	orr.w	r3, r3, #6
 8007e36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007e38:	bf00      	nop
 8007e3a:	3708      	adds	r7, #8
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	e000ed00 	.word	0xe000ed00

08007e44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7fe fb38 	bl	80064c8 <USBD_LL_Resume>
}
 8007e58:	bf00      	nop
 8007e5a:	3708      	adds	r7, #8
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007e72:	78fa      	ldrb	r2, [r7, #3]
 8007e74:	4611      	mov	r1, r2
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7fe fb90 	bl	800659c <USBD_LL_IsoOUTIncomplete>
}
 8007e7c:	bf00      	nop
 8007e7e:	3708      	adds	r7, #8
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007e96:	78fa      	ldrb	r2, [r7, #3]
 8007e98:	4611      	mov	r1, r2
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7fe fb4c 	bl	8006538 <USBD_LL_IsoINIncomplete>
}
 8007ea0:	bf00      	nop
 8007ea2:	3708      	adds	r7, #8
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f7fe fba2 	bl	8006600 <USBD_LL_DevConnected>
}
 8007ebc:	bf00      	nop
 8007ebe:	3708      	adds	r7, #8
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7fe fb9f 	bl	8006616 <USBD_LL_DevDisconnected>
}
 8007ed8:	bf00      	nop
 8007eda:	3708      	adds	r7, #8
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}

08007ee0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b082      	sub	sp, #8
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d13c      	bne.n	8007f6a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007ef0:	4a20      	ldr	r2, [pc, #128]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4a1e      	ldr	r2, [pc, #120]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007efc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007f00:	4b1c      	ldr	r3, [pc, #112]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007f06:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007f08:	4b1a      	ldr	r3, [pc, #104]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f0a:	2204      	movs	r2, #4
 8007f0c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007f0e:	4b19      	ldr	r3, [pc, #100]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f10:	2202      	movs	r2, #2
 8007f12:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007f14:	4b17      	ldr	r3, [pc, #92]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f16:	2200      	movs	r2, #0
 8007f18:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007f1a:	4b16      	ldr	r3, [pc, #88]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007f20:	4b14      	ldr	r3, [pc, #80]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007f26:	4b13      	ldr	r3, [pc, #76]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f28:	2200      	movs	r2, #0
 8007f2a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007f2c:	4b11      	ldr	r3, [pc, #68]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f2e:	2200      	movs	r2, #0
 8007f30:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007f32:	4b10      	ldr	r3, [pc, #64]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f34:	2200      	movs	r2, #0
 8007f36:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007f38:	4b0e      	ldr	r3, [pc, #56]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007f3e:	480d      	ldr	r0, [pc, #52]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f40:	f7f9 fb86 	bl	8001650 <HAL_PCD_Init>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d001      	beq.n	8007f4e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007f4a:	f7f8 fecf 	bl	8000cec <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007f4e:	2180      	movs	r1, #128	@ 0x80
 8007f50:	4808      	ldr	r0, [pc, #32]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f52:	f7fa fdb2 	bl	8002aba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007f56:	2240      	movs	r2, #64	@ 0x40
 8007f58:	2100      	movs	r1, #0
 8007f5a:	4806      	ldr	r0, [pc, #24]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f5c:	f7fa fd66 	bl	8002a2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007f60:	2280      	movs	r2, #128	@ 0x80
 8007f62:	2101      	movs	r1, #1
 8007f64:	4803      	ldr	r0, [pc, #12]	@ (8007f74 <USBD_LL_Init+0x94>)
 8007f66:	f7fa fd61 	bl	8002a2c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3708      	adds	r7, #8
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	20001718 	.word	0x20001718

08007f78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b084      	sub	sp, #16
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f80:	2300      	movs	r3, #0
 8007f82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7f9 fc6d 	bl	800186e <HAL_PCD_Start>
 8007f94:	4603      	mov	r3, r0
 8007f96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f98:	7bfb      	ldrb	r3, [r7, #15]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f000 f942 	bl	8008224 <USBD_Get_USB_Status>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007fa4:	7bbb      	ldrb	r3, [r7, #14]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	b084      	sub	sp, #16
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
 8007fb6:	4608      	mov	r0, r1
 8007fb8:	4611      	mov	r1, r2
 8007fba:	461a      	mov	r2, r3
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	70fb      	strb	r3, [r7, #3]
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	70bb      	strb	r3, [r7, #2]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007fd6:	78bb      	ldrb	r3, [r7, #2]
 8007fd8:	883a      	ldrh	r2, [r7, #0]
 8007fda:	78f9      	ldrb	r1, [r7, #3]
 8007fdc:	f7fa f941 	bl	8002262 <HAL_PCD_EP_Open>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fe4:	7bfb      	ldrb	r3, [r7, #15]
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f000 f91c 	bl	8008224 <USBD_Get_USB_Status>
 8007fec:	4603      	mov	r3, r0
 8007fee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ff0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3710      	adds	r7, #16
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}

08007ffa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b084      	sub	sp, #16
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
 8008002:	460b      	mov	r3, r1
 8008004:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008006:	2300      	movs	r3, #0
 8008008:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800800a:	2300      	movs	r3, #0
 800800c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008014:	78fa      	ldrb	r2, [r7, #3]
 8008016:	4611      	mov	r1, r2
 8008018:	4618      	mov	r0, r3
 800801a:	f7fa f98c 	bl	8002336 <HAL_PCD_EP_Close>
 800801e:	4603      	mov	r3, r0
 8008020:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008022:	7bfb      	ldrb	r3, [r7, #15]
 8008024:	4618      	mov	r0, r3
 8008026:	f000 f8fd 	bl	8008224 <USBD_Get_USB_Status>
 800802a:	4603      	mov	r3, r0
 800802c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800802e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3710      	adds	r7, #16
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	460b      	mov	r3, r1
 8008042:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008052:	78fa      	ldrb	r2, [r7, #3]
 8008054:	4611      	mov	r1, r2
 8008056:	4618      	mov	r0, r3
 8008058:	f7fa fa44 	bl	80024e4 <HAL_PCD_EP_SetStall>
 800805c:	4603      	mov	r3, r0
 800805e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008060:	7bfb      	ldrb	r3, [r7, #15]
 8008062:	4618      	mov	r0, r3
 8008064:	f000 f8de 	bl	8008224 <USBD_Get_USB_Status>
 8008068:	4603      	mov	r3, r0
 800806a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800806c:	7bbb      	ldrb	r3, [r7, #14]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b084      	sub	sp, #16
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	460b      	mov	r3, r1
 8008080:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008082:	2300      	movs	r3, #0
 8008084:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008086:	2300      	movs	r3, #0
 8008088:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008090:	78fa      	ldrb	r2, [r7, #3]
 8008092:	4611      	mov	r1, r2
 8008094:	4618      	mov	r0, r3
 8008096:	f7fa fa88 	bl	80025aa <HAL_PCD_EP_ClrStall>
 800809a:	4603      	mov	r3, r0
 800809c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800809e:	7bfb      	ldrb	r3, [r7, #15]
 80080a0:	4618      	mov	r0, r3
 80080a2:	f000 f8bf 	bl	8008224 <USBD_Get_USB_Status>
 80080a6:	4603      	mov	r3, r0
 80080a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80080aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	460b      	mov	r3, r1
 80080be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80080c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80080c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	da0b      	bge.n	80080e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80080d0:	78fb      	ldrb	r3, [r7, #3]
 80080d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080d6:	68f9      	ldr	r1, [r7, #12]
 80080d8:	4613      	mov	r3, r2
 80080da:	00db      	lsls	r3, r3, #3
 80080dc:	4413      	add	r3, r2
 80080de:	009b      	lsls	r3, r3, #2
 80080e0:	440b      	add	r3, r1
 80080e2:	3316      	adds	r3, #22
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	e00b      	b.n	8008100 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80080e8:	78fb      	ldrb	r3, [r7, #3]
 80080ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080ee:	68f9      	ldr	r1, [r7, #12]
 80080f0:	4613      	mov	r3, r2
 80080f2:	00db      	lsls	r3, r3, #3
 80080f4:	4413      	add	r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	440b      	add	r3, r1
 80080fa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80080fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	460b      	mov	r3, r1
 8008116:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008118:	2300      	movs	r3, #0
 800811a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800811c:	2300      	movs	r3, #0
 800811e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008126:	78fa      	ldrb	r2, [r7, #3]
 8008128:	4611      	mov	r1, r2
 800812a:	4618      	mov	r0, r3
 800812c:	f7fa f875 	bl	800221a <HAL_PCD_SetAddress>
 8008130:	4603      	mov	r3, r0
 8008132:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008134:	7bfb      	ldrb	r3, [r7, #15]
 8008136:	4618      	mov	r0, r3
 8008138:	f000 f874 	bl	8008224 <USBD_Get_USB_Status>
 800813c:	4603      	mov	r3, r0
 800813e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008140:	7bbb      	ldrb	r3, [r7, #14]
}
 8008142:	4618      	mov	r0, r3
 8008144:	3710      	adds	r7, #16
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}

0800814a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800814a:	b580      	push	{r7, lr}
 800814c:	b086      	sub	sp, #24
 800814e:	af00      	add	r7, sp, #0
 8008150:	60f8      	str	r0, [r7, #12]
 8008152:	607a      	str	r2, [r7, #4]
 8008154:	603b      	str	r3, [r7, #0]
 8008156:	460b      	mov	r3, r1
 8008158:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800815a:	2300      	movs	r3, #0
 800815c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800815e:	2300      	movs	r3, #0
 8008160:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008168:	7af9      	ldrb	r1, [r7, #11]
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	f7fa f97f 	bl	8002470 <HAL_PCD_EP_Transmit>
 8008172:	4603      	mov	r3, r0
 8008174:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008176:	7dfb      	ldrb	r3, [r7, #23]
 8008178:	4618      	mov	r0, r3
 800817a:	f000 f853 	bl	8008224 <USBD_Get_USB_Status>
 800817e:	4603      	mov	r3, r0
 8008180:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008182:	7dbb      	ldrb	r3, [r7, #22]
}
 8008184:	4618      	mov	r0, r3
 8008186:	3718      	adds	r7, #24
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	607a      	str	r2, [r7, #4]
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	460b      	mov	r3, r1
 800819a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800819c:	2300      	movs	r3, #0
 800819e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081a0:	2300      	movs	r3, #0
 80081a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80081aa:	7af9      	ldrb	r1, [r7, #11]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	f7fa f90b 	bl	80023ca <HAL_PCD_EP_Receive>
 80081b4:	4603      	mov	r3, r0
 80081b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081b8:	7dfb      	ldrb	r3, [r7, #23]
 80081ba:	4618      	mov	r0, r3
 80081bc:	f000 f832 	bl	8008224 <USBD_Get_USB_Status>
 80081c0:	4603      	mov	r3, r0
 80081c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80081c4:	7dbb      	ldrb	r3, [r7, #22]
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80081ce:	b580      	push	{r7, lr}
 80081d0:	b082      	sub	sp, #8
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
 80081d6:	460b      	mov	r3, r1
 80081d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80081e0:	78fa      	ldrb	r2, [r7, #3]
 80081e2:	4611      	mov	r1, r2
 80081e4:	4618      	mov	r0, r3
 80081e6:	f7fa f92b 	bl	8002440 <HAL_PCD_EP_GetRxCount>
 80081ea:	4603      	mov	r3, r0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3708      	adds	r7, #8
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80081fc:	4b03      	ldr	r3, [pc, #12]	@ (800820c <USBD_static_malloc+0x18>)
}
 80081fe:	4618      	mov	r0, r3
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop
 800820c:	20001bfc 	.word	0x20001bfc

08008210 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]

}
 8008218:	bf00      	nop
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
 800822a:	4603      	mov	r3, r0
 800822c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800822e:	2300      	movs	r3, #0
 8008230:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008232:	79fb      	ldrb	r3, [r7, #7]
 8008234:	2b03      	cmp	r3, #3
 8008236:	d817      	bhi.n	8008268 <USBD_Get_USB_Status+0x44>
 8008238:	a201      	add	r2, pc, #4	@ (adr r2, 8008240 <USBD_Get_USB_Status+0x1c>)
 800823a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800823e:	bf00      	nop
 8008240:	08008251 	.word	0x08008251
 8008244:	08008257 	.word	0x08008257
 8008248:	0800825d 	.word	0x0800825d
 800824c:	08008263 	.word	0x08008263
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008250:	2300      	movs	r3, #0
 8008252:	73fb      	strb	r3, [r7, #15]
    break;
 8008254:	e00b      	b.n	800826e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008256:	2303      	movs	r3, #3
 8008258:	73fb      	strb	r3, [r7, #15]
    break;
 800825a:	e008      	b.n	800826e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800825c:	2301      	movs	r3, #1
 800825e:	73fb      	strb	r3, [r7, #15]
    break;
 8008260:	e005      	b.n	800826e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008262:	2303      	movs	r3, #3
 8008264:	73fb      	strb	r3, [r7, #15]
    break;
 8008266:	e002      	b.n	800826e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008268:	2303      	movs	r3, #3
 800826a:	73fb      	strb	r3, [r7, #15]
    break;
 800826c:	bf00      	nop
  }
  return usb_status;
 800826e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008270:	4618      	mov	r0, r3
 8008272:	3714      	adds	r7, #20
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <atoi>:
 800827c:	220a      	movs	r2, #10
 800827e:	2100      	movs	r1, #0
 8008280:	f000 b87a 	b.w	8008378 <strtol>

08008284 <_strtol_l.isra.0>:
 8008284:	2b24      	cmp	r3, #36	@ 0x24
 8008286:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800828a:	4686      	mov	lr, r0
 800828c:	4690      	mov	r8, r2
 800828e:	d801      	bhi.n	8008294 <_strtol_l.isra.0+0x10>
 8008290:	2b01      	cmp	r3, #1
 8008292:	d106      	bne.n	80082a2 <_strtol_l.isra.0+0x1e>
 8008294:	f000 f8a8 	bl	80083e8 <__errno>
 8008298:	2316      	movs	r3, #22
 800829a:	6003      	str	r3, [r0, #0]
 800829c:	2000      	movs	r0, #0
 800829e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082a2:	4834      	ldr	r0, [pc, #208]	@ (8008374 <_strtol_l.isra.0+0xf0>)
 80082a4:	460d      	mov	r5, r1
 80082a6:	462a      	mov	r2, r5
 80082a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082ac:	5d06      	ldrb	r6, [r0, r4]
 80082ae:	f016 0608 	ands.w	r6, r6, #8
 80082b2:	d1f8      	bne.n	80082a6 <_strtol_l.isra.0+0x22>
 80082b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80082b6:	d110      	bne.n	80082da <_strtol_l.isra.0+0x56>
 80082b8:	782c      	ldrb	r4, [r5, #0]
 80082ba:	2601      	movs	r6, #1
 80082bc:	1c95      	adds	r5, r2, #2
 80082be:	f033 0210 	bics.w	r2, r3, #16
 80082c2:	d115      	bne.n	80082f0 <_strtol_l.isra.0+0x6c>
 80082c4:	2c30      	cmp	r4, #48	@ 0x30
 80082c6:	d10d      	bne.n	80082e4 <_strtol_l.isra.0+0x60>
 80082c8:	782a      	ldrb	r2, [r5, #0]
 80082ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80082ce:	2a58      	cmp	r2, #88	@ 0x58
 80082d0:	d108      	bne.n	80082e4 <_strtol_l.isra.0+0x60>
 80082d2:	786c      	ldrb	r4, [r5, #1]
 80082d4:	3502      	adds	r5, #2
 80082d6:	2310      	movs	r3, #16
 80082d8:	e00a      	b.n	80082f0 <_strtol_l.isra.0+0x6c>
 80082da:	2c2b      	cmp	r4, #43	@ 0x2b
 80082dc:	bf04      	itt	eq
 80082de:	782c      	ldrbeq	r4, [r5, #0]
 80082e0:	1c95      	addeq	r5, r2, #2
 80082e2:	e7ec      	b.n	80082be <_strtol_l.isra.0+0x3a>
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1f6      	bne.n	80082d6 <_strtol_l.isra.0+0x52>
 80082e8:	2c30      	cmp	r4, #48	@ 0x30
 80082ea:	bf14      	ite	ne
 80082ec:	230a      	movne	r3, #10
 80082ee:	2308      	moveq	r3, #8
 80082f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80082f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80082f8:	2200      	movs	r2, #0
 80082fa:	fbbc f9f3 	udiv	r9, ip, r3
 80082fe:	4610      	mov	r0, r2
 8008300:	fb03 ca19 	mls	sl, r3, r9, ip
 8008304:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008308:	2f09      	cmp	r7, #9
 800830a:	d80f      	bhi.n	800832c <_strtol_l.isra.0+0xa8>
 800830c:	463c      	mov	r4, r7
 800830e:	42a3      	cmp	r3, r4
 8008310:	dd1b      	ble.n	800834a <_strtol_l.isra.0+0xc6>
 8008312:	1c57      	adds	r7, r2, #1
 8008314:	d007      	beq.n	8008326 <_strtol_l.isra.0+0xa2>
 8008316:	4581      	cmp	r9, r0
 8008318:	d314      	bcc.n	8008344 <_strtol_l.isra.0+0xc0>
 800831a:	d101      	bne.n	8008320 <_strtol_l.isra.0+0x9c>
 800831c:	45a2      	cmp	sl, r4
 800831e:	db11      	blt.n	8008344 <_strtol_l.isra.0+0xc0>
 8008320:	fb00 4003 	mla	r0, r0, r3, r4
 8008324:	2201      	movs	r2, #1
 8008326:	f815 4b01 	ldrb.w	r4, [r5], #1
 800832a:	e7eb      	b.n	8008304 <_strtol_l.isra.0+0x80>
 800832c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008330:	2f19      	cmp	r7, #25
 8008332:	d801      	bhi.n	8008338 <_strtol_l.isra.0+0xb4>
 8008334:	3c37      	subs	r4, #55	@ 0x37
 8008336:	e7ea      	b.n	800830e <_strtol_l.isra.0+0x8a>
 8008338:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800833c:	2f19      	cmp	r7, #25
 800833e:	d804      	bhi.n	800834a <_strtol_l.isra.0+0xc6>
 8008340:	3c57      	subs	r4, #87	@ 0x57
 8008342:	e7e4      	b.n	800830e <_strtol_l.isra.0+0x8a>
 8008344:	f04f 32ff 	mov.w	r2, #4294967295
 8008348:	e7ed      	b.n	8008326 <_strtol_l.isra.0+0xa2>
 800834a:	1c53      	adds	r3, r2, #1
 800834c:	d108      	bne.n	8008360 <_strtol_l.isra.0+0xdc>
 800834e:	2322      	movs	r3, #34	@ 0x22
 8008350:	f8ce 3000 	str.w	r3, [lr]
 8008354:	4660      	mov	r0, ip
 8008356:	f1b8 0f00 	cmp.w	r8, #0
 800835a:	d0a0      	beq.n	800829e <_strtol_l.isra.0+0x1a>
 800835c:	1e69      	subs	r1, r5, #1
 800835e:	e006      	b.n	800836e <_strtol_l.isra.0+0xea>
 8008360:	b106      	cbz	r6, 8008364 <_strtol_l.isra.0+0xe0>
 8008362:	4240      	negs	r0, r0
 8008364:	f1b8 0f00 	cmp.w	r8, #0
 8008368:	d099      	beq.n	800829e <_strtol_l.isra.0+0x1a>
 800836a:	2a00      	cmp	r2, #0
 800836c:	d1f6      	bne.n	800835c <_strtol_l.isra.0+0xd8>
 800836e:	f8c8 1000 	str.w	r1, [r8]
 8008372:	e794      	b.n	800829e <_strtol_l.isra.0+0x1a>
 8008374:	080085c9 	.word	0x080085c9

08008378 <strtol>:
 8008378:	4613      	mov	r3, r2
 800837a:	460a      	mov	r2, r1
 800837c:	4601      	mov	r1, r0
 800837e:	4802      	ldr	r0, [pc, #8]	@ (8008388 <strtol+0x10>)
 8008380:	6800      	ldr	r0, [r0, #0]
 8008382:	f7ff bf7f 	b.w	8008284 <_strtol_l.isra.0>
 8008386:	bf00      	nop
 8008388:	20000114 	.word	0x20000114

0800838c <memset>:
 800838c:	4402      	add	r2, r0
 800838e:	4603      	mov	r3, r0
 8008390:	4293      	cmp	r3, r2
 8008392:	d100      	bne.n	8008396 <memset+0xa>
 8008394:	4770      	bx	lr
 8008396:	f803 1b01 	strb.w	r1, [r3], #1
 800839a:	e7f9      	b.n	8008390 <memset+0x4>

0800839c <strncmp>:
 800839c:	b510      	push	{r4, lr}
 800839e:	b16a      	cbz	r2, 80083bc <strncmp+0x20>
 80083a0:	3901      	subs	r1, #1
 80083a2:	1884      	adds	r4, r0, r2
 80083a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083a8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d103      	bne.n	80083b8 <strncmp+0x1c>
 80083b0:	42a0      	cmp	r0, r4
 80083b2:	d001      	beq.n	80083b8 <strncmp+0x1c>
 80083b4:	2a00      	cmp	r2, #0
 80083b6:	d1f5      	bne.n	80083a4 <strncmp+0x8>
 80083b8:	1ad0      	subs	r0, r2, r3
 80083ba:	bd10      	pop	{r4, pc}
 80083bc:	4610      	mov	r0, r2
 80083be:	e7fc      	b.n	80083ba <strncmp+0x1e>

080083c0 <strncpy>:
 80083c0:	b510      	push	{r4, lr}
 80083c2:	3901      	subs	r1, #1
 80083c4:	4603      	mov	r3, r0
 80083c6:	b132      	cbz	r2, 80083d6 <strncpy+0x16>
 80083c8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80083cc:	f803 4b01 	strb.w	r4, [r3], #1
 80083d0:	3a01      	subs	r2, #1
 80083d2:	2c00      	cmp	r4, #0
 80083d4:	d1f7      	bne.n	80083c6 <strncpy+0x6>
 80083d6:	441a      	add	r2, r3
 80083d8:	2100      	movs	r1, #0
 80083da:	4293      	cmp	r3, r2
 80083dc:	d100      	bne.n	80083e0 <strncpy+0x20>
 80083de:	bd10      	pop	{r4, pc}
 80083e0:	f803 1b01 	strb.w	r1, [r3], #1
 80083e4:	e7f9      	b.n	80083da <strncpy+0x1a>
	...

080083e8 <__errno>:
 80083e8:	4b01      	ldr	r3, [pc, #4]	@ (80083f0 <__errno+0x8>)
 80083ea:	6818      	ldr	r0, [r3, #0]
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	20000114 	.word	0x20000114

080083f4 <__libc_init_array>:
 80083f4:	b570      	push	{r4, r5, r6, lr}
 80083f6:	4d0d      	ldr	r5, [pc, #52]	@ (800842c <__libc_init_array+0x38>)
 80083f8:	4c0d      	ldr	r4, [pc, #52]	@ (8008430 <__libc_init_array+0x3c>)
 80083fa:	1b64      	subs	r4, r4, r5
 80083fc:	10a4      	asrs	r4, r4, #2
 80083fe:	2600      	movs	r6, #0
 8008400:	42a6      	cmp	r6, r4
 8008402:	d109      	bne.n	8008418 <__libc_init_array+0x24>
 8008404:	4d0b      	ldr	r5, [pc, #44]	@ (8008434 <__libc_init_array+0x40>)
 8008406:	4c0c      	ldr	r4, [pc, #48]	@ (8008438 <__libc_init_array+0x44>)
 8008408:	f000 f818 	bl	800843c <_init>
 800840c:	1b64      	subs	r4, r4, r5
 800840e:	10a4      	asrs	r4, r4, #2
 8008410:	2600      	movs	r6, #0
 8008412:	42a6      	cmp	r6, r4
 8008414:	d105      	bne.n	8008422 <__libc_init_array+0x2e>
 8008416:	bd70      	pop	{r4, r5, r6, pc}
 8008418:	f855 3b04 	ldr.w	r3, [r5], #4
 800841c:	4798      	blx	r3
 800841e:	3601      	adds	r6, #1
 8008420:	e7ee      	b.n	8008400 <__libc_init_array+0xc>
 8008422:	f855 3b04 	ldr.w	r3, [r5], #4
 8008426:	4798      	blx	r3
 8008428:	3601      	adds	r6, #1
 800842a:	e7f2      	b.n	8008412 <__libc_init_array+0x1e>
 800842c:	080086d4 	.word	0x080086d4
 8008430:	080086d4 	.word	0x080086d4
 8008434:	080086d4 	.word	0x080086d4
 8008438:	080086d8 	.word	0x080086d8

0800843c <_init>:
 800843c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800843e:	bf00      	nop
 8008440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008442:	bc08      	pop	{r3}
 8008444:	469e      	mov	lr, r3
 8008446:	4770      	bx	lr

08008448 <_fini>:
 8008448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800844a:	bf00      	nop
 800844c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800844e:	bc08      	pop	{r3}
 8008450:	469e      	mov	lr, r3
 8008452:	4770      	bx	lr
