{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577056922520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577056922520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 01:22:02 2019 " "Processing started: Mon Dec 23 01:22:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577056922520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1577056922520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1577056922520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1577056923138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1577056933537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933537 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1577056933539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS " "Found entity 1: TOP_VGA_DEMO_WITH_MSS" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS.bdf" "" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933543 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1577056933545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS_ALL " "Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topleftxconst.v 1 1 " "Found 1 design units, including 1 entities, in source file topleftxconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLeftXCONST " "Found entity 1: topLeftXCONST" {  } { { "topLeftXCONST.v" "" { Text "C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/game_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_move " "Found entity 1: player_move" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_bitmap " "Found entity 1: player_bitmap" {  } { { "RTL/VGA/player_bitmap.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_bitmap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hit_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hit_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_controller " "Found entity 1: hit_controller" {  } { { "RTL/VGA/hit_controller.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/hit_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056933647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056933647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1577056933647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1577056933648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1577056933648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_WITH_MSS_ALL " "Elaborating entity \"TOP_VGA_DEMO_WITH_MSS_ALL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1577056933719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 440 1048 1264 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056933737 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056933737 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst20 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst20" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 440 672 920 616 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_bitmap player_bitmap:inst7 " "Elaborating entity \"player_bitmap\" for hierarchy \"player_bitmap:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst7" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 88 1280 1504 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933754 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1577056933903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst6\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst6" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 120 928 1152 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_move player_move:inst1 " "Elaborating entity \"player_move\" for hierarchy \"player_move:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst1" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 184 600 824 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE player_move.sv(37) " "Verilog HDL or VHDL warning at player_move.sv(37): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1577056933922 "|TOP_VGA_DEMO_WITH_MSS_ALL|player_move:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_move.sv(128) " "Verilog HDL assignment warning at player_move.sv(128): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056933923 "|TOP_VGA_DEMO_WITH_MSS_ALL|player_move:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_move.sv(129) " "Verilog HDL assignment warning at player_move.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056933923 "|TOP_VGA_DEMO_WITH_MSS_ALL|player_move:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMOALL TOP_KBD_DEMOALL:inst18 " "Elaborating entity \"TOP_KBD_DEMOALL\" for hierarchy \"TOP_KBD_DEMOALL:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst18" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 272 48 272 400 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD_DEMOALL:inst18\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst18\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst2" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 416 360 560 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(39) " "Verilog HDL assignment warning at keyPad_decoder.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/keyPad_decoder.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056933939 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:inst18|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD_DEMOALL:inst18\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD_DEMOALL:inst18\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 208 360 560 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMOALL:inst18\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMOALL:inst18\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst3" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMOALL:inst18\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMOALL:inst18\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst4" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitrec.sv(69) " "Verilog HDL assignment warning at bitrec.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/bitrec.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056933971 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:inst18|KBDINTF:inst|bitrec:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMOALL:inst18\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMOALL:inst18\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst5" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst18\|keyToggle_decoder:inst1 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst18\|keyToggle_decoder:inst1\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst1" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 96 920 1160 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst18\|keyToggle_decoder:inst3 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst18\|keyToggle_decoder:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst3" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 296 920 1160 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap NumbersBitMap:inst15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"NumbersBitMap:inst15\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst15" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 1192 24 248 1336 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056933995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1577056934074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst11" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 784 72 296 928 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topLeftXCONST topLeftXCONST:inst22 " "Elaborating entity \"topLeftXCONST\" for hierarchy \"topLeftXCONST:inst22\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst22" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 856 -152 -40 904 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "topLeftXCONST.v" "LPM_CONSTANT_component" { Text "C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "topLeftXCONST.v" "" { Text "C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1577056934144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 100 " "Parameter \"lpm_cvalue\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934145 ""}  } { { "topLeftXCONST.v" "" { Text "C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1577056934145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_oj8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_oj8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_oj8 " "Found entity 1: lpm_constant_oj8" {  } { { "db/lpm_constant_oj8.tdf" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056934167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056934167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_oj8 topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag " "Elaborating entity \"lpm_constant_oj8\" for hierarchy \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_oj8.tdf" "mgl_prim1" { Text "C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_oj8.tdf" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00001100100 " "Parameter \"CVALUE\" = \"00001100100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056934876 ""}  } { { "db/lpm_constant_oj8.tdf" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1577056934876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"topLeftXCONST:inst22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst13 " "Elaborating entity \"random\" for hierarchy \"random:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst13" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 936 88 304 1048 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935378 "|TOP_VGA_DEMO_WITH_MSS_ALL|random:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935379 "|TOP_VGA_DEMO_WITH_MSS_ALL|random:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935379 "|TOP_VGA_DEMO_WITH_MSS_ALL|random:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst12 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst12" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 504 112 320 616 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(37) " "Verilog HDL assignment warning at back_ground_draw.sv(37): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935386 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(44) " "Verilog HDL assignment warning at back_ground_draw.sv(44): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935386 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(51) " "Verilog HDL assignment warning at back_ground_draw.sv(51): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935386 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_draw:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(62) " "Verilog HDL assignment warning at back_ground_draw.sv(62): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935386 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_draw:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO TOP_MSS_DEMO:inst9 " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"TOP_MSS_DEMO:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst9" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 792 1024 1272 984 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"TOP_MSS_DEMO:inst9\|audio_codec_controller:inst2\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 1080 1352 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable TOP_MSS_DEMO:inst9\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"TOP_MSS_DEMO:inst9\|sintable:inst1\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/TOP_MSS_DEMO.bdf" { { 144 648 896 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935408 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_MSS_DEMO:inst9|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter TOP_MSS_DEMO:inst9\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"TOP_MSS_DEMO:inst9\|addr_counter:inst9\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/TOP_MSS_DEMO.bdf" { { 344 648 880 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1577056935419 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_MSS_DEMO:inst9|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler TOP_MSS_DEMO:inst9\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"TOP_MSS_DEMO:inst9\|prescaler:inst3\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/TOP_MSS_DEMO.bdf" { { 432 360 600 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder ToneDecoder:inst3 " "Elaborating entity \"ToneDecoder\" for hierarchy \"ToneDecoder:inst3\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst3" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 880 760 976 960 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst10" { Schematic "C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 1056 832 1016 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1577056935440 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1577056935668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.23.01:22:20 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2019.12.23.01:22:20 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056940989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056944389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056944552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056948319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056948488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056948661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056948854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056948861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1577056948862 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1577056949555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056949787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056949787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056949870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056949870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056949872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056949872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056949948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056949948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056950044 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056950044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056950044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577056950128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1577056950128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alonb/Desktop/circus_charlie/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/alonb/Desktop/circus_charlie/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1577056951196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577056951210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 01:22:31 2019 " "Processing ended: Mon Dec 23 01:22:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577056951210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577056951210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577056951210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1577056951210 ""}
