
*** Running vivado
    with args -log design_1_simple_add_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_simple_add_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_simple_add_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dsb21132/Downloads/custom_ip/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_simple_add_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16316
WARNING: [Synth 8-1958] event expressions must result in a singular type [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_axi_lite_interface_verilog.v:253]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.746 ; gain = 82.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_simple_add_0_0' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/synth/design_1_simple_add_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'simple_add' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add.vhd:182]
INFO: [Synth 8-638] synthesizing module 'simple_add_axi_lite_interface' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:247]
INFO: [Synth 8-3491] module 'simple_add_axi_lite_interface_verilog' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'simple_add_axi_lite_interface_verilog' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:276]
INFO: [Synth 8-6157] synthesizing module 'simple_add_axi_lite_interface_verilog' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_axi_lite_interface_verilog.v:38]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_NUM_OFFSETS bound to: 3 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter ADDR_MSB bound to: 4 - type: integer 
	Parameter DEC_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_add_axi_lite_interface_verilog' (1#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'simple_add_axi_lite_interface' (2#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:247]
INFO: [Synth 8-638] synthesizing module 'simple_add_default_clock_driver' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add.vhd:139]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (3#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (4#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (5#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'simple_add_default_clock_driver' (6#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add.vhd:139]
INFO: [Synth 8-638] synthesizing module 'simple_add_struct' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add.vhd:15]
INFO: [Synth 8-638] synthesizing module 'simple_add_xladdsub' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:395]
	Parameter core_name0 bound to: simple_add_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 8 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 9 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 9 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 9 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'simple_add_c_addsub_v12_0_i0' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/simple_add_c_addsub_v12_0_i0/synth/simple_add_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'simple_add_c_addsub_v12_0_i0' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:470]
INFO: [Synth 8-638] synthesizing module 'simple_add_c_addsub_v12_0_i0' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/simple_add_c_addsub_v12_0_i0/synth/simple_add_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/simple_add_c_addsub_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/simple_add_c_addsub_v12_0_i0/synth/simple_add_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'simple_add_c_addsub_v12_0_i0' (14#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/simple_add_c_addsub_v12_0_i0/synth/simple_add_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'simple_add_xladdsub' (15#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:395]
INFO: [Synth 8-638] synthesizing module 'simple_add_xlconvert' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:125]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_simple_add_xlconvert' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:69' bound to instance 'convert' of component 'convert_func_call_simple_add_xlconvert' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:177]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_simple_add_xlconvert' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:84]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_simple_add_xlconvert' (16#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:84]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:193]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:30]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:31]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e' (17#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg' (18#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'simple_add_xlconvert' (19#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:125]
INFO: [Synth 8-638] synthesizing module 'simple_add_xlconvert__parameterized0' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:125]
	Parameter din_width bound to: 9 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 9 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_simple_add_xlconvert' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:69' bound to instance 'convert' of component 'convert_func_call_simple_add_xlconvert' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:177]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_simple_add_xlconvert__parameterized1' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:84]
	Parameter din_width bound to: 9 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_simple_add_xlconvert__parameterized1' (19#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:84]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:193]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized0' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized0' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized0' (19#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized0' (19#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'simple_add_xlconvert__parameterized0' (19#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_entity_declarations.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'simple_add_struct' (20#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'simple_add' (21#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add.vhd:182]
INFO: [Synth 8-6155] done synthesizing module 'design_1_simple_add_0_0' (22#1) [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/synth/design_1_simple_add_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1292.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/constrs/simple_add.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/dsb21132/project_simple_add/project_simple_add.gen/sources_1/bd/design_1/ip/design_1_simple_add_0_0/constrs/simple_add.xdc] for cell 'inst'
Parsing XDC File [C:/Users/dsb21132/project_simple_add/project_simple_add.runs/design_1_simple_add_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dsb21132/project_simple_add/project_simple_add.runs/design_1_simple_add_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDE => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1292.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/dsb21132/project_simple_add/project_simple_add.runs/design_1_simple_add_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for inst/simple_add_struct/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.961 ; gain = 204.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1373.703 ; gain = 284.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1374.000 ; gain = 285.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1393.113 ; gain = 304.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     1|
|3     |LUT2    |     1|
|4     |LUT3    |     3|
|5     |LUT4    |    14|
|6     |LUT5    |    32|
|7     |LUT6    |     3|
|8     |FDE     |    48|
|9     |FDRE    |   110|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1403.766 ; gain = 315.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1403.766 ; gain = 315.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1403.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDE => FDRE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.766 ; gain = 315.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/dsb21132/project_simple_add/project_simple_add.runs/design_1_simple_add_0_0_synth_1/design_1_simple_add_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_simple_add_0_0, cache-ID = fe431035147dd05e
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dsb21132/project_simple_add/project_simple_add.runs/design_1_simple_add_0_0_synth_1/design_1_simple_add_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_simple_add_0_0_utilization_synth.rpt -pb design_1_simple_add_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 15:24:26 2024...
