library verilog;
use verilog.vl_types.all;
entity ate is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        pix_data        : in     vl_logic_vector(7 downto 0);
        bin             : out    vl_logic;
        threshold       : out    vl_logic_vector(7 downto 0)
    );
end ate;
