/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [28:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [7:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_4z & celloutsig_1_2z[5]);
  assign celloutsig_0_14z = ~(in_data[82] | celloutsig_0_6z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_12z[1] | celloutsig_0_11z[0]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[5] | celloutsig_1_5z[5]) & celloutsig_1_8z);
  assign celloutsig_0_18z = ~((celloutsig_0_17z | celloutsig_0_12z[0]) & celloutsig_0_9z[9]);
  assign celloutsig_1_19z = in_data[177] | ~(celloutsig_1_6z[0]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(in_data[33]);
  assign celloutsig_1_11z = ~(celloutsig_1_0z[4] ^ celloutsig_1_1z);
  assign celloutsig_0_21z = ~(celloutsig_0_11z[1] ^ celloutsig_0_4z[6]);
  assign celloutsig_1_1z = ~(in_data[185] ^ in_data[189]);
  assign celloutsig_0_1z = celloutsig_0_0z[5:2] < celloutsig_0_0z[7:4];
  assign celloutsig_0_5z = celloutsig_0_3z[2] & ~(celloutsig_0_3z[3]);
  assign celloutsig_1_2z = in_data[110:105] % { 1'h1, in_data[168:164] };
  assign celloutsig_1_6z = celloutsig_1_3z[3:1] % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_18z = celloutsig_1_9z[3:1] | celloutsig_1_12z[25:23];
  assign celloutsig_1_7z = { celloutsig_1_6z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } | { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_10z = & celloutsig_0_9z[8:6];
  assign celloutsig_0_16z = & { celloutsig_0_9z[8:4], celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_0z[4] & celloutsig_0_10z;
  assign celloutsig_0_19z = celloutsig_0_5z & celloutsig_0_8z[1];
  assign celloutsig_1_4z = celloutsig_1_3z[0] & celloutsig_1_1z;
  assign celloutsig_0_24z = | { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_1_12z = { celloutsig_1_5z[5:1], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_10z } >> in_data[134:106];
  assign celloutsig_0_8z = { in_data[19:11], celloutsig_0_2z } >> celloutsig_0_4z[15:6];
  assign celloutsig_0_9z = { celloutsig_0_0z[9:1], celloutsig_0_1z } >> celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_0z[6:4] >> in_data[5:3];
  assign celloutsig_1_9z = { in_data[157:154], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } << { in_data[112:111], celloutsig_1_3z };
  assign celloutsig_0_6z = in_data[13:11] << celloutsig_0_4z[7:5];
  assign celloutsig_1_0z = in_data[174:170] << in_data[126:122];
  assign celloutsig_0_3z = celloutsig_0_0z[7:3] >> in_data[76:72];
  assign celloutsig_0_4z = { in_data[37:22], celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_0z[9:3], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_4z[10:8], celloutsig_0_19z, celloutsig_0_6z } >> { celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_1_3z = celloutsig_1_0z ~^ celloutsig_1_2z[5:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[80:71];
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = celloutsig_0_8z[2:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_0z[2:0], celloutsig_1_3z };
  assign { out_data[130:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
