INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.sim/sim_1/synth/timing/RegisterFile_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-311] analyzing module glbl
