/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire [54:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [22:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [38:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  reg [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(in_data[4] & celloutsig_0_2z);
  assign celloutsig_1_15z = !(in_data[132] ? celloutsig_1_5z : celloutsig_1_7z);
  assign celloutsig_1_19z = !(celloutsig_1_16z[6] ? celloutsig_1_7z : celloutsig_1_15z);
  assign celloutsig_0_1z = celloutsig_0_0z[1] | ~(in_data[60]);
  assign celloutsig_0_13z = in_data[72] | ~(celloutsig_0_3z);
  assign celloutsig_0_10z = celloutsig_0_4z[20] ^ celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[103] ^ in_data[164];
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z } + celloutsig_0_4z[16:5];
  assign celloutsig_0_12z = { in_data[93:91], celloutsig_0_1z, celloutsig_0_1z } >= { celloutsig_0_4z[15:12], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[37:35] <= in_data[88:86];
  assign celloutsig_1_4z = celloutsig_1_3z[5:3] <= { in_data[157], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_10z & ~(celloutsig_0_12z);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_7z = celloutsig_1_6z[2] & ~(celloutsig_1_3z[0]);
  assign celloutsig_0_7z = in_data[5] ? celloutsig_0_4z[18:10] : { celloutsig_0_0z[3:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_17z[8] ? { celloutsig_0_13z, celloutsig_0_18z } : { in_data[78:75], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_17z = { in_data[108], celloutsig_1_6z } != { celloutsig_1_16z[7:5], celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_0z } != { in_data[165:161], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_1_5z = { in_data[181:180], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } != in_data[111:107];
  assign celloutsig_1_10z = - { celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_16z = - celloutsig_0_8z[7:5];
  assign celloutsig_0_19z = - { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_6z = - { in_data[155], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_0z = ~ in_data[77:74];
  assign celloutsig_0_25z = { in_data[73:30], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_14z } | { in_data[75:35], celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[184:178], celloutsig_1_2z } | { in_data[190:185], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = & { celloutsig_1_11z[12:11], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_9z = | { celloutsig_0_7z[6:4], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_3z = ~^ in_data[65:61];
  assign celloutsig_0_22z = ^ { celloutsig_0_17z[6:1], celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_2z } << { in_data[141:135], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_16z = celloutsig_1_12z[23:13] << { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_0z } << celloutsig_0_8z[8:3];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z } ^ celloutsig_1_3z[6:3];
  assign celloutsig_1_12z = { celloutsig_1_8z[2], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z } ^ { celloutsig_1_11z[11:8], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_9z = celloutsig_1_8z[3:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_5z = in_data[34:32];
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_5z[2:1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_0z = ~((in_data[121] & in_data[156]) | (in_data[183] & in_data[146]));
  assign { celloutsig_0_4z[5], celloutsig_0_4z[7:6], celloutsig_0_4z[22:8] } = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, in_data[53:39] } ^ { celloutsig_0_2z, celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z[3:1] };
  assign celloutsig_0_4z[4:0] = 5'h00;
  assign { out_data[128], out_data[96], out_data[38:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z[40:9] };
endmodule
