# Chapter 6.2: Stick Diagrams

## ğŸ“‹ Chapter Overview

**Stick diagrams** are simplified representations of CMOS layouts that show topology without exact dimensions. They help designers quickly visualize transistor placement, connections, and routing before committing to detailed layout. This chapter covers stick diagram conventions and their translation to actual layouts.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Draw stick diagrams for basic logic gates
- Interpret layer representations in stick diagrams
- Translate stick diagrams to physical layouts
- Optimize transistor ordering in stick diagrams

---

## 6.2.1 Stick Diagram Conventions

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LAYER REPRESENTATIONS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Each layer has a distinctive representation:                      â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Layer            â”‚ Representation          â”‚ Color         â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ N-diffusion      â”‚ â”€â”€â”€â”€â”€â”€ (solid thin)     â”‚ Green         â”‚    â”‚
â”‚   â”‚ P-diffusion      â”‚ â•â•â•â•â•â• (double line)    â”‚ Yellow/Brown  â”‚    â”‚
â”‚   â”‚ Polysilicon      â”‚ â”€ â”€ â”€ (dashed)          â”‚ Red           â”‚    â”‚
â”‚   â”‚ Metal1           â”‚ â”â”â”â”â”â” (thick solid)    â”‚ Blue          â”‚    â”‚
â”‚   â”‚ Metal2           â”‚ â–¬â–¬â–¬â–¬â–¬â–¬ (dashed thick)   â”‚ Purple        â”‚    â”‚
â”‚   â”‚ Contact          â”‚ Ã—  (X mark)             â”‚ Black         â”‚    â”‚
â”‚   â”‚ Via              â”‚ â–¡  (square)             â”‚ Black         â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   Transistor formation:                                             â”‚
â”‚                                                                      â”‚
â”‚   NMOS:                           PMOS:                             â”‚
â”‚                                                                      â”‚
â”‚        Gate (Poly)                     Gate (Poly)                  â”‚
â”‚           â”‚                               â”‚                         â”‚
â”‚       â”€ â”€ â”¼ â”€ â”€                       â”€ â”€ â”¼ â”€ â”€                     â”‚
â”‚           â”‚                               â”‚                         â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€               â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•                 â”‚
â”‚           â”‚                               â”‚                         â”‚
â”‚      N-diffusion                     P-diffusion                    â”‚
â”‚      (in p-sub)                      (in n-well)                    â”‚
â”‚                                                                      â”‚
â”‚   Poly crossing diffusion = Transistor                             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.2.2 CMOS Inverter Stick Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INVERTER STICK DIAGRAM                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Schematic:                     Stick Diagram:                     â”‚
â”‚                                                                      â”‚
â”‚        VDD                         VDD (Metal1)                     â”‚
â”‚         â”‚                     â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”                     â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                         Ã—  â† Contact                 â”‚
â”‚     â”‚  PMOS â”‚                 â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•  (P-diff in n-well)â”‚
â”‚  Inâ”€â”¤       â”œâ”€Out                     â”‚                             â”‚
â”‚     â”‚  NMOS â”‚              In â”€ â”€ â”€ â”€ â”¼ â”€ â”€ â”€ â”€  (Poly)            â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                         â”‚                             â”‚
â”‚         â”‚                     â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€  (N-diff)          â”‚
â”‚        GND                            Ã—  â† Contact                 â”‚
â”‚                               â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”                     â”‚
â”‚                                    GND (Metal1)                     â”‚
â”‚                                       â”‚                             â”‚
â”‚                                       Ã—                             â”‚
â”‚                                       â”‚                             â”‚
â”‚                                  â”â”â”â”â”â•‹â”â”â”â”â” Out (Metal1)          â”‚
â”‚                                                                      â”‚
â”‚   More detailed stick diagram:                                      â”‚
â”‚                                                                      â”‚
â”‚                        VDD                                          â”‚
â”‚            â”â”â”â”â”â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”â”â”â”â”â”                              â”‚
â”‚                    Ã—    â”‚    Ã—                                      â”‚
â”‚            â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•ªâ•â•â•â•â•â•ªâ•â•â•â•â•â•â•  P-diff (in n-well)         â”‚
â”‚                   â”‚     â”‚     â”‚                                     â”‚
â”‚                   â”‚  â”€ â”€â”¼â”€ â”€  â”‚  â† Poly (gate)                     â”‚
â”‚                   â”‚     â”‚     â”‚                                     â”‚
â”‚                   â”‚     Ã—     â”‚                                     â”‚
â”‚                   â”‚     â”‚     â”‚                                     â”‚
â”‚                   â”‚  â”â”â”â•‹â”â”â”  â”‚  â† Out (Metal1)                    â”‚
â”‚                   â”‚     â”‚     â”‚                                     â”‚
â”‚                   â”‚     Ã—     â”‚                                     â”‚
â”‚                   â”‚     â”‚     â”‚                                     â”‚
â”‚            â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€  N-diff                     â”‚
â”‚                   â”‚  â”€ â”€â”¼â”€ â”€  â”‚  â† Same Poly (gate)                â”‚
â”‚                   â”‚     â”‚     â”‚                                     â”‚
â”‚                    Ã—    â”‚    Ã—                                      â”‚
â”‚            â”â”â”â”â”â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”â”â”â”â”â”                              â”‚
â”‚                        GND                                          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.2.3 NAND Gate Stick Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    2-INPUT NAND STICK DIAGRAM                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Schematic:                                                        â”‚
â”‚                                                                      â”‚
â”‚        VDD                                                          â”‚
â”‚         â”‚                                                           â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”                                               â”‚
â”‚     â”‚       â”‚       â”‚                                               â”‚
â”‚   â”Œâ”€â”´â”€â”   â”Œâ”€â”´â”€â”     â”‚                                               â”‚
â”‚ Aâ”€â”¤ P â”‚ Bâ”€â”¤ P â”‚     â”‚                                               â”‚
â”‚   â””â”€â”¬â”€â”˜   â””â”€â”¬â”€â”˜     â”‚                                               â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â”‚                                               â”‚
â”‚         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€ Out                                       â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                       â”‚
â”‚   Aâ”€â”¤   N   â”‚                                                       â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                       â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                       â”‚
â”‚   Bâ”€â”¤   N   â”‚                                                       â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                       â”‚
â”‚         â”‚                                                           â”‚
â”‚        GND                                                          â”‚
â”‚                                                                      â”‚
â”‚   Stick Diagram:                                                    â”‚
â”‚                                                                      â”‚
â”‚                           VDD                                       â”‚
â”‚              â”â”â”â”â”â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”â”â”â”â”â”                            â”‚
â”‚                      Ã—    â”‚    Ã—                                    â”‚
â”‚              â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•ªâ•â•â•â•â•ªâ•â•â•â•â•â•â•â•  P-diff                   â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€ â”€ â”€ â”€ â”¼ â”€ â”€â”‚â”€ â”€ â”¼ â”€ â”€ â”€ â”€  Poly B                  â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚                      â”‚    Ã—    â”‚                                    â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€ â”€ â”€ â”€ â”¼ â”€ â”€â”‚â”€ â”€ â”¼ â”€ â”€ â”€ â”€  Poly A                  â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•ªâ•â•â•â•â•ªâ•â•â•â•â•â•â•â•  (more P-diff)            â”‚
â”‚                      â”‚    Ã—    â”‚                                    â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚                      â”‚ â”â”â”â•‹â”â”â” â”‚  Out (Metal1)                     â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€  N-diff                   â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€ â”€ â”€ â”€ â”¼ â”€ â”€â”‚â”€ â”€ â”¼ â”€ â”€ â”€ â”€  Poly A (crosses N-diff) â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€  N-diff (continues)       â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€ â”€ â”€ â”€ â”¼ â”€ â”€â”‚â”€ â”€ â”¼ â”€ â”€ â”€ â”€  Poly B (crosses N-diff) â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€                           â”‚
â”‚                      Ã—    â”‚    Ã—                                    â”‚
â”‚              â”â”â”â”â”â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”â”â”â”â”â”                            â”‚
â”‚                           GND                                       â”‚
â”‚                                                                      â”‚
â”‚   Key: PMOS parallel (side by side), NMOS series (stacked)        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.2.4 NOR Gate Stick Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    2-INPUT NOR STICK DIAGRAM                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Schematic:                                                        â”‚
â”‚                                                                      â”‚
â”‚         VDD                                                         â”‚
â”‚          â”‚                                                          â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                      â”‚
â”‚    Aâ”€â”¤   P   â”‚                                                      â”‚
â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                      â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                      â”‚
â”‚    Bâ”€â”¤   P   â”‚                                                      â”‚
â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                      â”‚
â”‚          â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Out                                    â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”                                              â”‚
â”‚      â”‚       â”‚       â”‚                                              â”‚
â”‚    â”Œâ”€â”´â”€â”   â”Œâ”€â”´â”€â”     â”‚                                              â”‚
â”‚  Aâ”€â”¤ N â”‚ Bâ”€â”¤ N â”‚     â”‚                                              â”‚
â”‚    â””â”€â”¬â”€â”˜   â””â”€â”¬â”€â”˜     â”‚                                              â”‚
â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â”‚                                              â”‚
â”‚          â”‚           â”‚                                              â”‚
â”‚         GND                                                         â”‚
â”‚                                                                      â”‚
â”‚   Stick Diagram:                                                    â”‚
â”‚                                                                      â”‚
â”‚                           VDD                                       â”‚
â”‚              â”â”â”â”â”â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”â”â”â”â”â”                            â”‚
â”‚                      Ã—    â”‚                                         â”‚
â”‚              â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•  P-diff (series)           â”‚
â”‚                      â”‚    â”‚                                         â”‚
â”‚              â”€ â”€ â”€ â”€ â”¼ â”€ â”€â”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€  Poly A                  â”‚
â”‚                      â”‚    â”‚                                         â”‚
â”‚              â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•  P-diff (continues)        â”‚
â”‚                      â”‚    â”‚                                         â”‚
â”‚              â”€ â”€ â”€ â”€ â”¼ â”€ â”€â”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€  Poly B                  â”‚
â”‚                      â”‚    â”‚                                         â”‚
â”‚              â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•                            â”‚
â”‚                      Ã—    â”‚                                         â”‚
â”‚                      â”‚ â”â”â”â•‹â”â”â”  Out (Metal1)                       â”‚
â”‚                      â”‚    â”‚                                         â”‚
â”‚                      â”‚    Ã—                                         â”‚
â”‚                      â”‚    â”‚                                         â”‚
â”‚              â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€  N-diff (parallel)        â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚              â”€ â”€ â”€ â”€ â”¼ â”€ â”€â”‚â”€ â”€ â”¼ â”€ â”€ â”€ â”€  Poly A                  â”‚
â”‚                      â”‚    â”‚    â”‚                                    â”‚
â”‚                           â”‚                                         â”‚
â”‚              â”€ â”€ â”€ â”€ â”€ â”€ â”€â”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€  Poly B (separate)       â”‚
â”‚                           â”‚                                         â”‚
â”‚              â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                          â”‚
â”‚                      Ã—    â”‚    Ã—                                    â”‚
â”‚              â”â”â”â”â”â”â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”â”â”â”â”â”â”                            â”‚
â”‚                           GND                                       â”‚
â”‚                                                                      â”‚
â”‚   Key: PMOS series (stacked), NMOS parallel (side by side)        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.2.5 Transistor Ordering

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OPTIMIZING TRANSISTOR ORDER                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Goal: Minimize area by aligning transistors and sharing          â”‚
â”‚         diffusion regions                                           â”‚
â”‚                                                                      â”‚
â”‚   For NAND gate: A and B inputs should align vertically            â”‚
â”‚                                                                      â”‚
â”‚   GOOD (aligned):              BAD (misaligned):                    â”‚
â”‚                                                                      â”‚
â”‚     VDD â”â”â”â”â”â”â”â”â”â”â”               VDD â”â”â”â”â”â”â”â”â”â”â”                   â”‚
â”‚            â”‚                              â”‚                         â”‚
â”‚     P-diff â•ªâ•â•â•â•â•ªâ•â•â•â•                P-diff â•ªâ•â•â•â•â•ªâ•â•â•â•              â”‚
â”‚         Aâ”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€B                    Aâ”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€B                â”‚
â”‚            â”‚    â”‚                          â”‚ â•²â•± â”‚                   â”‚
â”‚     N-diff â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€                N-diff â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€              â”‚
â”‚         Aâ”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€B                    Bâ”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€A   â† Crossed!   â”‚
â”‚            â”‚                              â”‚                         â”‚
â”‚     GND â”â”â”â”â”â”â”â”â”â”â”                GND â”â”â”â”â”â”â”â”â”â”â”                   â”‚
â”‚                                                                      â”‚
â”‚     Poly runs straight              Poly must cross                 â”‚
â”‚     Less routing                    More area, complexity           â”‚
â”‚                                                                      â”‚
â”‚   Euler Path Method:                                                â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                 â”‚
â”‚   Find common ordering for PDN and PUN that allows                 â”‚
â”‚   continuous diffusion strips                                       â”‚
â”‚                                                                      â”‚
â”‚   For complex gates:                                                â”‚
â”‚   1. Draw PDN graph (nodes = diffusion, edges = transistors)      â”‚
â”‚   2. Draw PUN graph                                                 â”‚
â”‚   3. Find Euler path that works for both                           â”‚
â”‚   4. This gives optimal transistor ordering                        â”‚
â”‚                                                                      â”‚
â”‚   Example: AOI21 (F = (AB + C)')                                   â”‚
â”‚                                                                      â”‚
â”‚   PDN:  VDDâ”€â”€PAâ”€â”€â”‚â”€â”€PBâ”€â”€â”‚â”€â”€PCâ”€â”€GND                                 â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”˜                                           â”‚
â”‚                                                                      â”‚
â”‚   One valid order: A, B, C (or C, B, A)                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.2.6 Stick to Layout Translation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FROM STICK TO LAYOUT                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Stick Diagram:                   Physical Layout:                 â”‚
â”‚                                                                      â”‚
â”‚   VDD â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” Metal1      â”‚
â”‚           Ã—  â”‚  Ã—                   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚              â”‚
â”‚   P â•â•â•â•â•â•â•ªâ•â•â•ªâ•â•â•ªâ•â•â•â•â•â•             â””â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”˜              â”‚
â”‚           â”‚  â”‚  â”‚                       â”‚   Ã—   â”‚  Contact         â”‚
â”‚   â”€ â”€ â”€ â”€ â”¼ â”€â”‚â”€ â”¼ â”€ â”€ â”€    â†’       â”Œâ”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â” P-diff       â”‚
â”‚           â”‚  Ã—  â”‚                   â”‚â–“â–“â–“â–“â–“â”‚â–“â–“â–“â”‚â–“â–“â–“â–“â–“â”‚              â”‚
â”‚           â”‚  â”‚  â”‚                   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜              â”‚
â”‚   N â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” Poly       â”‚
â”‚           â”‚  â”‚  â”‚                   â”‚â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â”‚              â”‚
â”‚           Ã—  â”‚  Ã—                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚   GND â”â”â”â”â”â”â”â•‹â”â”â”â”â”â”â”               â”Œâ”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â” N-diff       â”‚
â”‚                                     â”‚â–’â–’â–’â–’â–’â–’â–’â”‚â–’â–’â–’â–’â–’â–’â–’â”‚              â”‚
â”‚                                     â””â”€â”€â”€â”¬â”€â”€â”€â”´â”€â”€â”€â”¬â”€â”€â”€â”˜              â”‚
â”‚                                         â”‚   Ã—   â”‚  Contact         â”‚
â”‚                                     â”Œâ”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â” Metal1      â”‚
â”‚                                     â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚              â”‚
â”‚                                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                                                                      â”‚
â”‚   Translation steps:                                                â”‚
â”‚   1. Replace lines with rectangles (apply minimum widths)          â”‚
â”‚   2. Apply minimum spacings between layers                         â”‚
â”‚   3. Add required overlaps (poly over active, metal over contact)  â”‚
â”‚   4. Ensure design rule compliance                                 â”‚
â”‚   5. Add well boundaries (n-well around PMOS)                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Layer | Stick Representation | Purpose |
|-------|---------------------|---------|
| N-diffusion | Thin solid line | NMOS source/drain |
| P-diffusion | Double line | PMOS source/drain |
| Polysilicon | Dashed line | Transistor gates |
| Metal1 | Thick solid line | Power rails, routing |
| Metal2 | Dashed thick line | Upper level routing |
| Contact | Ã— symbol | Diff/Poly to Metal1 |
| Via | â–¡ symbol | Metal1 to Metal2 |

---

## â“ Quick Revision Questions

1. **What does it mean when polysilicon crosses a diffusion line in a stick diagram?**

2. **Draw a stick diagram for a 2-input NAND gate showing all layers.**

3. **Why is transistor ordering important in stick diagrams?**

4. **How is an NMOS transistor represented differently from PMOS in stick diagrams?**

5. **What is an Euler path and how does it help in layout design?**

6. **Convert a simple inverter stick diagram into a rough layout showing rectangles.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Design Rules](01-design-rules.md) | [Unit 6 Home](README.md) | [Inverter Layout â†’](03-inverter-layout.md) |
