Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,310
design__inferred_latch__count,0
design__instance__count,2129
design__instance__area,46180.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,0
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.0035320869646966457
power__switching__total,0.0035332865081727505
power__leakage__total,2.2688249146085582E-7
power__total,0.007065600249916315
clock__skew__worst_hold__corner:nom_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.0
timing__hold__ws__corner:nom_tt_025C_3v30,5.132395986810106
timing__setup__ws__corner:nom_tt_025C_3v30,4.781786657539153
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,50
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,0
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.0
timing__hold__ws__corner:nom_ss_125C_3v00,6.328992620236324
timing__setup__ws__corner:nom_ss_125C_3v00,-0.4592824028868464
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-0.4592824028868464
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-0.4592824028868464
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,1
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,0
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.0
timing__hold__ws__corner:nom_ff_n40C_3v60,4.5955072159502635
timing__setup__ws__corner:nom_ff_n40C_3v60,5.154460115736312
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,71
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,4.584512454981843
timing__setup__ws,-0.6084946052596373
timing__hold__tns,0.0
timing__setup__tns,-0.6084946052596373
timing__hold__wns,0
timing__setup__wns,-0.6084946052596373
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,2129
design__instance__area__stdcell,46180.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.427868
design__instance__utilization__stdcell,0.427868
design__instance__count__class:tie_cell,43
design__instance__count__class:buffer,5
design__instance__count__class:inverter,200
design__instance__count__class:sequential_cell,191
design__instance__count__class:multi_input_combinational_cell,717
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,50940
design__violations,0
design__instance__count__class:timing_repair_buffer,105
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1280
route__net__special,2
route__drc_errors__iter:1,272
route__wirelength__iter:1,59438
route__drc_errors__iter:2,42
route__wirelength__iter:2,59217
route__drc_errors__iter:3,30
route__wirelength__iter:3,59057
route__drc_errors__iter:4,1
route__wirelength__iter:4,59019
route__drc_errors__iter:5,0
route__wirelength__iter:5,59020
route__drc_errors,0
route__wirelength,59020
route__vias,7852
route__vias__singlecut,7852
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,538.97
design__instance__count__class:fill_cell,2604
timing__unannotated_net__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,0
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,0
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.0
timing__hold__ws__corner:min_tt_025C_3v30,5.114181223263747
timing__setup__ws__corner:min_tt_025C_3v30,4.79277520125846
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,0
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,32
design__max_fanout_violation__count__corner:min_ss_125C_3v00,0
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.0
timing__hold__ws__corner:min_ss_125C_3v00,6.29473824215497
timing__setup__ws__corner:min_ss_125C_3v00,-0.3360050111027857
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-0.3360050111027857
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.3360050111027857
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,1
timing__setup_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,0
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,0
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.0
timing__hold__ws__corner:min_ff_n40C_3v60,4.584512454981843
timing__setup__ws__corner:min_ff_n40C_3v60,5.161550444261307
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,0
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.0
timing__hold__ws__corner:max_tt_025C_3v30,5.153958739004212
timing__setup__ws__corner:max_tt_025C_3v30,4.768771290608767
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,0
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,71
design__max_fanout_violation__count__corner:max_ss_125C_3v00,0
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.0
timing__hold__ws__corner:max_ss_125C_3v00,6.369554397543565
timing__setup__ws__corner:max_ss_125C_3v00,-0.6084946052596373
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-0.6084946052596373
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-0.6084946052596373
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,1
timing__setup_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,0
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,0
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.0
timing__hold__ws__corner:max_ff_n40C_3v60,4.608537237824988
timing__setup__ws__corner:max_ff_n40C_3v60,5.146050842220761
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.2999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000999028
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000767829
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000194788
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000767829
design_powergrid__voltage__worst,0.0000767829
design_powergrid__voltage__worst__net:VPWR,3.2999
design_powergrid__drop__worst,0.0000999028
design_powergrid__drop__worst__net:VPWR,0.0000999028
design_powergrid__voltage__worst__net:VGND,0.0000767829
design_powergrid__drop__worst__net:VGND,0.0000767829
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00002050000000000000023700659490533126927402918227016925811767578125
ir__drop__worst,0.000099900000000000002361479067847227497622952796518802642822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
