


                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	clk                  : 204.0 MHz
	layerFinished        : 1104.6 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                                        GATE              ARRIVAL              LOAD
-------------------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                                      0.00 (ideal)


writeLogicEnt/dma/writeStepRegister_reg_Q(1)/Q              dff         0.00  0.54 dn             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix90/Y
                                                            inv01       0.26  0.80 up             0.04
writeLogicEnt/dma/writeAddressRegister/nextCount/ix9/Y
                                                            oai22       0.27  1.07 dn             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix104/Y
                                                            aoi22       0.34  1.41 up             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix25/Y
                                                            oai21       0.28  1.69 dn             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix125/Y
                                                            aoi22       0.35  2.04 up             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix41/Y
                                                            oai21       0.28  2.32 dn             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix142/Y
                                                            aoi22       0.35  2.67 up             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix57/Y
                                                            oai21       0.28  2.95 dn             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix159/Y
                                                            aoi22       0.35  3.30 up             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix73/Y
                                                            oai21       0.28  3.58 dn             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix176/Y
                                                            aoi22       0.35  3.93 up             0.03
writeLogicEnt/dma/writeAddressRegister/nextCount/ix89/Y
                                                            oai21       0.26  4.18 dn             0.02
writeLogicEnt/dma/writeAddressRegister/nextCount/ix93/Y
                                                            xnor2       0.18  4.36 up             0.01
writeLogicEnt/dma/writeAddressRegister/ix184/Y              nand02      0.11  4.47 dn             0.01
writeLogicEnt/dma/writeAddressRegister/ix211/Y              nand03      0.22  4.69 up             0.02
writeLogicEnt/dma/writeAddressRegister/counterReg_reg_Q(12)/D
                                                            dff         0.00  4.69 up             0.00
data arrival time                                                             4.69


data required time                                                         not specified
-------------------------------------------------------------------------------------------------------
data required time                                                         not specified
data arrival time                                                             4.69
                                                                           ----------
                                                                        unconstrained path
-------------------------------------------------------------------------------------------------------


