<?xml version="1.0" encoding="UTF-8"?>
<com.sigasi.hdt.shared.librarymapping.model:LibraryMappings xmlns:com.sigasi.hdt.shared.librarymapping.model="com.sigasi.hdt.vhdl.scoping.librarymapping" Version="2">
  <Mappings Location="Common Libraries/IEEE" Library="ieee"/>
  <Mappings Location="Common Libraries/IEEE Synopsys" Library="ieee"/>
  <Mappings Location="Common Libraries" Library="not mapped"/>
  <Mappings Location="Common Libraries/unisim/primitive" Library="not mapped"/>
  <Mappings Location="Common Libraries/unisim/secureip" Library="not mapped"/>
  <Mappings Location="ipcore_dir/CLK_CORE_CDCM" Library="not mapped"/>
  <Mappings Location="ipcore_dir/CLK_CORE_FPGA_BOARD" Library="not mapped"/>
  <Mappings Location="ipcore_dir/_xmsgs" Library="not mapped"/>
  <Mappings Location="ipcore_dir/fifo_in_config_8_to_32" Library="not mapped"/>
  <Mappings Location="ipcore_dir/fifo_out_to_HK_32_8" Library="not mapped"/>
  <Mappings Location="ipcore_dir/fifo_out_to_daq_32_32" Library="not mapped"/>
  <Mappings Location="testbench" Library="not mapped"/>
  <Mappings Location="Common Libraries/STD" Library="std"/>
  <Mappings Location="Common Libraries/unisim" Library="unisim"/>
  <Mappings Location="" Library="work"/>
</com.sigasi.hdt.shared.librarymapping.model:LibraryMappings>
