<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4640" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4640{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4640{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4640{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4640{left:189px;bottom:998px;}
#t5_4640{left:530px;bottom:998px;letter-spacing:-0.16px;}
#t6_4640{left:189px;bottom:973px;}
#t7_4640{left:530px;bottom:973px;letter-spacing:-0.15px;}
#t8_4640{left:189px;bottom:949px;letter-spacing:-0.12px;}
#t9_4640{left:530px;bottom:949px;letter-spacing:-0.14px;}
#ta_4640{left:81px;bottom:924px;letter-spacing:-0.17px;}
#tb_4640{left:142px;bottom:924px;letter-spacing:-0.17px;}
#tc_4640{left:189px;bottom:924px;letter-spacing:-0.16px;}
#td_4640{left:437px;bottom:924px;letter-spacing:-0.16px;}
#te_4640{left:530px;bottom:924px;letter-spacing:-0.12px;}
#tf_4640{left:530px;bottom:903px;letter-spacing:-0.11px;}
#tg_4640{left:530px;bottom:886px;letter-spacing:-0.12px;}
#th_4640{left:530px;bottom:865px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ti_4640{left:82px;bottom:840px;letter-spacing:-0.16px;}
#tj_4640{left:142px;bottom:840px;letter-spacing:-0.17px;}
#tk_4640{left:189px;bottom:840px;letter-spacing:-0.16px;}
#tl_4640{left:437px;bottom:840px;letter-spacing:-0.14px;}
#tm_4640{left:530px;bottom:840px;letter-spacing:-0.11px;}
#tn_4640{left:189px;bottom:816px;}
#to_4640{left:530px;bottom:816px;letter-spacing:-0.14px;}
#tp_4640{left:189px;bottom:791px;}
#tq_4640{left:437px;bottom:791px;letter-spacing:-0.14px;}
#tr_4640{left:530px;bottom:791px;letter-spacing:-0.11px;}
#ts_4640{left:530px;bottom:770px;letter-spacing:-0.11px;}
#tt_4640{left:530px;bottom:753px;letter-spacing:-0.12px;}
#tu_4640{left:530px;bottom:736px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#tv_4640{left:530px;bottom:719px;letter-spacing:-0.1px;}
#tw_4640{left:189px;bottom:695px;letter-spacing:-0.14px;}
#tx_4640{left:530px;bottom:695px;letter-spacing:-0.14px;}
#ty_4640{left:81px;bottom:671px;letter-spacing:-0.17px;}
#tz_4640{left:142px;bottom:671px;letter-spacing:-0.17px;}
#t10_4640{left:189px;bottom:671px;letter-spacing:-0.15px;}
#t11_4640{left:437px;bottom:671px;letter-spacing:-0.14px;}
#t12_4640{left:530px;bottom:671px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_4640{left:81px;bottom:646px;letter-spacing:-0.17px;}
#t14_4640{left:142px;bottom:646px;letter-spacing:-0.17px;}
#t15_4640{left:189px;bottom:646px;letter-spacing:-0.15px;}
#t16_4640{left:437px;bottom:646px;letter-spacing:-0.14px;}
#t17_4640{left:530px;bottom:646px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_4640{left:81px;bottom:622px;letter-spacing:-0.17px;}
#t19_4640{left:142px;bottom:622px;letter-spacing:-0.17px;}
#t1a_4640{left:189px;bottom:622px;letter-spacing:-0.15px;}
#t1b_4640{left:437px;bottom:622px;letter-spacing:-0.14px;}
#t1c_4640{left:530px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1d_4640{left:81px;bottom:597px;letter-spacing:-0.17px;}
#t1e_4640{left:142px;bottom:597px;letter-spacing:-0.17px;}
#t1f_4640{left:189px;bottom:597px;letter-spacing:-0.15px;}
#t1g_4640{left:437px;bottom:597px;letter-spacing:-0.14px;}
#t1h_4640{left:530px;bottom:597px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_4640{left:81px;bottom:573px;letter-spacing:-0.17px;}
#t1j_4640{left:142px;bottom:573px;letter-spacing:-0.17px;}
#t1k_4640{left:189px;bottom:573px;letter-spacing:-0.15px;}
#t1l_4640{left:437px;bottom:573px;letter-spacing:-0.15px;}
#t1m_4640{left:530px;bottom:573px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1n_4640{left:81px;bottom:548px;letter-spacing:-0.17px;}
#t1o_4640{left:142px;bottom:548px;letter-spacing:-0.17px;}
#t1p_4640{left:189px;bottom:548px;letter-spacing:-0.15px;}
#t1q_4640{left:437px;bottom:548px;letter-spacing:-0.15px;}
#t1r_4640{left:530px;bottom:548px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1s_4640{left:81px;bottom:524px;letter-spacing:-0.17px;}
#t1t_4640{left:142px;bottom:524px;letter-spacing:-0.17px;}
#t1u_4640{left:189px;bottom:524px;letter-spacing:-0.15px;}
#t1v_4640{left:437px;bottom:524px;letter-spacing:-0.14px;}
#t1w_4640{left:530px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1x_4640{left:81px;bottom:499px;letter-spacing:-0.17px;}
#t1y_4640{left:142px;bottom:499px;letter-spacing:-0.17px;}
#t1z_4640{left:189px;bottom:499px;letter-spacing:-0.15px;}
#t20_4640{left:437px;bottom:499px;letter-spacing:-0.15px;}
#t21_4640{left:530px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t22_4640{left:81px;bottom:475px;letter-spacing:-0.16px;}
#t23_4640{left:142px;bottom:475px;letter-spacing:-0.17px;}
#t24_4640{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t25_4640{left:437px;bottom:475px;letter-spacing:-0.14px;}
#t26_4640{left:530px;bottom:475px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t27_4640{left:81px;bottom:451px;letter-spacing:-0.16px;}
#t28_4640{left:142px;bottom:451px;letter-spacing:-0.17px;}
#t29_4640{left:189px;bottom:451px;letter-spacing:-0.14px;}
#t2a_4640{left:437px;bottom:451px;letter-spacing:-0.14px;}
#t2b_4640{left:530px;bottom:451px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2c_4640{left:81px;bottom:426px;letter-spacing:-0.16px;}
#t2d_4640{left:142px;bottom:426px;letter-spacing:-0.17px;}
#t2e_4640{left:189px;bottom:426px;letter-spacing:-0.14px;}
#t2f_4640{left:437px;bottom:426px;letter-spacing:-0.14px;}
#t2g_4640{left:530px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2h_4640{left:81px;bottom:402px;letter-spacing:-0.17px;}
#t2i_4640{left:142px;bottom:402px;letter-spacing:-0.17px;}
#t2j_4640{left:189px;bottom:402px;letter-spacing:-0.16px;}
#t2k_4640{left:437px;bottom:402px;letter-spacing:-0.14px;}
#t2l_4640{left:530px;bottom:402px;letter-spacing:-0.14px;}
#t2m_4640{left:530px;bottom:380px;letter-spacing:-0.13px;}
#t2n_4640{left:530px;bottom:364px;letter-spacing:-0.12px;}
#t2o_4640{left:530px;bottom:347px;letter-spacing:-0.11px;}
#t2p_4640{left:189px;bottom:322px;letter-spacing:-0.14px;}
#t2q_4640{left:530px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t2r_4640{left:530px;bottom:305px;letter-spacing:-0.11px;}
#t2s_4640{left:81px;bottom:281px;letter-spacing:-0.17px;}
#t2t_4640{left:142px;bottom:281px;letter-spacing:-0.17px;}
#t2u_4640{left:189px;bottom:281px;letter-spacing:-0.16px;}
#t2v_4640{left:437px;bottom:281px;letter-spacing:-0.14px;}
#t2w_4640{left:530px;bottom:281px;letter-spacing:-0.13px;}
#t2x_4640{left:530px;bottom:260px;letter-spacing:-0.13px;}
#t2y_4640{left:530px;bottom:243px;letter-spacing:-0.12px;}
#t2z_4640{left:530px;bottom:226px;letter-spacing:-0.11px;}
#t30_4640{left:189px;bottom:202px;letter-spacing:-0.14px;}
#t31_4640{left:530px;bottom:202px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t32_4640{left:530px;bottom:185px;letter-spacing:-0.11px;}
#t33_4640{left:81px;bottom:160px;letter-spacing:-0.15px;}
#t34_4640{left:142px;bottom:160px;letter-spacing:-0.17px;}
#t35_4640{left:189px;bottom:160px;letter-spacing:-0.15px;}
#t36_4640{left:437px;bottom:160px;letter-spacing:-0.15px;}
#t37_4640{left:530px;bottom:160px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t38_4640{left:530px;bottom:144px;letter-spacing:-0.11px;}
#t39_4640{left:189px;bottom:119px;}
#t3a_4640{left:530px;bottom:119px;letter-spacing:-0.14px;}
#t3b_4640{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t3c_4640{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3d_4640{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3e_4640{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3f_4640{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3g_4640{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t3h_4640{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3i_4640{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3j_4640{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4640{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4640{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4640{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4640{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4640{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4640" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4640Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4640" style="-webkit-user-select: none;"><object width="935" height="1210" data="4640/4640.svg" type="image/svg+xml" id="pdf4640" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4640" class="t s1_4640">2-118 </span><span id="t2_4640" class="t s1_4640">Vol. 4 </span>
<span id="t3_4640" class="t s2_4640">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4640" class="t s3_4640">8 </span><span id="t5_4640" class="t s3_4640">FAR_BRANCH </span>
<span id="t6_4640" class="t s3_4640">9 </span><span id="t7_4640" class="t s3_4640">EN_CALL_STACK </span>
<span id="t8_4640" class="t s3_4640">63:10 </span><span id="t9_4640" class="t s3_4640">Reserved </span>
<span id="ta_4640" class="t s3_4640">1C9H </span><span id="tb_4640" class="t s3_4640">457 </span><span id="tc_4640" class="t s3_4640">MSR_LASTBRANCH_TOS </span><span id="td_4640" class="t s3_4640">Core </span><span id="te_4640" class="t s3_4640">Last Branch Record Stack TOS (R/W) </span>
<span id="tf_4640" class="t s3_4640">Contains an index (bits 0-4) that points to the MSR </span>
<span id="tg_4640" class="t s3_4640">containing the most recent branch record. </span>
<span id="th_4640" class="t s3_4640">See MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="ti_4640" class="t s3_4640">1FCH </span><span id="tj_4640" class="t s3_4640">508 </span><span id="tk_4640" class="t s3_4640">MSR_POWER_CTL </span><span id="tl_4640" class="t s3_4640">Core </span><span id="tm_4640" class="t s3_4640">Power Control Register. See http://biosbits.org. </span>
<span id="tn_4640" class="t s3_4640">0 </span><span id="to_4640" class="t s3_4640">Reserved </span>
<span id="tp_4640" class="t s3_4640">1 </span><span id="tq_4640" class="t s3_4640">Package </span><span id="tr_4640" class="t s3_4640">C1E Enable (R/W) </span>
<span id="ts_4640" class="t s3_4640">When set to ‘1’, will enable the CPU to switch to the </span>
<span id="tt_4640" class="t s3_4640">Minimum Enhanced Intel SpeedStep Technology </span>
<span id="tu_4640" class="t s3_4640">operating point when all execution cores enter MWAIT </span>
<span id="tv_4640" class="t s3_4640">(C1). </span>
<span id="tw_4640" class="t s3_4640">63:2 </span><span id="tx_4640" class="t s3_4640">Reserved </span>
<span id="ty_4640" class="t s3_4640">210H </span><span id="tz_4640" class="t s3_4640">528 </span><span id="t10_4640" class="t s3_4640">IA32_MTRR_PHYSBASE8 </span><span id="t11_4640" class="t s3_4640">Core </span><span id="t12_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t13_4640" class="t s3_4640">211H </span><span id="t14_4640" class="t s3_4640">529 </span><span id="t15_4640" class="t s3_4640">IA32_MTRR_PHYSMASK8 </span><span id="t16_4640" class="t s3_4640">Core </span><span id="t17_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t18_4640" class="t s3_4640">212H </span><span id="t19_4640" class="t s3_4640">530 </span><span id="t1a_4640" class="t s3_4640">IA32_MTRR_PHYSBASE9 </span><span id="t1b_4640" class="t s3_4640">Core </span><span id="t1c_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t1d_4640" class="t s3_4640">213H </span><span id="t1e_4640" class="t s3_4640">531 </span><span id="t1f_4640" class="t s3_4640">IA32_MTRR_PHYSMASK9 </span><span id="t1g_4640" class="t s3_4640">Core </span><span id="t1h_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t1i_4640" class="t s3_4640">280H </span><span id="t1j_4640" class="t s3_4640">640 </span><span id="t1k_4640" class="t s3_4640">IA32_MC0_CTL2 </span><span id="t1l_4640" class="t s3_4640">Module </span><span id="t1m_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t1n_4640" class="t s3_4640">281H </span><span id="t1o_4640" class="t s3_4640">641 </span><span id="t1p_4640" class="t s3_4640">IA32_MC1_CTL2 </span><span id="t1q_4640" class="t s3_4640">Module </span><span id="t1r_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t1s_4640" class="t s3_4640">282H </span><span id="t1t_4640" class="t s3_4640">642 </span><span id="t1u_4640" class="t s3_4640">IA32_MC2_CTL2 </span><span id="t1v_4640" class="t s3_4640">Core </span><span id="t1w_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t1x_4640" class="t s3_4640">283H </span><span id="t1y_4640" class="t s3_4640">643 </span><span id="t1z_4640" class="t s3_4640">IA32_MC3_CTL2 </span><span id="t20_4640" class="t s3_4640">Module </span><span id="t21_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t22_4640" class="t s3_4640">284H </span><span id="t23_4640" class="t s3_4640">644 </span><span id="t24_4640" class="t s3_4640">IA32_MC4_CTL2 </span><span id="t25_4640" class="t s3_4640">Package </span><span id="t26_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t27_4640" class="t s3_4640">285H </span><span id="t28_4640" class="t s3_4640">645 </span><span id="t29_4640" class="t s3_4640">IA32_MC5_CTL2 </span><span id="t2a_4640" class="t s3_4640">Package </span><span id="t2b_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t2c_4640" class="t s3_4640">286H </span><span id="t2d_4640" class="t s3_4640">646 </span><span id="t2e_4640" class="t s3_4640">IA32_MC6_CTL2 </span><span id="t2f_4640" class="t s3_4640">Package </span><span id="t2g_4640" class="t s3_4640">See Table 2-2. </span>
<span id="t2h_4640" class="t s3_4640">300H </span><span id="t2i_4640" class="t s3_4640">768 </span><span id="t2j_4640" class="t s3_4640">MSR_SGXOWNEREPOCH0 </span><span id="t2k_4640" class="t s3_4640">Package </span><span id="t2l_4640" class="t s3_4640">Lower 64 Bit CR_SGXOWNEREPOCH (W) </span>
<span id="t2m_4640" class="t s3_4640">Writes do not update CR_SGXOWNEREPOCH if </span>
<span id="t2n_4640" class="t s3_4640">CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any </span>
<span id="t2o_4640" class="t s3_4640">thread in the package. </span>
<span id="t2p_4640" class="t s3_4640">63:0 </span><span id="t2q_4640" class="t s3_4640">Lower 64 bits of an 128-bit external entropy value for </span>
<span id="t2r_4640" class="t s3_4640">key derivation of an enclave. </span>
<span id="t2s_4640" class="t s3_4640">301H </span><span id="t2t_4640" class="t s3_4640">769 </span><span id="t2u_4640" class="t s3_4640">MSR_SGXOWNEREPOCH1 </span><span id="t2v_4640" class="t s3_4640">Package </span><span id="t2w_4640" class="t s3_4640">Upper 64 Bit CR_SGXOWNEREPOCH (W) </span>
<span id="t2x_4640" class="t s3_4640">Writes do not update CR_SGXOWNEREPOCH if </span>
<span id="t2y_4640" class="t s3_4640">CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any </span>
<span id="t2z_4640" class="t s3_4640">thread in the package. </span>
<span id="t30_4640" class="t s3_4640">63:0 </span><span id="t31_4640" class="t s3_4640">Upper 64 bits of an 128-bit external entropy value for </span>
<span id="t32_4640" class="t s3_4640">key derivation of an enclave. </span>
<span id="t33_4640" class="t s3_4640">38EH </span><span id="t34_4640" class="t s3_4640">910 </span><span id="t35_4640" class="t s3_4640">IA32_PERF_GLOBAL_STATUS </span><span id="t36_4640" class="t s3_4640">Core </span><span id="t37_4640" class="t s3_4640">See Table 2-2. See Section 20.2.4, “Architectural </span>
<span id="t38_4640" class="t s3_4640">Performance Monitoring Version 4.” </span>
<span id="t39_4640" class="t s3_4640">0 </span><span id="t3a_4640" class="t s3_4640">Ovf_PMC0 </span>
<span id="t3b_4640" class="t s4_4640">Table 2-12. </span><span id="t3c_4640" class="t s4_4640">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t3d_4640" class="t s5_4640">Register </span>
<span id="t3e_4640" class="t s5_4640">Address </span><span id="t3f_4640" class="t s5_4640">Register Name / Bit Fields </span><span id="t3g_4640" class="t s5_4640">Scope </span><span id="t3h_4640" class="t s5_4640">Bit Description </span>
<span id="t3i_4640" class="t s5_4640">Hex </span><span id="t3j_4640" class="t s5_4640">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
