// Seed: 3759611957
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    id_10,
    output tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    output supply0 id_7,
    id_11,
    input tri id_8
);
  assign module_1.id_8 = 0;
  wor id_12 = 1'b0, id_13;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input uwire id_10
);
  wire id_12;
  supply1 id_13 = id_0;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_5,
      id_2,
      id_13,
      id_8,
      id_13,
      id_10
  );
endmodule
