@N: CD630 :"E:\workspaces\activehdl\03_ProASIC3demo_actel\hdl\test.vhd":11:7:11:10|Synthesizing work.test.def_arch 
@N: CD231 :"E:\workspaces\activehdl\03_ProASIC3demo_actel\hdl\test.vhd":62:16:62:17|Using onehot encoding for type state_type (warmup="100000000")
@W: CD604 :"E:\workspaces\activehdl\03_ProASIC3demo_actel\hdl\test.vhd":318:25:318:38|OTHERS clause is not synthesized 
Post processing for work.test.def_arch
@A:"E:\workspaces\activehdl\03_ProASIC3demo_actel\hdl\test.vhd":216:4:216:5|Feedback mux created for signal DATA_LCD[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"E:\workspaces\activehdl\03_ProASIC3demo_actel\hdl\test.vhd":216:4:216:5|Feedback mux created for signal dis_complete. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"E:\workspaces\activehdl\03_ProASIC3demo_actel\hdl\test.vhd":216:4:216:5|Feedback mux created for signal RS_LCD. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CL201 :"E:\workspaces\activehdl\03_ProASIC3demo_actel\hdl\test.vhd":216:4:216:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
