module FSM_Mealy(clk,reset,w,z);

 input clk,reset,w;
 output z;
 
 reg z;
 reg next_state=0, current_state=0;
 
 parameter A=1'b0, B=1'b1;
 
 always@(current_state,w)
  case(current_state)
   A : begin if(w==1) next_state=B; end
	B : begin if(w==0) next_state=A; end
  endcase
  
 always@(posedge clk, posedge reset)
  if(reset==1) current_state<=A;
  else current_state<=next_state;
  
 always@(currnet_state,w)
  case
   A : 
	begin 
	 if(w==1) z=0;
	 else     z=0;
	end
	B :
	begin 
	 if(w==1) z=1;
	 else     z=0;
	end
  endcase
  
endmodule
