
ArgosV2_SI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011128  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  080112b0  080112b0  000212b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011874  08011874  0003043c  2**0
                  CONTENTS
  4 .ARM          00000008  08011874  08011874  00021874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801187c  0801187c  0003043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801187c  0801187c  0002187c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011880  08011880  00021880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  08011884  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ba4  2000043c  08011cc0  0003043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  20001fe0  08011cc0  00031fe0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b10a  00000000  00000000  00030465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d43  00000000  00000000  0005b56f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002048  00000000  00000000  000612b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001dd0  00000000  00000000  00063300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a27e  00000000  00000000  000650d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002651b  00000000  00000000  0008f34e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4539  00000000  00000000  000b5869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00199da2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000099e4  00000000  00000000  00199df8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000043c 	.word	0x2000043c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08011298 	.word	0x08011298

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000440 	.word	0x20000440
 80001c4:	08011298 	.word	0x08011298

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b96e 	b.w	8000df4 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	460d      	mov	r5, r1
 8000b38:	4604      	mov	r4, r0
 8000b3a:	468e      	mov	lr, r1
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	f040 8083 	bne.w	8000c48 <__udivmoddi4+0x118>
 8000b42:	428a      	cmp	r2, r1
 8000b44:	4617      	mov	r7, r2
 8000b46:	d947      	bls.n	8000bd8 <__udivmoddi4+0xa8>
 8000b48:	fab2 f382 	clz	r3, r2
 8000b4c:	b14b      	cbz	r3, 8000b62 <__udivmoddi4+0x32>
 8000b4e:	f1c3 0120 	rsb	r1, r3, #32
 8000b52:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b56:	fa20 f101 	lsr.w	r1, r0, r1
 8000b5a:	409f      	lsls	r7, r3
 8000b5c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b60:	409c      	lsls	r4, r3
 8000b62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b66:	fbbe fcf8 	udiv	ip, lr, r8
 8000b6a:	fa1f f987 	uxth.w	r9, r7
 8000b6e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b72:	fb0c f009 	mul.w	r0, ip, r9
 8000b76:	0c21      	lsrs	r1, r4, #16
 8000b78:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b7c:	4290      	cmp	r0, r2
 8000b7e:	d90a      	bls.n	8000b96 <__udivmoddi4+0x66>
 8000b80:	18ba      	adds	r2, r7, r2
 8000b82:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b86:	f080 8118 	bcs.w	8000dba <__udivmoddi4+0x28a>
 8000b8a:	4290      	cmp	r0, r2
 8000b8c:	f240 8115 	bls.w	8000dba <__udivmoddi4+0x28a>
 8000b90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b94:	443a      	add	r2, r7
 8000b96:	1a12      	subs	r2, r2, r0
 8000b98:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b9c:	fb08 2210 	mls	r2, r8, r0, r2
 8000ba0:	fb00 f109 	mul.w	r1, r0, r9
 8000ba4:	b2a4      	uxth	r4, r4
 8000ba6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000baa:	42a1      	cmp	r1, r4
 8000bac:	d909      	bls.n	8000bc2 <__udivmoddi4+0x92>
 8000bae:	193c      	adds	r4, r7, r4
 8000bb0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bb4:	f080 8103 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000bb8:	42a1      	cmp	r1, r4
 8000bba:	f240 8100 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000bbe:	3802      	subs	r0, #2
 8000bc0:	443c      	add	r4, r7
 8000bc2:	1a64      	subs	r4, r4, r1
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bca:	b11e      	cbz	r6, 8000bd4 <__udivmoddi4+0xa4>
 8000bcc:	2200      	movs	r2, #0
 8000bce:	40dc      	lsrs	r4, r3
 8000bd0:	e9c6 4200 	strd	r4, r2, [r6]
 8000bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xac>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f382 	clz	r3, r2
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14f      	bne.n	8000c84 <__udivmoddi4+0x154>
 8000be4:	1a8d      	subs	r5, r1, r2
 8000be6:	2101      	movs	r1, #1
 8000be8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000bec:	fa1f f882 	uxth.w	r8, r2
 8000bf0:	fbb5 fcfe 	udiv	ip, r5, lr
 8000bf4:	fb0e 551c 	mls	r5, lr, ip, r5
 8000bf8:	fb08 f00c 	mul.w	r0, r8, ip
 8000bfc:	0c22      	lsrs	r2, r4, #16
 8000bfe:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c02:	42a8      	cmp	r0, r5
 8000c04:	d907      	bls.n	8000c16 <__udivmoddi4+0xe6>
 8000c06:	197d      	adds	r5, r7, r5
 8000c08:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c0c:	d202      	bcs.n	8000c14 <__udivmoddi4+0xe4>
 8000c0e:	42a8      	cmp	r0, r5
 8000c10:	f200 80e9 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c14:	4694      	mov	ip, r2
 8000c16:	1a2d      	subs	r5, r5, r0
 8000c18:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c1c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c20:	fb08 f800 	mul.w	r8, r8, r0
 8000c24:	b2a4      	uxth	r4, r4
 8000c26:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c2a:	45a0      	cmp	r8, r4
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x10e>
 8000c2e:	193c      	adds	r4, r7, r4
 8000c30:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x10c>
 8000c36:	45a0      	cmp	r8, r4
 8000c38:	f200 80d9 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c3c:	4610      	mov	r0, r2
 8000c3e:	eba4 0408 	sub.w	r4, r4, r8
 8000c42:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c46:	e7c0      	b.n	8000bca <__udivmoddi4+0x9a>
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	d908      	bls.n	8000c5e <__udivmoddi4+0x12e>
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	f000 80b1 	beq.w	8000db4 <__udivmoddi4+0x284>
 8000c52:	2100      	movs	r1, #0
 8000c54:	e9c6 0500 	strd	r0, r5, [r6]
 8000c58:	4608      	mov	r0, r1
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	fab3 f183 	clz	r1, r3
 8000c62:	2900      	cmp	r1, #0
 8000c64:	d14b      	bne.n	8000cfe <__udivmoddi4+0x1ce>
 8000c66:	42ab      	cmp	r3, r5
 8000c68:	d302      	bcc.n	8000c70 <__udivmoddi4+0x140>
 8000c6a:	4282      	cmp	r2, r0
 8000c6c:	f200 80b9 	bhi.w	8000de2 <__udivmoddi4+0x2b2>
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb65 0303 	sbc.w	r3, r5, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	469e      	mov	lr, r3
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	d0aa      	beq.n	8000bd4 <__udivmoddi4+0xa4>
 8000c7e:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c82:	e7a7      	b.n	8000bd4 <__udivmoddi4+0xa4>
 8000c84:	409f      	lsls	r7, r3
 8000c86:	f1c3 0220 	rsb	r2, r3, #32
 8000c8a:	40d1      	lsrs	r1, r2
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c94:	fa1f f887 	uxth.w	r8, r7
 8000c98:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c9c:	fa24 f202 	lsr.w	r2, r4, r2
 8000ca0:	409d      	lsls	r5, r3
 8000ca2:	fb00 fc08 	mul.w	ip, r0, r8
 8000ca6:	432a      	orrs	r2, r5
 8000ca8:	0c15      	lsrs	r5, r2, #16
 8000caa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cae:	45ac      	cmp	ip, r5
 8000cb0:	fa04 f403 	lsl.w	r4, r4, r3
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x19a>
 8000cb6:	197d      	adds	r5, r7, r5
 8000cb8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbc:	f080 808f 	bcs.w	8000dde <__udivmoddi4+0x2ae>
 8000cc0:	45ac      	cmp	ip, r5
 8000cc2:	f240 808c 	bls.w	8000dde <__udivmoddi4+0x2ae>
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	443d      	add	r5, r7
 8000cca:	eba5 050c 	sub.w	r5, r5, ip
 8000cce:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cd2:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cd6:	fb01 f908 	mul.w	r9, r1, r8
 8000cda:	b295      	uxth	r5, r2
 8000cdc:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ce0:	45a9      	cmp	r9, r5
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x1c4>
 8000ce4:	197d      	adds	r5, r7, r5
 8000ce6:	f101 32ff 	add.w	r2, r1, #4294967295
 8000cea:	d274      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000cec:	45a9      	cmp	r9, r5
 8000cee:	d972      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000cf0:	3902      	subs	r1, #2
 8000cf2:	443d      	add	r5, r7
 8000cf4:	eba5 0509 	sub.w	r5, r5, r9
 8000cf8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cfc:	e778      	b.n	8000bf0 <__udivmoddi4+0xc0>
 8000cfe:	f1c1 0720 	rsb	r7, r1, #32
 8000d02:	408b      	lsls	r3, r1
 8000d04:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d08:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d0c:	fa25 f407 	lsr.w	r4, r5, r7
 8000d10:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d14:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d18:	fa1f f88c 	uxth.w	r8, ip
 8000d1c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d20:	fa20 f307 	lsr.w	r3, r0, r7
 8000d24:	fb09 fa08 	mul.w	sl, r9, r8
 8000d28:	408d      	lsls	r5, r1
 8000d2a:	431d      	orrs	r5, r3
 8000d2c:	0c2b      	lsrs	r3, r5, #16
 8000d2e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d32:	45a2      	cmp	sl, r4
 8000d34:	fa02 f201 	lsl.w	r2, r2, r1
 8000d38:	fa00 f301 	lsl.w	r3, r0, r1
 8000d3c:	d909      	bls.n	8000d52 <__udivmoddi4+0x222>
 8000d3e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d46:	d248      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d48:	45a2      	cmp	sl, r4
 8000d4a:	d946      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000d50:	4464      	add	r4, ip
 8000d52:	eba4 040a 	sub.w	r4, r4, sl
 8000d56:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d5a:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d5e:	fb00 fa08 	mul.w	sl, r0, r8
 8000d62:	b2ad      	uxth	r5, r5
 8000d64:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d68:	45a2      	cmp	sl, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x24e>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d74:	d22d      	bcs.n	8000dd2 <__udivmoddi4+0x2a2>
 8000d76:	45a2      	cmp	sl, r4
 8000d78:	d92b      	bls.n	8000dd2 <__udivmoddi4+0x2a2>
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	4464      	add	r4, ip
 8000d7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d82:	fba0 8902 	umull	r8, r9, r0, r2
 8000d86:	eba4 040a 	sub.w	r4, r4, sl
 8000d8a:	454c      	cmp	r4, r9
 8000d8c:	46c6      	mov	lr, r8
 8000d8e:	464d      	mov	r5, r9
 8000d90:	d319      	bcc.n	8000dc6 <__udivmoddi4+0x296>
 8000d92:	d016      	beq.n	8000dc2 <__udivmoddi4+0x292>
 8000d94:	b15e      	cbz	r6, 8000dae <__udivmoddi4+0x27e>
 8000d96:	ebb3 020e 	subs.w	r2, r3, lr
 8000d9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000d9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000da2:	fa22 f301 	lsr.w	r3, r2, r1
 8000da6:	431f      	orrs	r7, r3
 8000da8:	40cc      	lsrs	r4, r1
 8000daa:	e9c6 7400 	strd	r7, r4, [r6]
 8000dae:	2100      	movs	r1, #0
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	4631      	mov	r1, r6
 8000db6:	4630      	mov	r0, r6
 8000db8:	e70c      	b.n	8000bd4 <__udivmoddi4+0xa4>
 8000dba:	468c      	mov	ip, r1
 8000dbc:	e6eb      	b.n	8000b96 <__udivmoddi4+0x66>
 8000dbe:	4610      	mov	r0, r2
 8000dc0:	e6ff      	b.n	8000bc2 <__udivmoddi4+0x92>
 8000dc2:	4543      	cmp	r3, r8
 8000dc4:	d2e6      	bcs.n	8000d94 <__udivmoddi4+0x264>
 8000dc6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dca:	eb69 050c 	sbc.w	r5, r9, ip
 8000dce:	3801      	subs	r0, #1
 8000dd0:	e7e0      	b.n	8000d94 <__udivmoddi4+0x264>
 8000dd2:	4628      	mov	r0, r5
 8000dd4:	e7d3      	b.n	8000d7e <__udivmoddi4+0x24e>
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	e78c      	b.n	8000cf4 <__udivmoddi4+0x1c4>
 8000dda:	4681      	mov	r9, r0
 8000ddc:	e7b9      	b.n	8000d52 <__udivmoddi4+0x222>
 8000dde:	4608      	mov	r0, r1
 8000de0:	e773      	b.n	8000cca <__udivmoddi4+0x19a>
 8000de2:	4608      	mov	r0, r1
 8000de4:	e749      	b.n	8000c7a <__udivmoddi4+0x14a>
 8000de6:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dea:	443d      	add	r5, r7
 8000dec:	e713      	b.n	8000c16 <__udivmoddi4+0xe6>
 8000dee:	3802      	subs	r0, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	e724      	b.n	8000c3e <__udivmoddi4+0x10e>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dfc:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <__NVIC_GetPriorityGrouping+0x18>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	f003 0307 	and.w	r3, r3, #7
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc80      	pop	{r7}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	db0b      	blt.n	8000e3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	f003 021f 	and.w	r2, r3, #31
 8000e2c:	4906      	ldr	r1, [pc, #24]	; (8000e48 <__NVIC_EnableIRQ+0x34>)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	095b      	lsrs	r3, r3, #5
 8000e34:	2001      	movs	r0, #1
 8000e36:	fa00 f202 	lsl.w	r2, r0, r2
 8000e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr
 8000e48:	e000e100 	.word	0xe000e100

08000e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	6039      	str	r1, [r7, #0]
 8000e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db0a      	blt.n	8000e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	490c      	ldr	r1, [pc, #48]	; (8000e98 <__NVIC_SetPriority+0x4c>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	0112      	lsls	r2, r2, #4
 8000e6c:	b2d2      	uxtb	r2, r2
 8000e6e:	440b      	add	r3, r1
 8000e70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e74:	e00a      	b.n	8000e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4908      	ldr	r1, [pc, #32]	; (8000e9c <__NVIC_SetPriority+0x50>)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f003 030f 	and.w	r3, r3, #15
 8000e82:	3b04      	subs	r3, #4
 8000e84:	0112      	lsls	r2, r2, #4
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	440b      	add	r3, r1
 8000e8a:	761a      	strb	r2, [r3, #24]
}
 8000e8c:	bf00      	nop
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bc80      	pop	{r7}
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000e100 	.word	0xe000e100
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	; 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f1c3 0307 	rsb	r3, r3, #7
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	bf28      	it	cs
 8000ebe:	2304      	movcs	r3, #4
 8000ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	2b06      	cmp	r3, #6
 8000ec8:	d902      	bls.n	8000ed0 <NVIC_EncodePriority+0x30>
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	3b03      	subs	r3, #3
 8000ece:	e000      	b.n	8000ed2 <NVIC_EncodePriority+0x32>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43da      	mvns	r2, r3
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef2:	43d9      	mvns	r1, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	4313      	orrs	r3, r2
         );
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3724      	adds	r7, #36	; 0x24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr

08000f04 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	601a      	str	r2, [r3, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr

08000f22 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f34:	f023 0307 	bic.w	r3, r3, #7
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr

08000f4a <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	431a      	orrs	r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	605a      	str	r2, [r3, #4]
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr

08000f6e <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	609a      	str	r2, [r3, #8]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr

08000f8c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	f043 0201 	orr.w	r2, r3, #1
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	60da      	str	r2, [r3, #12]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bc80      	pop	{r7}
 8000fa8:	4770      	bx	lr
	...

08000fac <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fb8:	4907      	ldr	r1, [pc, #28]	; (8000fd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fca:	68fb      	ldr	r3, [r7, #12]
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800

08000fdc <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin)
 8000fe6:	88fb      	ldrh	r3, [r7, #6]
 8000fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d00c      	beq.n	800100a <HAL_GPIO_EXTI_Callback+0x2e>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	482f      	ldr	r0, [pc, #188]	; (80010b0 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000ff4:	f004 fa07 	bl	8005406 <HAL_GPIO_TogglePin>
		stb_chk0 = 1;
 8000ff8:	4b2e      	ldr	r3, [pc, #184]	; (80010b4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	701a      	strb	r2, [r3, #0]
		stb_cnt0++;
 8000ffe:	4b2e      	ldr	r3, [pc, #184]	; (80010b8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	b29a      	uxth	r2, r3
 8001006:	4b2c      	ldr	r3, [pc, #176]	; (80010b8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001008:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin)
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00c      	beq.n	800102e <HAL_GPIO_EXTI_Callback+0x52>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	4826      	ldr	r0, [pc, #152]	; (80010b0 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001018:	f004 f9f5 	bl	8005406 <HAL_GPIO_TogglePin>
		stb_chk1 = 1;
 800101c:	4b27      	ldr	r3, [pc, #156]	; (80010bc <HAL_GPIO_EXTI_Callback+0xe0>)
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
		stb_cnt1++;
 8001022:	4b27      	ldr	r3, [pc, #156]	; (80010c0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	3301      	adds	r3, #1
 8001028:	b29a      	uxth	r2, r3
 800102a:	4b25      	ldr	r3, [pc, #148]	; (80010c0 <HAL_GPIO_EXTI_Callback+0xe4>)
 800102c:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin)
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00d      	beq.n	8001054 <HAL_GPIO_EXTI_Callback+0x78>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001038:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800103c:	481c      	ldr	r0, [pc, #112]	; (80010b0 <HAL_GPIO_EXTI_Callback+0xd4>)
 800103e:	f004 f9e2 	bl	8005406 <HAL_GPIO_TogglePin>
		stb_chk2 = 1;
 8001042:	4b20      	ldr	r3, [pc, #128]	; (80010c4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001044:	2201      	movs	r2, #1
 8001046:	701a      	strb	r2, [r3, #0]
		stb_cnt2++;
 8001048:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <HAL_GPIO_EXTI_Callback+0xec>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b1d      	ldr	r3, [pc, #116]	; (80010c8 <HAL_GPIO_EXTI_Callback+0xec>)
 8001052:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin)
 8001054:	88fb      	ldrh	r3, [r7, #6]
 8001056:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d008      	beq.n	8001070 <HAL_GPIO_EXTI_Callback+0x94>
	{
		stb_chk3 = 1;
 800105e:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <HAL_GPIO_EXTI_Callback+0xf0>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]
		stb_cnt3++;
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	3301      	adds	r3, #1
 800106a:	b29a      	uxth	r2, r3
 800106c:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <HAL_GPIO_EXTI_Callback+0xf4>)
 800106e:	801a      	strh	r2, [r3, #0]
	}

	if (GPIO_Pin & STROBE_CHK_Pin)
 8001070:	88fb      	ldrh	r3, [r7, #6]
 8001072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d015      	beq.n	80010a6 <HAL_GPIO_EXTI_Callback+0xca>
	{
		stb_cnt_all++;
 800107a:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xf8>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	b29a      	uxth	r2, r3
 8001082:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001084:	801a      	strh	r2, [r3, #0]
		// MARK DRIVE
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 8001086:	2201      	movs	r2, #1
 8001088:	f44f 7100 	mov.w	r1, #512	; 0x200
 800108c:	4812      	ldr	r0, [pc, #72]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800108e:	f004 f9a2 	bl	80053d6 <HAL_GPIO_WritePin>

		// AUTO FOCUS, SHUTTER PIN RESET
		HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8001092:	2200      	movs	r2, #0
 8001094:	2120      	movs	r1, #32
 8001096:	4811      	ldr	r0, [pc, #68]	; (80010dc <HAL_GPIO_EXTI_Callback+0x100>)
 8001098:	f004 f99d 	bl	80053d6 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 800109c:	2200      	movs	r2, #0
 800109e:	2110      	movs	r1, #16
 80010a0:	480e      	ldr	r0, [pc, #56]	; (80010dc <HAL_GPIO_EXTI_Callback+0x100>)
 80010a2:	f004 f998 	bl	80053d6 <HAL_GPIO_WritePin>
	 stbchk1 = 0;
	 stbchk2 = 0;
	 stbchk3 = 0;
	 }
	 */
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40020400 	.word	0x40020400
 80010b4:	20000790 	.word	0x20000790
 80010b8:	20000e84 	.word	0x20000e84
 80010bc:	20000d20 	.word	0x20000d20
 80010c0:	20000960 	.word	0x20000960
 80010c4:	20000f55 	.word	0x20000f55
 80010c8:	20000f60 	.word	0x20000f60
 80010cc:	20000f54 	.word	0x20000f54
 80010d0:	20000a36 	.word	0x20000a36
 80010d4:	20000e86 	.word	0x20000e86
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40021800 	.word	0x40021800

080010e0 <can_transmit>:

void can_transmit(int data)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	can_tx_mail_box = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 80010e8:	4809      	ldr	r0, [pc, #36]	; (8001110 <can_transmit+0x30>)
 80010ea:	f002 fc6b 	bl	80039c4 <HAL_CAN_GetTxMailboxesFreeLevel>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4a08      	ldr	r2, [pc, #32]	; (8001114 <can_transmit+0x34>)
 80010f2:	6013      	str	r3, [r2, #0]
	can_tx_data[0] = data;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <can_transmit+0x38>)
 80010fa:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &can_tx_header, can_tx_data, &can_tx_mail_box);
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <can_transmit+0x34>)
 80010fe:	4a06      	ldr	r2, [pc, #24]	; (8001118 <can_transmit+0x38>)
 8001100:	4906      	ldr	r1, [pc, #24]	; (800111c <can_transmit+0x3c>)
 8001102:	4803      	ldr	r0, [pc, #12]	; (8001110 <can_transmit+0x30>)
 8001104:	f002 fb84 	bl	8003810 <HAL_CAN_AddTxMessage>
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000ec8 	.word	0x20000ec8
 8001114:	20000ef0 	.word	0x20000ef0
 8001118:	20000a2c 	.word	0x20000a2c
 800111c:	20000de8 	.word	0x20000de8

08001120 <cds_print>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void cds_print()
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_value, 4);
 8001126:	2204      	movs	r2, #4
 8001128:	491e      	ldr	r1, [pc, #120]	; (80011a4 <cds_print+0x84>)
 800112a:	481f      	ldr	r0, [pc, #124]	; (80011a8 <cds_print+0x88>)
 800112c:	f001 fd4c 	bl	8002bc8 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	e008      	b.n	8001148 <cds_print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 8001136:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800113a:	2100      	movs	r1, #0
 800113c:	481b      	ldr	r0, [pc, #108]	; (80011ac <cds_print+0x8c>)
 800113e:	f003 f96c 	bl	800441a <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3301      	adds	r3, #1
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b03      	cmp	r3, #3
 800114c:	ddf3      	ble.n	8001136 <cds_print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 800114e:	4816      	ldr	r0, [pc, #88]	; (80011a8 <cds_print+0x88>)
 8001150:	f001 fe18 	bl	8002d84 <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 8001154:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <cds_print+0x90>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	3b01      	subs	r3, #1
 800115a:	2b03      	cmp	r3, #3
 800115c:	d80a      	bhi.n	8001174 <cds_print+0x54>
 800115e:	a201      	add	r2, pc, #4	; (adr r2, 8001164 <cds_print+0x44>)
 8001160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001164:	08001187 	.word	0x08001187
 8001168:	08001187 	.word	0x08001187
 800116c:	08001187 	.word	0x08001187
 8001170:	08001187 	.word	0x08001187
	case 4:
		break;
		sprintf((char*) usb_tx_buf, "#%04d%04d%04d%04d\r\n", adc_value[0],
				adc_value[1], adc_value[2], adc_value[3]);
	default:
		sprintf((char*) usb_tx_buf, "#%04d%04d\r\n", adc_value[0],
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <cds_print+0x84>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <cds_print+0x84>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	490d      	ldr	r1, [pc, #52]	; (80011b4 <cds_print+0x94>)
 800117e:	480e      	ldr	r0, [pc, #56]	; (80011b8 <cds_print+0x98>)
 8001180:	f00d fe80 	bl	800ee84 <siprintf>
				adc_value[1]);
		break;
 8001184:	e000      	b.n	8001188 <cds_print+0x68>
		break;
 8001186:	bf00      	nop
	}
	CDC_Transmit_FS((uint8_t*) usb_tx_buf, strlen((const char*)usb_tx_buf));
 8001188:	480b      	ldr	r0, [pc, #44]	; (80011b8 <cds_print+0x98>)
 800118a:	f7ff f81d 	bl	80001c8 <strlen>
 800118e:	4603      	mov	r3, r0
 8001190:	b29b      	uxth	r3, r3
 8001192:	4619      	mov	r1, r3
 8001194:	4808      	ldr	r0, [pc, #32]	; (80011b8 <cds_print+0x98>)
 8001196:	f00c fcd9 	bl	800db4c <CDC_Transmit_FS>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000a38 	.word	0x20000a38
 80011a8:	20000a48 	.word	0x20000a48
 80011ac:	20000d24 	.word	0x20000d24
 80011b0:	20000a34 	.word	0x20000a34
 80011b4:	080112b0 	.word	0x080112b0
 80011b8:	200007ec 	.word	0x200007ec

080011bc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4b48      	ldr	r3, [pc, #288]	; (80012e4 <main+0x128>)
 80011c4:	681b      	ldr	r3, [r3, #0]
	/* USER CODE BEGIN 1 */
	wheel_param_t wp;
	memcpy(&wp, (void*) (BACKUP_FLASH_ADDR), sizeof(wheel_param_t));
 80011c6:	607b      	str	r3, [r7, #4]

	stb_cnt0 = 0;
 80011c8:	4b47      	ldr	r3, [pc, #284]	; (80012e8 <main+0x12c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	801a      	strh	r2, [r3, #0]
	stb_cnt1 = 0;
 80011ce:	4b47      	ldr	r3, [pc, #284]	; (80012ec <main+0x130>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	801a      	strh	r2, [r3, #0]
	stb_cnt2 = 0;
 80011d4:	4b46      	ldr	r3, [pc, #280]	; (80012f0 <main+0x134>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	801a      	strh	r2, [r3, #0]
	stb_cnt3 = 0;
 80011da:	4b46      	ldr	r3, [pc, #280]	; (80012f4 <main+0x138>)
 80011dc:	2200      	movs	r2, #0
 80011de:	801a      	strh	r2, [r3, #0]
	stb_cnt_all = 0;
 80011e0:	4b45      	ldr	r3, [pc, #276]	; (80012f8 <main+0x13c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011e6:	f001 fad9 	bl	800279c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011ea:	f000 f89d 	bl	8001328 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011ee:	f000 fb69 	bl	80018c4 <MX_GPIO_Init>
	MX_DMA_Init();
 80011f2:	f000 fb09 	bl	8001808 <MX_DMA_Init>
	MX_USART3_UART_Init();
 80011f6:	f000 fadd 	bl	80017b4 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 80011fa:	f00c f9a1 	bl	800d540 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 80011fe:	f000 fa17 	bl	8001630 <MX_TIM3_Init>
	MX_ADC1_Init();
 8001202:	f000 f8d9 	bl	80013b8 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8001206:	f000 f9bd 	bl	8001584 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 800120a:	f000 fa51 	bl	80016b0 <MX_TIM8_Init>
	MX_FATFS_Init();
 800120e:	f00a fbab 	bl	800b968 <MX_FATFS_Init>
	MX_SPI2_Init();
 8001212:	f000 f9d7 	bl	80015c4 <MX_SPI2_Init>
	MX_CAN1_Init();
 8001216:	f000 f94b 	bl	80014b0 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 800121a:	f000 faa1 	bl	8001760 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 800121e:	4837      	ldr	r0, [pc, #220]	; (80012fc <main+0x140>)
 8001220:	f7ff feb4 	bl	8000f8c <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001224:	2100      	movs	r1, #0
 8001226:	4836      	ldr	r0, [pc, #216]	; (8001300 <main+0x144>)
 8001228:	f007 fd3d 	bl	8008ca6 <HAL_TIM_Encoder_Start>
	//udp_echoserver_init(); // UDP

	HAL_CAN_Start(&hcan1); // CANBUS
 800122c:	4835      	ldr	r0, [pc, #212]	; (8001304 <main+0x148>)
 800122e:	f002 faab 	bl	8003788 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001232:	2102      	movs	r1, #2
 8001234:	4833      	ldr	r0, [pc, #204]	; (8001304 <main+0x148>)
 8001236:	f002 fbf9 	bl	8003a2c <HAL_CAN_ActivateNotification>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	usb_sel_f = 0;
 800123a:	4b33      	ldr	r3, [pc, #204]	; (8001308 <main+0x14c>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
	run_f = 0;
 8001240:	4b32      	ldr	r3, [pc, #200]	; (800130c <main+0x150>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]

	while (1)
	{
		// MX_LWIP_Process();
		// UDP_INPUT();
		switch (usb_sel_f)
 8001246:	4b30      	ldr	r3, [pc, #192]	; (8001308 <main+0x14c>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d11b      	bne.n	8001286 <main+0xca>
		{
		/* Key board Input */
		case 1:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 800124e:	211a      	movs	r1, #26
 8001250:	482f      	ldr	r0, [pc, #188]	; (8001310 <main+0x154>)
 8001252:	f00c fc7b 	bl	800db4c <CDC_Transmit_FS>
			while (!enterkey_f)
 8001256:	bf00      	nop
 8001258:	4b2e      	ldr	r3, [pc, #184]	; (8001314 <main+0x158>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d0fb      	beq.n	8001258 <main+0x9c>
			{
			}
			enterkey_f = 0;
 8001260:	4b2c      	ldr	r3, [pc, #176]	; (8001314 <main+0x158>)
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
			input_enc_val = atoi((char*) usb_rx_buf);
 8001266:	482c      	ldr	r0, [pc, #176]	; (8001318 <main+0x15c>)
 8001268:	f00d f8b0 	bl	800e3cc <atoi>
 800126c:	4603      	mov	r3, r0
 800126e:	4a2b      	ldr	r2, [pc, #172]	; (800131c <main+0x160>)
 8001270:	6013      	str	r3, [r2, #0]
			wp.enc_t_cnt = input_enc_val;
 8001272:	4b2a      	ldr	r3, [pc, #168]	; (800131c <main+0x160>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	607b      	str	r3, [r7, #4]
			usb_sel_f = 0;
 8001278:	4b23      	ldr	r3, [pc, #140]	; (8001308 <main+0x14c>)
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
			run_f = 0;
 800127e:	4b23      	ldr	r3, [pc, #140]	; (800130c <main+0x150>)
 8001280:	2200      	movs	r2, #0
 8001282:	701a      	strb	r2, [r3, #0]
			break;
 8001284:	e002      	b.n	800128c <main+0xd0>
		default:
			usb_sel_f = 0;
 8001286:	4b20      	ldr	r3, [pc, #128]	; (8001308 <main+0x14c>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
		}

		if (run_f == 1)
 800128c:	4b1f      	ldr	r3, [pc, #124]	; (800130c <main+0x150>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d1d8      	bne.n	8001246 <main+0x8a>
		{
			a_pls_cnt = TIM8->CNT;
 8001294:	4b22      	ldr	r3, [pc, #136]	; (8001320 <main+0x164>)
 8001296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001298:	461a      	mov	r2, r3
 800129a:	4b22      	ldr	r3, [pc, #136]	; (8001324 <main+0x168>)
 800129c:	601a      	str	r2, [r3, #0]

			// CW CODE
			if (a_pls_cnt >= wp.enc_t_cnt && a_pls_cnt < 65500)
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	4b20      	ldr	r3, [pc, #128]	; (8001324 <main+0x168>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	dc0b      	bgt.n	80012c0 <main+0x104>
 80012a8:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <main+0x168>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f64f 72db 	movw	r2, #65499	; 0xffdb
 80012b0:	4293      	cmp	r3, r2
 80012b2:	dc05      	bgt.n	80012c0 <main+0x104>
			{
				TIM8->CNT = 0;
 80012b4:	4b1a      	ldr	r3, [pc, #104]	; (8001320 <main+0x164>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	625a      	str	r2, [r3, #36]	; 0x24
				cds_print();
 80012ba:	f7ff ff31 	bl	8001120 <cds_print>
 80012be:	e00f      	b.n	80012e0 <main+0x124>
				//cam_act(); // Driver Control
			}
			else if (a_pls_cnt <= 0 || a_pls_cnt > 65500)
 80012c0:	4b18      	ldr	r3, [pc, #96]	; (8001324 <main+0x168>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	dd05      	ble.n	80012d4 <main+0x118>
 80012c8:	4b16      	ldr	r3, [pc, #88]	; (8001324 <main+0x168>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80012d0:	4293      	cmp	r3, r2
 80012d2:	ddb8      	ble.n	8001246 <main+0x8a>
			{
				a_pls_cnt = 0;
 80012d4:	4b13      	ldr	r3, [pc, #76]	; (8001324 <main+0x168>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <main+0x164>)
 80012dc:	2200      	movs	r2, #0
 80012de:	625a      	str	r2, [r3, #36]	; 0x24
		switch (usb_sel_f)
 80012e0:	e7b1      	b.n	8001246 <main+0x8a>
 80012e2:	bf00      	nop
 80012e4:	080e0000 	.word	0x080e0000
 80012e8:	20000e84 	.word	0x20000e84
 80012ec:	20000960 	.word	0x20000960
 80012f0:	20000f60 	.word	0x20000f60
 80012f4:	20000a36 	.word	0x20000a36
 80012f8:	20000e86 	.word	0x20000e86
 80012fc:	40000400 	.word	0x40000400
 8001300:	20000918 	.word	0x20000918
 8001304:	20000ec8 	.word	0x20000ec8
 8001308:	20000468 	.word	0x20000468
 800130c:	20000458 	.word	0x20000458
 8001310:	080112bc 	.word	0x080112bc
 8001314:	20000469 	.word	0x20000469
 8001318:	20001908 	.word	0x20001908
 800131c:	20000464 	.word	0x20000464
 8001320:	40010400 	.word	0x40010400
 8001324:	2000045c 	.word	0x2000045c

08001328 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b092      	sub	sp, #72	; 0x48
 800132c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800132e:	f107 0318 	add.w	r3, r7, #24
 8001332:	2230      	movs	r2, #48	; 0x30
 8001334:	2100      	movs	r1, #0
 8001336:	4618      	mov	r0, r3
 8001338:	f00d f886 	bl	800e448 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
 8001348:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800134a:	2302      	movs	r3, #2
 800134c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800134e:	2301      	movs	r3, #1
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001352:	2310      	movs	r3, #16
 8001354:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001356:	2302      	movs	r3, #2
 8001358:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800135a:	2300      	movs	r3, #0
 800135c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 800135e:	230d      	movs	r3, #13
 8001360:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8001362:	23c3      	movs	r3, #195	; 0xc3
 8001364:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001366:	2302      	movs	r3, #2
 8001368:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800136a:	2305      	movs	r3, #5
 800136c:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800136e:	f107 0318 	add.w	r3, r7, #24
 8001372:	4618      	mov	r0, r3
 8001374:	f005 f9ce 	bl	8006714 <HAL_RCC_OscConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0x5a>
	{
		Error_Handler();
 800137e:	f000 fbb3 	bl	8001ae8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001382:	230f      	movs	r3, #15
 8001384:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001386:	2302      	movs	r3, #2
 8001388:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800138e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001392:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001394:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001398:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800139a:	1d3b      	adds	r3, r7, #4
 800139c:	2103      	movs	r1, #3
 800139e:	4618      	mov	r0, r3
 80013a0:	f005 fc08 	bl	8006bb4 <HAL_RCC_ClockConfig>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <SystemClock_Config+0x86>
	{
		Error_Handler();
 80013aa:	f000 fb9d 	bl	8001ae8 <Error_Handler>
	}
}
 80013ae:	bf00      	nop
 80013b0:	3748      	adds	r7, #72	; 0x48
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80013be:	463b      	mov	r3, r7
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80013ca:	4b36      	ldr	r3, [pc, #216]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013cc:	4a36      	ldr	r2, [pc, #216]	; (80014a8 <MX_ADC1_Init+0xf0>)
 80013ce:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013d0:	4b34      	ldr	r3, [pc, #208]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80013d6:	4b33      	ldr	r3, [pc, #204]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013dc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80013de:	4b31      	ldr	r3, [pc, #196]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013e0:	2201      	movs	r2, #1
 80013e2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80013e4:	4b2f      	ldr	r3, [pc, #188]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ea:	4b2e      	ldr	r3, [pc, #184]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013f2:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013f8:	4b2a      	ldr	r3, [pc, #168]	; (80014a4 <MX_ADC1_Init+0xec>)
 80013fa:	4a2c      	ldr	r2, [pc, #176]	; (80014ac <MX_ADC1_Init+0xf4>)
 80013fc:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <MX_ADC1_Init+0xec>)
 8001400:	2200      	movs	r2, #0
 8001402:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8001404:	4b27      	ldr	r3, [pc, #156]	; (80014a4 <MX_ADC1_Init+0xec>)
 8001406:	2204      	movs	r2, #4
 8001408:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800140a:	4b26      	ldr	r3, [pc, #152]	; (80014a4 <MX_ADC1_Init+0xec>)
 800140c:	2200      	movs	r2, #0
 800140e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001412:	4b24      	ldr	r3, [pc, #144]	; (80014a4 <MX_ADC1_Init+0xec>)
 8001414:	2201      	movs	r2, #1
 8001416:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001418:	4822      	ldr	r0, [pc, #136]	; (80014a4 <MX_ADC1_Init+0xec>)
 800141a:	f001 fa51 	bl	80028c0 <HAL_ADC_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 8001424:	f000 fb60 	bl	8001ae8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001428:	2303      	movs	r3, #3
 800142a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800142c:	2301      	movs	r3, #1
 800142e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001434:	463b      	mov	r3, r7
 8001436:	4619      	mov	r1, r3
 8001438:	481a      	ldr	r0, [pc, #104]	; (80014a4 <MX_ADC1_Init+0xec>)
 800143a:	f001 fd19 	bl	8002e70 <HAL_ADC_ConfigChannel>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001444:	f000 fb50 	bl	8001ae8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001448:	2304      	movs	r3, #4
 800144a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 800144c:	2302      	movs	r3, #2
 800144e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001450:	463b      	mov	r3, r7
 8001452:	4619      	mov	r1, r3
 8001454:	4813      	ldr	r0, [pc, #76]	; (80014a4 <MX_ADC1_Init+0xec>)
 8001456:	f001 fd0b 	bl	8002e70 <HAL_ADC_ConfigChannel>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001460:	f000 fb42 	bl	8001ae8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001464:	2305      	movs	r3, #5
 8001466:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001468:	2303      	movs	r3, #3
 800146a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800146c:	463b      	mov	r3, r7
 800146e:	4619      	mov	r1, r3
 8001470:	480c      	ldr	r0, [pc, #48]	; (80014a4 <MX_ADC1_Init+0xec>)
 8001472:	f001 fcfd 	bl	8002e70 <HAL_ADC_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 800147c:	f000 fb34 	bl	8001ae8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001480:	2306      	movs	r3, #6
 8001482:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001484:	2304      	movs	r3, #4
 8001486:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001488:	463b      	mov	r3, r7
 800148a:	4619      	mov	r1, r3
 800148c:	4805      	ldr	r0, [pc, #20]	; (80014a4 <MX_ADC1_Init+0xec>)
 800148e:	f001 fcef 	bl	8002e70 <HAL_ADC_ConfigChannel>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 8001498:	f000 fb26 	bl	8001ae8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000a48 	.word	0x20000a48
 80014a8:	40012000 	.word	0x40012000
 80014ac:	0f000001 	.word	0x0f000001

080014b0 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08a      	sub	sp, #40	; 0x28
 80014b4:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 80014b6:	4b30      	ldr	r3, [pc, #192]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014b8:	4a30      	ldr	r2, [pc, #192]	; (800157c <MX_CAN1_Init+0xcc>)
 80014ba:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 3;
 80014bc:	4b2e      	ldr	r3, [pc, #184]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014be:	2203      	movs	r2, #3
 80014c0:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014c2:	4b2d      	ldr	r3, [pc, #180]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014c8:	4b2b      	ldr	r3, [pc, #172]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80014ce:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014d0:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80014d4:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80014d6:	4b28      	ldr	r3, [pc, #160]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014d8:	2200      	movs	r2, #0
 80014da:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80014dc:	4b26      	ldr	r3, [pc, #152]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014de:	2200      	movs	r2, #0
 80014e0:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80014e2:	4b25      	ldr	r3, [pc, #148]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80014e8:	4b23      	ldr	r3, [pc, #140]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80014ee:	4b22      	ldr	r3, [pc, #136]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80014f4:	4b20      	ldr	r3, [pc, #128]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80014fa:	4b1f      	ldr	r3, [pc, #124]	; (8001578 <MX_CAN1_Init+0xc8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001500:	481d      	ldr	r0, [pc, #116]	; (8001578 <MX_CAN1_Init+0xc8>)
 8001502:	f001 ff66 	bl	80033d2 <HAL_CAN_Init>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_CAN1_Init+0x60>
	{
		Error_Handler();
 800150c:	f000 faec 	bl	8001ae8 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001514:	2300      	movs	r3, #0
 8001516:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001518:	2301      	movs	r3, #1
 800151a:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 800151c:	2300      	movs	r3, #0
 800151e:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001520:	2300      	movs	r3, #0
 8001522:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 8001524:	2300      	movs	r3, #0
 8001526:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001530:	2301      	movs	r3, #1
 8001532:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001538:	463b      	mov	r3, r7
 800153a:	4619      	mov	r1, r3
 800153c:	480e      	ldr	r0, [pc, #56]	; (8001578 <MX_CAN1_Init+0xc8>)
 800153e:	f002 f843 	bl	80035c8 <HAL_CAN_ConfigFilter>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_CAN1_Init+0x9c>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001548:	f000 face 	bl	8001ae8 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	can_tx_header.StdId = 0x01;
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <MX_CAN1_Init+0xd0>)
 800154e:	2201      	movs	r2, #1
 8001550:	601a      	str	r2, [r3, #0]
	can_tx_header.ExtId = 0x01;
 8001552:	4b0b      	ldr	r3, [pc, #44]	; (8001580 <MX_CAN1_Init+0xd0>)
 8001554:	2201      	movs	r2, #1
 8001556:	605a      	str	r2, [r3, #4]
	can_tx_header.RTR = CAN_RTR_DATA;
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <MX_CAN1_Init+0xd0>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
	can_tx_header.IDE = CAN_ID_STD;
 800155e:	4b08      	ldr	r3, [pc, #32]	; (8001580 <MX_CAN1_Init+0xd0>)
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
	can_tx_header.DLC = 8;
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <MX_CAN1_Init+0xd0>)
 8001566:	2208      	movs	r2, #8
 8001568:	611a      	str	r2, [r3, #16]
	can_tx_header.TransmitGlobalTime = DISABLE;
 800156a:	4b05      	ldr	r3, [pc, #20]	; (8001580 <MX_CAN1_Init+0xd0>)
 800156c:	2200      	movs	r2, #0
 800156e:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	3728      	adds	r7, #40	; 0x28
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000ec8 	.word	0x20000ec8
 800157c:	40006400 	.word	0x40006400
 8001580:	20000de8 	.word	0x20000de8

08001584 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <MX_SDIO_SD_Init+0x38>)
 800158a:	4a0d      	ldr	r2, [pc, #52]	; (80015c0 <MX_SDIO_SD_Init+0x3c>)
 800158c:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800158e:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <MX_SDIO_SD_Init+0x38>)
 8001590:	2200      	movs	r2, #0
 8001592:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <MX_SDIO_SD_Init+0x38>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800159a:	4b08      	ldr	r3, [pc, #32]	; (80015bc <MX_SDIO_SD_Init+0x38>)
 800159c:	2200      	movs	r2, #0
 800159e:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <MX_SDIO_SD_Init+0x38>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80015a6:	4b05      	ldr	r3, [pc, #20]	; (80015bc <MX_SDIO_SD_Init+0x38>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 80015ac:	4b03      	ldr	r3, [pc, #12]	; (80015bc <MX_SDIO_SD_Init+0x38>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc80      	pop	{r7}
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	20000e00 	.word	0x20000e00
 80015c0:	40012c00 	.word	0x40012c00

080015c4 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80015c8:	4b17      	ldr	r3, [pc, #92]	; (8001628 <MX_SPI2_Init+0x64>)
 80015ca:	4a18      	ldr	r2, [pc, #96]	; (800162c <MX_SPI2_Init+0x68>)
 80015cc:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80015ce:	4b16      	ldr	r3, [pc, #88]	; (8001628 <MX_SPI2_Init+0x64>)
 80015d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015d4:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015d6:	4b14      	ldr	r3, [pc, #80]	; (8001628 <MX_SPI2_Init+0x64>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015dc:	4b12      	ldr	r3, [pc, #72]	; (8001628 <MX_SPI2_Init+0x64>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015e2:	4b11      	ldr	r3, [pc, #68]	; (8001628 <MX_SPI2_Init+0x64>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015e8:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <MX_SPI2_Init+0x64>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <MX_SPI2_Init+0x64>)
 80015f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015f4:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015f6:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <MX_SPI2_Init+0x64>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015fc:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <MX_SPI2_Init+0x64>)
 80015fe:	2200      	movs	r2, #0
 8001600:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <MX_SPI2_Init+0x64>)
 8001604:	2200      	movs	r2, #0
 8001606:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <MX_SPI2_Init+0x64>)
 800160a:	2200      	movs	r2, #0
 800160c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 800160e:	4b06      	ldr	r3, [pc, #24]	; (8001628 <MX_SPI2_Init+0x64>)
 8001610:	220a      	movs	r2, #10
 8001612:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001614:	4804      	ldr	r0, [pc, #16]	; (8001628 <MX_SPI2_Init+0x64>)
 8001616:	f007 f8f9 	bl	800880c <HAL_SPI_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8001620:	f000 fa62 	bl	8001ae8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000794 	.word	0x20000794
 800162c:	40003800 	.word	0x40003800

08001630 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001644:	2002      	movs	r0, #2
 8001646:	f7ff fcb1 	bl	8000fac <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 800164a:	f7ff fbd5 	bl	8000df8 <__NVIC_GetPriorityGrouping>
 800164e:	4603      	mov	r3, r0
 8001650:	2200      	movs	r2, #0
 8001652:	2101      	movs	r1, #1
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fc23 	bl	8000ea0 <NVIC_EncodePriority>
 800165a:	4603      	mov	r3, r0
 800165c:	4619      	mov	r1, r3
 800165e:	201d      	movs	r0, #29
 8001660:	f7ff fbf4 	bl	8000e4c <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8001664:	201d      	movs	r0, #29
 8001666:	f7ff fbd5 	bl	8000e14 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 800166a:	f241 736f 	movw	r3, #5999	; 0x176f
 800166e:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001670:	2300      	movs	r3, #0
 8001672:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 99;
 8001674:	2363      	movs	r3, #99	; 0x63
 8001676:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001678:	2300      	movs	r3, #0
 800167a:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	4619      	mov	r1, r3
 8001680:	480a      	ldr	r0, [pc, #40]	; (80016ac <MX_TIM3_Init+0x7c>)
 8001682:	f008 fdd9 	bl	800a238 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8001686:	4809      	ldr	r0, [pc, #36]	; (80016ac <MX_TIM3_Init+0x7c>)
 8001688:	f7ff fc3c 	bl	8000f04 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800168c:	2100      	movs	r1, #0
 800168e:	4807      	ldr	r0, [pc, #28]	; (80016ac <MX_TIM3_Init+0x7c>)
 8001690:	f7ff fc47 	bl	8000f22 <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001694:	2100      	movs	r1, #0
 8001696:	4805      	ldr	r0, [pc, #20]	; (80016ac <MX_TIM3_Init+0x7c>)
 8001698:	f7ff fc57 	bl	8000f4a <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 800169c:	4803      	ldr	r0, [pc, #12]	; (80016ac <MX_TIM3_Init+0x7c>)
 800169e:	f7ff fc66 	bl	8000f6e <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40000400 	.word	0x40000400

080016b0 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08c      	sub	sp, #48	; 0x30
 80016b4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 80016b6:	f107 030c 	add.w	r3, r7, #12
 80016ba:	2224      	movs	r2, #36	; 0x24
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f00c fec2 	bl	800e448 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 80016cc:	4b22      	ldr	r3, [pc, #136]	; (8001758 <MX_TIM8_Init+0xa8>)
 80016ce:	4a23      	ldr	r2, [pc, #140]	; (800175c <MX_TIM8_Init+0xac>)
 80016d0:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80016d2:	4b21      	ldr	r3, [pc, #132]	; (8001758 <MX_TIM8_Init+0xa8>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d8:	4b1f      	ldr	r3, [pc, #124]	; (8001758 <MX_TIM8_Init+0xa8>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 80016de:	4b1e      	ldr	r3, [pc, #120]	; (8001758 <MX_TIM8_Init+0xa8>)
 80016e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016e4:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e6:	4b1c      	ldr	r3, [pc, #112]	; (8001758 <MX_TIM8_Init+0xa8>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80016ec:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <MX_TIM8_Init+0xa8>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016f2:	4b19      	ldr	r3, [pc, #100]	; (8001758 <MX_TIM8_Init+0xa8>)
 80016f4:	2280      	movs	r2, #128	; 0x80
 80016f6:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016f8:	2301      	movs	r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001700:	2301      	movs	r3, #1
 8001702:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800170c:	2300      	movs	r3, #0
 800170e:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001710:	2301      	movs	r3, #1
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001714:	2300      	movs	r3, #0
 8001716:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800171c:	f107 030c 	add.w	r3, r7, #12
 8001720:	4619      	mov	r1, r3
 8001722:	480d      	ldr	r0, [pc, #52]	; (8001758 <MX_TIM8_Init+0xa8>)
 8001724:	f007 fa19 	bl	8008b5a <HAL_TIM_Encoder_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 800172e:	f000 f9db 	bl	8001ae8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800173a:	1d3b      	adds	r3, r7, #4
 800173c:	4619      	mov	r1, r3
 800173e:	4806      	ldr	r0, [pc, #24]	; (8001758 <MX_TIM8_Init+0xa8>)
 8001740:	f007 fc02 	bl	8008f48 <HAL_TIMEx_MasterConfigSynchronization>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 800174a:	f000 f9cd 	bl	8001ae8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 800174e:	bf00      	nop
 8001750:	3730      	adds	r7, #48	; 0x30
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000918 	.word	0x20000918
 800175c:	40010400 	.word	0x40010400

08001760 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 8001766:	4a12      	ldr	r2, [pc, #72]	; (80017b0 <MX_USART2_UART_Init+0x50>)
 8001768:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800176a:	4b10      	ldr	r3, [pc, #64]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 800176c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001770:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001784:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 8001786:	220c      	movs	r2, #12
 8001788:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 800178c:	2200      	movs	r2, #0
 800178e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 8001792:	2200      	movs	r2, #0
 8001794:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_USART2_UART_Init+0x4c>)
 8001798:	f007 fc50 	bl	800903c <HAL_UART_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80017a2:	f000 f9a1 	bl	8001ae8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000e88 	.word	0x20000e88
 80017b0:	40004400 	.word	0x40004400

080017b4 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80017b8:	4b11      	ldr	r3, [pc, #68]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017ba:	4a12      	ldr	r2, [pc, #72]	; (8001804 <MX_USART3_UART_Init+0x50>)
 80017bc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80017be:	4b10      	ldr	r3, [pc, #64]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017c4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017c6:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017da:	220c      	movs	r2, #12
 80017dc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017de:	4b08      	ldr	r3, [pc, #32]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80017ea:	4805      	ldr	r0, [pc, #20]	; (8001800 <MX_USART3_UART_Init+0x4c>)
 80017ec:	f007 fc26 	bl	800903c <HAL_UART_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80017f6:	f000 f977 	bl	8001ae8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000964 	.word	0x20000964
 8001804:	40004800 	.word	0x40004800

08001808 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <MX_DMA_Init+0xb8>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a2a      	ldr	r2, [pc, #168]	; (80018c0 <MX_DMA_Init+0xb8>)
 8001818:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <MX_DMA_Init+0xb8>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	603b      	str	r3, [r7, #0]
 800182e:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <MX_DMA_Init+0xb8>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a23      	ldr	r2, [pc, #140]	; (80018c0 <MX_DMA_Init+0xb8>)
 8001834:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <MX_DMA_Init+0xb8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001842:	603b      	str	r3, [r7, #0]
 8001844:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2101      	movs	r1, #1
 800184a:	200e      	movs	r0, #14
 800184c:	f002 fc17 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001850:	200e      	movs	r0, #14
 8001852:	f002 fc30 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2101      	movs	r1, #1
 800185a:	200f      	movs	r0, #15
 800185c:	f002 fc0f 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001860:	200f      	movs	r0, #15
 8001862:	f002 fc28 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2101      	movs	r1, #1
 800186a:	2010      	movs	r0, #16
 800186c:	f002 fc07 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001870:	2010      	movs	r0, #16
 8001872:	f002 fc20 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2101      	movs	r1, #1
 800187a:	2011      	movs	r0, #17
 800187c:	f002 fbff 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001880:	2011      	movs	r0, #17
 8001882:	f002 fc18 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2101      	movs	r1, #1
 800188a:	2038      	movs	r0, #56	; 0x38
 800188c:	f002 fbf7 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001890:	2038      	movs	r0, #56	; 0x38
 8001892:	f002 fc10 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2101      	movs	r1, #1
 800189a:	203b      	movs	r0, #59	; 0x3b
 800189c:	f002 fbef 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018a0:	203b      	movs	r0, #59	; 0x3b
 80018a2:	f002 fc08 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2101      	movs	r1, #1
 80018aa:	2045      	movs	r0, #69	; 0x45
 80018ac:	f002 fbe7 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80018b0:	2045      	movs	r0, #69	; 0x45
 80018b2:	f002 fc00 	bl	80040b6 <HAL_NVIC_EnableIRQ>

}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800

080018c4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08e      	sub	sp, #56	; 0x38
 80018c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80018ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	609a      	str	r2, [r3, #8]
 80018d6:	60da      	str	r2, [r3, #12]
 80018d8:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	623b      	str	r3, [r7, #32]
 80018de:	4b7c      	ldr	r3, [pc, #496]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a7b      	ldr	r2, [pc, #492]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 80018e4:	f043 0304 	orr.w	r3, r3, #4
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b79      	ldr	r3, [pc, #484]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0304 	and.w	r3, r3, #4
 80018f2:	623b      	str	r3, [r7, #32]
 80018f4:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
 80018fa:	4b75      	ldr	r3, [pc, #468]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	4a74      	ldr	r2, [pc, #464]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001904:	6313      	str	r3, [r2, #48]	; 0x30
 8001906:	4b72      	ldr	r3, [pc, #456]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190e:	61fb      	str	r3, [r7, #28]
 8001910:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	61bb      	str	r3, [r7, #24]
 8001916:	4b6e      	ldr	r3, [pc, #440]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a6d      	ldr	r2, [pc, #436]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b6b      	ldr	r3, [pc, #428]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	61bb      	str	r3, [r7, #24]
 800192c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	4b67      	ldr	r3, [pc, #412]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4a66      	ldr	r2, [pc, #408]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001938:	f043 0302 	orr.w	r3, r3, #2
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4b64      	ldr	r3, [pc, #400]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	4b60      	ldr	r3, [pc, #384]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a5f      	ldr	r2, [pc, #380]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001954:	f043 0320 	orr.w	r3, r3, #32
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b5d      	ldr	r3, [pc, #372]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0320 	and.w	r3, r3, #32
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	4b59      	ldr	r3, [pc, #356]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a58      	ldr	r2, [pc, #352]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001970:	f043 0310 	orr.w	r3, r3, #16
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b56      	ldr	r3, [pc, #344]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0310 	and.w	r3, r3, #16
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	4b52      	ldr	r3, [pc, #328]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a51      	ldr	r2, [pc, #324]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 800198c:	f043 0308 	orr.w	r3, r3, #8
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b4f      	ldr	r3, [pc, #316]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0308 	and.w	r3, r3, #8
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	4b4b      	ldr	r3, [pc, #300]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a4a      	ldr	r2, [pc, #296]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 80019a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b48      	ldr	r3, [pc, #288]	; (8001ad0 <MX_GPIO_Init+0x20c>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 80019ba:	2200      	movs	r2, #0
 80019bc:	f244 0181 	movw	r1, #16513	; 0x4081
 80019c0:	4844      	ldr	r0, [pc, #272]	; (8001ad4 <MX_GPIO_Init+0x210>)
 80019c2:	f003 fd08 	bl	80053d6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019cc:	4842      	ldr	r0, [pc, #264]	; (8001ad8 <MX_GPIO_Init+0x214>)
 80019ce:	f003 fd02 	bl	80053d6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 80019d2:	2200      	movs	r2, #0
 80019d4:	f245 7170 	movw	r1, #22384	; 0x5770
 80019d8:	4840      	ldr	r0, [pc, #256]	; (8001adc <MX_GPIO_Init+0x218>)
 80019da:	f003 fcfc 	bl	80053d6 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 80019de:	f244 0381 	movw	r3, #16513	; 0x4081
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e4:	2301      	movs	r3, #1
 80019e6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ec:	2303      	movs	r3, #3
 80019ee:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f4:	4619      	mov	r1, r3
 80019f6:	4837      	ldr	r0, [pc, #220]	; (8001ad4 <MX_GPIO_Init+0x210>)
 80019f8:	f003 fb38 	bl	800506c <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 80019fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a02:	2300      	movs	r3, #0
 8001a04:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a06:	2302      	movs	r3, #2
 8001a08:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8001a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4833      	ldr	r0, [pc, #204]	; (8001ae0 <MX_GPIO_Init+0x21c>)
 8001a12:	f003 fb2b 	bl	800506c <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8001a16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a24:	2303      	movs	r3, #3
 8001a26:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8001a28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	482a      	ldr	r0, [pc, #168]	; (8001ad8 <MX_GPIO_Init+0x214>)
 8001a30:	f003 fb1c 	bl	800506c <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8001a34:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a3a:	4b2a      	ldr	r3, [pc, #168]	; (8001ae4 <MX_GPIO_Init+0x220>)
 8001a3c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a46:	4619      	mov	r1, r3
 8001a48:	4823      	ldr	r0, [pc, #140]	; (8001ad8 <MX_GPIO_Init+0x214>)
 8001a4a:	f003 fb0f 	bl	800506c <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8001a4e:	2304      	movs	r3, #4
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a56:	2301      	movs	r3, #1
 8001a58:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001a5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a5e:	4619      	mov	r1, r3
 8001a60:	481e      	ldr	r0, [pc, #120]	; (8001adc <MX_GPIO_Init+0x218>)
 8001a62:	f003 fb03 	bl	800506c <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001a66:	2310      	movs	r3, #16
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a72:	2303      	movs	r3, #3
 8001a74:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001a76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4817      	ldr	r0, [pc, #92]	; (8001adc <MX_GPIO_Init+0x218>)
 8001a7e:	f003 faf5 	bl	800506c <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8001a82:	f245 7360 	movw	r3, #22368	; 0x5760
 8001a86:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4810      	ldr	r0, [pc, #64]	; (8001adc <MX_GPIO_Init+0x218>)
 8001a9c:	f003 fae6 	bl	800506c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001aa0:	2380      	movs	r3, #128	; 0x80
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001aac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480a      	ldr	r0, [pc, #40]	; (8001adc <MX_GPIO_Init+0x218>)
 8001ab4:	f003 fada 	bl	800506c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2100      	movs	r1, #0
 8001abc:	2028      	movs	r0, #40	; 0x28
 8001abe:	f002 fade 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ac2:	2028      	movs	r0, #40	; 0x28
 8001ac4:	f002 faf7 	bl	80040b6 <HAL_NVIC_EnableIRQ>

}
 8001ac8:	bf00      	nop
 8001aca:	3738      	adds	r7, #56	; 0x38
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40020400 	.word	0x40020400
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40021800 	.word	0x40021800
 8001ae0:	40021400 	.word	0x40021400
 8001ae4:	10110000 	.word	0x10110000

08001ae8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001aec:	bf00      	nop
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr

08001af4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <HAL_MspInit+0x84>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	4a1d      	ldr	r2, [pc, #116]	; (8001b78 <HAL_MspInit+0x84>)
 8001b04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b08:	6453      	str	r3, [r2, #68]	; 0x44
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <HAL_MspInit+0x84>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	603b      	str	r3, [r7, #0]
 8001b1a:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <HAL_MspInit+0x84>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	4a16      	ldr	r2, [pc, #88]	; (8001b78 <HAL_MspInit+0x84>)
 8001b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b24:	6413      	str	r3, [r2, #64]	; 0x40
 8001b26:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <HAL_MspInit+0x84>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2101      	movs	r1, #1
 8001b36:	f06f 000b 	mvn.w	r0, #11
 8001b3a:	f002 faa0 	bl	800407e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2101      	movs	r1, #1
 8001b42:	f06f 000a 	mvn.w	r0, #10
 8001b46:	f002 fa9a 	bl	800407e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	f06f 0009 	mvn.w	r0, #9
 8001b52:	f002 fa94 	bl	800407e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2101      	movs	r1, #1
 8001b5a:	f06f 0004 	mvn.w	r0, #4
 8001b5e:	f002 fa8e 	bl	800407e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2101      	movs	r1, #1
 8001b66:	f06f 0001 	mvn.w	r0, #1
 8001b6a:	f002 fa88 	bl	800407e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800

08001b7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08a      	sub	sp, #40	; 0x28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a33      	ldr	r2, [pc, #204]	; (8001c68 <HAL_ADC_MspInit+0xec>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d15f      	bne.n	8001c5e <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	4b32      	ldr	r3, [pc, #200]	; (8001c6c <HAL_ADC_MspInit+0xf0>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba6:	4a31      	ldr	r2, [pc, #196]	; (8001c6c <HAL_ADC_MspInit+0xf0>)
 8001ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bac:	6453      	str	r3, [r2, #68]	; 0x44
 8001bae:	4b2f      	ldr	r3, [pc, #188]	; (8001c6c <HAL_ADC_MspInit+0xf0>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	4b2b      	ldr	r3, [pc, #172]	; (8001c6c <HAL_ADC_MspInit+0xf0>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	4a2a      	ldr	r2, [pc, #168]	; (8001c6c <HAL_ADC_MspInit+0xf0>)
 8001bc4:	f043 0301 	orr.w	r3, r3, #1
 8001bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bca:	4b28      	ldr	r3, [pc, #160]	; (8001c6c <HAL_ADC_MspInit+0xf0>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001bd6:	2378      	movs	r3, #120	; 0x78
 8001bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	4821      	ldr	r0, [pc, #132]	; (8001c70 <HAL_ADC_MspInit+0xf4>)
 8001bea:	f003 fa3f 	bl	800506c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001bee:	4b21      	ldr	r3, [pc, #132]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001bf0:	4a21      	ldr	r2, [pc, #132]	; (8001c78 <HAL_ADC_MspInit+0xfc>)
 8001bf2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bfa:	4b1e      	ldr	r3, [pc, #120]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c00:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c06:	4b1b      	ldr	r3, [pc, #108]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c0c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c0e:	4b19      	ldr	r3, [pc, #100]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c14:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c16:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c18:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c1c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c1e:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c20:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c24:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c26:	4b13      	ldr	r3, [pc, #76]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c2c:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c32:	4810      	ldr	r0, [pc, #64]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c34:	f002 fa5a 	bl	80040ec <HAL_DMA_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c3e:	f7ff ff53 	bl	8001ae8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a0b      	ldr	r2, [pc, #44]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c46:	639a      	str	r2, [r3, #56]	; 0x38
 8001c48:	4a0a      	ldr	r2, [pc, #40]	; (8001c74 <HAL_ADC_MspInit+0xf8>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2101      	movs	r1, #1
 8001c52:	2012      	movs	r0, #18
 8001c54:	f002 fa13 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c58:	2012      	movs	r0, #18
 8001c5a:	f002 fa2c 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c5e:	bf00      	nop
 8001c60:	3728      	adds	r7, #40	; 0x28
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40012000 	.word	0x40012000
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020000 	.word	0x40020000
 8001c74:	20000d24 	.word	0x20000d24
 8001c78:	40026410 	.word	0x40026410

08001c7c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b08a      	sub	sp, #40	; 0x28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a29      	ldr	r2, [pc, #164]	; (8001d40 <HAL_CAN_MspInit+0xc4>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d14c      	bne.n	8001d38 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	4b28      	ldr	r3, [pc, #160]	; (8001d44 <HAL_CAN_MspInit+0xc8>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca6:	4a27      	ldr	r2, [pc, #156]	; (8001d44 <HAL_CAN_MspInit+0xc8>)
 8001ca8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cac:	6413      	str	r3, [r2, #64]	; 0x40
 8001cae:	4b25      	ldr	r3, [pc, #148]	; (8001d44 <HAL_CAN_MspInit+0xc8>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <HAL_CAN_MspInit+0xc8>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	4a20      	ldr	r2, [pc, #128]	; (8001d44 <HAL_CAN_MspInit+0xc8>)
 8001cc4:	f043 0302 	orr.w	r3, r3, #2
 8001cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cca:	4b1e      	ldr	r3, [pc, #120]	; (8001d44 <HAL_CAN_MspInit+0xc8>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cd6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ce8:	2309      	movs	r3, #9
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4815      	ldr	r0, [pc, #84]	; (8001d48 <HAL_CAN_MspInit+0xcc>)
 8001cf4:	f003 f9ba 	bl	800506c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	2013      	movs	r0, #19
 8001cfe:	f002 f9be 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d02:	2013      	movs	r0, #19
 8001d04:	f002 f9d7 	bl	80040b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	2014      	movs	r0, #20
 8001d0e:	f002 f9b6 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d12:	2014      	movs	r0, #20
 8001d14:	f002 f9cf 	bl	80040b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	2015      	movs	r0, #21
 8001d1e:	f002 f9ae 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001d22:	2015      	movs	r0, #21
 8001d24:	f002 f9c7 	bl	80040b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	2016      	movs	r0, #22
 8001d2e:	f002 f9a6 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001d32:	2016      	movs	r0, #22
 8001d34:	f002 f9bf 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001d38:	bf00      	nop
 8001d3a:	3728      	adds	r7, #40	; 0x28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40006400 	.word	0x40006400
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020400 	.word	0x40020400

08001d4c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	; 0x28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a70      	ldr	r2, [pc, #448]	; (8001f2c <HAL_SD_MspInit+0x1e0>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	f040 80da 	bne.w	8001f24 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	4b6e      	ldr	r3, [pc, #440]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d78:	4a6d      	ldr	r2, [pc, #436]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001d7a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d7e:	6453      	str	r3, [r2, #68]	; 0x44
 8001d80:	4b6b      	ldr	r3, [pc, #428]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	4b67      	ldr	r3, [pc, #412]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d94:	4a66      	ldr	r2, [pc, #408]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001d96:	f043 0304 	orr.w	r3, r3, #4
 8001d9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9c:	4b64      	ldr	r3, [pc, #400]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	f003 0304 	and.w	r3, r3, #4
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da8:	2300      	movs	r3, #0
 8001daa:	60bb      	str	r3, [r7, #8]
 8001dac:	4b60      	ldr	r3, [pc, #384]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db0:	4a5f      	ldr	r2, [pc, #380]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001db2:	f043 0308 	orr.w	r3, r3, #8
 8001db6:	6313      	str	r3, [r2, #48]	; 0x30
 8001db8:	4b5d      	ldr	r3, [pc, #372]	; (8001f30 <HAL_SD_MspInit+0x1e4>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbc:	f003 0308 	and.w	r3, r3, #8
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001dc4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001dc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001dd6:	230c      	movs	r3, #12
 8001dd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dda:	f107 0314 	add.w	r3, r7, #20
 8001dde:	4619      	mov	r1, r3
 8001de0:	4854      	ldr	r0, [pc, #336]	; (8001f34 <HAL_SD_MspInit+0x1e8>)
 8001de2:	f003 f943 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001de6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dec:	2302      	movs	r3, #2
 8001dee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df4:	2303      	movs	r3, #3
 8001df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001df8:	230c      	movs	r3, #12
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	4619      	mov	r1, r3
 8001e02:	484c      	ldr	r0, [pc, #304]	; (8001f34 <HAL_SD_MspInit+0x1e8>)
 8001e04:	f003 f932 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e08:	2304      	movs	r3, #4
 8001e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e10:	2301      	movs	r3, #1
 8001e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e14:	2303      	movs	r3, #3
 8001e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e18:	230c      	movs	r3, #12
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4619      	mov	r1, r3
 8001e22:	4845      	ldr	r0, [pc, #276]	; (8001f38 <HAL_SD_MspInit+0x1ec>)
 8001e24:	f003 f922 	bl	800506c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001e28:	4b44      	ldr	r3, [pc, #272]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e2a:	4a45      	ldr	r2, [pc, #276]	; (8001f40 <HAL_SD_MspInit+0x1f4>)
 8001e2c:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001e2e:	4b43      	ldr	r3, [pc, #268]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e30:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e34:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e36:	4b41      	ldr	r3, [pc, #260]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e3c:	4b3f      	ldr	r3, [pc, #252]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e42:	4b3e      	ldr	r3, [pc, #248]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e48:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e4a:	4b3c      	ldr	r3, [pc, #240]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e50:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e52:	4b3a      	ldr	r3, [pc, #232]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e58:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001e5a:	4b38      	ldr	r3, [pc, #224]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e5c:	2220      	movs	r2, #32
 8001e5e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e60:	4b36      	ldr	r3, [pc, #216]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e66:	4b35      	ldr	r3, [pc, #212]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e68:	2204      	movs	r2, #4
 8001e6a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e6c:	4b33      	ldr	r3, [pc, #204]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e6e:	2203      	movs	r2, #3
 8001e70:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001e72:	4b32      	ldr	r3, [pc, #200]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e74:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e78:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001e7a:	4b30      	ldr	r3, [pc, #192]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e7c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001e80:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001e82:	482e      	ldr	r0, [pc, #184]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e84:	f002 f932 	bl	80040ec <HAL_DMA_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001e8e:	f7ff fe2b 	bl	8001ae8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a29      	ldr	r2, [pc, #164]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e96:	641a      	str	r2, [r3, #64]	; 0x40
 8001e98:	4a28      	ldr	r2, [pc, #160]	; (8001f3c <HAL_SD_MspInit+0x1f0>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001e9e:	4b29      	ldr	r3, [pc, #164]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ea0:	4a29      	ldr	r2, [pc, #164]	; (8001f48 <HAL_SD_MspInit+0x1fc>)
 8001ea2:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001ea4:	4b27      	ldr	r3, [pc, #156]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ea6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001eaa:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eac:	4b25      	ldr	r3, [pc, #148]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001eae:	2240      	movs	r2, #64	; 0x40
 8001eb0:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eb2:	4b24      	ldr	r3, [pc, #144]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001eb8:	4b22      	ldr	r3, [pc, #136]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001eba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ebe:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ec0:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ec2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ec6:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ec8:	4b1e      	ldr	r3, [pc, #120]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001eca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ece:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001ed0:	4b1c      	ldr	r3, [pc, #112]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ed2:	2220      	movs	r2, #32
 8001ed4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ed6:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001edc:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ede:	2204      	movs	r2, #4
 8001ee0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ee2:	4b18      	ldr	r3, [pc, #96]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001ee8:	4b16      	ldr	r3, [pc, #88]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001eea:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001eee:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ef0:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001ef2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001ef8:	4812      	ldr	r0, [pc, #72]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001efa:	f002 f8f7 	bl	80040ec <HAL_DMA_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001f04:	f7ff fdf0 	bl	8001ae8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a0e      	ldr	r2, [pc, #56]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001f0c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f0e:	4a0d      	ldr	r2, [pc, #52]	; (8001f44 <HAL_SD_MspInit+0x1f8>)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8001f14:	2200      	movs	r2, #0
 8001f16:	2101      	movs	r1, #1
 8001f18:	2031      	movs	r0, #49	; 0x31
 8001f1a:	f002 f8b0 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001f1e:	2031      	movs	r0, #49	; 0x31
 8001f20:	f002 f8c9 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001f24:	bf00      	nop
 8001f26:	3728      	adds	r7, #40	; 0x28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40012c00 	.word	0x40012c00
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020800 	.word	0x40020800
 8001f38:	40020c00 	.word	0x40020c00
 8001f3c:	200006b4 	.word	0x200006b4
 8001f40:	40026458 	.word	0x40026458
 8001f44:	20000d84 	.word	0x20000d84
 8001f48:	400264a0 	.word	0x400264a0

08001f4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	; 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a5a      	ldr	r2, [pc, #360]	; (80020d4 <HAL_SPI_MspInit+0x188>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	f040 80ad 	bne.w	80020ca <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	4b58      	ldr	r3, [pc, #352]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f78:	4a57      	ldr	r2, [pc, #348]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001f7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f80:	4b55      	ldr	r3, [pc, #340]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f88:	613b      	str	r3, [r7, #16]
 8001f8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	4b51      	ldr	r3, [pc, #324]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f94:	4a50      	ldr	r2, [pc, #320]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001f96:	f043 0304 	orr.w	r3, r3, #4
 8001f9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9c:	4b4e      	ldr	r3, [pc, #312]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa8:	2300      	movs	r3, #0
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	4b4a      	ldr	r3, [pc, #296]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb0:	4a49      	ldr	r2, [pc, #292]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001fb2:	f043 0302 	orr.w	r3, r3, #2
 8001fb6:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb8:	4b47      	ldr	r3, [pc, #284]	; (80020d8 <HAL_SPI_MspInit+0x18c>)
 8001fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	60bb      	str	r3, [r7, #8]
 8001fc2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fc4:	230c      	movs	r3, #12
 8001fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fd4:	2305      	movs	r3, #5
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	4619      	mov	r1, r3
 8001fde:	483f      	ldr	r0, [pc, #252]	; (80020dc <HAL_SPI_MspInit+0x190>)
 8001fe0:	f003 f844 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ff6:	2305      	movs	r3, #5
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffa:	f107 0314 	add.w	r3, r7, #20
 8001ffe:	4619      	mov	r1, r3
 8002000:	4837      	ldr	r0, [pc, #220]	; (80020e0 <HAL_SPI_MspInit+0x194>)
 8002002:	f003 f833 	bl	800506c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002006:	4b37      	ldr	r3, [pc, #220]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002008:	4a37      	ldr	r2, [pc, #220]	; (80020e8 <HAL_SPI_MspInit+0x19c>)
 800200a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800200c:	4b35      	ldr	r3, [pc, #212]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 800200e:	2200      	movs	r2, #0
 8002010:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002012:	4b34      	ldr	r3, [pc, #208]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002018:	4b32      	ldr	r3, [pc, #200]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800201e:	4b31      	ldr	r3, [pc, #196]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002020:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002024:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002026:	4b2f      	ldr	r3, [pc, #188]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002028:	2200      	movs	r2, #0
 800202a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800202c:	4b2d      	ldr	r3, [pc, #180]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 800202e:	2200      	movs	r2, #0
 8002030:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002032:	4b2c      	ldr	r3, [pc, #176]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002034:	2200      	movs	r2, #0
 8002036:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002038:	4b2a      	ldr	r3, [pc, #168]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 800203a:	2200      	movs	r2, #0
 800203c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800203e:	4b29      	ldr	r3, [pc, #164]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002040:	2200      	movs	r2, #0
 8002042:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002044:	4827      	ldr	r0, [pc, #156]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002046:	f002 f851 	bl	80040ec <HAL_DMA_Init>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8002050:	f7ff fd4a 	bl	8001ae8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a23      	ldr	r2, [pc, #140]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 8002058:	64da      	str	r2, [r3, #76]	; 0x4c
 800205a:	4a22      	ldr	r2, [pc, #136]	; (80020e4 <HAL_SPI_MspInit+0x198>)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002060:	4b22      	ldr	r3, [pc, #136]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 8002062:	4a23      	ldr	r2, [pc, #140]	; (80020f0 <HAL_SPI_MspInit+0x1a4>)
 8002064:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002066:	4b21      	ldr	r3, [pc, #132]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 8002068:	2200      	movs	r2, #0
 800206a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800206c:	4b1f      	ldr	r3, [pc, #124]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 800206e:	2240      	movs	r2, #64	; 0x40
 8002070:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002072:	4b1e      	ldr	r3, [pc, #120]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 8002074:	2200      	movs	r2, #0
 8002076:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002078:	4b1c      	ldr	r3, [pc, #112]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 800207a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800207e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002080:	4b1a      	ldr	r3, [pc, #104]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 8002082:	2200      	movs	r2, #0
 8002084:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002086:	4b19      	ldr	r3, [pc, #100]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 8002088:	2200      	movs	r2, #0
 800208a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800208c:	4b17      	ldr	r3, [pc, #92]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 800208e:	2200      	movs	r2, #0
 8002090:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002092:	4b16      	ldr	r3, [pc, #88]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 8002094:	2200      	movs	r2, #0
 8002096:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002098:	4b14      	ldr	r3, [pc, #80]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 800209a:	2200      	movs	r2, #0
 800209c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800209e:	4813      	ldr	r0, [pc, #76]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 80020a0:	f002 f824 	bl	80040ec <HAL_DMA_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 80020aa:	f7ff fd1d 	bl	8001ae8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a0e      	ldr	r2, [pc, #56]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 80020b2:	649a      	str	r2, [r3, #72]	; 0x48
 80020b4:	4a0d      	ldr	r2, [pc, #52]	; (80020ec <HAL_SPI_MspInit+0x1a0>)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2101      	movs	r1, #1
 80020be:	2024      	movs	r0, #36	; 0x24
 80020c0:	f001 ffdd 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80020c4:	2024      	movs	r0, #36	; 0x24
 80020c6:	f001 fff6 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80020ca:	bf00      	nop
 80020cc:	3728      	adds	r7, #40	; 0x28
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40003800 	.word	0x40003800
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020800 	.word	0x40020800
 80020e0:	40020400 	.word	0x40020400
 80020e4:	200009cc 	.word	0x200009cc
 80020e8:	40026058 	.word	0x40026058
 80020ec:	20000ef4 	.word	0x20000ef4
 80020f0:	40026070 	.word	0x40026070

080020f4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08a      	sub	sp, #40	; 0x28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a19      	ldr	r2, [pc, #100]	; (8002178 <HAL_TIM_Encoder_MspInit+0x84>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d12b      	bne.n	800216e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	613b      	str	r3, [r7, #16]
 800211a:	4b18      	ldr	r3, [pc, #96]	; (800217c <HAL_TIM_Encoder_MspInit+0x88>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211e:	4a17      	ldr	r2, [pc, #92]	; (800217c <HAL_TIM_Encoder_MspInit+0x88>)
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	6453      	str	r3, [r2, #68]	; 0x44
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <HAL_TIM_Encoder_MspInit+0x88>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	4b11      	ldr	r3, [pc, #68]	; (800217c <HAL_TIM_Encoder_MspInit+0x88>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a10      	ldr	r2, [pc, #64]	; (800217c <HAL_TIM_Encoder_MspInit+0x88>)
 800213c:	f043 0304 	orr.w	r3, r3, #4
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b0e      	ldr	r3, [pc, #56]	; (800217c <HAL_TIM_Encoder_MspInit+0x88>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0304 	and.w	r3, r3, #4
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 800214e:	23c0      	movs	r3, #192	; 0xc0
 8002150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800215e:	2303      	movs	r3, #3
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	4619      	mov	r1, r3
 8002168:	4805      	ldr	r0, [pc, #20]	; (8002180 <HAL_TIM_Encoder_MspInit+0x8c>)
 800216a:	f002 ff7f 	bl	800506c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800216e:	bf00      	nop
 8002170:	3728      	adds	r7, #40	; 0x28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40010400 	.word	0x40010400
 800217c:	40023800 	.word	0x40023800
 8002180:	40020800 	.word	0x40020800

08002184 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08c      	sub	sp, #48	; 0x30
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218c:	f107 031c 	add.w	r3, r7, #28
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]
 800219a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a65      	ldr	r2, [pc, #404]	; (8002338 <HAL_UART_MspInit+0x1b4>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	f040 8091 	bne.w	80022ca <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021a8:	2300      	movs	r3, #0
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	4b63      	ldr	r3, [pc, #396]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80021ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b0:	4a62      	ldr	r2, [pc, #392]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80021b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021b6:	6413      	str	r3, [r2, #64]	; 0x40
 80021b8:	4b60      	ldr	r3, [pc, #384]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80021ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c0:	61bb      	str	r3, [r7, #24]
 80021c2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
 80021c8:	4b5c      	ldr	r3, [pc, #368]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	4a5b      	ldr	r2, [pc, #364]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80021ce:	f043 0308 	orr.w	r3, r3, #8
 80021d2:	6313      	str	r3, [r2, #48]	; 0x30
 80021d4:	4b59      	ldr	r3, [pc, #356]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	f003 0308 	and.w	r3, r3, #8
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021e0:	2360      	movs	r3, #96	; 0x60
 80021e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e4:	2302      	movs	r3, #2
 80021e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e8:	2300      	movs	r3, #0
 80021ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ec:	2303      	movs	r3, #3
 80021ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021f0:	2307      	movs	r3, #7
 80021f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021f4:	f107 031c 	add.w	r3, r7, #28
 80021f8:	4619      	mov	r1, r3
 80021fa:	4851      	ldr	r0, [pc, #324]	; (8002340 <HAL_UART_MspInit+0x1bc>)
 80021fc:	f002 ff36 	bl	800506c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002200:	4b50      	ldr	r3, [pc, #320]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002202:	4a51      	ldr	r2, [pc, #324]	; (8002348 <HAL_UART_MspInit+0x1c4>)
 8002204:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002206:	4b4f      	ldr	r3, [pc, #316]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002208:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800220c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800220e:	4b4d      	ldr	r3, [pc, #308]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002214:	4b4b      	ldr	r3, [pc, #300]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800221a:	4b4a      	ldr	r3, [pc, #296]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 800221c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002220:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002222:	4b48      	ldr	r3, [pc, #288]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002228:	4b46      	ldr	r3, [pc, #280]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 800222a:	2200      	movs	r2, #0
 800222c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800222e:	4b45      	ldr	r3, [pc, #276]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002230:	2200      	movs	r2, #0
 8002232:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002234:	4b43      	ldr	r3, [pc, #268]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002236:	2200      	movs	r2, #0
 8002238:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800223a:	4b42      	ldr	r3, [pc, #264]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 800223c:	2200      	movs	r2, #0
 800223e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002240:	4840      	ldr	r0, [pc, #256]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002242:	f001 ff53 	bl	80040ec <HAL_DMA_Init>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800224c:	f7ff fc4c 	bl	8001ae8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4a3c      	ldr	r2, [pc, #240]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002254:	635a      	str	r2, [r3, #52]	; 0x34
 8002256:	4a3b      	ldr	r2, [pc, #236]	; (8002344 <HAL_UART_MspInit+0x1c0>)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800225c:	4b3b      	ldr	r3, [pc, #236]	; (800234c <HAL_UART_MspInit+0x1c8>)
 800225e:	4a3c      	ldr	r2, [pc, #240]	; (8002350 <HAL_UART_MspInit+0x1cc>)
 8002260:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002262:	4b3a      	ldr	r3, [pc, #232]	; (800234c <HAL_UART_MspInit+0x1c8>)
 8002264:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002268:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800226a:	4b38      	ldr	r3, [pc, #224]	; (800234c <HAL_UART_MspInit+0x1c8>)
 800226c:	2240      	movs	r2, #64	; 0x40
 800226e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002270:	4b36      	ldr	r3, [pc, #216]	; (800234c <HAL_UART_MspInit+0x1c8>)
 8002272:	2200      	movs	r2, #0
 8002274:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002276:	4b35      	ldr	r3, [pc, #212]	; (800234c <HAL_UART_MspInit+0x1c8>)
 8002278:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800227c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800227e:	4b33      	ldr	r3, [pc, #204]	; (800234c <HAL_UART_MspInit+0x1c8>)
 8002280:	2200      	movs	r2, #0
 8002282:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002284:	4b31      	ldr	r3, [pc, #196]	; (800234c <HAL_UART_MspInit+0x1c8>)
 8002286:	2200      	movs	r2, #0
 8002288:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800228a:	4b30      	ldr	r3, [pc, #192]	; (800234c <HAL_UART_MspInit+0x1c8>)
 800228c:	2200      	movs	r2, #0
 800228e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002290:	4b2e      	ldr	r3, [pc, #184]	; (800234c <HAL_UART_MspInit+0x1c8>)
 8002292:	2200      	movs	r2, #0
 8002294:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002296:	4b2d      	ldr	r3, [pc, #180]	; (800234c <HAL_UART_MspInit+0x1c8>)
 8002298:	2200      	movs	r2, #0
 800229a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800229c:	482b      	ldr	r0, [pc, #172]	; (800234c <HAL_UART_MspInit+0x1c8>)
 800229e:	f001 ff25 	bl	80040ec <HAL_DMA_Init>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80022a8:	f7ff fc1e 	bl	8001ae8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a27      	ldr	r2, [pc, #156]	; (800234c <HAL_UART_MspInit+0x1c8>)
 80022b0:	631a      	str	r2, [r3, #48]	; 0x30
 80022b2:	4a26      	ldr	r2, [pc, #152]	; (800234c <HAL_UART_MspInit+0x1c8>)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80022b8:	2200      	movs	r2, #0
 80022ba:	2101      	movs	r1, #1
 80022bc:	2026      	movs	r0, #38	; 0x26
 80022be:	f001 fede 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022c2:	2026      	movs	r0, #38	; 0x26
 80022c4:	f001 fef7 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022c8:	e031      	b.n	800232e <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a21      	ldr	r2, [pc, #132]	; (8002354 <HAL_UART_MspInit+0x1d0>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d12c      	bne.n	800232e <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022d4:	2300      	movs	r3, #0
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	4b18      	ldr	r3, [pc, #96]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80022da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022dc:	4a17      	ldr	r2, [pc, #92]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80022de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e2:	6413      	str	r3, [r2, #64]	; 0x40
 80022e4:	4b15      	ldr	r3, [pc, #84]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022f0:	2300      	movs	r3, #0
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80022f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f8:	4a10      	ldr	r2, [pc, #64]	; (800233c <HAL_UART_MspInit+0x1b8>)
 80022fa:	f043 0308 	orr.w	r3, r3, #8
 80022fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002300:	4b0e      	ldr	r3, [pc, #56]	; (800233c <HAL_UART_MspInit+0x1b8>)
 8002302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800230c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	2303      	movs	r3, #3
 800231c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800231e:	2307      	movs	r3, #7
 8002320:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002322:	f107 031c 	add.w	r3, r7, #28
 8002326:	4619      	mov	r1, r3
 8002328:	4805      	ldr	r0, [pc, #20]	; (8002340 <HAL_UART_MspInit+0x1bc>)
 800232a:	f002 fe9f 	bl	800506c <HAL_GPIO_Init>
}
 800232e:	bf00      	nop
 8002330:	3730      	adds	r7, #48	; 0x30
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40004400 	.word	0x40004400
 800233c:	40023800 	.word	0x40023800
 8002340:	40020c00 	.word	0x40020c00
 8002344:	20000730 	.word	0x20000730
 8002348:	40026088 	.word	0x40026088
 800234c:	20000a90 	.word	0x20000a90
 8002350:	400260a0 	.word	0x400260a0
 8002354:	40004800 	.word	0x40004800

08002358 <LL_TIM_DisableCounter>:
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f023 0201 	bic.w	r2, r3, #1
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	601a      	str	r2, [r3, #0]
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr

08002376 <LL_TIM_ClearFlag_UPDATE>:
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f06f 0201 	mvn.w	r2, #1
 8002384:	611a      	str	r2, [r3, #16]
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr

08002390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr

0800239c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a0:	e7fe      	b.n	80023a0 <HardFault_Handler+0x4>

080023a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a2:	b480      	push	{r7}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a6:	e7fe      	b.n	80023a6 <MemManage_Handler+0x4>

080023a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ac:	e7fe      	b.n	80023ac <BusFault_Handler+0x4>

080023ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b2:	e7fe      	b.n	80023b2 <UsageFault_Handler+0x4>

080023b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023dc:	f000 fa30 	bl	8002840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80023e8:	4802      	ldr	r0, [pc, #8]	; (80023f4 <DMA1_Stream3_IRQHandler+0x10>)
 80023ea:	f002 f8f5 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	200009cc 	.word	0x200009cc

080023f8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80023fc:	4802      	ldr	r0, [pc, #8]	; (8002408 <DMA1_Stream4_IRQHandler+0x10>)
 80023fe:	f002 f8eb 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	20000ef4 	.word	0x20000ef4

0800240c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002410:	4802      	ldr	r0, [pc, #8]	; (800241c <DMA1_Stream5_IRQHandler+0x10>)
 8002412:	f002 f8e1 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000730 	.word	0x20000730

08002420 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002424:	4802      	ldr	r0, [pc, #8]	; (8002430 <DMA1_Stream6_IRQHandler+0x10>)
 8002426:	f002 f8d7 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000a90 	.word	0x20000a90

08002434 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002438:	4802      	ldr	r0, [pc, #8]	; (8002444 <ADC_IRQHandler+0x10>)
 800243a:	f000 fa84 	bl	8002946 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	20000a48 	.word	0x20000a48

08002448 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800244c:	4802      	ldr	r0, [pc, #8]	; (8002458 <CAN1_TX_IRQHandler+0x10>)
 800244e:	f001 fb12 	bl	8003a76 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000ec8 	.word	0x20000ec8

0800245c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002460:	4802      	ldr	r0, [pc, #8]	; (800246c <CAN1_RX0_IRQHandler+0x10>)
 8002462:	f001 fb08 	bl	8003a76 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002466:	bf00      	nop
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20000ec8 	.word	0x20000ec8

08002470 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002474:	4802      	ldr	r0, [pc, #8]	; (8002480 <CAN1_RX1_IRQHandler+0x10>)
 8002476:	f001 fafe 	bl	8003a76 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20000ec8 	.word	0x20000ec8

08002484 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002488:	4802      	ldr	r0, [pc, #8]	; (8002494 <CAN1_SCE_IRQHandler+0x10>)
 800248a:	f001 faf4 	bl	8003a76 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000ec8 	.word	0x20000ec8

08002498 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 800249c:	4803      	ldr	r0, [pc, #12]	; (80024ac <TIM3_IRQHandler+0x14>)
 800249e:	f7ff ff5b 	bl	8002358 <LL_TIM_DisableCounter>
	 HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, GPIO_PIN_RESET);
	 */

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80024a2:	4802      	ldr	r0, [pc, #8]	; (80024ac <TIM3_IRQHandler+0x14>)
 80024a4:	f7ff ff67 	bl	8002376 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40000400 	.word	0x40000400

080024b0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80024b4:	4802      	ldr	r0, [pc, #8]	; (80024c0 <SPI2_IRQHandler+0x10>)
 80024b6:	f006 fa33 	bl	8008920 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000794 	.word	0x20000794

080024c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024c8:	4802      	ldr	r0, [pc, #8]	; (80024d4 <USART2_IRQHandler+0x10>)
 80024ca:	f006 fe05 	bl	80090d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000e88 	.word	0x20000e88

080024d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80024dc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80024e0:	f002 ffaa 	bl	8005438 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80024e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80024e8:	f002 ffa6 	bl	8005438 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80024ec:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80024f0:	f002 ffa2 	bl	8005438 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80024f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80024f8:	f002 ff9e 	bl	8005438 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80024fc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002500:	f002 ff9a 	bl	8005438 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	bd80      	pop	{r7, pc}

08002508 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800250c:	4802      	ldr	r0, [pc, #8]	; (8002518 <SDIO_IRQHandler+0x10>)
 800250e:	f005 f999 	bl	8007844 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000e00 	.word	0x20000e00

0800251c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002520:	4802      	ldr	r0, [pc, #8]	; (800252c <DMA2_Stream0_IRQHandler+0x10>)
 8002522:	f002 f859 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000d24 	.word	0x20000d24

08002530 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002534:	4802      	ldr	r0, [pc, #8]	; (8002540 <DMA2_Stream3_IRQHandler+0x10>)
 8002536:	f002 f84f 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	200006b4 	.word	0x200006b4

08002544 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <OTG_FS_IRQHandler+0x10>)
 800254a:	f003 f8cc 	bl	80056e6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20001bd0 	.word	0x20001bd0

08002558 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800255c:	4802      	ldr	r0, [pc, #8]	; (8002568 <DMA2_Stream6_IRQHandler+0x10>)
 800255e:	f002 f83b 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20000d84 	.word	0x20000d84

0800256c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
	return 1;
 8002570:	2301      	movs	r3, #1
}
 8002572:	4618      	mov	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	bc80      	pop	{r7}
 8002578:	4770      	bx	lr

0800257a <_kill>:

int _kill(int pid, int sig)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b082      	sub	sp, #8
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
 8002582:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002584:	f00b ff26 	bl	800e3d4 <__errno>
 8002588:	4603      	mov	r3, r0
 800258a:	2216      	movs	r2, #22
 800258c:	601a      	str	r2, [r3, #0]
	return -1;
 800258e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <_exit>:

void _exit (int status)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80025a2:	f04f 31ff 	mov.w	r1, #4294967295
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff ffe7 	bl	800257a <_kill>
	while (1) {}		/* Make sure we hang here */
 80025ac:	e7fe      	b.n	80025ac <_exit+0x12>

080025ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b086      	sub	sp, #24
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	e00a      	b.n	80025d6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025c0:	f3af 8000 	nop.w
 80025c4:	4601      	mov	r1, r0
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	60ba      	str	r2, [r7, #8]
 80025cc:	b2ca      	uxtb	r2, r1
 80025ce:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	3301      	adds	r3, #1
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	429a      	cmp	r2, r3
 80025dc:	dbf0      	blt.n	80025c0 <_read+0x12>
	}

return len;
 80025de:	687b      	ldr	r3, [r7, #4]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
 80025f8:	e009      	b.n	800260e <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	60ba      	str	r2, [r7, #8]
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	3301      	adds	r3, #1
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	429a      	cmp	r2, r3
 8002614:	dbf1      	blt.n	80025fa <_write+0x12>
	}
	return len;
 8002616:	687b      	ldr	r3, [r7, #4]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <_close>:

int _close(int file)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	return -1;
 8002628:	f04f 33ff 	mov.w	r3, #4294967295
}
 800262c:	4618      	mov	r0, r3
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr

08002636 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
 800263e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002646:	605a      	str	r2, [r3, #4]
	return 0;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <_isatty>:

int _isatty(int file)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	return 1;
 800265c:	2301      	movs	r3, #1
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
	return 0;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr

08002680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002688:	4a14      	ldr	r2, [pc, #80]	; (80026dc <_sbrk+0x5c>)
 800268a:	4b15      	ldr	r3, [pc, #84]	; (80026e0 <_sbrk+0x60>)
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002694:	4b13      	ldr	r3, [pc, #76]	; (80026e4 <_sbrk+0x64>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d102      	bne.n	80026a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800269c:	4b11      	ldr	r3, [pc, #68]	; (80026e4 <_sbrk+0x64>)
 800269e:	4a12      	ldr	r2, [pc, #72]	; (80026e8 <_sbrk+0x68>)
 80026a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026a2:	4b10      	ldr	r3, [pc, #64]	; (80026e4 <_sbrk+0x64>)
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4413      	add	r3, r2
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d207      	bcs.n	80026c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026b0:	f00b fe90 	bl	800e3d4 <__errno>
 80026b4:	4603      	mov	r3, r0
 80026b6:	220c      	movs	r2, #12
 80026b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ba:	f04f 33ff 	mov.w	r3, #4294967295
 80026be:	e009      	b.n	80026d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c0:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <_sbrk+0x64>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026c6:	4b07      	ldr	r3, [pc, #28]	; (80026e4 <_sbrk+0x64>)
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4413      	add	r3, r2
 80026ce:	4a05      	ldr	r2, [pc, #20]	; (80026e4 <_sbrk+0x64>)
 80026d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026d2:	68fb      	ldr	r3, [r7, #12]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20020000 	.word	0x20020000
 80026e0:	00000400 	.word	0x00000400
 80026e4:	2000046c 	.word	0x2000046c
 80026e8:	20001fe0 	.word	0x20001fe0

080026ec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80026f0:	4b12      	ldr	r3, [pc, #72]	; (800273c <SystemInit+0x50>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a11      	ldr	r2, [pc, #68]	; (800273c <SystemInit+0x50>)
 80026f6:	f043 0301 	orr.w	r3, r3, #1
 80026fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80026fc:	4b0f      	ldr	r3, [pc, #60]	; (800273c <SystemInit+0x50>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002702:	4b0e      	ldr	r3, [pc, #56]	; (800273c <SystemInit+0x50>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a0d      	ldr	r2, [pc, #52]	; (800273c <SystemInit+0x50>)
 8002708:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800270c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002710:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002712:	4b0a      	ldr	r3, [pc, #40]	; (800273c <SystemInit+0x50>)
 8002714:	4a0a      	ldr	r2, [pc, #40]	; (8002740 <SystemInit+0x54>)
 8002716:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002718:	4b08      	ldr	r3, [pc, #32]	; (800273c <SystemInit+0x50>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a07      	ldr	r2, [pc, #28]	; (800273c <SystemInit+0x50>)
 800271e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002722:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002724:	4b05      	ldr	r3, [pc, #20]	; (800273c <SystemInit+0x50>)
 8002726:	2200      	movs	r2, #0
 8002728:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <SystemInit+0x58>)
 800272c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002730:	609a      	str	r2, [r3, #8]
#endif
}
 8002732:	bf00      	nop
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	40023800 	.word	0x40023800
 8002740:	24003010 	.word	0x24003010
 8002744:	e000ed00 	.word	0xe000ed00

08002748 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002748:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002780 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800274c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800274e:	e003      	b.n	8002758 <LoopCopyDataInit>

08002750 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002750:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002752:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002754:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002756:	3104      	adds	r1, #4

08002758 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002758:	480b      	ldr	r0, [pc, #44]	; (8002788 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800275a:	4b0c      	ldr	r3, [pc, #48]	; (800278c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800275c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800275e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002760:	d3f6      	bcc.n	8002750 <CopyDataInit>
  ldr  r2, =_sbss
 8002762:	4a0b      	ldr	r2, [pc, #44]	; (8002790 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002764:	e002      	b.n	800276c <LoopFillZerobss>

08002766 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002766:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002768:	f842 3b04 	str.w	r3, [r2], #4

0800276c <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800276c:	4b09      	ldr	r3, [pc, #36]	; (8002794 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800276e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002770:	d3f9      	bcc.n	8002766 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002772:	f7ff ffbb 	bl	80026ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002776:	f00b fe33 	bl	800e3e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800277a:	f7fe fd1f 	bl	80011bc <main>
  bx  lr
 800277e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002780:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002784:	08011884 	.word	0x08011884
  ldr  r0, =_sdata
 8002788:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800278c:	2000043c 	.word	0x2000043c
  ldr  r2, =_sbss
 8002790:	2000043c 	.word	0x2000043c
  ldr  r3, = _ebss
 8002794:	20001fe0 	.word	0x20001fe0

08002798 <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002798:	e7fe      	b.n	8002798 <CAN2_RX0_IRQHandler>
	...

0800279c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027a0:	4b0e      	ldr	r3, [pc, #56]	; (80027dc <HAL_Init+0x40>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a0d      	ldr	r2, [pc, #52]	; (80027dc <HAL_Init+0x40>)
 80027a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <HAL_Init+0x40>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <HAL_Init+0x40>)
 80027b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <HAL_Init+0x40>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a07      	ldr	r2, [pc, #28]	; (80027dc <HAL_Init+0x40>)
 80027be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027c4:	2003      	movs	r0, #3
 80027c6:	f001 fc4f 	bl	8004068 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027ca:	2001      	movs	r0, #1
 80027cc:	f000 f808 	bl	80027e0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80027d0:	f7ff f990 	bl	8001af4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40023c00 	.word	0x40023c00

080027e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027e8:	4b12      	ldr	r3, [pc, #72]	; (8002834 <HAL_InitTick+0x54>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4b12      	ldr	r3, [pc, #72]	; (8002838 <HAL_InitTick+0x58>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	4619      	mov	r1, r3
 80027f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fe:	4618      	mov	r0, r3
 8002800:	f001 fc67 	bl	80040d2 <HAL_SYSTICK_Config>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e00e      	b.n	800282c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b0f      	cmp	r3, #15
 8002812:	d80a      	bhi.n	800282a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002814:	2200      	movs	r2, #0
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	f04f 30ff 	mov.w	r0, #4294967295
 800281c:	f001 fc2f 	bl	800407e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002820:	4a06      	ldr	r2, [pc, #24]	; (800283c <HAL_InitTick+0x5c>)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	e000      	b.n	800282c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000004 	.word	0x20000004
 8002838:	2000000c 	.word	0x2000000c
 800283c:	20000008 	.word	0x20000008

08002840 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002844:	4b05      	ldr	r3, [pc, #20]	; (800285c <HAL_IncTick+0x1c>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	461a      	mov	r2, r3
 800284a:	4b05      	ldr	r3, [pc, #20]	; (8002860 <HAL_IncTick+0x20>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4413      	add	r3, r2
 8002850:	4a03      	ldr	r2, [pc, #12]	; (8002860 <HAL_IncTick+0x20>)
 8002852:	6013      	str	r3, [r2, #0]
}
 8002854:	bf00      	nop
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr
 800285c:	2000000c 	.word	0x2000000c
 8002860:	20000f64 	.word	0x20000f64

08002864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  return uwTick;
 8002868:	4b02      	ldr	r3, [pc, #8]	; (8002874 <HAL_GetTick+0x10>)
 800286a:	681b      	ldr	r3, [r3, #0]
}
 800286c:	4618      	mov	r0, r3
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr
 8002874:	20000f64 	.word	0x20000f64

08002878 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002880:	f7ff fff0 	bl	8002864 <HAL_GetTick>
 8002884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002890:	d005      	beq.n	800289e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <HAL_Delay+0x44>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	461a      	mov	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4413      	add	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800289e:	bf00      	nop
 80028a0:	f7ff ffe0 	bl	8002864 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d8f7      	bhi.n	80028a0 <HAL_Delay+0x28>
  {
  }
}
 80028b0:	bf00      	nop
 80028b2:	bf00      	nop
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	2000000c 	.word	0x2000000c

080028c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d101      	bne.n	80028d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e033      	b.n	800293e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d109      	bne.n	80028f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff f94c 	bl	8001b7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d118      	bne.n	8002930 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002906:	f023 0302 	bic.w	r3, r3, #2
 800290a:	f043 0202 	orr.w	r2, r3, #2
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 fbcc 	bl	80030b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	f023 0303 	bic.w	r3, r3, #3
 8002926:	f043 0201 	orr.w	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	641a      	str	r2, [r3, #64]	; 0x40
 800292e:	e001      	b.n	8002934 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800293c:	7bfb      	ldrb	r3, [r7, #15]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b084      	sub	sp, #16
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b02      	cmp	r3, #2
 8002962:	bf0c      	ite	eq
 8002964:	2301      	moveq	r3, #1
 8002966:	2300      	movne	r3, #0
 8002968:	b2db      	uxtb	r3, r3
 800296a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 0320 	and.w	r3, r3, #32
 8002976:	2b20      	cmp	r3, #32
 8002978:	bf0c      	ite	eq
 800297a:	2301      	moveq	r3, #1
 800297c:	2300      	movne	r3, #0
 800297e:	b2db      	uxtb	r3, r3
 8002980:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d049      	beq.n	8002a1c <HAL_ADC_IRQHandler+0xd6>
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d046      	beq.n	8002a1c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f003 0310 	and.w	r3, r3, #16
 8002996:	2b00      	cmp	r3, #0
 8002998:	d105      	bne.n	80029a6 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d12b      	bne.n	8002a0c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d127      	bne.n	8002a0c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d006      	beq.n	80029d8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d119      	bne.n	8002a0c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 0220 	bic.w	r2, r2, #32
 80029e6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d105      	bne.n	8002a0c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	f043 0201 	orr.w	r2, r3, #1
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 fa0a 	bl	8002e26 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f06f 0212 	mvn.w	r2, #18
 8002a1a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0304 	and.w	r3, r3, #4
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	bf0c      	ite	eq
 8002a2a:	2301      	moveq	r3, #1
 8002a2c:	2300      	movne	r3, #0
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3c:	2b80      	cmp	r3, #128	; 0x80
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d057      	beq.n	8002afe <HAL_ADC_IRQHandler+0x1b8>
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d054      	beq.n	8002afe <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	f003 0310 	and.w	r3, r3, #16
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d105      	bne.n	8002a6c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d139      	bne.n	8002aee <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a80:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d006      	beq.n	8002a96 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d12b      	bne.n	8002aee <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d124      	bne.n	8002aee <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d11d      	bne.n	8002aee <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d119      	bne.n	8002aee <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ac8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ace:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d105      	bne.n	8002aee <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	f043 0201 	orr.w	r2, r3, #1
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fc66 	bl	80033c0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f06f 020c 	mvn.w	r2, #12
 8002afc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	bf0c      	ite	eq
 8002b0c:	2301      	moveq	r3, #1
 8002b0e:	2300      	movne	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b1e:	2b40      	cmp	r3, #64	; 0x40
 8002b20:	bf0c      	ite	eq
 8002b22:	2301      	moveq	r3, #1
 8002b24:	2300      	movne	r3, #0
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d017      	beq.n	8002b60 <HAL_ADC_IRQHandler+0x21a>
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d014      	beq.n	8002b60 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d10d      	bne.n	8002b60 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f97a 	bl	8002e4a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f06f 0201 	mvn.w	r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0320 	and.w	r3, r3, #32
 8002b6a:	2b20      	cmp	r3, #32
 8002b6c:	bf0c      	ite	eq
 8002b6e:	2301      	moveq	r3, #1
 8002b70:	2300      	movne	r3, #0
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b84:	bf0c      	ite	eq
 8002b86:	2301      	moveq	r3, #1
 8002b88:	2300      	movne	r3, #0
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d015      	beq.n	8002bc0 <HAL_ADC_IRQHandler+0x27a>
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d012      	beq.n	8002bc0 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9e:	f043 0202 	orr.w	r2, r3, #2
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f06f 0220 	mvn.w	r2, #32
 8002bae:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 f953 	bl	8002e5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f06f 0220 	mvn.w	r2, #32
 8002bbe:	601a      	str	r2, [r3, #0]
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_ADC_Start_DMA+0x1e>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e0bc      	b.n	8002d60 <HAL_ADC_Start_DMA+0x198>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d018      	beq.n	8002c2e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c0c:	4b56      	ldr	r3, [pc, #344]	; (8002d68 <HAL_ADC_Start_DMA+0x1a0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a56      	ldr	r2, [pc, #344]	; (8002d6c <HAL_ADC_Start_DMA+0x1a4>)
 8002c12:	fba2 2303 	umull	r2, r3, r2, r3
 8002c16:	0c9a      	lsrs	r2, r3, #18
 8002c18:	4613      	mov	r3, r2
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	4413      	add	r3, r2
 8002c1e:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c20:	e002      	b.n	8002c28 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	3b01      	subs	r3, #1
 8002c26:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f9      	bne.n	8002c22 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	f040 8084 	bne.w	8002d46 <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c46:	f023 0301 	bic.w	r3, r3, #1
 8002c4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d007      	beq.n	8002c70 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c68:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c7c:	d106      	bne.n	8002c8c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c82:	f023 0206 	bic.w	r2, r3, #6
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	645a      	str	r2, [r3, #68]	; 0x44
 8002c8a:	e002      	b.n	8002c92 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c9e:	4a34      	ldr	r2, [pc, #208]	; (8002d70 <HAL_ADC_Start_DMA+0x1a8>)
 8002ca0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca6:	4a33      	ldr	r2, [pc, #204]	; (8002d74 <HAL_ADC_Start_DMA+0x1ac>)
 8002ca8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cae:	4a32      	ldr	r2, [pc, #200]	; (8002d78 <HAL_ADC_Start_DMA+0x1b0>)
 8002cb0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002cba:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002cca:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689a      	ldr	r2, [r3, #8]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cda:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	334c      	adds	r3, #76	; 0x4c
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f001 faac 	bl	8004248 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002cf0:	4b22      	ldr	r3, [pc, #136]	; (8002d7c <HAL_ADC_Start_DMA+0x1b4>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10f      	bne.n	8002d1c <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d129      	bne.n	8002d5e <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d18:	609a      	str	r2, [r3, #8]
 8002d1a:	e020      	b.n	8002d5e <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a17      	ldr	r2, [pc, #92]	; (8002d80 <HAL_ADC_Start_DMA+0x1b8>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d11b      	bne.n	8002d5e <HAL_ADC_Start_DMA+0x196>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d114      	bne.n	8002d5e <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	e00b      	b.n	8002d5e <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	f043 0210 	orr.w	r2, r3, #16
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d56:	f043 0201 	orr.w	r2, r3, #1
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	20000004 	.word	0x20000004
 8002d6c:	431bde83 	.word	0x431bde83
 8002d70:	080032bd 	.word	0x080032bd
 8002d74:	08003377 	.word	0x08003377
 8002d78:	08003393 	.word	0x08003393
 8002d7c:	40012300 	.word	0x40012300
 8002d80:	40012000 	.word	0x40012000

08002d84 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_ADC_Stop_DMA+0x1a>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e03f      	b.n	8002e1e <HAL_ADC_Stop_DMA+0x9a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0201 	bic.w	r2, r2, #1
 8002db4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d127      	bne.n	8002e14 <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dd2:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d118      	bne.n	8002e14 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de6:	4618      	mov	r0, r3
 8002de8:	f001 fa86 	bl	80042f8 <HAL_DMA_Abort>
 8002dec:	4603      	mov	r3, r0
 8002dee:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002dfe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e04:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e08:	f023 0301 	bic.w	r3, r3, #1
 8002e0c:	f043 0201 	orr.w	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bc80      	pop	{r7}
 8002e36:	4770      	bx	lr

08002e38 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr

08002e4a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b083      	sub	sp, #12
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr
	...

08002e70 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d101      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x1c>
 8002e88:	2302      	movs	r3, #2
 8002e8a:	e103      	b.n	8003094 <HAL_ADC_ConfigChannel+0x224>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2b09      	cmp	r3, #9
 8002e9a:	d925      	bls.n	8002ee8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68d9      	ldr	r1, [r3, #12]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4613      	mov	r3, r2
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	4413      	add	r3, r2
 8002eb0:	3b1e      	subs	r3, #30
 8002eb2:	2207      	movs	r2, #7
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43da      	mvns	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	400a      	ands	r2, r1
 8002ec0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68d9      	ldr	r1, [r3, #12]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	4403      	add	r3, r0
 8002eda:	3b1e      	subs	r3, #30
 8002edc:	409a      	lsls	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	60da      	str	r2, [r3, #12]
 8002ee6:	e022      	b.n	8002f2e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6919      	ldr	r1, [r3, #16]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	4413      	add	r3, r2
 8002efc:	2207      	movs	r2, #7
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43da      	mvns	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	400a      	ands	r2, r1
 8002f0a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6919      	ldr	r1, [r3, #16]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	4603      	mov	r3, r0
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	4403      	add	r3, r0
 8002f24:	409a      	lsls	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b06      	cmp	r3, #6
 8002f34:	d824      	bhi.n	8002f80 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	4613      	mov	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	3b05      	subs	r3, #5
 8002f48:	221f      	movs	r2, #31
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43da      	mvns	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	400a      	ands	r2, r1
 8002f56:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	4618      	mov	r0, r3
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685a      	ldr	r2, [r3, #4]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	3b05      	subs	r3, #5
 8002f72:	fa00 f203 	lsl.w	r2, r0, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	635a      	str	r2, [r3, #52]	; 0x34
 8002f7e:	e04c      	b.n	800301a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b0c      	cmp	r3, #12
 8002f86:	d824      	bhi.n	8002fd2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4413      	add	r3, r2
 8002f98:	3b23      	subs	r3, #35	; 0x23
 8002f9a:	221f      	movs	r2, #31
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43da      	mvns	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	3b23      	subs	r3, #35	; 0x23
 8002fc4:	fa00 f203 	lsl.w	r2, r0, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	631a      	str	r2, [r3, #48]	; 0x30
 8002fd0:	e023      	b.n	800301a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685a      	ldr	r2, [r3, #4]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3b41      	subs	r3, #65	; 0x41
 8002fe4:	221f      	movs	r2, #31
 8002fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fea:	43da      	mvns	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	400a      	ands	r2, r1
 8002ff2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	4618      	mov	r0, r3
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	4413      	add	r3, r2
 800300c:	3b41      	subs	r3, #65	; 0x41
 800300e:	fa00 f203 	lsl.w	r2, r0, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a20      	ldr	r2, [pc, #128]	; (80030a0 <HAL_ADC_ConfigChannel+0x230>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d109      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x1c8>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2b12      	cmp	r3, #18
 800302a:	d105      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800302c:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <HAL_ADC_ConfigChannel+0x234>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	4a1c      	ldr	r2, [pc, #112]	; (80030a4 <HAL_ADC_ConfigChannel+0x234>)
 8003032:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003036:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a18      	ldr	r2, [pc, #96]	; (80030a0 <HAL_ADC_ConfigChannel+0x230>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d123      	bne.n	800308a <HAL_ADC_ConfigChannel+0x21a>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b10      	cmp	r3, #16
 8003048:	d003      	beq.n	8003052 <HAL_ADC_ConfigChannel+0x1e2>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2b11      	cmp	r3, #17
 8003050:	d11b      	bne.n	800308a <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003052:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <HAL_ADC_ConfigChannel+0x234>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	4a13      	ldr	r2, [pc, #76]	; (80030a4 <HAL_ADC_ConfigChannel+0x234>)
 8003058:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800305c:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b10      	cmp	r3, #16
 8003064:	d111      	bne.n	800308a <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003066:	4b10      	ldr	r3, [pc, #64]	; (80030a8 <HAL_ADC_ConfigChannel+0x238>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a10      	ldr	r2, [pc, #64]	; (80030ac <HAL_ADC_ConfigChannel+0x23c>)
 800306c:	fba2 2303 	umull	r2, r3, r2, r3
 8003070:	0c9a      	lsrs	r2, r3, #18
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800307c:	e002      	b.n	8003084 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	3b01      	subs	r3, #1
 8003082:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1f9      	bne.n	800307e <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	bc80      	pop	{r7}
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	40012000 	.word	0x40012000
 80030a4:	40012300 	.word	0x40012300
 80030a8:	20000004 	.word	0x20000004
 80030ac:	431bde83 	.word	0x431bde83

080030b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80030b8:	4b7e      	ldr	r3, [pc, #504]	; (80032b4 <ADC_Init+0x204>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	4a7d      	ldr	r2, [pc, #500]	; (80032b4 <ADC_Init+0x204>)
 80030be:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80030c2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80030c4:	4b7b      	ldr	r3, [pc, #492]	; (80032b4 <ADC_Init+0x204>)
 80030c6:	685a      	ldr	r2, [r3, #4]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	4979      	ldr	r1, [pc, #484]	; (80032b4 <ADC_Init+0x204>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685a      	ldr	r2, [r3, #4]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6859      	ldr	r1, [r3, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	021a      	lsls	r2, r3, #8
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003104:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6859      	ldr	r1, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	430a      	orrs	r2, r1
 8003116:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003126:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6899      	ldr	r1, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68da      	ldr	r2, [r3, #12]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313e:	4a5e      	ldr	r2, [pc, #376]	; (80032b8 <ADC_Init+0x208>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d022      	beq.n	800318a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003152:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6899      	ldr	r1, [r3, #8]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003174:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6899      	ldr	r1, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	609a      	str	r2, [r3, #8]
 8003188:	e00f      	b.n	80031aa <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003198:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0202 	bic.w	r2, r2, #2
 80031b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6899      	ldr	r1, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	7e1b      	ldrb	r3, [r3, #24]
 80031c4:	005a      	lsls	r2, r3, #1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d027      	beq.n	8003228 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031e6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80031f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fc:	3b01      	subs	r3, #1
 80031fe:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003202:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	fa92 f2a2 	rbit	r2, r2
 800320a:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	fab2 f282 	clz	r2, r2
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	fa03 f102 	lsl.w	r1, r3, r2
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
 8003226:	e007      	b.n	8003238 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003236:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003246:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69db      	ldr	r3, [r3, #28]
 8003252:	3b01      	subs	r3, #1
 8003254:	051a      	lsls	r2, r3, #20
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800326c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6899      	ldr	r1, [r3, #8]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800327a:	025a      	lsls	r2, r3, #9
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	430a      	orrs	r2, r1
 8003282:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	689a      	ldr	r2, [r3, #8]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003292:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6899      	ldr	r1, [r3, #8]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	029a      	lsls	r2, r3, #10
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	609a      	str	r2, [r3, #8]
}
 80032a8:	bf00      	nop
 80032aa:	3714      	adds	r7, #20
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	40012300 	.word	0x40012300
 80032b8:	0f000001 	.word	0x0f000001

080032bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d13c      	bne.n	8003350 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d12b      	bne.n	8003348 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d127      	bne.n	8003348 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003302:	2b00      	cmp	r3, #0
 8003304:	d006      	beq.n	8003314 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003310:	2b00      	cmp	r3, #0
 8003312:	d119      	bne.n	8003348 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f022 0220 	bic.w	r2, r2, #32
 8003322:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d105      	bne.n	8003348 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	f043 0201 	orr.w	r2, r3, #1
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f7ff fd6c 	bl	8002e26 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800334e:	e00e      	b.n	800336e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003354:	f003 0310 	and.w	r3, r3, #16
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f7ff fd7d 	bl	8002e5c <HAL_ADC_ErrorCallback>
}
 8003362:	e004      	b.n	800336e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	4798      	blx	r3
}
 800336e:	bf00      	nop
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b084      	sub	sp, #16
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003382:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f7ff fd57 	bl	8002e38 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800338a:	bf00      	nop
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b084      	sub	sp, #16
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800339e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2240      	movs	r2, #64	; 0x40
 80033a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033aa:	f043 0204 	orr.w	r2, r3, #4
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f7ff fd52 	bl	8002e5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033b8:	bf00      	nop
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr

080033d2 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d101      	bne.n	80033e4 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e0ed      	b.n	80035c0 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d102      	bne.n	80033f6 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f7fe fc43 	bl	8001c7c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0202 	bic.w	r2, r2, #2
 8003404:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003406:	f7ff fa2d 	bl	8002864 <HAL_GetTick>
 800340a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800340c:	e012      	b.n	8003434 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800340e:	f7ff fa29 	bl	8002864 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b0a      	cmp	r3, #10
 800341a:	d90b      	bls.n	8003434 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003420:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2205      	movs	r2, #5
 800342c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e0c5      	b.n	80035c0 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1e5      	bne.n	800340e <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f042 0201 	orr.w	r2, r2, #1
 8003450:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003452:	f7ff fa07 	bl	8002864 <HAL_GetTick>
 8003456:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003458:	e012      	b.n	8003480 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800345a:	f7ff fa03 	bl	8002864 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b0a      	cmp	r3, #10
 8003466:	d90b      	bls.n	8003480 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2205      	movs	r2, #5
 8003478:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e09f      	b.n	80035c0 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0e5      	beq.n	800345a <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	7e1b      	ldrb	r3, [r3, #24]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d108      	bne.n	80034a8 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	e007      	b.n	80034b8 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	7e5b      	ldrb	r3, [r3, #25]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d108      	bne.n	80034d2 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e007      	b.n	80034e2 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	7e9b      	ldrb	r3, [r3, #26]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d108      	bne.n	80034fc <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f042 0220 	orr.w	r2, r2, #32
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	e007      	b.n	800350c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0220 	bic.w	r2, r2, #32
 800350a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	7edb      	ldrb	r3, [r3, #27]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d108      	bne.n	8003526 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0210 	bic.w	r2, r2, #16
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	e007      	b.n	8003536 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f042 0210 	orr.w	r2, r2, #16
 8003534:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	7f1b      	ldrb	r3, [r3, #28]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d108      	bne.n	8003550 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0208 	orr.w	r2, r2, #8
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	e007      	b.n	8003560 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0208 	bic.w	r2, r2, #8
 800355e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	7f5b      	ldrb	r3, [r3, #29]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d108      	bne.n	800357a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f042 0204 	orr.w	r2, r2, #4
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	e007      	b.n	800358a <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 0204 	bic.w	r2, r2, #4
 8003588:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	431a      	orrs	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	ea42 0103 	orr.w	r1, r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	1e5a      	subs	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b087      	sub	sp, #28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035de:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80035e0:	7cfb      	ldrb	r3, [r7, #19]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d003      	beq.n	80035ee <HAL_CAN_ConfigFilter+0x26>
 80035e6:	7cfb      	ldrb	r3, [r7, #19]
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	f040 80be 	bne.w	800376a <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80035ee:	4b65      	ldr	r3, [pc, #404]	; (8003784 <HAL_CAN_ConfigFilter+0x1bc>)
 80035f0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80035f8:	f043 0201 	orr.w	r2, r3, #1
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003608:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	021b      	lsls	r3, r3, #8
 800361e:	431a      	orrs	r2, r3
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	f003 031f 	and.w	r3, r3, #31
 800362e:	2201      	movs	r2, #1
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	43db      	mvns	r3, r3
 8003640:	401a      	ands	r2, r3
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	69db      	ldr	r3, [r3, #28]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d123      	bne.n	8003698 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	43db      	mvns	r3, r3
 800365a:	401a      	ands	r2, r3
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003672:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	3248      	adds	r2, #72	; 0x48
 8003678:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800368c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800368e:	6979      	ldr	r1, [r7, #20]
 8003690:	3348      	adds	r3, #72	; 0x48
 8003692:	00db      	lsls	r3, r3, #3
 8003694:	440b      	add	r3, r1
 8003696:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d122      	bne.n	80036e6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	431a      	orrs	r2, r3
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036c0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	3248      	adds	r2, #72	; 0x48
 80036c6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036da:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036dc:	6979      	ldr	r1, [r7, #20]
 80036de:	3348      	adds	r3, #72	; 0x48
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	440b      	add	r3, r1
 80036e4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d109      	bne.n	8003702 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	43db      	mvns	r3, r3
 80036f8:	401a      	ands	r2, r3
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003700:	e007      	b.n	8003712 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	431a      	orrs	r2, r3
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	43db      	mvns	r3, r3
 8003724:	401a      	ands	r2, r3
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800372c:	e007      	b.n	800373e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	431a      	orrs	r2, r3
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d107      	bne.n	8003756 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	431a      	orrs	r2, r3
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800375c:	f023 0201 	bic.w	r2, r3, #1
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003766:	2300      	movs	r3, #0
 8003768:	e006      	b.n	8003778 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
  }
}
 8003778:	4618      	mov	r0, r3
 800377a:	371c      	adds	r7, #28
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40006400 	.word	0x40006400

08003788 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b01      	cmp	r3, #1
 800379a:	d12e      	bne.n	80037fa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0201 	bic.w	r2, r2, #1
 80037b2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037b4:	f7ff f856 	bl	8002864 <HAL_GetTick>
 80037b8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037ba:	e012      	b.n	80037e2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80037bc:	f7ff f852 	bl	8002864 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b0a      	cmp	r3, #10
 80037c8:	d90b      	bls.n	80037e2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2205      	movs	r2, #5
 80037da:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e012      	b.n	8003808 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1e5      	bne.n	80037bc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80037f6:	2300      	movs	r3, #0
 80037f8:	e006      	b.n	8003808 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
  }
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	; 0x24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
 800381c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003824:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800382e:	7ffb      	ldrb	r3, [r7, #31]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d003      	beq.n	800383c <HAL_CAN_AddTxMessage+0x2c>
 8003834:	7ffb      	ldrb	r3, [r7, #31]
 8003836:	2b02      	cmp	r3, #2
 8003838:	f040 80b8 	bne.w	80039ac <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10a      	bne.n	800385c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800384c:	2b00      	cmp	r3, #0
 800384e:	d105      	bne.n	800385c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 80a0 	beq.w	800399c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	0e1b      	lsrs	r3, r3, #24
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	2b02      	cmp	r3, #2
 800386a:	d907      	bls.n	800387c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e09e      	b.n	80039ba <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800387c:	2201      	movs	r2, #1
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	409a      	lsls	r2, r3
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10d      	bne.n	80038aa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003898:	68f9      	ldr	r1, [r7, #12]
 800389a:	6809      	ldr	r1, [r1, #0]
 800389c:	431a      	orrs	r2, r3
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	3318      	adds	r3, #24
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	440b      	add	r3, r1
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	e00f      	b.n	80038ca <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038b4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038ba:	68f9      	ldr	r1, [r7, #12]
 80038bc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80038be:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	3318      	adds	r3, #24
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	440b      	add	r3, r1
 80038c8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6819      	ldr	r1, [r3, #0]
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	691a      	ldr	r2, [r3, #16]
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	3318      	adds	r3, #24
 80038d6:	011b      	lsls	r3, r3, #4
 80038d8:	440b      	add	r3, r1
 80038da:	3304      	adds	r3, #4
 80038dc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	7d1b      	ldrb	r3, [r3, #20]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d111      	bne.n	800390a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	3318      	adds	r3, #24
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	4413      	add	r3, r2
 80038f2:	3304      	adds	r3, #4
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	6811      	ldr	r1, [r2, #0]
 80038fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	3318      	adds	r3, #24
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	440b      	add	r3, r1
 8003906:	3304      	adds	r3, #4
 8003908:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3307      	adds	r3, #7
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	061a      	lsls	r2, r3, #24
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	3306      	adds	r3, #6
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	041b      	lsls	r3, r3, #16
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3305      	adds	r3, #5
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	021b      	lsls	r3, r3, #8
 8003924:	4313      	orrs	r3, r2
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	3204      	adds	r2, #4
 800392a:	7812      	ldrb	r2, [r2, #0]
 800392c:	4610      	mov	r0, r2
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	6811      	ldr	r1, [r2, #0]
 8003932:	ea43 0200 	orr.w	r2, r3, r0
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	440b      	add	r3, r1
 800393c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003940:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3303      	adds	r3, #3
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	061a      	lsls	r2, r3, #24
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3302      	adds	r3, #2
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	041b      	lsls	r3, r3, #16
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3301      	adds	r3, #1
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	4313      	orrs	r3, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	7812      	ldrb	r2, [r2, #0]
 8003962:	4610      	mov	r0, r2
 8003964:	68fa      	ldr	r2, [r7, #12]
 8003966:	6811      	ldr	r1, [r2, #0]
 8003968:	ea43 0200 	orr.w	r2, r3, r0
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	011b      	lsls	r3, r3, #4
 8003970:	440b      	add	r3, r1
 8003972:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003976:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	3318      	adds	r3, #24
 8003980:	011b      	lsls	r3, r3, #4
 8003982:	4413      	add	r3, r2
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	6811      	ldr	r1, [r2, #0]
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	3318      	adds	r3, #24
 8003992:	011b      	lsls	r3, r3, #4
 8003994:	440b      	add	r3, r1
 8003996:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	e00e      	b.n	80039ba <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e006      	b.n	80039ba <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
  }
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3724      	adds	r7, #36	; 0x24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr

080039c4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039d6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80039d8:	7afb      	ldrb	r3, [r7, #11]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d002      	beq.n	80039e4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80039de:	7afb      	ldrb	r3, [r7, #11]
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d11d      	bne.n	8003a20 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d002      	beq.n	80039f8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	3301      	adds	r3, #1
 80039f6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d002      	beq.n	8003a0c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d002      	beq.n	8003a20 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003a20:	68fb      	ldr	r3, [r7, #12]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3714      	adds	r7, #20
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr

08003a2c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a3c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d002      	beq.n	8003a4a <HAL_CAN_ActivateNotification+0x1e>
 8003a44:	7bfb      	ldrb	r3, [r7, #15]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d109      	bne.n	8003a5e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6959      	ldr	r1, [r3, #20]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	430a      	orrs	r2, r1
 8003a58:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	e006      	b.n	8003a6c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
  }
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3714      	adds	r7, #20
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bc80      	pop	{r7}
 8003a74:	4770      	bx	lr

08003a76 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b08a      	sub	sp, #40	; 0x28
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d07c      	beq.n	8003bb6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d023      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2201      	movs	r2, #1
 8003acc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f983 	bl	8003de4 <HAL_CAN_TxMailbox0CompleteCallback>
 8003ade:	e016      	b.n	8003b0e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d004      	beq.n	8003af4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24
 8003af2:	e00c      	b.n	8003b0e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	f003 0308 	and.w	r3, r3, #8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d004      	beq.n	8003b08 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
 8003b06:	e002      	b.n	8003b0e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f986 	bl	8003e1a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d024      	beq.n	8003b62 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b20:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f000 f962 	bl	8003df6 <HAL_CAN_TxMailbox1CompleteCallback>
 8003b32:	e016      	b.n	8003b62 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d004      	beq.n	8003b48 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24
 8003b46:	e00c      	b.n	8003b62 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d004      	beq.n	8003b5c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5a:	e002      	b.n	8003b62 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f965 	bl	8003e2c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d024      	beq.n	8003bb6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b74:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f941 	bl	8003e08 <HAL_CAN_TxMailbox2CompleteCallback>
 8003b86:	e016      	b.n	8003bb6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b98:	627b      	str	r3, [r7, #36]	; 0x24
 8003b9a:	e00c      	b.n	8003bb6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d004      	beq.n	8003bb0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bac:	627b      	str	r3, [r7, #36]	; 0x24
 8003bae:	e002      	b.n	8003bb6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f944 	bl	8003e3e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d00c      	beq.n	8003bda <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d007      	beq.n	8003bda <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bd0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2210      	movs	r2, #16
 8003bd8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00b      	beq.n	8003bfc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d006      	beq.n	8003bfc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2208      	movs	r2, #8
 8003bf4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f933 	bl	8003e62 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d009      	beq.n	8003c1a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	f003 0303 	and.w	r3, r3, #3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d002      	beq.n	8003c1a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f000 f91b 	bl	8003e50 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00c      	beq.n	8003c3e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	f003 0310 	and.w	r3, r3, #16
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d007      	beq.n	8003c3e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c34:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2210      	movs	r2, #16
 8003c3c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	f003 0320 	and.w	r3, r3, #32
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00b      	beq.n	8003c60 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d006      	beq.n	8003c60 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2208      	movs	r2, #8
 8003c58:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f913 	bl	8003e86 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c60:	6a3b      	ldr	r3, [r7, #32]
 8003c62:	f003 0310 	and.w	r3, r3, #16
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d009      	beq.n	8003c7e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	f003 0303 	and.w	r3, r3, #3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f8fb 	bl	8003e74 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00b      	beq.n	8003ca0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d006      	beq.n	8003ca0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2210      	movs	r2, #16
 8003c98:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f8fc 	bl	8003e98 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00b      	beq.n	8003cc2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d006      	beq.n	8003cc2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2208      	movs	r2, #8
 8003cba:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f000 f8f4 	bl	8003eaa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d07b      	beq.n	8003dc4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	f003 0304 	and.w	r3, r3, #4
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d072      	beq.n	8003dbc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003cd6:	6a3b      	ldr	r3, [r7, #32]
 8003cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d008      	beq.n	8003cf2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	f043 0301 	orr.w	r3, r3, #1
 8003cf0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003cf2:	6a3b      	ldr	r3, [r7, #32]
 8003cf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d008      	beq.n	8003d0e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d08:	f043 0302 	orr.w	r3, r3, #2
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d0e:	6a3b      	ldr	r3, [r7, #32]
 8003d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d008      	beq.n	8003d2a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	f043 0304 	orr.w	r3, r3, #4
 8003d28:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d043      	beq.n	8003dbc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d03e      	beq.n	8003dbc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d44:	2b60      	cmp	r3, #96	; 0x60
 8003d46:	d02b      	beq.n	8003da0 <HAL_CAN_IRQHandler+0x32a>
 8003d48:	2b60      	cmp	r3, #96	; 0x60
 8003d4a:	d82e      	bhi.n	8003daa <HAL_CAN_IRQHandler+0x334>
 8003d4c:	2b50      	cmp	r3, #80	; 0x50
 8003d4e:	d022      	beq.n	8003d96 <HAL_CAN_IRQHandler+0x320>
 8003d50:	2b50      	cmp	r3, #80	; 0x50
 8003d52:	d82a      	bhi.n	8003daa <HAL_CAN_IRQHandler+0x334>
 8003d54:	2b40      	cmp	r3, #64	; 0x40
 8003d56:	d019      	beq.n	8003d8c <HAL_CAN_IRQHandler+0x316>
 8003d58:	2b40      	cmp	r3, #64	; 0x40
 8003d5a:	d826      	bhi.n	8003daa <HAL_CAN_IRQHandler+0x334>
 8003d5c:	2b30      	cmp	r3, #48	; 0x30
 8003d5e:	d010      	beq.n	8003d82 <HAL_CAN_IRQHandler+0x30c>
 8003d60:	2b30      	cmp	r3, #48	; 0x30
 8003d62:	d822      	bhi.n	8003daa <HAL_CAN_IRQHandler+0x334>
 8003d64:	2b10      	cmp	r3, #16
 8003d66:	d002      	beq.n	8003d6e <HAL_CAN_IRQHandler+0x2f8>
 8003d68:	2b20      	cmp	r3, #32
 8003d6a:	d005      	beq.n	8003d78 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003d6c:	e01d      	b.n	8003daa <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d70:	f043 0308 	orr.w	r3, r3, #8
 8003d74:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d76:	e019      	b.n	8003dac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7a:	f043 0310 	orr.w	r3, r3, #16
 8003d7e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d80:	e014      	b.n	8003dac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d84:	f043 0320 	orr.w	r3, r3, #32
 8003d88:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d8a:	e00f      	b.n	8003dac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d92:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d94:	e00a      	b.n	8003dac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d9c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d9e:	e005      	b.n	8003dac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003da8:	e000      	b.n	8003dac <HAL_CAN_IRQHandler+0x336>
            break;
 8003daa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	699a      	ldr	r2, [r3, #24]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003dba:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2204      	movs	r2, #4
 8003dc2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d008      	beq.n	8003ddc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f870 	bl	8003ebc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003ddc:	bf00      	nop
 8003dde:	3728      	adds	r7, #40	; 0x28
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bc80      	pop	{r7}
 8003df4:	4770      	bx	lr

08003df6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003df6:	b480      	push	{r7}
 8003df8:	b083      	sub	sp, #12
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bc80      	pop	{r7}
 8003e06:	4770      	bx	lr

08003e08 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr

08003e1a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr

08003e2c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr

08003e62 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr

08003e86 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr

08003e98 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr

08003ebc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bc80      	pop	{r7}
 8003ecc:	4770      	bx	lr
	...

08003ed0 <__NVIC_SetPriorityGrouping>:
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	; (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003eec:	4013      	ands	r3, r2
 8003eee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ef8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f02:	4a04      	ldr	r2, [pc, #16]	; (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	60d3      	str	r3, [r2, #12]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <__NVIC_GetPriorityGrouping>:
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f1c:	4b04      	ldr	r3, [pc, #16]	; (8003f30 <__NVIC_GetPriorityGrouping+0x18>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	0a1b      	lsrs	r3, r3, #8
 8003f22:	f003 0307 	and.w	r3, r3, #7
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bc80      	pop	{r7}
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <__NVIC_EnableIRQ>:
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	db0b      	blt.n	8003f5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f46:	79fb      	ldrb	r3, [r7, #7]
 8003f48:	f003 021f 	and.w	r2, r3, #31
 8003f4c:	4906      	ldr	r1, [pc, #24]	; (8003f68 <__NVIC_EnableIRQ+0x34>)
 8003f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f52:	095b      	lsrs	r3, r3, #5
 8003f54:	2001      	movs	r0, #1
 8003f56:	fa00 f202 	lsl.w	r2, r0, r2
 8003f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bc80      	pop	{r7}
 8003f66:	4770      	bx	lr
 8003f68:	e000e100 	.word	0xe000e100

08003f6c <__NVIC_SetPriority>:
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	6039      	str	r1, [r7, #0]
 8003f76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	db0a      	blt.n	8003f96 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	490c      	ldr	r1, [pc, #48]	; (8003fb8 <__NVIC_SetPriority+0x4c>)
 8003f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8a:	0112      	lsls	r2, r2, #4
 8003f8c:	b2d2      	uxtb	r2, r2
 8003f8e:	440b      	add	r3, r1
 8003f90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003f94:	e00a      	b.n	8003fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	4908      	ldr	r1, [pc, #32]	; (8003fbc <__NVIC_SetPriority+0x50>)
 8003f9c:	79fb      	ldrb	r3, [r7, #7]
 8003f9e:	f003 030f 	and.w	r3, r3, #15
 8003fa2:	3b04      	subs	r3, #4
 8003fa4:	0112      	lsls	r2, r2, #4
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	440b      	add	r3, r1
 8003faa:	761a      	strb	r2, [r3, #24]
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bc80      	pop	{r7}
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	e000e100 	.word	0xe000e100
 8003fbc:	e000ed00 	.word	0xe000ed00

08003fc0 <NVIC_EncodePriority>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b089      	sub	sp, #36	; 0x24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f1c3 0307 	rsb	r3, r3, #7
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	bf28      	it	cs
 8003fde:	2304      	movcs	r3, #4
 8003fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	2b06      	cmp	r3, #6
 8003fe8:	d902      	bls.n	8003ff0 <NVIC_EncodePriority+0x30>
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	3b03      	subs	r3, #3
 8003fee:	e000      	b.n	8003ff2 <NVIC_EncodePriority+0x32>
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	43da      	mvns	r2, r3
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	401a      	ands	r2, r3
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004008:	f04f 31ff 	mov.w	r1, #4294967295
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	fa01 f303 	lsl.w	r3, r1, r3
 8004012:	43d9      	mvns	r1, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004018:	4313      	orrs	r3, r2
}
 800401a:	4618      	mov	r0, r3
 800401c:	3724      	adds	r7, #36	; 0x24
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr

08004024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	3b01      	subs	r3, #1
 8004030:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004034:	d301      	bcc.n	800403a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004036:	2301      	movs	r3, #1
 8004038:	e00f      	b.n	800405a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800403a:	4a0a      	ldr	r2, [pc, #40]	; (8004064 <SysTick_Config+0x40>)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3b01      	subs	r3, #1
 8004040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004042:	210f      	movs	r1, #15
 8004044:	f04f 30ff 	mov.w	r0, #4294967295
 8004048:	f7ff ff90 	bl	8003f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800404c:	4b05      	ldr	r3, [pc, #20]	; (8004064 <SysTick_Config+0x40>)
 800404e:	2200      	movs	r2, #0
 8004050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004052:	4b04      	ldr	r3, [pc, #16]	; (8004064 <SysTick_Config+0x40>)
 8004054:	2207      	movs	r2, #7
 8004056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	e000e010 	.word	0xe000e010

08004068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7ff ff2d 	bl	8003ed0 <__NVIC_SetPriorityGrouping>
}
 8004076:	bf00      	nop
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800407e:	b580      	push	{r7, lr}
 8004080:	b086      	sub	sp, #24
 8004082:	af00      	add	r7, sp, #0
 8004084:	4603      	mov	r3, r0
 8004086:	60b9      	str	r1, [r7, #8]
 8004088:	607a      	str	r2, [r7, #4]
 800408a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004090:	f7ff ff42 	bl	8003f18 <__NVIC_GetPriorityGrouping>
 8004094:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	68b9      	ldr	r1, [r7, #8]
 800409a:	6978      	ldr	r0, [r7, #20]
 800409c:	f7ff ff90 	bl	8003fc0 <NVIC_EncodePriority>
 80040a0:	4602      	mov	r2, r0
 80040a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040a6:	4611      	mov	r1, r2
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff ff5f 	bl	8003f6c <__NVIC_SetPriority>
}
 80040ae:	bf00      	nop
 80040b0:	3718      	adds	r7, #24
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b082      	sub	sp, #8
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	4603      	mov	r3, r0
 80040be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff ff35 	bl	8003f34 <__NVIC_EnableIRQ>
}
 80040ca:	bf00      	nop
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b082      	sub	sp, #8
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff ffa2 	bl	8004024 <SysTick_Config>
 80040e0:	4603      	mov	r3, r0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040f8:	f7fe fbb4 	bl	8002864 <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e099      	b.n	800423c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0201 	bic.w	r2, r2, #1
 8004126:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004128:	e00f      	b.n	800414a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800412a:	f7fe fb9b 	bl	8002864 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	2b05      	cmp	r3, #5
 8004136:	d908      	bls.n	800414a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2203      	movs	r2, #3
 8004142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e078      	b.n	800423c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1e8      	bne.n	800412a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	4b38      	ldr	r3, [pc, #224]	; (8004244 <HAL_DMA_Init+0x158>)
 8004164:	4013      	ands	r3, r2
 8004166:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004176:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004182:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800418e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	4313      	orrs	r3, r2
 800419a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d107      	bne.n	80041b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ac:	4313      	orrs	r3, r2
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f023 0307 	bic.w	r3, r3, #7
 80041ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d117      	bne.n	800420e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00e      	beq.n	800420e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 fbdd 	bl	80049b0 <DMA_CheckFifoParam>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2240      	movs	r2, #64	; 0x40
 8004200:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800420a:	2301      	movs	r3, #1
 800420c:	e016      	b.n	800423c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fb96 	bl	8004948 <DMA_CalcBaseAndBitshift>
 800421c:	4603      	mov	r3, r0
 800421e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004224:	223f      	movs	r2, #63	; 0x3f
 8004226:	409a      	lsls	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	f010803f 	.word	0xf010803f

08004248 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004256:	2300      	movs	r3, #0
 8004258:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004266:	2b01      	cmp	r3, #1
 8004268:	d101      	bne.n	800426e <HAL_DMA_Start_IT+0x26>
 800426a:	2302      	movs	r3, #2
 800426c:	e040      	b.n	80042f0 <HAL_DMA_Start_IT+0xa8>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b01      	cmp	r3, #1
 8004280:	d12f      	bne.n	80042e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2202      	movs	r2, #2
 8004286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	68b9      	ldr	r1, [r7, #8]
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f000 fb28 	bl	80048ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a0:	223f      	movs	r2, #63	; 0x3f
 80042a2:	409a      	lsls	r2, r3
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f042 0216 	orr.w	r2, r2, #22
 80042b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d007      	beq.n	80042d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0208 	orr.w	r2, r2, #8
 80042ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0201 	orr.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	e005      	b.n	80042ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042ea:	2302      	movs	r3, #2
 80042ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3718      	adds	r7, #24
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004304:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004306:	f7fe faad 	bl	8002864 <HAL_GetTick>
 800430a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d008      	beq.n	800432a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2280      	movs	r2, #128	; 0x80
 800431c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e052      	b.n	80043d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0216 	bic.w	r2, r2, #22
 8004338:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	695a      	ldr	r2, [r3, #20]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004348:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	2b00      	cmp	r3, #0
 8004350:	d103      	bne.n	800435a <HAL_DMA_Abort+0x62>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0208 	bic.w	r2, r2, #8
 8004368:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 0201 	bic.w	r2, r2, #1
 8004378:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800437a:	e013      	b.n	80043a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800437c:	f7fe fa72 	bl	8002864 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b05      	cmp	r3, #5
 8004388:	d90c      	bls.n	80043a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2203      	movs	r2, #3
 800439c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e015      	b.n	80043d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e4      	bne.n	800437c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b6:	223f      	movs	r2, #63	; 0x3f
 80043b8:	409a      	lsls	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d004      	beq.n	80043f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2280      	movs	r2, #128	; 0x80
 80043f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e00c      	b.n	8004410 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2205      	movs	r2, #5
 80043fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0201 	bic.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr

0800441a <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b08a      	sub	sp, #40	; 0x28
 800441e:	af00      	add	r7, sp, #0
 8004420:	60f8      	str	r0, [r7, #12]
 8004422:	460b      	mov	r3, r1
 8004424:	607a      	str	r2, [r7, #4]
 8004426:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8004428:	2300      	movs	r3, #0
 800442a:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 800442c:	f7fe fa1a 	bl	8002864 <HAL_GetTick>
 8004430:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d008      	beq.n	8004450 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2280      	movs	r2, #128	; 0x80
 8004442:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e0bf      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800445a:	2b00      	cmp	r3, #0
 800445c:	d005      	beq.n	800446a <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004464:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e0b2      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800446a:	7afb      	ldrb	r3, [r7, #11]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d106      	bne.n	800447e <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004474:	2220      	movs	r2, #32
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	627b      	str	r3, [r7, #36]	; 0x24
 800447c:	e005      	b.n	800448a <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004482:	2210      	movs	r2, #16
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800448e:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8004496:	e05a      	b.n	800454e <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449e:	d017      	beq.n	80044d0 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d007      	beq.n	80044b6 <HAL_DMA_PollForTransfer+0x9c>
 80044a6:	f7fe f9dd 	bl	8002864 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d20c      	bcs.n	80044d0 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e07f      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044da:	2208      	movs	r2, #8
 80044dc:	409a      	lsls	r2, r3
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	4013      	ands	r3, r2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00b      	beq.n	80044fe <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ea:	f043 0201 	orr.w	r2, r3, #1
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044f6:	2208      	movs	r2, #8
 80044f8:	409a      	lsls	r2, r3
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004502:	2201      	movs	r2, #1
 8004504:	409a      	lsls	r2, r3
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00b      	beq.n	8004526 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004512:	f043 0202 	orr.w	r2, r3, #2
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451e:	2201      	movs	r2, #1
 8004520:	409a      	lsls	r2, r3
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800452a:	2204      	movs	r2, #4
 800452c:	409a      	lsls	r2, r3
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	4013      	ands	r3, r2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00b      	beq.n	800454e <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	f043 0204 	orr.w	r2, r3, #4
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004546:	2204      	movs	r2, #4
 8004548:	409a      	lsls	r2, r3
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800454e:	6a3a      	ldr	r2, [r7, #32]
 8004550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004552:	4013      	ands	r3, r2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d105      	bne.n	8004564 <HAL_DMA_PollForTransfer+0x14a>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d099      	beq.n	8004498 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004568:	2b00      	cmp	r3, #0
 800456a:	d018      	beq.n	800459e <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d012      	beq.n	800459e <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f7ff febd 	bl	80042f8 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004582:	2230      	movs	r2, #48	; 0x30
 8004584:	409a      	lsls	r2, r3
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e018      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800459e:	7afb      	ldrb	r3, [r7, #11]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10e      	bne.n	80045c2 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a8:	2230      	movs	r2, #48	; 0x30
 80045aa:	409a      	lsls	r2, r3
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80045c0:	e005      	b.n	80045ce <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c6:	2210      	movs	r2, #16
 80045c8:	409a      	lsls	r2, r3
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 80045ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3728      	adds	r7, #40	; 0x28
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045e4:	4b92      	ldr	r3, [pc, #584]	; (8004830 <HAL_DMA_IRQHandler+0x258>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a92      	ldr	r2, [pc, #584]	; (8004834 <HAL_DMA_IRQHandler+0x25c>)
 80045ea:	fba2 2303 	umull	r2, r3, r2, r3
 80045ee:	0a9b      	lsrs	r3, r3, #10
 80045f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004602:	2208      	movs	r2, #8
 8004604:	409a      	lsls	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4013      	ands	r3, r2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d01a      	beq.n	8004644 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0304 	and.w	r3, r3, #4
 8004618:	2b00      	cmp	r3, #0
 800461a:	d013      	beq.n	8004644 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0204 	bic.w	r2, r2, #4
 800462a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004630:	2208      	movs	r2, #8
 8004632:	409a      	lsls	r2, r3
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463c:	f043 0201 	orr.w	r2, r3, #1
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004648:	2201      	movs	r2, #1
 800464a:	409a      	lsls	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4013      	ands	r3, r2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d012      	beq.n	800467a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00b      	beq.n	800467a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004666:	2201      	movs	r2, #1
 8004668:	409a      	lsls	r2, r3
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004672:	f043 0202 	orr.w	r2, r3, #2
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800467e:	2204      	movs	r2, #4
 8004680:	409a      	lsls	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4013      	ands	r3, r2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d012      	beq.n	80046b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00b      	beq.n	80046b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800469c:	2204      	movs	r2, #4
 800469e:	409a      	lsls	r2, r3
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a8:	f043 0204 	orr.w	r2, r3, #4
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b4:	2210      	movs	r2, #16
 80046b6:	409a      	lsls	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	4013      	ands	r3, r2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d043      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d03c      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d2:	2210      	movs	r2, #16
 80046d4:	409a      	lsls	r2, r3
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d018      	beq.n	800471a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d108      	bne.n	8004708 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d024      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	4798      	blx	r3
 8004706:	e01f      	b.n	8004748 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800470c:	2b00      	cmp	r3, #0
 800470e:	d01b      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
 8004718:	e016      	b.n	8004748 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d107      	bne.n	8004738 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0208 	bic.w	r2, r2, #8
 8004736:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800474c:	2220      	movs	r2, #32
 800474e:	409a      	lsls	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4013      	ands	r3, r2
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 808e 	beq.w	8004876 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0310 	and.w	r3, r3, #16
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 8086 	beq.w	8004876 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800476e:	2220      	movs	r2, #32
 8004770:	409a      	lsls	r2, r3
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b05      	cmp	r3, #5
 8004780:	d136      	bne.n	80047f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0216 	bic.w	r2, r2, #22
 8004790:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d103      	bne.n	80047b2 <HAL_DMA_IRQHandler+0x1da>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d007      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 0208 	bic.w	r2, r2, #8
 80047c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c6:	223f      	movs	r2, #63	; 0x3f
 80047c8:	409a      	lsls	r2, r3
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d07d      	beq.n	80048e2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	4798      	blx	r3
        }
        return;
 80047ee:	e078      	b.n	80048e2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d01c      	beq.n	8004838 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d108      	bne.n	800481e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004810:	2b00      	cmp	r3, #0
 8004812:	d030      	beq.n	8004876 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	4798      	blx	r3
 800481c:	e02b      	b.n	8004876 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004822:	2b00      	cmp	r3, #0
 8004824:	d027      	beq.n	8004876 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	4798      	blx	r3
 800482e:	e022      	b.n	8004876 <HAL_DMA_IRQHandler+0x29e>
 8004830:	20000004 	.word	0x20000004
 8004834:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10f      	bne.n	8004866 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0210 	bic.w	r2, r2, #16
 8004854:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800487a:	2b00      	cmp	r3, #0
 800487c:	d032      	beq.n	80048e4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d022      	beq.n	80048d0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2205      	movs	r2, #5
 800488e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0201 	bic.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	3301      	adds	r3, #1
 80048a6:	60bb      	str	r3, [r7, #8]
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d307      	bcc.n	80048be <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d1f2      	bne.n	80048a2 <HAL_DMA_IRQHandler+0x2ca>
 80048bc:	e000      	b.n	80048c0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80048be:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d005      	beq.n	80048e4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	4798      	blx	r3
 80048e0:	e000      	b.n	80048e4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80048e2:	bf00      	nop
    }
  }
}
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop

080048ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
 80048f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004908:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b40      	cmp	r3, #64	; 0x40
 8004918:	d108      	bne.n	800492c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800492a:	e007      	b.n	800493c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	60da      	str	r2, [r3, #12]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr
	...

08004948 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	b2db      	uxtb	r3, r3
 8004956:	3b10      	subs	r3, #16
 8004958:	4a13      	ldr	r2, [pc, #76]	; (80049a8 <DMA_CalcBaseAndBitshift+0x60>)
 800495a:	fba2 2303 	umull	r2, r3, r2, r3
 800495e:	091b      	lsrs	r3, r3, #4
 8004960:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004962:	4a12      	ldr	r2, [pc, #72]	; (80049ac <DMA_CalcBaseAndBitshift+0x64>)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4413      	add	r3, r2
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	461a      	mov	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2b03      	cmp	r3, #3
 8004974:	d909      	bls.n	800498a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800497e:	f023 0303 	bic.w	r3, r3, #3
 8004982:	1d1a      	adds	r2, r3, #4
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	659a      	str	r2, [r3, #88]	; 0x58
 8004988:	e007      	b.n	800499a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004992:	f023 0303 	bic.w	r3, r3, #3
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3714      	adds	r7, #20
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr
 80049a8:	aaaaaaab 	.word	0xaaaaaaab
 80049ac:	08011474 	.word	0x08011474

080049b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049b8:	2300      	movs	r3, #0
 80049ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d11f      	bne.n	8004a0a <DMA_CheckFifoParam+0x5a>
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d856      	bhi.n	8004a7e <DMA_CheckFifoParam+0xce>
 80049d0:	a201      	add	r2, pc, #4	; (adr r2, 80049d8 <DMA_CheckFifoParam+0x28>)
 80049d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d6:	bf00      	nop
 80049d8:	080049e9 	.word	0x080049e9
 80049dc:	080049fb 	.word	0x080049fb
 80049e0:	080049e9 	.word	0x080049e9
 80049e4:	08004a7f 	.word	0x08004a7f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d046      	beq.n	8004a82 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049f8:	e043      	b.n	8004a82 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a02:	d140      	bne.n	8004a86 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a08:	e03d      	b.n	8004a86 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a12:	d121      	bne.n	8004a58 <DMA_CheckFifoParam+0xa8>
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b03      	cmp	r3, #3
 8004a18:	d837      	bhi.n	8004a8a <DMA_CheckFifoParam+0xda>
 8004a1a:	a201      	add	r2, pc, #4	; (adr r2, 8004a20 <DMA_CheckFifoParam+0x70>)
 8004a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a20:	08004a31 	.word	0x08004a31
 8004a24:	08004a37 	.word	0x08004a37
 8004a28:	08004a31 	.word	0x08004a31
 8004a2c:	08004a49 	.word	0x08004a49
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73fb      	strb	r3, [r7, #15]
      break;
 8004a34:	e030      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d025      	beq.n	8004a8e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a46:	e022      	b.n	8004a8e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a50:	d11f      	bne.n	8004a92 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a56:	e01c      	b.n	8004a92 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d903      	bls.n	8004a66 <DMA_CheckFifoParam+0xb6>
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2b03      	cmp	r3, #3
 8004a62:	d003      	beq.n	8004a6c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a64:	e018      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	73fb      	strb	r3, [r7, #15]
      break;
 8004a6a:	e015      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00e      	beq.n	8004a96 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a7c:	e00b      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      break;
 8004a7e:	bf00      	nop
 8004a80:	e00a      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      break;
 8004a82:	bf00      	nop
 8004a84:	e008      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      break;
 8004a86:	bf00      	nop
 8004a88:	e006      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      break;
 8004a8a:	bf00      	nop
 8004a8c:	e004      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      break;
 8004a8e:	bf00      	nop
 8004a90:	e002      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      break;   
 8004a92:	bf00      	nop
 8004a94:	e000      	b.n	8004a98 <DMA_CheckFifoParam+0xe8>
      break;
 8004a96:	bf00      	nop
    }
  } 
  
  return status; 
 8004a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr

08004aa4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004ab6:	4b23      	ldr	r3, [pc, #140]	; (8004b44 <HAL_FLASH_Program+0xa0>)
 8004ab8:	7e1b      	ldrb	r3, [r3, #24]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d101      	bne.n	8004ac2 <HAL_FLASH_Program+0x1e>
 8004abe:	2302      	movs	r3, #2
 8004ac0:	e03b      	b.n	8004b3a <HAL_FLASH_Program+0x96>
 8004ac2:	4b20      	ldr	r3, [pc, #128]	; (8004b44 <HAL_FLASH_Program+0xa0>)
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ac8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004acc:	f000 f87a 	bl	8004bc4 <FLASH_WaitForLastOperation>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004ad4:	7dfb      	ldrb	r3, [r7, #23]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d12b      	bne.n	8004b32 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d105      	bne.n	8004aec <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004ae0:	783b      	ldrb	r3, [r7, #0]
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	68b8      	ldr	r0, [r7, #8]
 8004ae6:	f000 f923 	bl	8004d30 <FLASH_Program_Byte>
 8004aea:	e016      	b.n	8004b1a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d105      	bne.n	8004afe <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004af2:	883b      	ldrh	r3, [r7, #0]
 8004af4:	4619      	mov	r1, r3
 8004af6:	68b8      	ldr	r0, [r7, #8]
 8004af8:	f000 f8f8 	bl	8004cec <FLASH_Program_HalfWord>
 8004afc:	e00d      	b.n	8004b1a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d105      	bne.n	8004b10 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	4619      	mov	r1, r3
 8004b08:	68b8      	ldr	r0, [r7, #8]
 8004b0a:	f000 f8cd 	bl	8004ca8 <FLASH_Program_Word>
 8004b0e:	e004      	b.n	8004b1a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004b10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b14:	68b8      	ldr	r0, [r7, #8]
 8004b16:	f000 f895 	bl	8004c44 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004b1a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004b1e:	f000 f851 	bl	8004bc4 <FLASH_WaitForLastOperation>
 8004b22:	4603      	mov	r3, r0
 8004b24:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004b26:	4b08      	ldr	r3, [pc, #32]	; (8004b48 <HAL_FLASH_Program+0xa4>)
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	4a07      	ldr	r2, [pc, #28]	; (8004b48 <HAL_FLASH_Program+0xa4>)
 8004b2c:	f023 0301 	bic.w	r3, r3, #1
 8004b30:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004b32:	4b04      	ldr	r3, [pc, #16]	; (8004b44 <HAL_FLASH_Program+0xa0>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004b38:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3718      	adds	r7, #24
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000f68 	.word	0x20000f68
 8004b48:	40023c00 	.word	0x40023c00

08004b4c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <HAL_FLASH_Unlock+0x38>)
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	da0b      	bge.n	8004b76 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004b5e:	4b09      	ldr	r3, [pc, #36]	; (8004b84 <HAL_FLASH_Unlock+0x38>)
 8004b60:	4a09      	ldr	r2, [pc, #36]	; (8004b88 <HAL_FLASH_Unlock+0x3c>)
 8004b62:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004b64:	4b07      	ldr	r3, [pc, #28]	; (8004b84 <HAL_FLASH_Unlock+0x38>)
 8004b66:	4a09      	ldr	r2, [pc, #36]	; (8004b8c <HAL_FLASH_Unlock+0x40>)
 8004b68:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b6a:	4b06      	ldr	r3, [pc, #24]	; (8004b84 <HAL_FLASH_Unlock+0x38>)
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	da01      	bge.n	8004b76 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004b76:	79fb      	ldrb	r3, [r7, #7]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40023c00 	.word	0x40023c00
 8004b88:	45670123 	.word	0x45670123
 8004b8c:	cdef89ab 	.word	0xcdef89ab

08004b90 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004b94:	4b05      	ldr	r3, [pc, #20]	; (8004bac <HAL_FLASH_Lock+0x1c>)
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	4a04      	ldr	r2, [pc, #16]	; (8004bac <HAL_FLASH_Lock+0x1c>)
 8004b9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b9e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	40023c00 	.word	0x40023c00

08004bb0 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8004bb4:	4b02      	ldr	r3, [pc, #8]	; (8004bc0 <HAL_FLASH_GetError+0x10>)
 8004bb6:	69db      	ldr	r3, [r3, #28]
}  
 8004bb8:	4618      	mov	r0, r3
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr
 8004bc0:	20000f68 	.word	0x20000f68

08004bc4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004bd0:	4b1a      	ldr	r3, [pc, #104]	; (8004c3c <FLASH_WaitForLastOperation+0x78>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004bd6:	f7fd fe45 	bl	8002864 <HAL_GetTick>
 8004bda:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004bdc:	e010      	b.n	8004c00 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be4:	d00c      	beq.n	8004c00 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d007      	beq.n	8004bfc <FLASH_WaitForLastOperation+0x38>
 8004bec:	f7fd fe3a 	bl	8002864 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d201      	bcs.n	8004c00 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e019      	b.n	8004c34 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004c00:	4b0f      	ldr	r3, [pc, #60]	; (8004c40 <FLASH_WaitForLastOperation+0x7c>)
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1e8      	bne.n	8004bde <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004c0c:	4b0c      	ldr	r3, [pc, #48]	; (8004c40 <FLASH_WaitForLastOperation+0x7c>)
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d002      	beq.n	8004c1e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004c18:	4b09      	ldr	r3, [pc, #36]	; (8004c40 <FLASH_WaitForLastOperation+0x7c>)
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004c1e:	4b08      	ldr	r3, [pc, #32]	; (8004c40 <FLASH_WaitForLastOperation+0x7c>)
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d003      	beq.n	8004c32 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004c2a:	f000 f8a1 	bl	8004d70 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
  
}  
 8004c34:	4618      	mov	r0, r3
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	20000f68 	.word	0x20000f68
 8004c40:	40023c00 	.word	0x40023c00

08004c44 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c50:	4b14      	ldr	r3, [pc, #80]	; (8004ca4 <FLASH_Program_DoubleWord+0x60>)
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	4a13      	ldr	r2, [pc, #76]	; (8004ca4 <FLASH_Program_DoubleWord+0x60>)
 8004c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004c5c:	4b11      	ldr	r3, [pc, #68]	; (8004ca4 <FLASH_Program_DoubleWord+0x60>)
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	4a10      	ldr	r2, [pc, #64]	; (8004ca4 <FLASH_Program_DoubleWord+0x60>)
 8004c62:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004c66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c68:	4b0e      	ldr	r3, [pc, #56]	; (8004ca4 <FLASH_Program_DoubleWord+0x60>)
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	4a0d      	ldr	r2, [pc, #52]	; (8004ca4 <FLASH_Program_DoubleWord+0x60>)
 8004c6e:	f043 0301 	orr.w	r3, r3, #1
 8004c72:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	683a      	ldr	r2, [r7, #0]
 8004c78:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004c7a:	f3bf 8f6f 	isb	sy
}
 8004c7e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004c80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c84:	f04f 0200 	mov.w	r2, #0
 8004c88:	f04f 0300 	mov.w	r3, #0
 8004c8c:	000a      	movs	r2, r1
 8004c8e:	2300      	movs	r3, #0
 8004c90:	68f9      	ldr	r1, [r7, #12]
 8004c92:	3104      	adds	r1, #4
 8004c94:	4613      	mov	r3, r2
 8004c96:	600b      	str	r3, [r1, #0]
}
 8004c98:	bf00      	nop
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	40023c00 	.word	0x40023c00

08004ca8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cb2:	4b0d      	ldr	r3, [pc, #52]	; (8004ce8 <FLASH_Program_Word+0x40>)
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	4a0c      	ldr	r2, [pc, #48]	; (8004ce8 <FLASH_Program_Word+0x40>)
 8004cb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cbc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <FLASH_Program_Word+0x40>)
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	4a09      	ldr	r2, [pc, #36]	; (8004ce8 <FLASH_Program_Word+0x40>)
 8004cc4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cc8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004cca:	4b07      	ldr	r3, [pc, #28]	; (8004ce8 <FLASH_Program_Word+0x40>)
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	4a06      	ldr	r2, [pc, #24]	; (8004ce8 <FLASH_Program_Word+0x40>)
 8004cd0:	f043 0301 	orr.w	r3, r3, #1
 8004cd4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	683a      	ldr	r2, [r7, #0]
 8004cda:	601a      	str	r2, [r3, #0]
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bc80      	pop	{r7}
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	40023c00 	.word	0x40023c00

08004cec <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cf8:	4b0c      	ldr	r3, [pc, #48]	; (8004d2c <FLASH_Program_HalfWord+0x40>)
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	4a0b      	ldr	r2, [pc, #44]	; (8004d2c <FLASH_Program_HalfWord+0x40>)
 8004cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004d04:	4b09      	ldr	r3, [pc, #36]	; (8004d2c <FLASH_Program_HalfWord+0x40>)
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	4a08      	ldr	r2, [pc, #32]	; (8004d2c <FLASH_Program_HalfWord+0x40>)
 8004d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004d10:	4b06      	ldr	r3, [pc, #24]	; (8004d2c <FLASH_Program_HalfWord+0x40>)
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	4a05      	ldr	r2, [pc, #20]	; (8004d2c <FLASH_Program_HalfWord+0x40>)
 8004d16:	f043 0301 	orr.w	r3, r3, #1
 8004d1a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	887a      	ldrh	r2, [r7, #2]
 8004d20:	801a      	strh	r2, [r3, #0]
}
 8004d22:	bf00      	nop
 8004d24:	370c      	adds	r7, #12
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bc80      	pop	{r7}
 8004d2a:	4770      	bx	lr
 8004d2c:	40023c00 	.word	0x40023c00

08004d30 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	460b      	mov	r3, r1
 8004d3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004d3c:	4b0b      	ldr	r3, [pc, #44]	; (8004d6c <FLASH_Program_Byte+0x3c>)
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	4a0a      	ldr	r2, [pc, #40]	; (8004d6c <FLASH_Program_Byte+0x3c>)
 8004d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004d48:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <FLASH_Program_Byte+0x3c>)
 8004d4a:	4a08      	ldr	r2, [pc, #32]	; (8004d6c <FLASH_Program_Byte+0x3c>)
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004d50:	4b06      	ldr	r3, [pc, #24]	; (8004d6c <FLASH_Program_Byte+0x3c>)
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	4a05      	ldr	r2, [pc, #20]	; (8004d6c <FLASH_Program_Byte+0x3c>)
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	78fa      	ldrb	r2, [r7, #3]
 8004d60:	701a      	strb	r2, [r3, #0]
}
 8004d62:	bf00      	nop
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr
 8004d6c:	40023c00 	.word	0x40023c00

08004d70 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004d74:	4b27      	ldr	r3, [pc, #156]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	f003 0310 	and.w	r3, r3, #16
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d008      	beq.n	8004d92 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004d80:	4b25      	ldr	r3, [pc, #148]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004d82:	69db      	ldr	r3, [r3, #28]
 8004d84:	f043 0308 	orr.w	r3, r3, #8
 8004d88:	4a23      	ldr	r2, [pc, #140]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004d8a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004d8c:	4b21      	ldr	r3, [pc, #132]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004d8e:	2210      	movs	r2, #16
 8004d90:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004d92:	4b20      	ldr	r3, [pc, #128]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f003 0320 	and.w	r3, r3, #32
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d008      	beq.n	8004db0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004d9e:	4b1e      	ldr	r3, [pc, #120]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004da0:	69db      	ldr	r3, [r3, #28]
 8004da2:	f043 0304 	orr.w	r3, r3, #4
 8004da6:	4a1c      	ldr	r2, [pc, #112]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004da8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004daa:	4b1a      	ldr	r3, [pc, #104]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004dac:	2220      	movs	r2, #32
 8004dae:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004db0:	4b18      	ldr	r3, [pc, #96]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d008      	beq.n	8004dce <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004dbc:	4b16      	ldr	r3, [pc, #88]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	f043 0302 	orr.w	r3, r3, #2
 8004dc4:	4a14      	ldr	r2, [pc, #80]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004dc6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004dc8:	4b12      	ldr	r3, [pc, #72]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004dca:	2240      	movs	r2, #64	; 0x40
 8004dcc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004dce:	4b11      	ldr	r3, [pc, #68]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d008      	beq.n	8004dec <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004dda:	4b0f      	ldr	r3, [pc, #60]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	f043 0301 	orr.w	r3, r3, #1
 8004de2:	4a0d      	ldr	r2, [pc, #52]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004de4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004de6:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004de8:	2280      	movs	r2, #128	; 0x80
 8004dea:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004dec:	4b09      	ldr	r3, [pc, #36]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d008      	beq.n	8004e0a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004df8:	4b07      	ldr	r3, [pc, #28]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004dfa:	69db      	ldr	r3, [r3, #28]
 8004dfc:	f043 0310 	orr.w	r3, r3, #16
 8004e00:	4a05      	ldr	r2, [pc, #20]	; (8004e18 <FLASH_SetErrorCode+0xa8>)
 8004e02:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004e04:	4b03      	ldr	r3, [pc, #12]	; (8004e14 <FLASH_SetErrorCode+0xa4>)
 8004e06:	2202      	movs	r2, #2
 8004e08:	60da      	str	r2, [r3, #12]
  }
}
 8004e0a:	bf00      	nop
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bc80      	pop	{r7}
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40023c00 	.word	0x40023c00
 8004e18:	20000f68 	.word	0x20000f68

08004e1c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004e2e:	4b31      	ldr	r3, [pc, #196]	; (8004ef4 <HAL_FLASHEx_Erase+0xd8>)
 8004e30:	7e1b      	ldrb	r3, [r3, #24]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d101      	bne.n	8004e3a <HAL_FLASHEx_Erase+0x1e>
 8004e36:	2302      	movs	r3, #2
 8004e38:	e058      	b.n	8004eec <HAL_FLASHEx_Erase+0xd0>
 8004e3a:	4b2e      	ldr	r3, [pc, #184]	; (8004ef4 <HAL_FLASHEx_Erase+0xd8>)
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e40:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e44:	f7ff febe 	bl	8004bc4 <FLASH_WaitForLastOperation>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004e4c:	7bfb      	ldrb	r3, [r7, #15]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d148      	bne.n	8004ee4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	f04f 32ff 	mov.w	r2, #4294967295
 8004e58:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d115      	bne.n	8004e8e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	4610      	mov	r0, r2
 8004e70:	f000 f8da 	bl	8005028 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e78:	f7ff fea4 	bl	8004bc4 <FLASH_WaitForLastOperation>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004e80:	4b1d      	ldr	r3, [pc, #116]	; (8004ef8 <HAL_FLASHEx_Erase+0xdc>)
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	4a1c      	ldr	r2, [pc, #112]	; (8004ef8 <HAL_FLASHEx_Erase+0xdc>)
 8004e86:	f023 0304 	bic.w	r3, r3, #4
 8004e8a:	6113      	str	r3, [r2, #16]
 8004e8c:	e028      	b.n	8004ee0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	60bb      	str	r3, [r7, #8]
 8004e94:	e01c      	b.n	8004ed0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	68b8      	ldr	r0, [r7, #8]
 8004ea0:	f000 f82c 	bl	8004efc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ea4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ea8:	f7ff fe8c 	bl	8004bc4 <FLASH_WaitForLastOperation>
 8004eac:	4603      	mov	r3, r0
 8004eae:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004eb0:	4b11      	ldr	r3, [pc, #68]	; (8004ef8 <HAL_FLASHEx_Erase+0xdc>)
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	4a10      	ldr	r2, [pc, #64]	; (8004ef8 <HAL_FLASHEx_Erase+0xdc>)
 8004eb6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004eba:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004ebc:	7bfb      	ldrb	r3, [r7, #15]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	601a      	str	r2, [r3, #0]
          break;
 8004ec8:	e00a      	b.n	8004ee0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	60bb      	str	r3, [r7, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68da      	ldr	r2, [r3, #12]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	4413      	add	r3, r2
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d3da      	bcc.n	8004e96 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004ee0:	f000 f85e 	bl	8004fa0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ee4:	4b03      	ldr	r3, [pc, #12]	; (8004ef4 <HAL_FLASHEx_Erase+0xd8>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	761a      	strb	r2, [r3, #24]

  return status;
 8004eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20000f68 	.word	0x20000f68
 8004ef8:	40023c00 	.word	0x40023c00

08004efc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b087      	sub	sp, #28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004f0c:	78fb      	ldrb	r3, [r7, #3]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d102      	bne.n	8004f18 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004f12:	2300      	movs	r3, #0
 8004f14:	617b      	str	r3, [r7, #20]
 8004f16:	e010      	b.n	8004f3a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d103      	bne.n	8004f26 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004f1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f22:	617b      	str	r3, [r7, #20]
 8004f24:	e009      	b.n	8004f3a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004f26:	78fb      	ldrb	r3, [r7, #3]
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d103      	bne.n	8004f34 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	e002      	b.n	8004f3a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004f34:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004f38:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004f3a:	4b18      	ldr	r3, [pc, #96]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	4a17      	ldr	r2, [pc, #92]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f44:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004f46:	4b15      	ldr	r3, [pc, #84]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f48:	691a      	ldr	r2, [r3, #16]
 8004f4a:	4914      	ldr	r1, [pc, #80]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004f52:	4b12      	ldr	r3, [pc, #72]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	4a11      	ldr	r2, [pc, #68]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f58:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004f5c:	6113      	str	r3, [r2, #16]
 8004f5e:	23f8      	movs	r3, #248	; 0xf8
 8004f60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	fa93 f3a3 	rbit	r3, r3
 8004f68:	60fb      	str	r3, [r7, #12]
  return result;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8004f6c:	fab3 f383 	clz	r3, r3
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	461a      	mov	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4093      	lsls	r3, r2
 8004f78:	f043 0202 	orr.w	r2, r3, #2
 8004f7c:	4b07      	ldr	r3, [pc, #28]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	4906      	ldr	r1, [pc, #24]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004f86:	4b05      	ldr	r3, [pc, #20]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	4a04      	ldr	r2, [pc, #16]	; (8004f9c <FLASH_Erase_Sector+0xa0>)
 8004f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f90:	6113      	str	r3, [r2, #16]
}
 8004f92:	bf00      	nop
 8004f94:	371c      	adds	r7, #28
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bc80      	pop	{r7}
 8004f9a:	4770      	bx	lr
 8004f9c:	40023c00 	.word	0x40023c00

08004fa0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004fa4:	4b1f      	ldr	r3, [pc, #124]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d017      	beq.n	8004fe0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004fb0:	4b1c      	ldr	r3, [pc, #112]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a1b      	ldr	r2, [pc, #108]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fb6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004fbc:	4b19      	ldr	r3, [pc, #100]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a18      	ldr	r2, [pc, #96]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004fc6:	6013      	str	r3, [r2, #0]
 8004fc8:	4b16      	ldr	r3, [pc, #88]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a15      	ldr	r2, [pc, #84]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fd2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004fd4:	4b13      	ldr	r3, [pc, #76]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a12      	ldr	r2, [pc, #72]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fde:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004fe0:	4b10      	ldr	r3, [pc, #64]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d017      	beq.n	800501c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004fec:	4b0d      	ldr	r3, [pc, #52]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a0c      	ldr	r2, [pc, #48]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004ff2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ff6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ff8:	4b0a      	ldr	r3, [pc, #40]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a09      	ldr	r2, [pc, #36]	; (8005024 <FLASH_FlushCaches+0x84>)
 8004ffe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005002:	6013      	str	r3, [r2, #0]
 8005004:	4b07      	ldr	r3, [pc, #28]	; (8005024 <FLASH_FlushCaches+0x84>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a06      	ldr	r2, [pc, #24]	; (8005024 <FLASH_FlushCaches+0x84>)
 800500a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800500e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005010:	4b04      	ldr	r3, [pc, #16]	; (8005024 <FLASH_FlushCaches+0x84>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a03      	ldr	r2, [pc, #12]	; (8005024 <FLASH_FlushCaches+0x84>)
 8005016:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800501a:	6013      	str	r3, [r2, #0]
  }
}
 800501c:	bf00      	nop
 800501e:	46bd      	mov	sp, r7
 8005020:	bc80      	pop	{r7}
 8005022:	4770      	bx	lr
 8005024:	40023c00 	.word	0x40023c00

08005028 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	4603      	mov	r3, r0
 8005030:	6039      	str	r1, [r7, #0]
 8005032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005034:	4b0c      	ldr	r3, [pc, #48]	; (8005068 <FLASH_MassErase+0x40>)
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	4a0b      	ldr	r2, [pc, #44]	; (8005068 <FLASH_MassErase+0x40>)
 800503a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800503e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005040:	4b09      	ldr	r3, [pc, #36]	; (8005068 <FLASH_MassErase+0x40>)
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	4a08      	ldr	r2, [pc, #32]	; (8005068 <FLASH_MassErase+0x40>)
 8005046:	f043 0304 	orr.w	r3, r3, #4
 800504a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800504c:	4b06      	ldr	r3, [pc, #24]	; (8005068 <FLASH_MassErase+0x40>)
 800504e:	691a      	ldr	r2, [r3, #16]
 8005050:	79fb      	ldrb	r3, [r7, #7]
 8005052:	021b      	lsls	r3, r3, #8
 8005054:	4313      	orrs	r3, r2
 8005056:	4a04      	ldr	r2, [pc, #16]	; (8005068 <FLASH_MassErase+0x40>)
 8005058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800505c:	6113      	str	r3, [r2, #16]
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr
 8005068:	40023c00 	.word	0x40023c00

0800506c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800506c:	b480      	push	{r7}
 800506e:	b087      	sub	sp, #28
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800507a:	e16f      	b.n	800535c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	2101      	movs	r1, #1
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	fa01 f303 	lsl.w	r3, r1, r3
 8005088:	4013      	ands	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 8161 	beq.w	8005356 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d00b      	beq.n	80050b4 <HAL_GPIO_Init+0x48>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d007      	beq.n	80050b4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80050a8:	2b11      	cmp	r3, #17
 80050aa:	d003      	beq.n	80050b4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	2b12      	cmp	r3, #18
 80050b2:	d130      	bne.n	8005116 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	2203      	movs	r2, #3
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4013      	ands	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	68da      	ldr	r2, [r3, #12]
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	4313      	orrs	r3, r2
 80050dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80050ea:	2201      	movs	r2, #1
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	fa02 f303 	lsl.w	r3, r2, r3
 80050f2:	43db      	mvns	r3, r3
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	4013      	ands	r3, r2
 80050f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	091b      	lsrs	r3, r3, #4
 8005100:	f003 0201 	and.w	r2, r3, #1
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	fa02 f303 	lsl.w	r3, r2, r3
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	4313      	orrs	r3, r2
 800510e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	005b      	lsls	r3, r3, #1
 8005120:	2203      	movs	r2, #3
 8005122:	fa02 f303 	lsl.w	r3, r2, r3
 8005126:	43db      	mvns	r3, r3
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	4013      	ands	r3, r2
 800512c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	689a      	ldr	r2, [r3, #8]
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	fa02 f303 	lsl.w	r3, r2, r3
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	4313      	orrs	r3, r2
 800513e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	2b02      	cmp	r3, #2
 800514c:	d003      	beq.n	8005156 <HAL_GPIO_Init+0xea>
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	2b12      	cmp	r3, #18
 8005154:	d123      	bne.n	800519e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	08da      	lsrs	r2, r3, #3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3208      	adds	r2, #8
 800515e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005162:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	f003 0307 	and.w	r3, r3, #7
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	220f      	movs	r2, #15
 800516e:	fa02 f303 	lsl.w	r3, r2, r3
 8005172:	43db      	mvns	r3, r3
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	4013      	ands	r3, r2
 8005178:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	691a      	ldr	r2, [r3, #16]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f003 0307 	and.w	r3, r3, #7
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	08da      	lsrs	r2, r3, #3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	3208      	adds	r2, #8
 8005198:	6939      	ldr	r1, [r7, #16]
 800519a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	2203      	movs	r2, #3
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	43db      	mvns	r3, r3
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4013      	ands	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f003 0203 	and.w	r2, r3, #3
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	005b      	lsls	r3, r3, #1
 80051c2:	fa02 f303 	lsl.w	r3, r2, r3
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 80bb 	beq.w	8005356 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051e0:	2300      	movs	r3, #0
 80051e2:	60bb      	str	r3, [r7, #8]
 80051e4:	4b64      	ldr	r3, [pc, #400]	; (8005378 <HAL_GPIO_Init+0x30c>)
 80051e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e8:	4a63      	ldr	r2, [pc, #396]	; (8005378 <HAL_GPIO_Init+0x30c>)
 80051ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051ee:	6453      	str	r3, [r2, #68]	; 0x44
 80051f0:	4b61      	ldr	r3, [pc, #388]	; (8005378 <HAL_GPIO_Init+0x30c>)
 80051f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051f8:	60bb      	str	r3, [r7, #8]
 80051fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80051fc:	4a5f      	ldr	r2, [pc, #380]	; (800537c <HAL_GPIO_Init+0x310>)
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	089b      	lsrs	r3, r3, #2
 8005202:	3302      	adds	r3, #2
 8005204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005208:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f003 0303 	and.w	r3, r3, #3
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	220f      	movs	r2, #15
 8005214:	fa02 f303 	lsl.w	r3, r2, r3
 8005218:	43db      	mvns	r3, r3
 800521a:	693a      	ldr	r2, [r7, #16]
 800521c:	4013      	ands	r3, r2
 800521e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a57      	ldr	r2, [pc, #348]	; (8005380 <HAL_GPIO_Init+0x314>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d031      	beq.n	800528c <HAL_GPIO_Init+0x220>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a56      	ldr	r2, [pc, #344]	; (8005384 <HAL_GPIO_Init+0x318>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d02b      	beq.n	8005288 <HAL_GPIO_Init+0x21c>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a55      	ldr	r2, [pc, #340]	; (8005388 <HAL_GPIO_Init+0x31c>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d025      	beq.n	8005284 <HAL_GPIO_Init+0x218>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a54      	ldr	r2, [pc, #336]	; (800538c <HAL_GPIO_Init+0x320>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d01f      	beq.n	8005280 <HAL_GPIO_Init+0x214>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a53      	ldr	r2, [pc, #332]	; (8005390 <HAL_GPIO_Init+0x324>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d019      	beq.n	800527c <HAL_GPIO_Init+0x210>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a52      	ldr	r2, [pc, #328]	; (8005394 <HAL_GPIO_Init+0x328>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d013      	beq.n	8005278 <HAL_GPIO_Init+0x20c>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a51      	ldr	r2, [pc, #324]	; (8005398 <HAL_GPIO_Init+0x32c>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d00d      	beq.n	8005274 <HAL_GPIO_Init+0x208>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a50      	ldr	r2, [pc, #320]	; (800539c <HAL_GPIO_Init+0x330>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d007      	beq.n	8005270 <HAL_GPIO_Init+0x204>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a4f      	ldr	r2, [pc, #316]	; (80053a0 <HAL_GPIO_Init+0x334>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d101      	bne.n	800526c <HAL_GPIO_Init+0x200>
 8005268:	2308      	movs	r3, #8
 800526a:	e010      	b.n	800528e <HAL_GPIO_Init+0x222>
 800526c:	2309      	movs	r3, #9
 800526e:	e00e      	b.n	800528e <HAL_GPIO_Init+0x222>
 8005270:	2307      	movs	r3, #7
 8005272:	e00c      	b.n	800528e <HAL_GPIO_Init+0x222>
 8005274:	2306      	movs	r3, #6
 8005276:	e00a      	b.n	800528e <HAL_GPIO_Init+0x222>
 8005278:	2305      	movs	r3, #5
 800527a:	e008      	b.n	800528e <HAL_GPIO_Init+0x222>
 800527c:	2304      	movs	r3, #4
 800527e:	e006      	b.n	800528e <HAL_GPIO_Init+0x222>
 8005280:	2303      	movs	r3, #3
 8005282:	e004      	b.n	800528e <HAL_GPIO_Init+0x222>
 8005284:	2302      	movs	r3, #2
 8005286:	e002      	b.n	800528e <HAL_GPIO_Init+0x222>
 8005288:	2301      	movs	r3, #1
 800528a:	e000      	b.n	800528e <HAL_GPIO_Init+0x222>
 800528c:	2300      	movs	r3, #0
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	f002 0203 	and.w	r2, r2, #3
 8005294:	0092      	lsls	r2, r2, #2
 8005296:	4093      	lsls	r3, r2
 8005298:	461a      	mov	r2, r3
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4313      	orrs	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80052a0:	4936      	ldr	r1, [pc, #216]	; (800537c <HAL_GPIO_Init+0x310>)
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	089b      	lsrs	r3, r3, #2
 80052a6:	3302      	adds	r3, #2
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052ae:	4b3d      	ldr	r3, [pc, #244]	; (80053a4 <HAL_GPIO_Init+0x338>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	43db      	mvns	r3, r3
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4013      	ands	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80052d2:	4a34      	ldr	r2, [pc, #208]	; (80053a4 <HAL_GPIO_Init+0x338>)
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80052d8:	4b32      	ldr	r3, [pc, #200]	; (80053a4 <HAL_GPIO_Init+0x338>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	43db      	mvns	r3, r3
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	4013      	ands	r3, r2
 80052e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d003      	beq.n	80052fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80052f4:	693a      	ldr	r2, [r7, #16]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80052fc:	4a29      	ldr	r2, [pc, #164]	; (80053a4 <HAL_GPIO_Init+0x338>)
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005302:	4b28      	ldr	r3, [pc, #160]	; (80053a4 <HAL_GPIO_Init+0x338>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	43db      	mvns	r3, r3
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4013      	ands	r3, r2
 8005310:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d003      	beq.n	8005326 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005326:	4a1f      	ldr	r2, [pc, #124]	; (80053a4 <HAL_GPIO_Init+0x338>)
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800532c:	4b1d      	ldr	r3, [pc, #116]	; (80053a4 <HAL_GPIO_Init+0x338>)
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	43db      	mvns	r3, r3
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	4013      	ands	r3, r2
 800533a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d003      	beq.n	8005350 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	4313      	orrs	r3, r2
 800534e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005350:	4a14      	ldr	r2, [pc, #80]	; (80053a4 <HAL_GPIO_Init+0x338>)
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	3301      	adds	r3, #1
 800535a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	fa22 f303 	lsr.w	r3, r2, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	f47f ae88 	bne.w	800507c <HAL_GPIO_Init+0x10>
  }
}
 800536c:	bf00      	nop
 800536e:	bf00      	nop
 8005370:	371c      	adds	r7, #28
 8005372:	46bd      	mov	sp, r7
 8005374:	bc80      	pop	{r7}
 8005376:	4770      	bx	lr
 8005378:	40023800 	.word	0x40023800
 800537c:	40013800 	.word	0x40013800
 8005380:	40020000 	.word	0x40020000
 8005384:	40020400 	.word	0x40020400
 8005388:	40020800 	.word	0x40020800
 800538c:	40020c00 	.word	0x40020c00
 8005390:	40021000 	.word	0x40021000
 8005394:	40021400 	.word	0x40021400
 8005398:	40021800 	.word	0x40021800
 800539c:	40021c00 	.word	0x40021c00
 80053a0:	40022000 	.word	0x40022000
 80053a4:	40013c00 	.word	0x40013c00

080053a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b085      	sub	sp, #20
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	460b      	mov	r3, r1
 80053b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691a      	ldr	r2, [r3, #16]
 80053b8:	887b      	ldrh	r3, [r7, #2]
 80053ba:	4013      	ands	r3, r2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d002      	beq.n	80053c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053c0:	2301      	movs	r3, #1
 80053c2:	73fb      	strb	r3, [r7, #15]
 80053c4:	e001      	b.n	80053ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053c6:	2300      	movs	r3, #0
 80053c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3714      	adds	r7, #20
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bc80      	pop	{r7}
 80053d4:	4770      	bx	lr

080053d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053d6:	b480      	push	{r7}
 80053d8:	b083      	sub	sp, #12
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
 80053de:	460b      	mov	r3, r1
 80053e0:	807b      	strh	r3, [r7, #2]
 80053e2:	4613      	mov	r3, r2
 80053e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80053e6:	787b      	ldrb	r3, [r7, #1]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d003      	beq.n	80053f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053ec:	887a      	ldrh	r2, [r7, #2]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80053f2:	e003      	b.n	80053fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80053f4:	887b      	ldrh	r3, [r7, #2]
 80053f6:	041a      	lsls	r2, r3, #16
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	619a      	str	r2, [r3, #24]
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	bc80      	pop	{r7}
 8005404:	4770      	bx	lr

08005406 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005406:	b480      	push	{r7}
 8005408:	b085      	sub	sp, #20
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
 800540e:	460b      	mov	r3, r1
 8005410:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005418:	887a      	ldrh	r2, [r7, #2]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	4013      	ands	r3, r2
 800541e:	041a      	lsls	r2, r3, #16
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	43d9      	mvns	r1, r3
 8005424:	887b      	ldrh	r3, [r7, #2]
 8005426:	400b      	ands	r3, r1
 8005428:	431a      	orrs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	619a      	str	r2, [r3, #24]
}
 800542e:	bf00      	nop
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	bc80      	pop	{r7}
 8005436:	4770      	bx	lr

08005438 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	4603      	mov	r3, r0
 8005440:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005442:	4b08      	ldr	r3, [pc, #32]	; (8005464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005444:	695a      	ldr	r2, [r3, #20]
 8005446:	88fb      	ldrh	r3, [r7, #6]
 8005448:	4013      	ands	r3, r2
 800544a:	2b00      	cmp	r3, #0
 800544c:	d006      	beq.n	800545c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800544e:	4a05      	ldr	r2, [pc, #20]	; (8005464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005450:	88fb      	ldrh	r3, [r7, #6]
 8005452:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005454:	88fb      	ldrh	r3, [r7, #6]
 8005456:	4618      	mov	r0, r3
 8005458:	f7fb fdc0 	bl	8000fdc <HAL_GPIO_EXTI_Callback>
  }
}
 800545c:	bf00      	nop
 800545e:	3708      	adds	r7, #8
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40013c00 	.word	0x40013c00

08005468 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800546a:	b08f      	sub	sp, #60	; 0x3c
 800546c:	af0a      	add	r7, sp, #40	; 0x28
 800546e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e10f      	b.n	800569a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d106      	bne.n	800549a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f008 fc8d 	bl	800ddb4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2203      	movs	r2, #3
 800549e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d102      	bne.n	80054b4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4618      	mov	r0, r3
 80054ba:	f005 f861 	bl	800a580 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	603b      	str	r3, [r7, #0]
 80054c4:	687e      	ldr	r6, [r7, #4]
 80054c6:	466d      	mov	r5, sp
 80054c8:	f106 0410 	add.w	r4, r6, #16
 80054cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80054d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80054dc:	1d33      	adds	r3, r6, #4
 80054de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054e0:	6838      	ldr	r0, [r7, #0]
 80054e2:	f004 ff43 	bl	800a36c <USB_CoreInit>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d005      	beq.n	80054f8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2202      	movs	r2, #2
 80054f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e0d0      	b.n	800569a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2100      	movs	r1, #0
 80054fe:	4618      	mov	r0, r3
 8005500:	f005 f84e 	bl	800a5a0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005504:	2300      	movs	r3, #0
 8005506:	73fb      	strb	r3, [r7, #15]
 8005508:	e04a      	b.n	80055a0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800550a:	7bfa      	ldrb	r2, [r7, #15]
 800550c:	6879      	ldr	r1, [r7, #4]
 800550e:	4613      	mov	r3, r2
 8005510:	00db      	lsls	r3, r3, #3
 8005512:	1a9b      	subs	r3, r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	440b      	add	r3, r1
 8005518:	333d      	adds	r3, #61	; 0x3d
 800551a:	2201      	movs	r2, #1
 800551c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800551e:	7bfa      	ldrb	r2, [r7, #15]
 8005520:	6879      	ldr	r1, [r7, #4]
 8005522:	4613      	mov	r3, r2
 8005524:	00db      	lsls	r3, r3, #3
 8005526:	1a9b      	subs	r3, r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	440b      	add	r3, r1
 800552c:	333c      	adds	r3, #60	; 0x3c
 800552e:	7bfa      	ldrb	r2, [r7, #15]
 8005530:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005532:	7bfa      	ldrb	r2, [r7, #15]
 8005534:	7bfb      	ldrb	r3, [r7, #15]
 8005536:	b298      	uxth	r0, r3
 8005538:	6879      	ldr	r1, [r7, #4]
 800553a:	4613      	mov	r3, r2
 800553c:	00db      	lsls	r3, r3, #3
 800553e:	1a9b      	subs	r3, r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	440b      	add	r3, r1
 8005544:	3342      	adds	r3, #66	; 0x42
 8005546:	4602      	mov	r2, r0
 8005548:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800554a:	7bfa      	ldrb	r2, [r7, #15]
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	4613      	mov	r3, r2
 8005550:	00db      	lsls	r3, r3, #3
 8005552:	1a9b      	subs	r3, r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	440b      	add	r3, r1
 8005558:	333f      	adds	r3, #63	; 0x3f
 800555a:	2200      	movs	r2, #0
 800555c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800555e:	7bfa      	ldrb	r2, [r7, #15]
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	00db      	lsls	r3, r3, #3
 8005566:	1a9b      	subs	r3, r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	440b      	add	r3, r1
 800556c:	3344      	adds	r3, #68	; 0x44
 800556e:	2200      	movs	r2, #0
 8005570:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005572:	7bfa      	ldrb	r2, [r7, #15]
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	4613      	mov	r3, r2
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	1a9b      	subs	r3, r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	440b      	add	r3, r1
 8005580:	3348      	adds	r3, #72	; 0x48
 8005582:	2200      	movs	r2, #0
 8005584:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005586:	7bfa      	ldrb	r2, [r7, #15]
 8005588:	6879      	ldr	r1, [r7, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	00db      	lsls	r3, r3, #3
 800558e:	1a9b      	subs	r3, r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	440b      	add	r3, r1
 8005594:	3350      	adds	r3, #80	; 0x50
 8005596:	2200      	movs	r2, #0
 8005598:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800559a:	7bfb      	ldrb	r3, [r7, #15]
 800559c:	3301      	adds	r3, #1
 800559e:	73fb      	strb	r3, [r7, #15]
 80055a0:	7bfa      	ldrb	r2, [r7, #15]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d3af      	bcc.n	800550a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055aa:	2300      	movs	r3, #0
 80055ac:	73fb      	strb	r3, [r7, #15]
 80055ae:	e044      	b.n	800563a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80055b0:	7bfa      	ldrb	r2, [r7, #15]
 80055b2:	6879      	ldr	r1, [r7, #4]
 80055b4:	4613      	mov	r3, r2
 80055b6:	00db      	lsls	r3, r3, #3
 80055b8:	1a9b      	subs	r3, r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	440b      	add	r3, r1
 80055be:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80055c2:	2200      	movs	r2, #0
 80055c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80055c6:	7bfa      	ldrb	r2, [r7, #15]
 80055c8:	6879      	ldr	r1, [r7, #4]
 80055ca:	4613      	mov	r3, r2
 80055cc:	00db      	lsls	r3, r3, #3
 80055ce:	1a9b      	subs	r3, r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	440b      	add	r3, r1
 80055d4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80055d8:	7bfa      	ldrb	r2, [r7, #15]
 80055da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80055dc:	7bfa      	ldrb	r2, [r7, #15]
 80055de:	6879      	ldr	r1, [r7, #4]
 80055e0:	4613      	mov	r3, r2
 80055e2:	00db      	lsls	r3, r3, #3
 80055e4:	1a9b      	subs	r3, r3, r2
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	440b      	add	r3, r1
 80055ea:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80055ee:	2200      	movs	r2, #0
 80055f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80055f2:	7bfa      	ldrb	r2, [r7, #15]
 80055f4:	6879      	ldr	r1, [r7, #4]
 80055f6:	4613      	mov	r3, r2
 80055f8:	00db      	lsls	r3, r3, #3
 80055fa:	1a9b      	subs	r3, r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	440b      	add	r3, r1
 8005600:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005604:	2200      	movs	r2, #0
 8005606:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005608:	7bfa      	ldrb	r2, [r7, #15]
 800560a:	6879      	ldr	r1, [r7, #4]
 800560c:	4613      	mov	r3, r2
 800560e:	00db      	lsls	r3, r3, #3
 8005610:	1a9b      	subs	r3, r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	440b      	add	r3, r1
 8005616:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800561a:	2200      	movs	r2, #0
 800561c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800561e:	7bfa      	ldrb	r2, [r7, #15]
 8005620:	6879      	ldr	r1, [r7, #4]
 8005622:	4613      	mov	r3, r2
 8005624:	00db      	lsls	r3, r3, #3
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	440b      	add	r3, r1
 800562c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005630:	2200      	movs	r2, #0
 8005632:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005634:	7bfb      	ldrb	r3, [r7, #15]
 8005636:	3301      	adds	r3, #1
 8005638:	73fb      	strb	r3, [r7, #15]
 800563a:	7bfa      	ldrb	r2, [r7, #15]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	429a      	cmp	r2, r3
 8005642:	d3b5      	bcc.n	80055b0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	603b      	str	r3, [r7, #0]
 800564a:	687e      	ldr	r6, [r7, #4]
 800564c:	466d      	mov	r5, sp
 800564e:	f106 0410 	add.w	r4, r6, #16
 8005652:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005654:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005656:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005658:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800565a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800565e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005662:	1d33      	adds	r3, r6, #4
 8005664:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005666:	6838      	ldr	r0, [r7, #0]
 8005668:	f004 ffc4 	bl	800a5f4 <USB_DevInit>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d005      	beq.n	800567e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e00d      	b.n	800569a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f005 fffd 	bl	800b692 <USB_DevDisconnect>

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3714      	adds	r7, #20
 800569e:	46bd      	mov	sp, r7
 80056a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056a2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b082      	sub	sp, #8
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d101      	bne.n	80056b8 <HAL_PCD_Start+0x16>
 80056b4:	2302      	movs	r3, #2
 80056b6:	e012      	b.n	80056de <HAL_PCD_Start+0x3c>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4618      	mov	r0, r3
 80056c6:	f004 ff4b 	bl	800a560 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f005 ffbf 	bl	800b652 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80056e6:	b590      	push	{r4, r7, lr}
 80056e8:	b08d      	sub	sp, #52	; 0x34
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056f4:	6a3b      	ldr	r3, [r7, #32]
 80056f6:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4618      	mov	r0, r3
 80056fe:	f006 f876 	bl	800b7ee <USB_GetMode>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	f040 838f 	bne.w	8005e28 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4618      	mov	r0, r3
 8005710:	f005 ffdf 	bl	800b6d2 <USB_ReadInterrupts>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 8385 	beq.w	8005e26 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4618      	mov	r0, r3
 8005722:	f005 ffd6 	bl	800b6d2 <USB_ReadInterrupts>
 8005726:	4603      	mov	r3, r0
 8005728:	f003 0302 	and.w	r3, r3, #2
 800572c:	2b02      	cmp	r3, #2
 800572e:	d107      	bne.n	8005740 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695a      	ldr	r2, [r3, #20]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f002 0202 	and.w	r2, r2, #2
 800573e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4618      	mov	r0, r3
 8005746:	f005 ffc4 	bl	800b6d2 <USB_ReadInterrupts>
 800574a:	4603      	mov	r3, r0
 800574c:	f003 0310 	and.w	r3, r3, #16
 8005750:	2b10      	cmp	r3, #16
 8005752:	d161      	bne.n	8005818 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	699a      	ldr	r2, [r3, #24]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f022 0210 	bic.w	r2, r2, #16
 8005762:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005764:	6a3b      	ldr	r3, [r7, #32]
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	f003 020f 	and.w	r2, r3, #15
 8005770:	4613      	mov	r3, r2
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	1a9b      	subs	r3, r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	4413      	add	r3, r2
 8005780:	3304      	adds	r3, #4
 8005782:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	0c5b      	lsrs	r3, r3, #17
 8005788:	f003 030f 	and.w	r3, r3, #15
 800578c:	2b02      	cmp	r3, #2
 800578e:	d124      	bne.n	80057da <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005790:	69ba      	ldr	r2, [r7, #24]
 8005792:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005796:	4013      	ands	r3, r2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d035      	beq.n	8005808 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	091b      	lsrs	r3, r3, #4
 80057a4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80057a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	461a      	mov	r2, r3
 80057ae:	6a38      	ldr	r0, [r7, #32]
 80057b0:	f005 fe30 	bl	800b414 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	68da      	ldr	r2, [r3, #12]
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	091b      	lsrs	r3, r3, #4
 80057bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057c0:	441a      	add	r2, r3
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	699a      	ldr	r2, [r3, #24]
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	091b      	lsrs	r3, r3, #4
 80057ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057d2:	441a      	add	r2, r3
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	619a      	str	r2, [r3, #24]
 80057d8:	e016      	b.n	8005808 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	0c5b      	lsrs	r3, r3, #17
 80057de:	f003 030f 	and.w	r3, r3, #15
 80057e2:	2b06      	cmp	r3, #6
 80057e4:	d110      	bne.n	8005808 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80057ec:	2208      	movs	r2, #8
 80057ee:	4619      	mov	r1, r3
 80057f0:	6a38      	ldr	r0, [r7, #32]
 80057f2:	f005 fe0f 	bl	800b414 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	699a      	ldr	r2, [r3, #24]
 80057fa:	69bb      	ldr	r3, [r7, #24]
 80057fc:	091b      	lsrs	r3, r3, #4
 80057fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005802:	441a      	add	r2, r3
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	699a      	ldr	r2, [r3, #24]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f042 0210 	orr.w	r2, r2, #16
 8005816:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4618      	mov	r0, r3
 800581e:	f005 ff58 	bl	800b6d2 <USB_ReadInterrupts>
 8005822:	4603      	mov	r3, r0
 8005824:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005828:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800582c:	d16e      	bne.n	800590c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800582e:	2300      	movs	r3, #0
 8005830:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4618      	mov	r0, r3
 8005838:	f005 ff5d 	bl	800b6f6 <USB_ReadDevAllOutEpInterrupt>
 800583c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800583e:	e062      	b.n	8005906 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d057      	beq.n	80058fa <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005850:	b2d2      	uxtb	r2, r2
 8005852:	4611      	mov	r1, r2
 8005854:	4618      	mov	r0, r3
 8005856:	f005 ff80 	bl	800b75a <USB_ReadDevOutEPInterrupt>
 800585a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00c      	beq.n	8005880 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005868:	015a      	lsls	r2, r3, #5
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	4413      	add	r3, r2
 800586e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005872:	461a      	mov	r2, r3
 8005874:	2301      	movs	r3, #1
 8005876:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005878:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 fda2 	bl	80063c4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f003 0308 	and.w	r3, r3, #8
 8005886:	2b00      	cmp	r3, #0
 8005888:	d00c      	beq.n	80058a4 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800588a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588c:	015a      	lsls	r2, r3, #5
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	4413      	add	r3, r2
 8005892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005896:	461a      	mov	r2, r3
 8005898:	2308      	movs	r3, #8
 800589a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800589c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fe9c 	bl	80065dc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	f003 0310 	and.w	r3, r3, #16
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d008      	beq.n	80058c0 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	015a      	lsls	r2, r3, #5
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	4413      	add	r3, r2
 80058b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ba:	461a      	mov	r2, r3
 80058bc:	2310      	movs	r3, #16
 80058be:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	f003 0320 	and.w	r3, r3, #32
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d008      	beq.n	80058dc <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058cc:	015a      	lsls	r2, r3, #5
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	4413      	add	r3, r2
 80058d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058d6:	461a      	mov	r2, r3
 80058d8:	2320      	movs	r3, #32
 80058da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d009      	beq.n	80058fa <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	015a      	lsls	r2, r3, #5
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	4413      	add	r3, r2
 80058ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058f2:	461a      	mov	r2, r3
 80058f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80058f8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80058fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fc:	3301      	adds	r3, #1
 80058fe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005902:	085b      	lsrs	r3, r3, #1
 8005904:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005908:	2b00      	cmp	r3, #0
 800590a:	d199      	bne.n	8005840 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4618      	mov	r0, r3
 8005912:	f005 fede 	bl	800b6d2 <USB_ReadInterrupts>
 8005916:	4603      	mov	r3, r0
 8005918:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800591c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005920:	f040 80c0 	bne.w	8005aa4 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4618      	mov	r0, r3
 800592a:	f005 fefd 	bl	800b728 <USB_ReadDevAllInEpInterrupt>
 800592e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005930:	2300      	movs	r3, #0
 8005932:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005934:	e0b2      	b.n	8005a9c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 80a7 	beq.w	8005a90 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005948:	b2d2      	uxtb	r2, r2
 800594a:	4611      	mov	r1, r2
 800594c:	4618      	mov	r0, r3
 800594e:	f005 ff21 	bl	800b794 <USB_ReadDevInEPInterrupt>
 8005952:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d057      	beq.n	8005a0e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	f003 030f 	and.w	r3, r3, #15
 8005964:	2201      	movs	r2, #1
 8005966:	fa02 f303 	lsl.w	r3, r2, r3
 800596a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005972:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	43db      	mvns	r3, r3
 8005978:	69f9      	ldr	r1, [r7, #28]
 800597a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800597e:	4013      	ands	r3, r2
 8005980:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	015a      	lsls	r2, r3, #5
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	4413      	add	r3, r2
 800598a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800598e:	461a      	mov	r2, r3
 8005990:	2301      	movs	r3, #1
 8005992:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d132      	bne.n	8005a02 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a0:	4613      	mov	r3, r2
 80059a2:	00db      	lsls	r3, r3, #3
 80059a4:	1a9b      	subs	r3, r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	440b      	add	r3, r1
 80059aa:	3348      	adds	r3, #72	; 0x48
 80059ac:	6819      	ldr	r1, [r3, #0]
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059b2:	4613      	mov	r3, r2
 80059b4:	00db      	lsls	r3, r3, #3
 80059b6:	1a9b      	subs	r3, r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4403      	add	r3, r0
 80059bc:	3344      	adds	r3, #68	; 0x44
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4419      	add	r1, r3
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c6:	4613      	mov	r3, r2
 80059c8:	00db      	lsls	r3, r3, #3
 80059ca:	1a9b      	subs	r3, r3, r2
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	4403      	add	r3, r0
 80059d0:	3348      	adds	r3, #72	; 0x48
 80059d2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80059d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d113      	bne.n	8005a02 <HAL_PCD_IRQHandler+0x31c>
 80059da:	6879      	ldr	r1, [r7, #4]
 80059dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059de:	4613      	mov	r3, r2
 80059e0:	00db      	lsls	r3, r3, #3
 80059e2:	1a9b      	subs	r3, r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	440b      	add	r3, r1
 80059e8:	3350      	adds	r3, #80	; 0x50
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d108      	bne.n	8005a02 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6818      	ldr	r0, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80059fa:	461a      	mov	r2, r3
 80059fc:	2101      	movs	r1, #1
 80059fe:	f005 ff25 	bl	800b84c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	4619      	mov	r1, r3
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f008 fa62 	bl	800ded2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	f003 0308 	and.w	r3, r3, #8
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d008      	beq.n	8005a2a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1a:	015a      	lsls	r2, r3, #5
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	4413      	add	r3, r2
 8005a20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a24:	461a      	mov	r2, r3
 8005a26:	2308      	movs	r3, #8
 8005a28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	f003 0310 	and.w	r3, r3, #16
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d008      	beq.n	8005a46 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a36:	015a      	lsls	r2, r3, #5
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a40:	461a      	mov	r2, r3
 8005a42:	2310      	movs	r3, #16
 8005a44:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d008      	beq.n	8005a62 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	015a      	lsls	r2, r3, #5
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	4413      	add	r3, r2
 8005a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	2340      	movs	r3, #64	; 0x40
 8005a60:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d008      	beq.n	8005a7e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a78:	461a      	mov	r2, r3
 8005a7a:	2302      	movs	r3, #2
 8005a7c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d003      	beq.n	8005a90 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005a88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 fc0c 	bl	80062a8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a92:	3301      	adds	r3, #1
 8005a94:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a98:	085b      	lsrs	r3, r3, #1
 8005a9a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	f47f af49 	bne.w	8005936 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f005 fe12 	bl	800b6d2 <USB_ReadInterrupts>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ab4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ab8:	d114      	bne.n	8005ae4 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	69fa      	ldr	r2, [r7, #28]
 8005ac4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ac8:	f023 0301 	bic.w	r3, r3, #1
 8005acc:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f008 fa76 	bl	800dfc0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	695a      	ldr	r2, [r3, #20]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005ae2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f005 fdf2 	bl	800b6d2 <USB_ReadInterrupts>
 8005aee:	4603      	mov	r3, r0
 8005af0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005af4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005af8:	d112      	bne.n	8005b20 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d102      	bne.n	8005b10 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f008 fa32 	bl	800df74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695a      	ldr	r2, [r3, #20]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005b1e:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f005 fdd4 	bl	800b6d2 <USB_ReadInterrupts>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b34:	f040 80c7 	bne.w	8005cc6 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	69fa      	ldr	r2, [r7, #28]
 8005b42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b46:	f023 0301 	bic.w	r3, r3, #1
 8005b4a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2110      	movs	r1, #16
 8005b52:	4618      	mov	r0, r3
 8005b54:	f004 feb2 	bl	800a8bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b58:	2300      	movs	r3, #0
 8005b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b5c:	e056      	b.n	8005c0c <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b60:	015a      	lsls	r2, r3, #5
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	4413      	add	r3, r2
 8005b66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b70:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b74:	015a      	lsls	r2, r3, #5
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b82:	0151      	lsls	r1, r2, #5
 8005b84:	69fa      	ldr	r2, [r7, #28]
 8005b86:	440a      	add	r2, r1
 8005b88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b90:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b94:	015a      	lsls	r2, r3, #5
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	4413      	add	r3, r2
 8005b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ba2:	0151      	lsls	r1, r2, #5
 8005ba4:	69fa      	ldr	r2, [r7, #28]
 8005ba6:	440a      	add	r2, r1
 8005ba8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005bb0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005bc4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bd6:	0151      	lsls	r1, r2, #5
 8005bd8:	69fa      	ldr	r2, [r7, #28]
 8005bda:	440a      	add	r2, r1
 8005bdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005be0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005be4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bf6:	0151      	lsls	r1, r2, #5
 8005bf8:	69fa      	ldr	r2, [r7, #28]
 8005bfa:	440a      	add	r2, r1
 8005bfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c00:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c04:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c08:	3301      	adds	r3, #1
 8005c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d3a3      	bcc.n	8005b5e <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c1c:	69db      	ldr	r3, [r3, #28]
 8005c1e:	69fa      	ldr	r2, [r7, #28]
 8005c20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c24:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005c28:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d016      	beq.n	8005c60 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c3c:	69fa      	ldr	r2, [r7, #28]
 8005c3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c42:	f043 030b 	orr.w	r3, r3, #11
 8005c46:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c58:	f043 030b 	orr.w	r3, r3, #11
 8005c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8005c5e:	e015      	b.n	8005c8c <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c66:	695b      	ldr	r3, [r3, #20]
 8005c68:	69fa      	ldr	r2, [r7, #28]
 8005c6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005c72:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005c76:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c86:	f043 030b 	orr.w	r3, r3, #11
 8005c8a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	69fa      	ldr	r2, [r7, #28]
 8005c96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c9a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005c9e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6818      	ldr	r0, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	f005 fdcb 	bl	800b84c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695a      	ldr	r2, [r3, #20]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005cc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f005 fd01 	bl	800b6d2 <USB_ReadInterrupts>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cda:	d124      	bne.n	8005d26 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f005 fd91 	bl	800b808 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4618      	mov	r0, r3
 8005cec:	f004 fe42 	bl	800a974 <USB_GetDevSpeed>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681c      	ldr	r4, [r3, #0]
 8005cfc:	f001 f928 	bl	8006f50 <HAL_RCC_GetHCLKFreq>
 8005d00:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	461a      	mov	r2, r3
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	f004 fb86 	bl	800a41c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f008 f906 	bl	800df22 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	695a      	ldr	r2, [r3, #20]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005d24:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f005 fcd1 	bl	800b6d2 <USB_ReadInterrupts>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f003 0308 	and.w	r3, r3, #8
 8005d36:	2b08      	cmp	r3, #8
 8005d38:	d10a      	bne.n	8005d50 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f008 f8e3 	bl	800df06 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	695a      	ldr	r2, [r3, #20]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f002 0208 	and.w	r2, r2, #8
 8005d4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4618      	mov	r0, r3
 8005d56:	f005 fcbc 	bl	800b6d2 <USB_ReadInterrupts>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d64:	d10f      	bne.n	8005d86 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	4619      	mov	r1, r3
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f008 f945 	bl	800e000 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695a      	ldr	r2, [r3, #20]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005d84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f005 fca1 	bl	800b6d2 <USB_ReadInterrupts>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d9a:	d10f      	bne.n	8005dbc <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	4619      	mov	r1, r3
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f008 f918 	bl	800dfdc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	695a      	ldr	r2, [r3, #20]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005dba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f005 fc86 	bl	800b6d2 <USB_ReadInterrupts>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd0:	d10a      	bne.n	8005de8 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f008 f926 	bl	800e024 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	695a      	ldr	r2, [r3, #20]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005de6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4618      	mov	r0, r3
 8005dee:	f005 fc70 	bl	800b6d2 <USB_ReadInterrupts>
 8005df2:	4603      	mov	r3, r0
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	d115      	bne.n	8005e28 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	f003 0304 	and.w	r3, r3, #4
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d002      	beq.n	8005e14 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f008 f916 	bl	800e040 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6859      	ldr	r1, [r3, #4]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69ba      	ldr	r2, [r7, #24]
 8005e20:	430a      	orrs	r2, r1
 8005e22:	605a      	str	r2, [r3, #4]
 8005e24:	e000      	b.n	8005e28 <HAL_PCD_IRQHandler+0x742>
      return;
 8005e26:	bf00      	nop
    }
  }
}
 8005e28:	3734      	adds	r7, #52	; 0x34
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd90      	pop	{r4, r7, pc}

08005e2e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b082      	sub	sp, #8
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
 8005e36:	460b      	mov	r3, r1
 8005e38:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d101      	bne.n	8005e48 <HAL_PCD_SetAddress+0x1a>
 8005e44:	2302      	movs	r3, #2
 8005e46:	e013      	b.n	8005e70 <HAL_PCD_SetAddress+0x42>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	78fa      	ldrb	r2, [r7, #3]
 8005e54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	78fa      	ldrb	r2, [r7, #3]
 8005e5e:	4611      	mov	r1, r2
 8005e60:	4618      	mov	r0, r3
 8005e62:	f005 fbd1 	bl	800b608 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3708      	adds	r7, #8
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	4608      	mov	r0, r1
 8005e82:	4611      	mov	r1, r2
 8005e84:	461a      	mov	r2, r3
 8005e86:	4603      	mov	r3, r0
 8005e88:	70fb      	strb	r3, [r7, #3]
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	803b      	strh	r3, [r7, #0]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005e92:	2300      	movs	r3, #0
 8005e94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	da0f      	bge.n	8005ebe <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e9e:	78fb      	ldrb	r3, [r7, #3]
 8005ea0:	f003 020f 	and.w	r2, r3, #15
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	1a9b      	subs	r3, r3, r2
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	3338      	adds	r3, #56	; 0x38
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	705a      	strb	r2, [r3, #1]
 8005ebc:	e00f      	b.n	8005ede <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ebe:	78fb      	ldrb	r3, [r7, #3]
 8005ec0:	f003 020f 	and.w	r2, r3, #15
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	1a9b      	subs	r3, r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005ede:	78fb      	ldrb	r3, [r7, #3]
 8005ee0:	f003 030f 	and.w	r3, r3, #15
 8005ee4:	b2da      	uxtb	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005eea:	883a      	ldrh	r2, [r7, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	78ba      	ldrb	r2, [r7, #2]
 8005ef4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	785b      	ldrb	r3, [r3, #1]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d004      	beq.n	8005f08 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005f08:	78bb      	ldrb	r3, [r7, #2]
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d102      	bne.n	8005f14 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <HAL_PCD_EP_Open+0xaa>
 8005f1e:	2302      	movs	r3, #2
 8005f20:	e00e      	b.n	8005f40 <HAL_PCD_EP_Open+0xc8>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68f9      	ldr	r1, [r7, #12]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f004 fd43 	bl	800a9bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005f3e:	7afb      	ldrb	r3, [r7, #11]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	460b      	mov	r3, r1
 8005f52:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005f54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	da0f      	bge.n	8005f7c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	f003 020f 	and.w	r2, r3, #15
 8005f62:	4613      	mov	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	1a9b      	subs	r3, r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	3338      	adds	r3, #56	; 0x38
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	4413      	add	r3, r2
 8005f70:	3304      	adds	r3, #4
 8005f72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2201      	movs	r2, #1
 8005f78:	705a      	strb	r2, [r3, #1]
 8005f7a:	e00f      	b.n	8005f9c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f7c:	78fb      	ldrb	r3, [r7, #3]
 8005f7e:	f003 020f 	and.w	r2, r3, #15
 8005f82:	4613      	mov	r3, r2
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	1a9b      	subs	r3, r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	4413      	add	r3, r2
 8005f92:	3304      	adds	r3, #4
 8005f94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	f003 030f 	and.w	r3, r3, #15
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d101      	bne.n	8005fb6 <HAL_PCD_EP_Close+0x6e>
 8005fb2:	2302      	movs	r3, #2
 8005fb4:	e00e      	b.n	8005fd4 <HAL_PCD_EP_Close+0x8c>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68f9      	ldr	r1, [r7, #12]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f004 fd7f 	bl	800aac8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	607a      	str	r2, [r7, #4]
 8005fe6:	603b      	str	r3, [r7, #0]
 8005fe8:	460b      	mov	r3, r1
 8005fea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fec:	7afb      	ldrb	r3, [r7, #11]
 8005fee:	f003 020f 	and.w	r2, r3, #15
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	1a9b      	subs	r3, r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4413      	add	r3, r2
 8006002:	3304      	adds	r3, #4
 8006004:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2200      	movs	r2, #0
 8006016:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	2200      	movs	r2, #0
 800601c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800601e:	7afb      	ldrb	r3, [r7, #11]
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	b2da      	uxtb	r2, r3
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d102      	bne.n	8006038 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006038:	7afb      	ldrb	r3, [r7, #11]
 800603a:	f003 030f 	and.w	r3, r3, #15
 800603e:	2b00      	cmp	r3, #0
 8006040:	d109      	bne.n	8006056 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6818      	ldr	r0, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	b2db      	uxtb	r3, r3
 800604c:	461a      	mov	r2, r3
 800604e:	6979      	ldr	r1, [r7, #20]
 8006050:	f005 f85a 	bl	800b108 <USB_EP0StartXfer>
 8006054:	e008      	b.n	8006068 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	b2db      	uxtb	r3, r3
 8006060:	461a      	mov	r2, r3
 8006062:	6979      	ldr	r1, [r7, #20]
 8006064:	f004 fe0c 	bl	800ac80 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3718      	adds	r7, #24
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	460b      	mov	r3, r1
 800607c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800607e:	78fb      	ldrb	r3, [r7, #3]
 8006080:	f003 020f 	and.w	r2, r3, #15
 8006084:	6879      	ldr	r1, [r7, #4]
 8006086:	4613      	mov	r3, r2
 8006088:	00db      	lsls	r3, r3, #3
 800608a:	1a9b      	subs	r3, r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	440b      	add	r3, r1
 8006090:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006094:	681b      	ldr	r3, [r3, #0]
}
 8006096:	4618      	mov	r0, r3
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	bc80      	pop	{r7}
 800609e:	4770      	bx	lr

080060a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	607a      	str	r2, [r7, #4]
 80060aa:	603b      	str	r3, [r7, #0]
 80060ac:	460b      	mov	r3, r1
 80060ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060b0:	7afb      	ldrb	r3, [r7, #11]
 80060b2:	f003 020f 	and.w	r2, r3, #15
 80060b6:	4613      	mov	r3, r2
 80060b8:	00db      	lsls	r3, r3, #3
 80060ba:	1a9b      	subs	r3, r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	3338      	adds	r3, #56	; 0x38
 80060c0:	68fa      	ldr	r2, [r7, #12]
 80060c2:	4413      	add	r3, r2
 80060c4:	3304      	adds	r3, #4
 80060c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	2200      	movs	r2, #0
 80060d8:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	2201      	movs	r2, #1
 80060de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060e0:	7afb      	ldrb	r3, [r7, #11]
 80060e2:	f003 030f 	and.w	r3, r3, #15
 80060e6:	b2da      	uxtb	r2, r3
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d102      	bne.n	80060fa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80060fa:	7afb      	ldrb	r3, [r7, #11]
 80060fc:	f003 030f 	and.w	r3, r3, #15
 8006100:	2b00      	cmp	r3, #0
 8006102:	d109      	bne.n	8006118 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6818      	ldr	r0, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	b2db      	uxtb	r3, r3
 800610e:	461a      	mov	r2, r3
 8006110:	6979      	ldr	r1, [r7, #20]
 8006112:	f004 fff9 	bl	800b108 <USB_EP0StartXfer>
 8006116:	e008      	b.n	800612a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6818      	ldr	r0, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	b2db      	uxtb	r3, r3
 8006122:	461a      	mov	r2, r3
 8006124:	6979      	ldr	r1, [r7, #20]
 8006126:	f004 fdab 	bl	800ac80 <USB_EPStartXfer>
  }

  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3718      	adds	r7, #24
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	460b      	mov	r3, r1
 800613e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006140:	78fb      	ldrb	r3, [r7, #3]
 8006142:	f003 020f 	and.w	r2, r3, #15
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	429a      	cmp	r2, r3
 800614c:	d901      	bls.n	8006152 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e050      	b.n	80061f4 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006152:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006156:	2b00      	cmp	r3, #0
 8006158:	da0f      	bge.n	800617a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800615a:	78fb      	ldrb	r3, [r7, #3]
 800615c:	f003 020f 	and.w	r2, r3, #15
 8006160:	4613      	mov	r3, r2
 8006162:	00db      	lsls	r3, r3, #3
 8006164:	1a9b      	subs	r3, r3, r2
 8006166:	009b      	lsls	r3, r3, #2
 8006168:	3338      	adds	r3, #56	; 0x38
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	4413      	add	r3, r2
 800616e:	3304      	adds	r3, #4
 8006170:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2201      	movs	r2, #1
 8006176:	705a      	strb	r2, [r3, #1]
 8006178:	e00d      	b.n	8006196 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800617a:	78fa      	ldrb	r2, [r7, #3]
 800617c:	4613      	mov	r3, r2
 800617e:	00db      	lsls	r3, r3, #3
 8006180:	1a9b      	subs	r3, r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	4413      	add	r3, r2
 800618c:	3304      	adds	r3, #4
 800618e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2200      	movs	r2, #0
 8006194:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2201      	movs	r2, #1
 800619a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800619c:	78fb      	ldrb	r3, [r7, #3]
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	b2da      	uxtb	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d101      	bne.n	80061b6 <HAL_PCD_EP_SetStall+0x82>
 80061b2:	2302      	movs	r3, #2
 80061b4:	e01e      	b.n	80061f4 <HAL_PCD_EP_SetStall+0xc0>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68f9      	ldr	r1, [r7, #12]
 80061c4:	4618      	mov	r0, r3
 80061c6:	f005 f94d 	bl	800b464 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80061ca:	78fb      	ldrb	r3, [r7, #3]
 80061cc:	f003 030f 	and.w	r3, r3, #15
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10a      	bne.n	80061ea <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6818      	ldr	r0, [r3, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	b2d9      	uxtb	r1, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80061e4:	461a      	mov	r2, r3
 80061e6:	f005 fb31 	bl	800b84c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	460b      	mov	r3, r1
 8006206:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006208:	78fb      	ldrb	r3, [r7, #3]
 800620a:	f003 020f 	and.w	r2, r3, #15
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	429a      	cmp	r2, r3
 8006214:	d901      	bls.n	800621a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e042      	b.n	80062a0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800621a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800621e:	2b00      	cmp	r3, #0
 8006220:	da0f      	bge.n	8006242 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006222:	78fb      	ldrb	r3, [r7, #3]
 8006224:	f003 020f 	and.w	r2, r3, #15
 8006228:	4613      	mov	r3, r2
 800622a:	00db      	lsls	r3, r3, #3
 800622c:	1a9b      	subs	r3, r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	3338      	adds	r3, #56	; 0x38
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	4413      	add	r3, r2
 8006236:	3304      	adds	r3, #4
 8006238:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	705a      	strb	r2, [r3, #1]
 8006240:	e00f      	b.n	8006262 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006242:	78fb      	ldrb	r3, [r7, #3]
 8006244:	f003 020f 	and.w	r2, r3, #15
 8006248:	4613      	mov	r3, r2
 800624a:	00db      	lsls	r3, r3, #3
 800624c:	1a9b      	subs	r3, r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	4413      	add	r3, r2
 8006258:	3304      	adds	r3, #4
 800625a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006268:	78fb      	ldrb	r3, [r7, #3]
 800626a:	f003 030f 	and.w	r3, r3, #15
 800626e:	b2da      	uxtb	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800627a:	2b01      	cmp	r3, #1
 800627c:	d101      	bne.n	8006282 <HAL_PCD_EP_ClrStall+0x86>
 800627e:	2302      	movs	r3, #2
 8006280:	e00e      	b.n	80062a0 <HAL_PCD_EP_ClrStall+0xa4>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2201      	movs	r2, #1
 8006286:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68f9      	ldr	r1, [r7, #12]
 8006290:	4618      	mov	r0, r3
 8006292:	f005 f954 	bl	800b53e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08a      	sub	sp, #40	; 0x28
 80062ac:	af02      	add	r7, sp, #8
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80062bc:	683a      	ldr	r2, [r7, #0]
 80062be:	4613      	mov	r3, r2
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	1a9b      	subs	r3, r3, r2
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	3338      	adds	r3, #56	; 0x38
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	4413      	add	r3, r2
 80062cc:	3304      	adds	r3, #4
 80062ce:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	699a      	ldr	r2, [r3, #24]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d901      	bls.n	80062e0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e06c      	b.n	80063ba <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	695a      	ldr	r2, [r3, #20]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	69fa      	ldr	r2, [r7, #28]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d902      	bls.n	80062fc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	3303      	adds	r3, #3
 8006300:	089b      	lsrs	r3, r3, #2
 8006302:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006304:	e02b      	b.n	800635e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	695a      	ldr	r2, [r3, #20]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	69fa      	ldr	r2, [r7, #28]
 8006318:	429a      	cmp	r2, r3
 800631a:	d902      	bls.n	8006322 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	3303      	adds	r3, #3
 8006326:	089b      	lsrs	r3, r3, #2
 8006328:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	68d9      	ldr	r1, [r3, #12]
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	b2da      	uxtb	r2, r3
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800633a:	b2db      	uxtb	r3, r3
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	4603      	mov	r3, r0
 8006340:	6978      	ldr	r0, [r7, #20]
 8006342:	f005 f833 	bl	800b3ac <USB_WritePacket>

    ep->xfer_buff  += len;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	68da      	ldr	r2, [r3, #12]
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	441a      	add	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	699a      	ldr	r2, [r3, #24]
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	441a      	add	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	015a      	lsls	r2, r3, #5
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	4413      	add	r3, r2
 8006366:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	b29b      	uxth	r3, r3
 800636e:	69ba      	ldr	r2, [r7, #24]
 8006370:	429a      	cmp	r2, r3
 8006372:	d809      	bhi.n	8006388 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	699a      	ldr	r2, [r3, #24]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800637c:	429a      	cmp	r2, r3
 800637e:	d203      	bcs.n	8006388 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1be      	bne.n	8006306 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	695a      	ldr	r2, [r3, #20]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	429a      	cmp	r2, r3
 8006392:	d811      	bhi.n	80063b8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	2201      	movs	r2, #1
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	43db      	mvns	r3, r3
 80063ae:	6939      	ldr	r1, [r7, #16]
 80063b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80063b4:	4013      	ands	r3, r2
 80063b6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80063b8:	2300      	movs	r3, #0
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3720      	adds	r7, #32
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
	...

080063c4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b086      	sub	sp, #24
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	333c      	adds	r3, #60	; 0x3c
 80063dc:	3304      	adds	r3, #4
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	015a      	lsls	r2, r3, #5
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	f040 80a0 	bne.w	800653c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	f003 0308 	and.w	r3, r3, #8
 8006402:	2b00      	cmp	r3, #0
 8006404:	d015      	beq.n	8006432 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	4a72      	ldr	r2, [pc, #456]	; (80065d4 <PCD_EP_OutXfrComplete_int+0x210>)
 800640a:	4293      	cmp	r3, r2
 800640c:	f240 80dd 	bls.w	80065ca <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 80d7 	beq.w	80065ca <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	4413      	add	r3, r2
 8006424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006428:	461a      	mov	r2, r3
 800642a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800642e:	6093      	str	r3, [r2, #8]
 8006430:	e0cb      	b.n	80065ca <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	f003 0320 	and.w	r3, r3, #32
 8006438:	2b00      	cmp	r3, #0
 800643a:	d009      	beq.n	8006450 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	015a      	lsls	r2, r3, #5
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	4413      	add	r3, r2
 8006444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006448:	461a      	mov	r2, r3
 800644a:	2320      	movs	r3, #32
 800644c:	6093      	str	r3, [r2, #8]
 800644e:	e0bc      	b.n	80065ca <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006456:	2b00      	cmp	r3, #0
 8006458:	f040 80b7 	bne.w	80065ca <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	4a5d      	ldr	r2, [pc, #372]	; (80065d4 <PCD_EP_OutXfrComplete_int+0x210>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d90f      	bls.n	8006484 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00a      	beq.n	8006484 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	015a      	lsls	r2, r3, #5
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	4413      	add	r3, r2
 8006476:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800647a:	461a      	mov	r2, r3
 800647c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006480:	6093      	str	r3, [r2, #8]
 8006482:	e0a2      	b.n	80065ca <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006484:	6879      	ldr	r1, [r7, #4]
 8006486:	683a      	ldr	r2, [r7, #0]
 8006488:	4613      	mov	r3, r2
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	1a9b      	subs	r3, r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	440b      	add	r3, r1
 8006492:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006496:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	0159      	lsls	r1, r3, #5
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	440b      	add	r3, r1
 80064a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80064aa:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	4613      	mov	r3, r2
 80064b2:	00db      	lsls	r3, r3, #3
 80064b4:	1a9b      	subs	r3, r3, r2
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	4403      	add	r3, r0
 80064ba:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80064be:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80064c0:	6879      	ldr	r1, [r7, #4]
 80064c2:	683a      	ldr	r2, [r7, #0]
 80064c4:	4613      	mov	r3, r2
 80064c6:	00db      	lsls	r3, r3, #3
 80064c8:	1a9b      	subs	r3, r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	440b      	add	r3, r1
 80064ce:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80064d2:	6819      	ldr	r1, [r3, #0]
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	683a      	ldr	r2, [r7, #0]
 80064d8:	4613      	mov	r3, r2
 80064da:	00db      	lsls	r3, r3, #3
 80064dc:	1a9b      	subs	r3, r3, r2
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4403      	add	r3, r0
 80064e2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4419      	add	r1, r3
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	4613      	mov	r3, r2
 80064f0:	00db      	lsls	r3, r3, #3
 80064f2:	1a9b      	subs	r3, r3, r2
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	4403      	add	r3, r0
 80064f8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80064fc:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d114      	bne.n	800652e <PCD_EP_OutXfrComplete_int+0x16a>
 8006504:	6879      	ldr	r1, [r7, #4]
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	4613      	mov	r3, r2
 800650a:	00db      	lsls	r3, r3, #3
 800650c:	1a9b      	subs	r3, r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	440b      	add	r3, r1
 8006512:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d108      	bne.n	800652e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6818      	ldr	r0, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006526:	461a      	mov	r2, r3
 8006528:	2101      	movs	r1, #1
 800652a:	f005 f98f 	bl	800b84c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	b2db      	uxtb	r3, r3
 8006532:	4619      	mov	r1, r3
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f007 fcb1 	bl	800de9c <HAL_PCD_DataOutStageCallback>
 800653a:	e046      	b.n	80065ca <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4a26      	ldr	r2, [pc, #152]	; (80065d8 <PCD_EP_OutXfrComplete_int+0x214>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d124      	bne.n	800658e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00a      	beq.n	8006564 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	015a      	lsls	r2, r3, #5
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	4413      	add	r3, r2
 8006556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800655a:	461a      	mov	r2, r3
 800655c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006560:	6093      	str	r3, [r2, #8]
 8006562:	e032      	b.n	80065ca <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f003 0320 	and.w	r3, r3, #32
 800656a:	2b00      	cmp	r3, #0
 800656c:	d008      	beq.n	8006580 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	015a      	lsls	r2, r3, #5
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	4413      	add	r3, r2
 8006576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800657a:	461a      	mov	r2, r3
 800657c:	2320      	movs	r3, #32
 800657e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	b2db      	uxtb	r3, r3
 8006584:	4619      	mov	r1, r3
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f007 fc88 	bl	800de9c <HAL_PCD_DataOutStageCallback>
 800658c:	e01d      	b.n	80065ca <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d114      	bne.n	80065be <PCD_EP_OutXfrComplete_int+0x1fa>
 8006594:	6879      	ldr	r1, [r7, #4]
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	4613      	mov	r3, r2
 800659a:	00db      	lsls	r3, r3, #3
 800659c:	1a9b      	subs	r3, r3, r2
 800659e:	009b      	lsls	r3, r3, #2
 80065a0:	440b      	add	r3, r1
 80065a2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d108      	bne.n	80065be <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6818      	ldr	r0, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80065b6:	461a      	mov	r2, r3
 80065b8:	2100      	movs	r1, #0
 80065ba:	f005 f947 	bl	800b84c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f007 fc69 	bl	800de9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3718      	adds	r7, #24
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	4f54300a 	.word	0x4f54300a
 80065d8:	4f54310a 	.word	0x4f54310a

080065dc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b086      	sub	sp, #24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	333c      	adds	r3, #60	; 0x3c
 80065f4:	3304      	adds	r3, #4
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	015a      	lsls	r2, r3, #5
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	4413      	add	r3, r2
 8006602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	4a15      	ldr	r2, [pc, #84]	; (8006664 <PCD_EP_OutSetupPacket_int+0x88>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d90e      	bls.n	8006630 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006618:	2b00      	cmp	r3, #0
 800661a:	d009      	beq.n	8006630 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	015a      	lsls	r2, r3, #5
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	4413      	add	r3, r2
 8006624:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006628:	461a      	mov	r2, r3
 800662a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800662e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f007 fc21 	bl	800de78 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	4a0a      	ldr	r2, [pc, #40]	; (8006664 <PCD_EP_OutSetupPacket_int+0x88>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d90c      	bls.n	8006658 <PCD_EP_OutSetupPacket_int+0x7c>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d108      	bne.n	8006658 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6818      	ldr	r0, [r3, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006650:	461a      	mov	r2, r3
 8006652:	2101      	movs	r1, #1
 8006654:	f005 f8fa 	bl	800b84c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3718      	adds	r7, #24
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	4f54300a 	.word	0x4f54300a

08006668 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	460b      	mov	r3, r1
 8006672:	70fb      	strb	r3, [r7, #3]
 8006674:	4613      	mov	r3, r2
 8006676:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006680:	78fb      	ldrb	r3, [r7, #3]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d107      	bne.n	8006696 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006686:	883b      	ldrh	r3, [r7, #0]
 8006688:	0419      	lsls	r1, r3, #16
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	430a      	orrs	r2, r1
 8006692:	629a      	str	r2, [r3, #40]	; 0x28
 8006694:	e028      	b.n	80066e8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800669c:	0c1b      	lsrs	r3, r3, #16
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	4413      	add	r3, r2
 80066a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80066a4:	2300      	movs	r3, #0
 80066a6:	73fb      	strb	r3, [r7, #15]
 80066a8:	e00d      	b.n	80066c6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
 80066b0:	3340      	adds	r3, #64	; 0x40
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	0c1b      	lsrs	r3, r3, #16
 80066ba:	68ba      	ldr	r2, [r7, #8]
 80066bc:	4413      	add	r3, r2
 80066be:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	3301      	adds	r3, #1
 80066c4:	73fb      	strb	r3, [r7, #15]
 80066c6:	7bfa      	ldrb	r2, [r7, #15]
 80066c8:	78fb      	ldrb	r3, [r7, #3]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d3ec      	bcc.n	80066aa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80066d0:	883b      	ldrh	r3, [r7, #0]
 80066d2:	0418      	lsls	r0, r3, #16
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6819      	ldr	r1, [r3, #0]
 80066d8:	78fb      	ldrb	r3, [r7, #3]
 80066da:	3b01      	subs	r3, #1
 80066dc:	68ba      	ldr	r2, [r7, #8]
 80066de:	4302      	orrs	r2, r0
 80066e0:	3340      	adds	r3, #64	; 0x40
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	440b      	add	r3, r1
 80066e6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr

080066f4 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	460b      	mov	r3, r1
 80066fe:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	887a      	ldrh	r2, [r7, #2]
 8006706:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	bc80      	pop	{r7}
 8006712:	4770      	bx	lr

08006714 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b08a      	sub	sp, #40	; 0x28
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e237      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0301 	and.w	r3, r3, #1
 800672e:	2b00      	cmp	r3, #0
 8006730:	d050      	beq.n	80067d4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006732:	4ba3      	ldr	r3, [pc, #652]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 030c 	and.w	r3, r3, #12
 800673a:	2b04      	cmp	r3, #4
 800673c:	d00c      	beq.n	8006758 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800673e:	4ba0      	ldr	r3, [pc, #640]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006746:	2b08      	cmp	r3, #8
 8006748:	d112      	bne.n	8006770 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800674a:	4b9d      	ldr	r3, [pc, #628]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006752:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006756:	d10b      	bne.n	8006770 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006758:	4b99      	ldr	r3, [pc, #612]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d036      	beq.n	80067d2 <HAL_RCC_OscConfig+0xbe>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d132      	bne.n	80067d2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e212      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	4b93      	ldr	r3, [pc, #588]	; (80069c4 <HAL_RCC_OscConfig+0x2b0>)
 8006776:	b2d2      	uxtb	r2, r2
 8006778:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d013      	beq.n	80067aa <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006782:	f7fc f86f 	bl	8002864 <HAL_GetTick>
 8006786:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006788:	e008      	b.n	800679c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800678a:	f7fc f86b 	bl	8002864 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	2b64      	cmp	r3, #100	; 0x64
 8006796:	d901      	bls.n	800679c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e1fc      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800679c:	4b88      	ldr	r3, [pc, #544]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d0f0      	beq.n	800678a <HAL_RCC_OscConfig+0x76>
 80067a8:	e014      	b.n	80067d4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067aa:	f7fc f85b 	bl	8002864 <HAL_GetTick>
 80067ae:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067b0:	e008      	b.n	80067c4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067b2:	f7fc f857 	bl	8002864 <HAL_GetTick>
 80067b6:	4602      	mov	r2, r0
 80067b8:	6a3b      	ldr	r3, [r7, #32]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	2b64      	cmp	r3, #100	; 0x64
 80067be:	d901      	bls.n	80067c4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e1e8      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067c4:	4b7e      	ldr	r3, [pc, #504]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1f0      	bne.n	80067b2 <HAL_RCC_OscConfig+0x9e>
 80067d0:	e000      	b.n	80067d4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067d2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0302 	and.w	r3, r3, #2
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d077      	beq.n	80068d0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80067e0:	4b77      	ldr	r3, [pc, #476]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f003 030c 	and.w	r3, r3, #12
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00b      	beq.n	8006804 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067ec:	4b74      	ldr	r3, [pc, #464]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80067f4:	2b08      	cmp	r3, #8
 80067f6:	d126      	bne.n	8006846 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067f8:	4b71      	ldr	r3, [pc, #452]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006800:	2b00      	cmp	r3, #0
 8006802:	d120      	bne.n	8006846 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006804:	4b6e      	ldr	r3, [pc, #440]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b00      	cmp	r3, #0
 800680e:	d005      	beq.n	800681c <HAL_RCC_OscConfig+0x108>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d001      	beq.n	800681c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e1bc      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800681c:	4b68      	ldr	r3, [pc, #416]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	21f8      	movs	r1, #248	; 0xf8
 800682a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800682c:	69b9      	ldr	r1, [r7, #24]
 800682e:	fa91 f1a1 	rbit	r1, r1
 8006832:	6179      	str	r1, [r7, #20]
  return result;
 8006834:	6979      	ldr	r1, [r7, #20]
 8006836:	fab1 f181 	clz	r1, r1
 800683a:	b2c9      	uxtb	r1, r1
 800683c:	408b      	lsls	r3, r1
 800683e:	4960      	ldr	r1, [pc, #384]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006840:	4313      	orrs	r3, r2
 8006842:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006844:	e044      	b.n	80068d0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d02a      	beq.n	80068a4 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800684e:	4b5e      	ldr	r3, [pc, #376]	; (80069c8 <HAL_RCC_OscConfig+0x2b4>)
 8006850:	2201      	movs	r2, #1
 8006852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006854:	f7fc f806 	bl	8002864 <HAL_GetTick>
 8006858:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800685a:	e008      	b.n	800686e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800685c:	f7fc f802 	bl	8002864 <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	6a3b      	ldr	r3, [r7, #32]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	2b02      	cmp	r3, #2
 8006868:	d901      	bls.n	800686e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e193      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800686e:	4b54      	ldr	r3, [pc, #336]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d0f0      	beq.n	800685c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800687a:	4b51      	ldr	r3, [pc, #324]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	21f8      	movs	r1, #248	; 0xf8
 8006888:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800688a:	6939      	ldr	r1, [r7, #16]
 800688c:	fa91 f1a1 	rbit	r1, r1
 8006890:	60f9      	str	r1, [r7, #12]
  return result;
 8006892:	68f9      	ldr	r1, [r7, #12]
 8006894:	fab1 f181 	clz	r1, r1
 8006898:	b2c9      	uxtb	r1, r1
 800689a:	408b      	lsls	r3, r1
 800689c:	4948      	ldr	r1, [pc, #288]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 800689e:	4313      	orrs	r3, r2
 80068a0:	600b      	str	r3, [r1, #0]
 80068a2:	e015      	b.n	80068d0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068a4:	4b48      	ldr	r3, [pc, #288]	; (80069c8 <HAL_RCC_OscConfig+0x2b4>)
 80068a6:	2200      	movs	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068aa:	f7fb ffdb 	bl	8002864 <HAL_GetTick>
 80068ae:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068b0:	e008      	b.n	80068c4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068b2:	f7fb ffd7 	bl	8002864 <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	6a3b      	ldr	r3, [r7, #32]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d901      	bls.n	80068c4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	e168      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068c4:	4b3e      	ldr	r3, [pc, #248]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1f0      	bne.n	80068b2 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d030      	beq.n	800693e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	695b      	ldr	r3, [r3, #20]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d016      	beq.n	8006912 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068e4:	4b39      	ldr	r3, [pc, #228]	; (80069cc <HAL_RCC_OscConfig+0x2b8>)
 80068e6:	2201      	movs	r2, #1
 80068e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068ea:	f7fb ffbb 	bl	8002864 <HAL_GetTick>
 80068ee:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068f0:	e008      	b.n	8006904 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068f2:	f7fb ffb7 	bl	8002864 <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	6a3b      	ldr	r3, [r7, #32]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d901      	bls.n	8006904 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e148      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006904:	4b2e      	ldr	r3, [pc, #184]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006906:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006908:	f003 0302 	and.w	r3, r3, #2
 800690c:	2b00      	cmp	r3, #0
 800690e:	d0f0      	beq.n	80068f2 <HAL_RCC_OscConfig+0x1de>
 8006910:	e015      	b.n	800693e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006912:	4b2e      	ldr	r3, [pc, #184]	; (80069cc <HAL_RCC_OscConfig+0x2b8>)
 8006914:	2200      	movs	r2, #0
 8006916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006918:	f7fb ffa4 	bl	8002864 <HAL_GetTick>
 800691c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800691e:	e008      	b.n	8006932 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006920:	f7fb ffa0 	bl	8002864 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	6a3b      	ldr	r3, [r7, #32]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b02      	cmp	r3, #2
 800692c:	d901      	bls.n	8006932 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e131      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006932:	4b23      	ldr	r3, [pc, #140]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006934:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006936:	f003 0302 	and.w	r3, r3, #2
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1f0      	bne.n	8006920 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0304 	and.w	r3, r3, #4
 8006946:	2b00      	cmp	r3, #0
 8006948:	f000 8088 	beq.w	8006a5c <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 800694c:	2300      	movs	r3, #0
 800694e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006952:	4b1b      	ldr	r3, [pc, #108]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d110      	bne.n	8006980 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800695e:	2300      	movs	r3, #0
 8006960:	60bb      	str	r3, [r7, #8]
 8006962:	4b17      	ldr	r3, [pc, #92]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006966:	4a16      	ldr	r2, [pc, #88]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800696c:	6413      	str	r3, [r2, #64]	; 0x40
 800696e:	4b14      	ldr	r3, [pc, #80]	; (80069c0 <HAL_RCC_OscConfig+0x2ac>)
 8006970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006976:	60bb      	str	r3, [r7, #8]
 8006978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800697a:	2301      	movs	r3, #1
 800697c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006980:	4b13      	ldr	r3, [pc, #76]	; (80069d0 <HAL_RCC_OscConfig+0x2bc>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a12      	ldr	r2, [pc, #72]	; (80069d0 <HAL_RCC_OscConfig+0x2bc>)
 8006986:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800698a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800698c:	4b10      	ldr	r3, [pc, #64]	; (80069d0 <HAL_RCC_OscConfig+0x2bc>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006994:	2b00      	cmp	r3, #0
 8006996:	d123      	bne.n	80069e0 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006998:	4b0d      	ldr	r3, [pc, #52]	; (80069d0 <HAL_RCC_OscConfig+0x2bc>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a0c      	ldr	r2, [pc, #48]	; (80069d0 <HAL_RCC_OscConfig+0x2bc>)
 800699e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069a4:	f7fb ff5e 	bl	8002864 <HAL_GetTick>
 80069a8:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069aa:	e013      	b.n	80069d4 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069ac:	f7fb ff5a 	bl	8002864 <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	6a3b      	ldr	r3, [r7, #32]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d90c      	bls.n	80069d4 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e0eb      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
 80069be:	bf00      	nop
 80069c0:	40023800 	.word	0x40023800
 80069c4:	40023802 	.word	0x40023802
 80069c8:	42470000 	.word	0x42470000
 80069cc:	42470e80 	.word	0x42470e80
 80069d0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069d4:	4b72      	ldr	r3, [pc, #456]	; (8006ba0 <HAL_RCC_OscConfig+0x48c>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d0e5      	beq.n	80069ac <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	689a      	ldr	r2, [r3, #8]
 80069e4:	4b6f      	ldr	r3, [pc, #444]	; (8006ba4 <HAL_RCC_OscConfig+0x490>)
 80069e6:	b2d2      	uxtb	r2, r2
 80069e8:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d015      	beq.n	8006a1e <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069f2:	f7fb ff37 	bl	8002864 <HAL_GetTick>
 80069f6:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069f8:	e00a      	b.n	8006a10 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069fa:	f7fb ff33 	bl	8002864 <HAL_GetTick>
 80069fe:	4602      	mov	r2, r0
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d901      	bls.n	8006a10 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	e0c2      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a10:	4b65      	ldr	r3, [pc, #404]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a14:	f003 0302 	and.w	r3, r3, #2
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d0ee      	beq.n	80069fa <HAL_RCC_OscConfig+0x2e6>
 8006a1c:	e014      	b.n	8006a48 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a1e:	f7fb ff21 	bl	8002864 <HAL_GetTick>
 8006a22:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a24:	e00a      	b.n	8006a3c <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a26:	f7fb ff1d 	bl	8002864 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	6a3b      	ldr	r3, [r7, #32]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d901      	bls.n	8006a3c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e0ac      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a3c:	4b5a      	ldr	r3, [pc, #360]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a40:	f003 0302 	and.w	r3, r3, #2
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1ee      	bne.n	8006a26 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d105      	bne.n	8006a5c <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a50:	4b55      	ldr	r3, [pc, #340]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a54:	4a54      	ldr	r2, [pc, #336]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006a56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 8097 	beq.w	8006b94 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a66:	4b50      	ldr	r3, [pc, #320]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f003 030c 	and.w	r3, r3, #12
 8006a6e:	2b08      	cmp	r3, #8
 8006a70:	d061      	beq.n	8006b36 <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d146      	bne.n	8006b08 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a7a:	4b4c      	ldr	r3, [pc, #304]	; (8006bac <HAL_RCC_OscConfig+0x498>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a80:	f7fb fef0 	bl	8002864 <HAL_GetTick>
 8006a84:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a86:	e008      	b.n	8006a9a <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a88:	f7fb feec 	bl	8002864 <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	6a3b      	ldr	r3, [r7, #32]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	2b64      	cmp	r3, #100	; 0x64
 8006a94:	d901      	bls.n	8006a9a <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8006a96:	2303      	movs	r3, #3
 8006a98:	e07d      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a9a:	4b43      	ldr	r3, [pc, #268]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1f0      	bne.n	8006a88 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006aa6:	4b40      	ldr	r3, [pc, #256]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006aa8:	685a      	ldr	r2, [r3, #4]
 8006aaa:	4b41      	ldr	r3, [pc, #260]	; (8006bb0 <HAL_RCC_OscConfig+0x49c>)
 8006aac:	4013      	ands	r3, r2
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	69d1      	ldr	r1, [r2, #28]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	6a12      	ldr	r2, [r2, #32]
 8006ab6:	4311      	orrs	r1, r2
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006abc:	0192      	lsls	r2, r2, #6
 8006abe:	4311      	orrs	r1, r2
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006ac4:	0612      	lsls	r2, r2, #24
 8006ac6:	4311      	orrs	r1, r2
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006acc:	0852      	lsrs	r2, r2, #1
 8006ace:	3a01      	subs	r2, #1
 8006ad0:	0412      	lsls	r2, r2, #16
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	4934      	ldr	r1, [pc, #208]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ada:	4b34      	ldr	r3, [pc, #208]	; (8006bac <HAL_RCC_OscConfig+0x498>)
 8006adc:	2201      	movs	r2, #1
 8006ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae0:	f7fb fec0 	bl	8002864 <HAL_GetTick>
 8006ae4:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ae6:	e008      	b.n	8006afa <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ae8:	f7fb febc 	bl	8002864 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	2b64      	cmp	r3, #100	; 0x64
 8006af4:	d901      	bls.n	8006afa <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e04d      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006afa:	4b2b      	ldr	r3, [pc, #172]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d0f0      	beq.n	8006ae8 <HAL_RCC_OscConfig+0x3d4>
 8006b06:	e045      	b.n	8006b94 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b08:	4b28      	ldr	r3, [pc, #160]	; (8006bac <HAL_RCC_OscConfig+0x498>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b0e:	f7fb fea9 	bl	8002864 <HAL_GetTick>
 8006b12:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b14:	e008      	b.n	8006b28 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b16:	f7fb fea5 	bl	8002864 <HAL_GetTick>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	6a3b      	ldr	r3, [r7, #32]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	2b64      	cmp	r3, #100	; 0x64
 8006b22:	d901      	bls.n	8006b28 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e036      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b28:	4b1f      	ldr	r3, [pc, #124]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1f0      	bne.n	8006b16 <HAL_RCC_OscConfig+0x402>
 8006b34:	e02e      	b.n	8006b94 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	699b      	ldr	r3, [r3, #24]
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d101      	bne.n	8006b42 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e029      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006b42:	4b19      	ldr	r3, [pc, #100]	; (8006ba8 <HAL_RCC_OscConfig+0x494>)
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b48:	69fb      	ldr	r3, [r7, #28]
 8006b4a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d11c      	bne.n	8006b90 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d115      	bne.n	8006b90 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	099b      	lsrs	r3, r3, #6
 8006b68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d10d      	bne.n	8006b90 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d106      	bne.n	8006b90 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d001      	beq.n	8006b94 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e000      	b.n	8006b96 <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3728      	adds	r7, #40	; 0x28
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	40007000 	.word	0x40007000
 8006ba4:	40023870 	.word	0x40023870
 8006ba8:	40023800 	.word	0x40023800
 8006bac:	42470060 	.word	0x42470060
 8006bb0:	f0bc8000 	.word	0xf0bc8000

08006bb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b086      	sub	sp, #24
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d101      	bne.n	8006bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e0d2      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006bc8:	4b6b      	ldr	r3, [pc, #428]	; (8006d78 <HAL_RCC_ClockConfig+0x1c4>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 030f 	and.w	r3, r3, #15
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d90c      	bls.n	8006bf0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bd6:	4b68      	ldr	r3, [pc, #416]	; (8006d78 <HAL_RCC_ClockConfig+0x1c4>)
 8006bd8:	683a      	ldr	r2, [r7, #0]
 8006bda:	b2d2      	uxtb	r2, r2
 8006bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bde:	4b66      	ldr	r3, [pc, #408]	; (8006d78 <HAL_RCC_ClockConfig+0x1c4>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 030f 	and.w	r3, r3, #15
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d001      	beq.n	8006bf0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e0be      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0302 	and.w	r3, r3, #2
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d020      	beq.n	8006c3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0304 	and.w	r3, r3, #4
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d005      	beq.n	8006c14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c08:	4b5c      	ldr	r3, [pc, #368]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	4a5b      	ldr	r2, [pc, #364]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0308 	and.w	r3, r3, #8
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d005      	beq.n	8006c2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006c20:	4b56      	ldr	r3, [pc, #344]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	4a55      	ldr	r2, [pc, #340]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006c2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c2c:	4b53      	ldr	r3, [pc, #332]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	4950      	ldr	r1, [pc, #320]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 0301 	and.w	r3, r3, #1
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d040      	beq.n	8006ccc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d107      	bne.n	8006c62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c52:	4b4a      	ldr	r3, [pc, #296]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d115      	bne.n	8006c8a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e085      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d107      	bne.n	8006c7a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c6a:	4b44      	ldr	r3, [pc, #272]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d109      	bne.n	8006c8a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e079      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c7a:	4b40      	ldr	r3, [pc, #256]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0302 	and.w	r3, r3, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d101      	bne.n	8006c8a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e071      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c8a:	4b3c      	ldr	r3, [pc, #240]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f023 0203 	bic.w	r2, r3, #3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	4939      	ldr	r1, [pc, #228]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c9c:	f7fb fde2 	bl	8002864 <HAL_GetTick>
 8006ca0:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ca2:	e00a      	b.n	8006cba <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ca4:	f7fb fdde 	bl	8002864 <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e059      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cba:	4b30      	ldr	r3, [pc, #192]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f003 020c 	and.w	r2, r3, #12
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d1eb      	bne.n	8006ca4 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ccc:	4b2a      	ldr	r3, [pc, #168]	; (8006d78 <HAL_RCC_ClockConfig+0x1c4>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 030f 	and.w	r3, r3, #15
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d20c      	bcs.n	8006cf4 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cda:	4b27      	ldr	r3, [pc, #156]	; (8006d78 <HAL_RCC_ClockConfig+0x1c4>)
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	b2d2      	uxtb	r2, r2
 8006ce0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ce2:	4b25      	ldr	r3, [pc, #148]	; (8006d78 <HAL_RCC_ClockConfig+0x1c4>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 030f 	and.w	r3, r3, #15
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d001      	beq.n	8006cf4 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e03c      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0304 	and.w	r3, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d008      	beq.n	8006d12 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d00:	4b1e      	ldr	r3, [pc, #120]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	491b      	ldr	r1, [pc, #108]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0308 	and.w	r3, r3, #8
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d009      	beq.n	8006d32 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d1e:	4b17      	ldr	r3, [pc, #92]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	00db      	lsls	r3, r3, #3
 8006d2c:	4913      	ldr	r1, [pc, #76]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006d32:	f000 f82b 	bl	8006d8c <HAL_RCC_GetSysClockFreq>
 8006d36:	4601      	mov	r1, r0
 8006d38:	4b10      	ldr	r3, [pc, #64]	; (8006d7c <HAL_RCC_ClockConfig+0x1c8>)
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d40:	22f0      	movs	r2, #240	; 0xf0
 8006d42:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	fa92 f2a2 	rbit	r2, r2
 8006d4a:	60fa      	str	r2, [r7, #12]
  return result;
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	fab2 f282 	clz	r2, r2
 8006d52:	b2d2      	uxtb	r2, r2
 8006d54:	40d3      	lsrs	r3, r2
 8006d56:	4a0a      	ldr	r2, [pc, #40]	; (8006d80 <HAL_RCC_ClockConfig+0x1cc>)
 8006d58:	5cd3      	ldrb	r3, [r2, r3]
 8006d5a:	fa21 f303 	lsr.w	r3, r1, r3
 8006d5e:	4a09      	ldr	r2, [pc, #36]	; (8006d84 <HAL_RCC_ClockConfig+0x1d0>)
 8006d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006d62:	4b09      	ldr	r3, [pc, #36]	; (8006d88 <HAL_RCC_ClockConfig+0x1d4>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4618      	mov	r0, r3
 8006d68:	f7fb fd3a 	bl	80027e0 <HAL_InitTick>

  return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	40023c00 	.word	0x40023c00
 8006d7c:	40023800 	.word	0x40023800
 8006d80:	0801145c 	.word	0x0801145c
 8006d84:	20000004 	.word	0x20000004
 8006d88:	20000008 	.word	0x20000008

08006d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d8c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d94:	2300      	movs	r3, #0
 8006d96:	607b      	str	r3, [r7, #4]
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006da0:	2300      	movs	r3, #0
 8006da2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006da4:	4b67      	ldr	r3, [pc, #412]	; (8006f44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	f003 030c 	and.w	r3, r3, #12
 8006dac:	2b08      	cmp	r3, #8
 8006dae:	d00d      	beq.n	8006dcc <HAL_RCC_GetSysClockFreq+0x40>
 8006db0:	2b08      	cmp	r3, #8
 8006db2:	f200 80bd 	bhi.w	8006f30 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_RCC_GetSysClockFreq+0x34>
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d003      	beq.n	8006dc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006dbe:	e0b7      	b.n	8006f30 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006dc0:	4b61      	ldr	r3, [pc, #388]	; (8006f48 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006dc2:	60bb      	str	r3, [r7, #8]
       break;
 8006dc4:	e0b7      	b.n	8006f36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006dc6:	4b61      	ldr	r3, [pc, #388]	; (8006f4c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006dc8:	60bb      	str	r3, [r7, #8]
      break;
 8006dca:	e0b4      	b.n	8006f36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006dcc:	4b5d      	ldr	r3, [pc, #372]	; (8006f44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006dd4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006dd6:	4b5b      	ldr	r3, [pc, #364]	; (8006f44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d04d      	beq.n	8006e7e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006de2:	4b58      	ldr	r3, [pc, #352]	; (8006f44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	099b      	lsrs	r3, r3, #6
 8006de8:	461a      	mov	r2, r3
 8006dea:	f04f 0300 	mov.w	r3, #0
 8006dee:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006df2:	f04f 0100 	mov.w	r1, #0
 8006df6:	ea02 0800 	and.w	r8, r2, r0
 8006dfa:	ea03 0901 	and.w	r9, r3, r1
 8006dfe:	4640      	mov	r0, r8
 8006e00:	4649      	mov	r1, r9
 8006e02:	f04f 0200 	mov.w	r2, #0
 8006e06:	f04f 0300 	mov.w	r3, #0
 8006e0a:	014b      	lsls	r3, r1, #5
 8006e0c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006e10:	0142      	lsls	r2, r0, #5
 8006e12:	4610      	mov	r0, r2
 8006e14:	4619      	mov	r1, r3
 8006e16:	ebb0 0008 	subs.w	r0, r0, r8
 8006e1a:	eb61 0109 	sbc.w	r1, r1, r9
 8006e1e:	f04f 0200 	mov.w	r2, #0
 8006e22:	f04f 0300 	mov.w	r3, #0
 8006e26:	018b      	lsls	r3, r1, #6
 8006e28:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006e2c:	0182      	lsls	r2, r0, #6
 8006e2e:	1a12      	subs	r2, r2, r0
 8006e30:	eb63 0301 	sbc.w	r3, r3, r1
 8006e34:	f04f 0000 	mov.w	r0, #0
 8006e38:	f04f 0100 	mov.w	r1, #0
 8006e3c:	00d9      	lsls	r1, r3, #3
 8006e3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006e42:	00d0      	lsls	r0, r2, #3
 8006e44:	4602      	mov	r2, r0
 8006e46:	460b      	mov	r3, r1
 8006e48:	eb12 0208 	adds.w	r2, r2, r8
 8006e4c:	eb43 0309 	adc.w	r3, r3, r9
 8006e50:	f04f 0000 	mov.w	r0, #0
 8006e54:	f04f 0100 	mov.w	r1, #0
 8006e58:	0259      	lsls	r1, r3, #9
 8006e5a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006e5e:	0250      	lsls	r0, r2, #9
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	4610      	mov	r0, r2
 8006e66:	4619      	mov	r1, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	f04f 0300 	mov.w	r3, #0
 8006e70:	f7f9 fe46 	bl	8000b00 <__aeabi_uldivmod>
 8006e74:	4602      	mov	r2, r0
 8006e76:	460b      	mov	r3, r1
 8006e78:	4613      	mov	r3, r2
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	e04a      	b.n	8006f14 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e7e:	4b31      	ldr	r3, [pc, #196]	; (8006f44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	099b      	lsrs	r3, r3, #6
 8006e84:	461a      	mov	r2, r3
 8006e86:	f04f 0300 	mov.w	r3, #0
 8006e8a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006e8e:	f04f 0100 	mov.w	r1, #0
 8006e92:	ea02 0400 	and.w	r4, r2, r0
 8006e96:	ea03 0501 	and.w	r5, r3, r1
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	4629      	mov	r1, r5
 8006e9e:	f04f 0200 	mov.w	r2, #0
 8006ea2:	f04f 0300 	mov.w	r3, #0
 8006ea6:	014b      	lsls	r3, r1, #5
 8006ea8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006eac:	0142      	lsls	r2, r0, #5
 8006eae:	4610      	mov	r0, r2
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	1b00      	subs	r0, r0, r4
 8006eb4:	eb61 0105 	sbc.w	r1, r1, r5
 8006eb8:	f04f 0200 	mov.w	r2, #0
 8006ebc:	f04f 0300 	mov.w	r3, #0
 8006ec0:	018b      	lsls	r3, r1, #6
 8006ec2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006ec6:	0182      	lsls	r2, r0, #6
 8006ec8:	1a12      	subs	r2, r2, r0
 8006eca:	eb63 0301 	sbc.w	r3, r3, r1
 8006ece:	f04f 0000 	mov.w	r0, #0
 8006ed2:	f04f 0100 	mov.w	r1, #0
 8006ed6:	00d9      	lsls	r1, r3, #3
 8006ed8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006edc:	00d0      	lsls	r0, r2, #3
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	1912      	adds	r2, r2, r4
 8006ee4:	eb45 0303 	adc.w	r3, r5, r3
 8006ee8:	f04f 0000 	mov.w	r0, #0
 8006eec:	f04f 0100 	mov.w	r1, #0
 8006ef0:	0299      	lsls	r1, r3, #10
 8006ef2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006ef6:	0290      	lsls	r0, r2, #10
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4610      	mov	r0, r2
 8006efe:	4619      	mov	r1, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	461a      	mov	r2, r3
 8006f04:	f04f 0300 	mov.w	r3, #0
 8006f08:	f7f9 fdfa 	bl	8000b00 <__aeabi_uldivmod>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	4613      	mov	r3, r2
 8006f12:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006f14:	4b0b      	ldr	r3, [pc, #44]	; (8006f44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	0c1b      	lsrs	r3, r3, #16
 8006f1a:	f003 0303 	and.w	r3, r3, #3
 8006f1e:	3301      	adds	r3, #1
 8006f20:	005b      	lsls	r3, r3, #1
 8006f22:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f2c:	60bb      	str	r3, [r7, #8]
      break;
 8006f2e:	e002      	b.n	8006f36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f30:	4b05      	ldr	r3, [pc, #20]	; (8006f48 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006f32:	60bb      	str	r3, [r7, #8]
      break;
 8006f34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f36:	68bb      	ldr	r3, [r7, #8]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006f42:	bf00      	nop
 8006f44:	40023800 	.word	0x40023800
 8006f48:	00f42400 	.word	0x00f42400
 8006f4c:	007a1200 	.word	0x007a1200

08006f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f50:	b480      	push	{r7}
 8006f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f54:	4b02      	ldr	r3, [pc, #8]	; (8006f60 <HAL_RCC_GetHCLKFreq+0x10>)
 8006f56:	681b      	ldr	r3, [r3, #0]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bc80      	pop	{r7}
 8006f5e:	4770      	bx	lr
 8006f60:	20000004 	.word	0x20000004

08006f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006f6a:	f7ff fff1 	bl	8006f50 <HAL_RCC_GetHCLKFreq>
 8006f6e:	4601      	mov	r1, r0
 8006f70:	4b0b      	ldr	r3, [pc, #44]	; (8006fa0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006f78:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8006f7c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	fa92 f2a2 	rbit	r2, r2
 8006f84:	603a      	str	r2, [r7, #0]
  return result;
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	fab2 f282 	clz	r2, r2
 8006f8c:	b2d2      	uxtb	r2, r2
 8006f8e:	40d3      	lsrs	r3, r2
 8006f90:	4a04      	ldr	r2, [pc, #16]	; (8006fa4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006f92:	5cd3      	ldrb	r3, [r2, r3]
 8006f94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3708      	adds	r7, #8
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	40023800 	.word	0x40023800
 8006fa4:	0801146c 	.word	0x0801146c

08006fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8006fae:	f7ff ffcf 	bl	8006f50 <HAL_RCC_GetHCLKFreq>
 8006fb2:	4601      	mov	r1, r0
 8006fb4:	4b0b      	ldr	r3, [pc, #44]	; (8006fe4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006fbc:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8006fc0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	fa92 f2a2 	rbit	r2, r2
 8006fc8:	603a      	str	r2, [r7, #0]
  return result;
 8006fca:	683a      	ldr	r2, [r7, #0]
 8006fcc:	fab2 f282 	clz	r2, r2
 8006fd0:	b2d2      	uxtb	r2, r2
 8006fd2:	40d3      	lsrs	r3, r2
 8006fd4:	4a04      	ldr	r2, [pc, #16]	; (8006fe8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006fd6:	5cd3      	ldrb	r3, [r2, r3]
 8006fd8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3708      	adds	r7, #8
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	40023800 	.word	0x40023800
 8006fe8:	0801146c 	.word	0x0801146c

08006fec <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e022      	b.n	8007044 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b00      	cmp	r3, #0
 8007008:	d105      	bne.n	8007016 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f7fa fe9b 	bl	8001d4c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2203      	movs	r2, #3
 800701a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f814 	bl	800704c <HAL_SD_InitCard>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d001      	beq.n	800702e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e00a      	b.n	8007044 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3708      	adds	r7, #8
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800704c:	b5b0      	push	{r4, r5, r7, lr}
 800704e:	b08e      	sub	sp, #56	; 0x38
 8007050:	af04      	add	r7, sp, #16
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007054:	2300      	movs	r3, #0
 8007056:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007058:	2300      	movs	r3, #0
 800705a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800705c:	2300      	movs	r3, #0
 800705e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007060:	2300      	movs	r3, #0
 8007062:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007064:	2300      	movs	r3, #0
 8007066:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007068:	2376      	movs	r3, #118	; 0x76
 800706a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681d      	ldr	r5, [r3, #0]
 8007070:	466c      	mov	r4, sp
 8007072:	f107 0314 	add.w	r3, r7, #20
 8007076:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800707a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800707e:	f107 0308 	add.w	r3, r7, #8
 8007082:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007084:	4628      	mov	r0, r5
 8007086:	f002 fb45 	bl	8009714 <SDIO_Init>
 800708a:	4603      	mov	r3, r0
 800708c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007094:	2b00      	cmp	r3, #0
 8007096:	d001      	beq.n	800709c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	e031      	b.n	8007100 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800709c:	4b1a      	ldr	r3, [pc, #104]	; (8007108 <HAL_SD_InitCard+0xbc>)
 800709e:	2200      	movs	r2, #0
 80070a0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4618      	mov	r0, r3
 80070a8:	f002 fb7a 	bl	80097a0 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80070ac:	4b16      	ldr	r3, [pc, #88]	; (8007108 <HAL_SD_InitCard+0xbc>)
 80070ae:	2201      	movs	r2, #1
 80070b0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f001 f8ee 	bl	8008294 <SD_PowerON>
 80070b8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070ba:	6a3b      	ldr	r3, [r7, #32]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00b      	beq.n	80070d8 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070cc:	6a3b      	ldr	r3, [r7, #32]
 80070ce:	431a      	orrs	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e013      	b.n	8007100 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f001 f80f 	bl	80080fc <SD_InitCard>
 80070de:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00b      	beq.n	80070fe <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070f2:	6a3b      	ldr	r3, [r7, #32]
 80070f4:	431a      	orrs	r2, r3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e000      	b.n	8007100 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3728      	adds	r7, #40	; 0x28
 8007104:	46bd      	mov	sp, r7
 8007106:	bdb0      	pop	{r4, r5, r7, pc}
 8007108:	422580a0 	.word	0x422580a0

0800710c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b092      	sub	sp, #72	; 0x48
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
 8007118:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800711a:	f7fb fba3 	bl	8002864 <HAL_GetTick>
 800711e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d107      	bne.n	800713e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007132:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e1d9      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b01      	cmp	r3, #1
 8007148:	f040 81cc 	bne.w	80074e4 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007152:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	441a      	add	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800715c:	429a      	cmp	r2, r3
 800715e:	d907      	bls.n	8007170 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007164:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e1c0      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2203      	movs	r2, #3
 8007174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2200      	movs	r2, #0
 800717e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007184:	2b01      	cmp	r3, #1
 8007186:	d002      	beq.n	800718e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718a:	025b      	lsls	r3, r3, #9
 800718c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007196:	4618      	mov	r0, r3
 8007198:	f002 fb90 	bl	80098bc <SDMMC_CmdBlockLength>
 800719c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800719e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00f      	beq.n	80071c4 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a9b      	ldr	r2, [pc, #620]	; (8007418 <HAL_SD_ReadBlocks+0x30c>)
 80071aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071b2:	431a      	orrs	r2, r3
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e196      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80071c4:	f04f 33ff 	mov.w	r3, #4294967295
 80071c8:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	025b      	lsls	r3, r3, #9
 80071ce:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80071d0:	2390      	movs	r3, #144	; 0x90
 80071d2:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80071d4:	2302      	movs	r3, #2
 80071d6:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80071d8:	2300      	movs	r3, #0
 80071da:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80071dc:	2301      	movs	r3, #1
 80071de:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f107 0214 	add.w	r2, r7, #20
 80071e8:	4611      	mov	r1, r2
 80071ea:	4618      	mov	r0, r3
 80071ec:	f002 fb3b 	bl	8009866 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d90a      	bls.n	800720c <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2202      	movs	r2, #2
 80071fa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007202:	4618      	mov	r0, r3
 8007204:	f002 fb9e 	bl	8009944 <SDMMC_CmdReadMultiBlock>
 8007208:	6478      	str	r0, [r7, #68]	; 0x44
 800720a:	e009      	b.n	8007220 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2201      	movs	r2, #1
 8007210:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007218:	4618      	mov	r0, r3
 800721a:	f002 fb71 	bl	8009900 <SDMMC_CmdReadSingleBlock>
 800721e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007220:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007222:	2b00      	cmp	r3, #0
 8007224:	d012      	beq.n	800724c <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a7b      	ldr	r2, [pc, #492]	; (8007418 <HAL_SD_ReadBlocks+0x30c>)
 800722c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007232:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007234:	431a      	orrs	r2, r3
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e152      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007250:	e061      	b.n	8007316 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007258:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d03c      	beq.n	80072da <HAL_SD_ReadBlocks+0x1ce>
 8007260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007262:	2b00      	cmp	r3, #0
 8007264:	d039      	beq.n	80072da <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8007266:	2300      	movs	r3, #0
 8007268:	643b      	str	r3, [r7, #64]	; 0x40
 800726a:	e033      	b.n	80072d4 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4618      	mov	r0, r3
 8007272:	f002 fa79 	bl	8009768 <SDIO_ReadFIFO>
 8007276:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8007278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727a:	b2da      	uxtb	r2, r3
 800727c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800727e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007282:	3301      	adds	r3, #1
 8007284:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007288:	3b01      	subs	r3, #1
 800728a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800728c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800728e:	0a1b      	lsrs	r3, r3, #8
 8007290:	b2da      	uxtb	r2, r3
 8007292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007294:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007298:	3301      	adds	r3, #1
 800729a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800729c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800729e:	3b01      	subs	r3, #1
 80072a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80072a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072a4:	0c1b      	lsrs	r3, r3, #16
 80072a6:	b2da      	uxtb	r2, r3
 80072a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072aa:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80072ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ae:	3301      	adds	r3, #1
 80072b0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80072b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072b4:	3b01      	subs	r3, #1
 80072b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80072b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ba:	0e1b      	lsrs	r3, r3, #24
 80072bc:	b2da      	uxtb	r2, r3
 80072be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072c0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80072c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072c4:	3301      	adds	r3, #1
 80072c6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80072c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072ca:	3b01      	subs	r3, #1
 80072cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80072ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072d0:	3301      	adds	r3, #1
 80072d2:	643b      	str	r3, [r7, #64]	; 0x40
 80072d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072d6:	2b07      	cmp	r3, #7
 80072d8:	d9c8      	bls.n	800726c <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80072da:	f7fb fac3 	bl	8002864 <HAL_GetTick>
 80072de:	4602      	mov	r2, r0
 80072e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e2:	1ad3      	subs	r3, r2, r3
 80072e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d902      	bls.n	80072f0 <HAL_SD_ReadBlocks+0x1e4>
 80072ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d112      	bne.n	8007316 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a48      	ldr	r2, [pc, #288]	; (8007418 <HAL_SD_ReadBlocks+0x30c>)
 80072f6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2200      	movs	r2, #0
 8007310:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e0ed      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800731c:	f240 332a 	movw	r3, #810	; 0x32a
 8007320:	4013      	ands	r3, r2
 8007322:	2b00      	cmp	r3, #0
 8007324:	d095      	beq.n	8007252 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800732c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007330:	2b00      	cmp	r3, #0
 8007332:	d022      	beq.n	800737a <HAL_SD_ReadBlocks+0x26e>
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	2b01      	cmp	r3, #1
 8007338:	d91f      	bls.n	800737a <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800733e:	2b03      	cmp	r3, #3
 8007340:	d01b      	beq.n	800737a <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4618      	mov	r0, r3
 8007348:	f002 fb62 	bl	8009a10 <SDMMC_CmdStopTransfer>
 800734c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800734e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007350:	2b00      	cmp	r3, #0
 8007352:	d012      	beq.n	800737a <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a2f      	ldr	r2, [pc, #188]	; (8007418 <HAL_SD_ReadBlocks+0x30c>)
 800735a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007360:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007362:	431a      	orrs	r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e0bb      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007380:	f003 0308 	and.w	r3, r3, #8
 8007384:	2b00      	cmp	r3, #0
 8007386:	d012      	beq.n	80073ae <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a22      	ldr	r2, [pc, #136]	; (8007418 <HAL_SD_ReadBlocks+0x30c>)
 800738e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007394:	f043 0208 	orr.w	r2, r3, #8
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e0a1      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073b4:	f003 0302 	and.w	r3, r3, #2
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d012      	beq.n	80073e2 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a15      	ldr	r2, [pc, #84]	; (8007418 <HAL_SD_ReadBlocks+0x30c>)
 80073c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073c8:	f043 0202 	orr.w	r2, r3, #2
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e087      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e8:	f003 0320 	and.w	r3, r3, #32
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d064      	beq.n	80074ba <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a08      	ldr	r2, [pc, #32]	; (8007418 <HAL_SD_ReadBlocks+0x30c>)
 80073f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fc:	f043 0220 	orr.w	r2, r3, #32
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e06d      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
 8007416:	bf00      	nop
 8007418:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4618      	mov	r0, r3
 8007422:	f002 f9a1 	bl	8009768 <SDIO_ReadFIFO>
 8007426:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8007428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800742a:	b2da      	uxtb	r2, r3
 800742c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800742e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007432:	3301      	adds	r3, #1
 8007434:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007436:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007438:	3b01      	subs	r3, #1
 800743a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800743c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800743e:	0a1b      	lsrs	r3, r3, #8
 8007440:	b2da      	uxtb	r2, r3
 8007442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007444:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007448:	3301      	adds	r3, #1
 800744a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800744c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800744e:	3b01      	subs	r3, #1
 8007450:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007454:	0c1b      	lsrs	r3, r3, #16
 8007456:	b2da      	uxtb	r2, r3
 8007458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800745a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800745c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800745e:	3301      	adds	r3, #1
 8007460:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007464:	3b01      	subs	r3, #1
 8007466:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800746a:	0e1b      	lsrs	r3, r3, #24
 800746c:	b2da      	uxtb	r2, r3
 800746e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007470:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007474:	3301      	adds	r3, #1
 8007476:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800747a:	3b01      	subs	r3, #1
 800747c:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800747e:	f7fb f9f1 	bl	8002864 <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800748a:	429a      	cmp	r2, r3
 800748c:	d902      	bls.n	8007494 <HAL_SD_ReadBlocks+0x388>
 800748e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007490:	2b00      	cmp	r3, #0
 8007492:	d112      	bne.n	80074ba <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a18      	ldr	r2, [pc, #96]	; (80074fc <HAL_SD_ReadBlocks+0x3f0>)
 800749a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e01b      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d002      	beq.n	80074ce <HAL_SD_ReadBlocks+0x3c2>
 80074c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1a6      	bne.n	800741c <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f240 523a 	movw	r2, #1338	; 0x53a
 80074d6:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	e006      	b.n	80074f2 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
  }
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3748      	adds	r7, #72	; 0x48
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	004005ff 	.word	0x004005ff

08007500 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b092      	sub	sp, #72	; 0x48
 8007504:	af00      	add	r7, sp, #0
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	607a      	str	r2, [r7, #4]
 800750c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800750e:	f7fb f9a9 	bl	8002864 <HAL_GetTick>
 8007512:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d107      	bne.n	8007532 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007526:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e184      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b01      	cmp	r3, #1
 800753c:	f040 8177 	bne.w	800782e <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007546:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	441a      	add	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007550:	429a      	cmp	r2, r3
 8007552:	d907      	bls.n	8007564 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007558:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e16b      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2203      	movs	r2, #3
 8007568:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2200      	movs	r2, #0
 8007572:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007578:	2b01      	cmp	r3, #1
 800757a:	d002      	beq.n	8007582 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800757c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800757e:	025b      	lsls	r3, r3, #9
 8007580:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f44f 7100 	mov.w	r1, #512	; 0x200
 800758a:	4618      	mov	r0, r3
 800758c:	f002 f996 	bl	80098bc <SDMMC_CmdBlockLength>
 8007590:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8007592:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00f      	beq.n	80075b8 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a9d      	ldr	r2, [pc, #628]	; (8007814 <HAL_SD_WriteBlocks+0x314>)
 800759e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075a6:	431a      	orrs	r2, r3
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e141      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80075b8:	f04f 33ff 	mov.w	r3, #4294967295
 80075bc:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	025b      	lsls	r3, r3, #9
 80075c2:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80075c4:	2390      	movs	r3, #144	; 0x90
 80075c6:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80075c8:	2300      	movs	r3, #0
 80075ca:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80075cc:	2300      	movs	r3, #0
 80075ce:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80075d0:	2301      	movs	r3, #1
 80075d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f107 0218 	add.w	r2, r7, #24
 80075dc:	4611      	mov	r1, r2
 80075de:	4618      	mov	r0, r3
 80075e0:	f002 f941 	bl	8009866 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d90a      	bls.n	8007600 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2220      	movs	r2, #32
 80075ee:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80075f6:	4618      	mov	r0, r3
 80075f8:	f002 f9e8 	bl	80099cc <SDMMC_CmdWriteMultiBlock>
 80075fc:	6478      	str	r0, [r7, #68]	; 0x44
 80075fe:	e009      	b.n	8007614 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2210      	movs	r2, #16
 8007604:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800760c:	4618      	mov	r0, r3
 800760e:	f002 f9bb 	bl	8009988 <SDMMC_CmdWriteSingleBlock>
 8007612:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007614:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007616:	2b00      	cmp	r3, #0
 8007618:	d012      	beq.n	8007640 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a7d      	ldr	r2, [pc, #500]	; (8007814 <HAL_SD_WriteBlocks+0x314>)
 8007620:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007628:	431a      	orrs	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2201      	movs	r2, #1
 8007632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e0fd      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007644:	e065      	b.n	8007712 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800764c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d040      	beq.n	80076d6 <HAL_SD_WriteBlocks+0x1d6>
 8007654:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007656:	2b00      	cmp	r3, #0
 8007658:	d03d      	beq.n	80076d6 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800765a:	2300      	movs	r3, #0
 800765c:	643b      	str	r3, [r7, #64]	; 0x40
 800765e:	e037      	b.n	80076d0 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8007660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007668:	3301      	adds	r3, #1
 800766a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800766c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800766e:	3b01      	subs	r3, #1
 8007670:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8007672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	021a      	lsls	r2, r3, #8
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	4313      	orrs	r3, r2
 800767c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800767e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007680:	3301      	adds	r3, #1
 8007682:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007686:	3b01      	subs	r3, #1
 8007688:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800768a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	041a      	lsls	r2, r3, #16
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	4313      	orrs	r3, r2
 8007694:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007698:	3301      	adds	r3, #1
 800769a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800769c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800769e:	3b01      	subs	r3, #1
 80076a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80076a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a4:	781b      	ldrb	r3, [r3, #0]
 80076a6:	061a      	lsls	r2, r3, #24
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80076ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076b0:	3301      	adds	r3, #1
 80076b2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80076b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076b6:	3b01      	subs	r3, #1
 80076b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f107 0214 	add.w	r2, r7, #20
 80076c2:	4611      	mov	r1, r2
 80076c4:	4618      	mov	r0, r3
 80076c6:	f002 f85b 	bl	8009780 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80076ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076cc:	3301      	adds	r3, #1
 80076ce:	643b      	str	r3, [r7, #64]	; 0x40
 80076d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076d2:	2b07      	cmp	r3, #7
 80076d4:	d9c4      	bls.n	8007660 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80076d6:	f7fb f8c5 	bl	8002864 <HAL_GetTick>
 80076da:	4602      	mov	r2, r0
 80076dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d902      	bls.n	80076ec <HAL_SD_WriteBlocks+0x1ec>
 80076e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d112      	bne.n	8007712 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a48      	ldr	r2, [pc, #288]	; (8007814 <HAL_SD_WriteBlocks+0x314>)
 80076f2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076fa:	431a      	orrs	r2, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800770e:	2303      	movs	r3, #3
 8007710:	e094      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007718:	f240 331a 	movw	r3, #794	; 0x31a
 800771c:	4013      	ands	r3, r2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d091      	beq.n	8007646 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800772c:	2b00      	cmp	r3, #0
 800772e:	d022      	beq.n	8007776 <HAL_SD_WriteBlocks+0x276>
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d91f      	bls.n	8007776 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800773a:	2b03      	cmp	r3, #3
 800773c:	d01b      	beq.n	8007776 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4618      	mov	r0, r3
 8007744:	f002 f964 	bl	8009a10 <SDMMC_CmdStopTransfer>
 8007748:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800774a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800774c:	2b00      	cmp	r3, #0
 800774e:	d012      	beq.n	8007776 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a2f      	ldr	r2, [pc, #188]	; (8007814 <HAL_SD_WriteBlocks+0x314>)
 8007756:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800775c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800775e:	431a      	orrs	r2, r3
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2200      	movs	r2, #0
 8007770:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e062      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800777c:	f003 0308 	and.w	r3, r3, #8
 8007780:	2b00      	cmp	r3, #0
 8007782:	d012      	beq.n	80077aa <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a22      	ldr	r2, [pc, #136]	; (8007814 <HAL_SD_WriteBlocks+0x314>)
 800778a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007790:	f043 0208 	orr.w	r2, r3, #8
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2200      	movs	r2, #0
 80077a4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e048      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b0:	f003 0302 	and.w	r3, r3, #2
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d012      	beq.n	80077de <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a15      	ldr	r2, [pc, #84]	; (8007814 <HAL_SD_WriteBlocks+0x314>)
 80077be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c4:	f043 0202 	orr.w	r2, r3, #2
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e02e      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077e4:	f003 0310 	and.w	r3, r3, #16
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d015      	beq.n	8007818 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a08      	ldr	r2, [pc, #32]	; (8007814 <HAL_SD_WriteBlocks+0x314>)
 80077f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f8:	f043 0210 	orr.w	r2, r3, #16
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e014      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
 8007812:	bf00      	nop
 8007814:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f240 523a 	movw	r2, #1338	; 0x53a
 8007820:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800782a:	2300      	movs	r3, #0
 800782c:	e006      	b.n	800783c <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007832:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
  }
}
 800783c:	4618      	mov	r0, r3
 800783e:	3748      	adds	r7, #72	; 0x48
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007850:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007858:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800785c:	2b00      	cmp	r3, #0
 800785e:	d008      	beq.n	8007872 <HAL_SD_IRQHandler+0x2e>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f003 0308 	and.w	r3, r3, #8
 8007866:	2b00      	cmp	r3, #0
 8007868:	d003      	beq.n	8007872 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 ff28 	bl	80086c0 <SD_Read_IT>
 8007870:	e157      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 808f 	beq.w	80079a0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f44f 7280 	mov.w	r2, #256	; 0x100
 800788a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6812      	ldr	r2, [r2, #0]
 8007896:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800789a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800789e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f022 0201 	bic.w	r2, r2, #1
 80078ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f003 0308 	and.w	r3, r3, #8
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d039      	beq.n	800792e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f003 0302 	and.w	r3, r3, #2
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d104      	bne.n	80078ce <HAL_SD_IRQHandler+0x8a>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f003 0320 	and.w	r3, r3, #32
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d011      	beq.n	80078f2 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f002 f89c 	bl	8009a10 <SDMMC_CmdStopTransfer>
 80078d8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d008      	beq.n	80078f2 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	431a      	orrs	r2, r3
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 f921 	bl	8007b34 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f240 523a 	movw	r2, #1338	; 0x53a
 80078fa:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f003 0301 	and.w	r3, r3, #1
 8007910:	2b00      	cmp	r3, #0
 8007912:	d104      	bne.n	800791e <HAL_SD_IRQHandler+0xda>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f003 0302 	and.w	r3, r3, #2
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f004 f8c8 	bl	800bab4 <HAL_SD_RxCpltCallback>
 8007924:	e0fd      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f004 f8ba 	bl	800baa0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800792c:	e0f9      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007934:	2b00      	cmp	r3, #0
 8007936:	f000 80f4 	beq.w	8007b22 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f003 0320 	and.w	r3, r3, #32
 8007940:	2b00      	cmp	r3, #0
 8007942:	d011      	beq.n	8007968 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4618      	mov	r0, r3
 800794a:	f002 f861 	bl	8009a10 <SDMMC_CmdStopTransfer>
 800794e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d008      	beq.n	8007968 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	431a      	orrs	r2, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 f8e6 	bl	8007b34 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f003 0301 	and.w	r3, r3, #1
 800796e:	2b00      	cmp	r3, #0
 8007970:	f040 80d7 	bne.w	8007b22 <HAL_SD_IRQHandler+0x2de>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	f040 80d1 	bne.w	8007b22 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f022 0208 	bic.w	r2, r2, #8
 800798e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f004 f881 	bl	800baa0 <HAL_SD_TxCpltCallback>
}
 800799e:	e0c0      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d008      	beq.n	80079c0 <HAL_SD_IRQHandler+0x17c>
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f003 0308 	and.w	r3, r3, #8
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d003      	beq.n	80079c0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 fed2 	bl	8008762 <SD_Write_IT>
 80079be:	e0b0      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f000 80a9 	beq.w	8007b22 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d005      	beq.n	80079ea <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e2:	f043 0202 	orr.w	r2, r3, #2
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f0:	f003 0308 	and.w	r3, r3, #8
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d005      	beq.n	8007a04 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fc:	f043 0208 	orr.w	r2, r3, #8
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a0a:	f003 0320 	and.w	r3, r3, #32
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d005      	beq.n	8007a1e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a16:	f043 0220 	orr.w	r2, r3, #32
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d005      	beq.n	8007a38 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a30:	f043 0210 	orr.w	r2, r3, #16
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f240 723a 	movw	r2, #1850	; 0x73a
 8007a40:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	6812      	ldr	r2, [r2, #0]
 8007a4c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8007a50:	f023 0302 	bic.w	r3, r3, #2
 8007a54:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f001 ffd8 	bl	8009a10 <SDMMC_CmdStopTransfer>
 8007a60:	4602      	mov	r2, r0
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a66:	431a      	orrs	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f003 0308 	and.w	r3, r3, #8
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00a      	beq.n	8007a8c <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 f855 	bl	8007b34 <HAL_SD_ErrorCallback>
}
 8007a8a:	e04a      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d045      	beq.n	8007b22 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f003 0310 	and.w	r3, r3, #16
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d104      	bne.n	8007aaa <HAL_SD_IRQHandler+0x266>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f003 0320 	and.w	r3, r3, #32
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d011      	beq.n	8007ace <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aae:	4a1f      	ldr	r2, [pc, #124]	; (8007b2c <HAL_SD_IRQHandler+0x2e8>)
 8007ab0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7fc fc8e 	bl	80043d8 <HAL_DMA_Abort_IT>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d02f      	beq.n	8007b22 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 faaa 	bl	8008020 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007acc:	e029      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d104      	bne.n	8007ae2 <HAL_SD_IRQHandler+0x29e>
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f003 0302 	and.w	r3, r3, #2
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d011      	beq.n	8007b06 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae6:	4a12      	ldr	r2, [pc, #72]	; (8007b30 <HAL_SD_IRQHandler+0x2ec>)
 8007ae8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7fc fc72 	bl	80043d8 <HAL_DMA_Abort_IT>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d013      	beq.n	8007b22 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007afe:	4618      	mov	r0, r3
 8007b00:	f000 fac5 	bl	800808e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007b04:	e00d      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f003 ffb6 	bl	800ba8c <HAL_SD_AbortCallback>
}
 8007b20:	e7ff      	b.n	8007b22 <HAL_SD_IRQHandler+0x2de>
 8007b22:	bf00      	nop
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	08008021 	.word	0x08008021
 8007b30:	0800808f 	.word	0x0800808f

08007b34 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007b3c:	bf00      	nop
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bc80      	pop	{r7}
 8007b44:	4770      	bx	lr
	...

08007b48 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b56:	0f9b      	lsrs	r3, r3, #30
 8007b58:	b2da      	uxtb	r2, r3
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b62:	0e9b      	lsrs	r3, r3, #26
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	f003 030f 	and.w	r3, r3, #15
 8007b6a:	b2da      	uxtb	r2, r3
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b74:	0e1b      	lsrs	r3, r3, #24
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	f003 0303 	and.w	r3, r3, #3
 8007b7c:	b2da      	uxtb	r2, r3
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b86:	0c1b      	lsrs	r3, r3, #16
 8007b88:	b2da      	uxtb	r2, r3
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b92:	0a1b      	lsrs	r3, r3, #8
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b9e:	b2da      	uxtb	r2, r3
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ba8:	0d1b      	lsrs	r3, r3, #20
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bb4:	0c1b      	lsrs	r3, r3, #16
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	f003 030f 	and.w	r3, r3, #15
 8007bbc:	b2da      	uxtb	r2, r3
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bc6:	0bdb      	lsrs	r3, r3, #15
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	b2da      	uxtb	r2, r3
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bd8:	0b9b      	lsrs	r3, r3, #14
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bea:	0b5b      	lsrs	r3, r3, #13
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	f003 0301 	and.w	r3, r3, #1
 8007bf2:	b2da      	uxtb	r2, r3
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bfc:	0b1b      	lsrs	r3, r3, #12
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	f003 0301 	and.w	r3, r3, #1
 8007c04:	b2da      	uxtb	r2, r3
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d163      	bne.n	8007ce0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c1c:	009a      	lsls	r2, r3, #2
 8007c1e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007c22:	4013      	ands	r3, r2
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007c28:	0f92      	lsrs	r2, r2, #30
 8007c2a:	431a      	orrs	r2, r3
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c34:	0edb      	lsrs	r3, r3, #27
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	f003 0307 	and.w	r3, r3, #7
 8007c3c:	b2da      	uxtb	r2, r3
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c46:	0e1b      	lsrs	r3, r3, #24
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	f003 0307 	and.w	r3, r3, #7
 8007c4e:	b2da      	uxtb	r2, r3
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c58:	0d5b      	lsrs	r3, r3, #21
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	f003 0307 	and.w	r3, r3, #7
 8007c60:	b2da      	uxtb	r2, r3
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c6a:	0c9b      	lsrs	r3, r3, #18
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	f003 0307 	and.w	r3, r3, #7
 8007c72:	b2da      	uxtb	r2, r3
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c7c:	0bdb      	lsrs	r3, r3, #15
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	f003 0307 	and.w	r3, r3, #7
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	1c5a      	adds	r2, r3, #1
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	7e1b      	ldrb	r3, [r3, #24]
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	f003 0307 	and.w	r3, r3, #7
 8007c9e:	3302      	adds	r3, #2
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca6:	687a      	ldr	r2, [r7, #4]
 8007ca8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007caa:	fb02 f203 	mul.w	r2, r2, r3
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	7a1b      	ldrb	r3, [r3, #8]
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	f003 030f 	and.w	r3, r3, #15
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	409a      	lsls	r2, r3
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007ccc:	0a52      	lsrs	r2, r2, #9
 8007cce:	fb02 f203 	mul.w	r2, r2, r3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007cdc:	661a      	str	r2, [r3, #96]	; 0x60
 8007cde:	e031      	b.n	8007d44 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d11d      	bne.n	8007d24 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007cec:	041b      	lsls	r3, r3, #16
 8007cee:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cf6:	0c1b      	lsrs	r3, r3, #16
 8007cf8:	431a      	orrs	r2, r3
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	691b      	ldr	r3, [r3, #16]
 8007d02:	3301      	adds	r3, #1
 8007d04:	029a      	lsls	r2, r3, #10
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d18:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	661a      	str	r2, [r3, #96]	; 0x60
 8007d22:	e00f      	b.n	8007d44 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a58      	ldr	r2, [pc, #352]	; (8007e8c <HAL_SD_GetCardCSD+0x344>)
 8007d2a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e09d      	b.n	8007e80 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d48:	0b9b      	lsrs	r3, r3, #14
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	f003 0301 	and.w	r3, r3, #1
 8007d50:	b2da      	uxtb	r2, r3
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d5a:	09db      	lsrs	r3, r3, #7
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d62:	b2da      	uxtb	r2, r3
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d72:	b2da      	uxtb	r2, r3
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d7c:	0fdb      	lsrs	r3, r3, #31
 8007d7e:	b2da      	uxtb	r2, r3
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d88:	0f5b      	lsrs	r3, r3, #29
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	f003 0303 	and.w	r3, r3, #3
 8007d90:	b2da      	uxtb	r2, r3
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d9a:	0e9b      	lsrs	r3, r3, #26
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	f003 0307 	and.w	r3, r3, #7
 8007da2:	b2da      	uxtb	r2, r3
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dac:	0d9b      	lsrs	r3, r3, #22
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	f003 030f 	and.w	r3, r3, #15
 8007db4:	b2da      	uxtb	r2, r3
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dbe:	0d5b      	lsrs	r3, r3, #21
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	f003 0301 	and.w	r3, r3, #1
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dda:	0c1b      	lsrs	r3, r3, #16
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	f003 0301 	and.w	r3, r3, #1
 8007de2:	b2da      	uxtb	r2, r3
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dee:	0bdb      	lsrs	r3, r3, #15
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	f003 0301 	and.w	r3, r3, #1
 8007df6:	b2da      	uxtb	r2, r3
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e02:	0b9b      	lsrs	r3, r3, #14
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	f003 0301 	and.w	r3, r3, #1
 8007e0a:	b2da      	uxtb	r2, r3
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e16:	0b5b      	lsrs	r3, r3, #13
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	f003 0301 	and.w	r3, r3, #1
 8007e1e:	b2da      	uxtb	r2, r3
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e2a:	0b1b      	lsrs	r3, r3, #12
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	b2da      	uxtb	r2, r3
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e3e:	0a9b      	lsrs	r3, r3, #10
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	f003 0303 	and.w	r3, r3, #3
 8007e46:	b2da      	uxtb	r2, r3
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e52:	0a1b      	lsrs	r3, r3, #8
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	f003 0303 	and.w	r3, r3, #3
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e66:	085b      	lsrs	r3, r3, #1
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e6e:	b2da      	uxtb	r2, r3
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bc80      	pop	{r7}
 8007e88:	4770      	bx	lr
 8007e8a:	bf00      	nop
 8007e8c:	004005ff 	.word	0x004005ff

08007e90 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b083      	sub	sp, #12
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bc80      	pop	{r7}
 8007ee4:	4770      	bx	lr
	...

08007ee8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007ee8:	b5b0      	push	{r4, r5, r7, lr}
 8007eea:	b08e      	sub	sp, #56	; 0x38
 8007eec:	af04      	add	r7, sp, #16
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2203      	movs	r2, #3
 8007ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	d02e      	beq.n	8007f60 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f08:	d106      	bne.n	8007f18 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f0e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	639a      	str	r2, [r3, #56]	; 0x38
 8007f16:	e029      	b.n	8007f6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f1e:	d10a      	bne.n	8007f36 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 fa6d 	bl	8008400 <SD_WideBus_Enable>
 8007f26:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2e:	431a      	orrs	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	639a      	str	r2, [r3, #56]	; 0x38
 8007f34:	e01a      	b.n	8007f6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d10a      	bne.n	8007f52 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 faaa 	bl	8008496 <SD_WideBus_Disable>
 8007f42:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f4a:	431a      	orrs	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	639a      	str	r2, [r3, #56]	; 0x38
 8007f50:	e00c      	b.n	8007f6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f56:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	639a      	str	r2, [r3, #56]	; 0x38
 8007f5e:	e005      	b.n	8007f6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f64:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d009      	beq.n	8007f88 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a18      	ldr	r2, [pc, #96]	; (8007fdc <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007f7a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e024      	b.n	8007fd2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	695b      	ldr	r3, [r3, #20]
 8007fa2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681d      	ldr	r5, [r3, #0]
 8007fae:	466c      	mov	r4, sp
 8007fb0:	f107 0318 	add.w	r3, r7, #24
 8007fb4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007fb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007fbc:	f107 030c 	add.w	r3, r7, #12
 8007fc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007fc2:	4628      	mov	r0, r5
 8007fc4:	f001 fba6 	bl	8009714 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3728      	adds	r7, #40	; 0x28
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bdb0      	pop	{r4, r5, r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	004005ff 	.word	0x004005ff

08007fe0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007fec:	f107 030c 	add.w	r3, r7, #12
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 f9dc 	bl	80083b0 <SD_SendStatus>
 8007ff8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	431a      	orrs	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	0a5b      	lsrs	r3, r3, #9
 8008010:	f003 030f 	and.w	r3, r3, #15
 8008014:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008016:	693b      	ldr	r3, [r7, #16]
}
 8008018:	4618      	mov	r0, r3
 800801a:	3718      	adds	r7, #24
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f240 523a 	movw	r2, #1338	; 0x53a
 8008036:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f7ff ffd1 	bl	8007fe0 <HAL_SD_GetCardState>
 800803e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	2b06      	cmp	r3, #6
 8008052:	d002      	beq.n	800805a <SD_DMATxAbort+0x3a>
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	2b05      	cmp	r3, #5
 8008058:	d10a      	bne.n	8008070 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4618      	mov	r0, r3
 8008060:	f001 fcd6 	bl	8009a10 <SDMMC_CmdStopTransfer>
 8008064:	4602      	mov	r2, r0
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800806a:	431a      	orrs	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008074:	2b00      	cmp	r3, #0
 8008076:	d103      	bne.n	8008080 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008078:	68f8      	ldr	r0, [r7, #12]
 800807a:	f003 fd07 	bl	800ba8c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800807e:	e002      	b.n	8008086 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	f7ff fd57 	bl	8007b34 <HAL_SD_ErrorCallback>
}
 8008086:	bf00      	nop
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}

0800808e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b084      	sub	sp, #16
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f240 523a 	movw	r2, #1338	; 0x53a
 80080a4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f7ff ff9a 	bl	8007fe0 <HAL_SD_GetCardState>
 80080ac:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2201      	movs	r2, #1
 80080b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	2b06      	cmp	r3, #6
 80080c0:	d002      	beq.n	80080c8 <SD_DMARxAbort+0x3a>
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2b05      	cmp	r3, #5
 80080c6:	d10a      	bne.n	80080de <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4618      	mov	r0, r3
 80080ce:	f001 fc9f 	bl	8009a10 <SDMMC_CmdStopTransfer>
 80080d2:	4602      	mov	r2, r0
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080d8:	431a      	orrs	r2, r3
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d103      	bne.n	80080ee <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80080e6:	68f8      	ldr	r0, [r7, #12]
 80080e8:	f003 fcd0 	bl	800ba8c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80080ec:	e002      	b.n	80080f4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80080ee:	68f8      	ldr	r0, [r7, #12]
 80080f0:	f7ff fd20 	bl	8007b34 <HAL_SD_ErrorCallback>
}
 80080f4:	bf00      	nop
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80080fc:	b5b0      	push	{r4, r5, r7, lr}
 80080fe:	b094      	sub	sp, #80	; 0x50
 8008100:	af04      	add	r7, sp, #16
 8008102:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008104:	2301      	movs	r3, #1
 8008106:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4618      	mov	r0, r3
 800810e:	f001 fb56 	bl	80097be <SDIO_GetPowerState>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d102      	bne.n	800811e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008118:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800811c:	e0b6      	b.n	800828c <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008122:	2b03      	cmp	r3, #3
 8008124:	d02f      	beq.n	8008186 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4618      	mov	r0, r3
 800812c:	f001 fd7a 	bl	8009c24 <SDMMC_CmdSendCID>
 8008130:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <SD_InitCard+0x40>
    {
      return errorstate;
 8008138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800813a:	e0a7      	b.n	800828c <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2100      	movs	r1, #0
 8008142:	4618      	mov	r0, r3
 8008144:	f001 fb7d 	bl	8009842 <SDIO_GetResponse>
 8008148:	4602      	mov	r2, r0
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2104      	movs	r1, #4
 8008154:	4618      	mov	r0, r3
 8008156:	f001 fb74 	bl	8009842 <SDIO_GetResponse>
 800815a:	4602      	mov	r2, r0
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2108      	movs	r1, #8
 8008166:	4618      	mov	r0, r3
 8008168:	f001 fb6b 	bl	8009842 <SDIO_GetResponse>
 800816c:	4602      	mov	r2, r0
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	210c      	movs	r1, #12
 8008178:	4618      	mov	r0, r3
 800817a:	f001 fb62 	bl	8009842 <SDIO_GetResponse>
 800817e:	4602      	mov	r2, r0
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800818a:	2b03      	cmp	r3, #3
 800818c:	d00d      	beq.n	80081aa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f107 020e 	add.w	r2, r7, #14
 8008196:	4611      	mov	r1, r2
 8008198:	4618      	mov	r0, r3
 800819a:	f001 fd80 	bl	8009c9e <SDMMC_CmdSetRelAdd>
 800819e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80081a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d001      	beq.n	80081aa <SD_InitCard+0xae>
    {
      return errorstate;
 80081a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a8:	e070      	b.n	800828c <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081ae:	2b03      	cmp	r3, #3
 80081b0:	d036      	beq.n	8008220 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80081b2:	89fb      	ldrh	r3, [r7, #14]
 80081b4:	461a      	mov	r2, r3
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081c2:	041b      	lsls	r3, r3, #16
 80081c4:	4619      	mov	r1, r3
 80081c6:	4610      	mov	r0, r2
 80081c8:	f001 fd4a 	bl	8009c60 <SDMMC_CmdSendCSD>
 80081cc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80081ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d001      	beq.n	80081d8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80081d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081d6:	e059      	b.n	800828c <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	2100      	movs	r1, #0
 80081de:	4618      	mov	r0, r3
 80081e0:	f001 fb2f 	bl	8009842 <SDIO_GetResponse>
 80081e4:	4602      	mov	r2, r0
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2104      	movs	r1, #4
 80081f0:	4618      	mov	r0, r3
 80081f2:	f001 fb26 	bl	8009842 <SDIO_GetResponse>
 80081f6:	4602      	mov	r2, r0
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2108      	movs	r1, #8
 8008202:	4618      	mov	r0, r3
 8008204:	f001 fb1d 	bl	8009842 <SDIO_GetResponse>
 8008208:	4602      	mov	r2, r0
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	210c      	movs	r1, #12
 8008214:	4618      	mov	r0, r3
 8008216:	f001 fb14 	bl	8009842 <SDIO_GetResponse>
 800821a:	4602      	mov	r2, r0
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2104      	movs	r1, #4
 8008226:	4618      	mov	r0, r3
 8008228:	f001 fb0b 	bl	8009842 <SDIO_GetResponse>
 800822c:	4603      	mov	r3, r0
 800822e:	0d1a      	lsrs	r2, r3, #20
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008234:	f107 0310 	add.w	r3, r7, #16
 8008238:	4619      	mov	r1, r3
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff fc84 	bl	8007b48 <HAL_SD_GetCardCSD>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d002      	beq.n	800824c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008246:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800824a:	e01f      	b.n	800828c <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6819      	ldr	r1, [r3, #0]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008254:	041b      	lsls	r3, r3, #16
 8008256:	461a      	mov	r2, r3
 8008258:	f04f 0300 	mov.w	r3, #0
 800825c:	4608      	mov	r0, r1
 800825e:	f001 fbf9 	bl	8009a54 <SDMMC_CmdSelDesel>
 8008262:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008266:	2b00      	cmp	r3, #0
 8008268:	d001      	beq.n	800826e <SD_InitCard+0x172>
  {
    return errorstate;
 800826a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800826c:	e00e      	b.n	800828c <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681d      	ldr	r5, [r3, #0]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	466c      	mov	r4, sp
 8008276:	f103 0210 	add.w	r2, r3, #16
 800827a:	ca07      	ldmia	r2, {r0, r1, r2}
 800827c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008280:	3304      	adds	r3, #4
 8008282:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008284:	4628      	mov	r0, r5
 8008286:	f001 fa45 	bl	8009714 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	3740      	adds	r7, #64	; 0x40
 8008290:	46bd      	mov	sp, r7
 8008292:	bdb0      	pop	{r4, r5, r7, pc}

08008294 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b086      	sub	sp, #24
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800829c:	2300      	movs	r3, #0
 800829e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80082a0:	2300      	movs	r3, #0
 80082a2:	617b      	str	r3, [r7, #20]
 80082a4:	2300      	movs	r3, #0
 80082a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4618      	mov	r0, r3
 80082ae:	f001 fbf4 	bl	8009a9a <SDMMC_CmdGoIdleState>
 80082b2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <SD_PowerON+0x2a>
  {
    return errorstate;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	e072      	b.n	80083a4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4618      	mov	r0, r3
 80082c4:	f001 fc07 	bl	8009ad6 <SDMMC_CmdOperCond>
 80082c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00d      	beq.n	80082ec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4618      	mov	r0, r3
 80082dc:	f001 fbdd 	bl	8009a9a <SDMMC_CmdGoIdleState>
 80082e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d004      	beq.n	80082f2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	e05b      	b.n	80083a4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d137      	bne.n	800836a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2100      	movs	r1, #0
 8008300:	4618      	mov	r0, r3
 8008302:	f001 fc07 	bl	8009b14 <SDMMC_CmdAppCommand>
 8008306:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d02d      	beq.n	800836a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800830e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008312:	e047      	b.n	80083a4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2100      	movs	r1, #0
 800831a:	4618      	mov	r0, r3
 800831c:	f001 fbfa 	bl	8009b14 <SDMMC_CmdAppCommand>
 8008320:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d001      	beq.n	800832c <SD_PowerON+0x98>
    {
      return errorstate;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	e03b      	b.n	80083a4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	491e      	ldr	r1, [pc, #120]	; (80083ac <SD_PowerON+0x118>)
 8008332:	4618      	mov	r0, r3
 8008334:	f001 fc10 	bl	8009b58 <SDMMC_CmdAppOperCommand>
 8008338:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d002      	beq.n	8008346 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008340:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008344:	e02e      	b.n	80083a4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2100      	movs	r1, #0
 800834c:	4618      	mov	r0, r3
 800834e:	f001 fa78 	bl	8009842 <SDIO_GetResponse>
 8008352:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	0fdb      	lsrs	r3, r3, #31
 8008358:	2b01      	cmp	r3, #1
 800835a:	d101      	bne.n	8008360 <SD_PowerON+0xcc>
 800835c:	2301      	movs	r3, #1
 800835e:	e000      	b.n	8008362 <SD_PowerON+0xce>
 8008360:	2300      	movs	r3, #0
 8008362:	613b      	str	r3, [r7, #16]

    count++;
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	3301      	adds	r3, #1
 8008368:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008370:	4293      	cmp	r3, r2
 8008372:	d802      	bhi.n	800837a <SD_PowerON+0xe6>
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d0cc      	beq.n	8008314 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008380:	4293      	cmp	r3, r2
 8008382:	d902      	bls.n	800838a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008384:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008388:	e00c      	b.n	80083a4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008390:	2b00      	cmp	r3, #0
 8008392:	d003      	beq.n	800839c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	645a      	str	r2, [r3, #68]	; 0x44
 800839a:	e002      	b.n	80083a2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2200      	movs	r2, #0
 80083a0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3718      	adds	r7, #24
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}
 80083ac:	c1100000 	.word	0xc1100000

080083b0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d102      	bne.n	80083c6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80083c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80083c4:	e018      	b.n	80083f8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083ce:	041b      	lsls	r3, r3, #16
 80083d0:	4619      	mov	r1, r3
 80083d2:	4610      	mov	r0, r2
 80083d4:	f001 fc84 	bl	8009ce0 <SDMMC_CmdSendStatus>
 80083d8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d001      	beq.n	80083e4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	e009      	b.n	80083f8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2100      	movs	r1, #0
 80083ea:	4618      	mov	r0, r3
 80083ec:	f001 fa29 	bl	8009842 <SDIO_GetResponse>
 80083f0:	4602      	mov	r2, r0
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80083f6:	2300      	movs	r3, #0
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008408:	2300      	movs	r3, #0
 800840a:	60fb      	str	r3, [r7, #12]
 800840c:	2300      	movs	r3, #0
 800840e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2100      	movs	r1, #0
 8008416:	4618      	mov	r0, r3
 8008418:	f001 fa13 	bl	8009842 <SDIO_GetResponse>
 800841c:	4603      	mov	r3, r0
 800841e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008422:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008426:	d102      	bne.n	800842e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008428:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800842c:	e02f      	b.n	800848e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800842e:	f107 030c 	add.w	r3, r7, #12
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 f879 	bl	800852c <SD_FindSCR>
 800843a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	e023      	b.n	800848e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800844c:	2b00      	cmp	r3, #0
 800844e:	d01c      	beq.n	800848a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008458:	041b      	lsls	r3, r3, #16
 800845a:	4619      	mov	r1, r3
 800845c:	4610      	mov	r0, r2
 800845e:	f001 fb59 	bl	8009b14 <SDMMC_CmdAppCommand>
 8008462:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	e00f      	b.n	800848e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2102      	movs	r1, #2
 8008474:	4618      	mov	r0, r3
 8008476:	f001 fb92 	bl	8009b9e <SDMMC_CmdBusWidth>
 800847a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	e003      	b.n	800848e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008486:	2300      	movs	r3, #0
 8008488:	e001      	b.n	800848e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800848a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800848e:	4618      	mov	r0, r3
 8008490:	3718      	adds	r7, #24
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}

08008496 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b086      	sub	sp, #24
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]
 80084a2:	2300      	movs	r3, #0
 80084a4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2100      	movs	r1, #0
 80084ac:	4618      	mov	r0, r3
 80084ae:	f001 f9c8 	bl	8009842 <SDIO_GetResponse>
 80084b2:	4603      	mov	r3, r0
 80084b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80084bc:	d102      	bne.n	80084c4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80084be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084c2:	e02f      	b.n	8008524 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80084c4:	f107 030c 	add.w	r3, r7, #12
 80084c8:	4619      	mov	r1, r3
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f82e 	bl	800852c <SD_FindSCR>
 80084d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d001      	beq.n	80084dc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	e023      	b.n	8008524 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d01c      	beq.n	8008520 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084ee:	041b      	lsls	r3, r3, #16
 80084f0:	4619      	mov	r1, r3
 80084f2:	4610      	mov	r0, r2
 80084f4:	f001 fb0e 	bl	8009b14 <SDMMC_CmdAppCommand>
 80084f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d001      	beq.n	8008504 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	e00f      	b.n	8008524 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2100      	movs	r1, #0
 800850a:	4618      	mov	r0, r3
 800850c:	f001 fb47 	bl	8009b9e <SDMMC_CmdBusWidth>
 8008510:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d001      	beq.n	800851c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	e003      	b.n	8008524 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800851c:	2300      	movs	r3, #0
 800851e:	e001      	b.n	8008524 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008520:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008524:	4618      	mov	r0, r3
 8008526:	3718      	adds	r7, #24
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800852c:	b590      	push	{r4, r7, lr}
 800852e:	b08f      	sub	sp, #60	; 0x3c
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008536:	f7fa f995 	bl	8002864 <HAL_GetTick>
 800853a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800853c:	2300      	movs	r3, #0
 800853e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8008540:	2300      	movs	r3, #0
 8008542:	60bb      	str	r3, [r7, #8]
 8008544:	2300      	movs	r3, #0
 8008546:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2108      	movs	r1, #8
 8008552:	4618      	mov	r0, r3
 8008554:	f001 f9b2 	bl	80098bc <SDMMC_CmdBlockLength>
 8008558:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800855a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800855c:	2b00      	cmp	r3, #0
 800855e:	d001      	beq.n	8008564 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008562:	e0a9      	b.n	80086b8 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800856c:	041b      	lsls	r3, r3, #16
 800856e:	4619      	mov	r1, r3
 8008570:	4610      	mov	r0, r2
 8008572:	f001 facf 	bl	8009b14 <SDMMC_CmdAppCommand>
 8008576:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800857a:	2b00      	cmp	r3, #0
 800857c:	d001      	beq.n	8008582 <SD_FindSCR+0x56>
  {
    return errorstate;
 800857e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008580:	e09a      	b.n	80086b8 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008582:	f04f 33ff 	mov.w	r3, #4294967295
 8008586:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008588:	2308      	movs	r3, #8
 800858a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800858c:	2330      	movs	r3, #48	; 0x30
 800858e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008590:	2302      	movs	r3, #2
 8008592:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008594:	2300      	movs	r3, #0
 8008596:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008598:	2301      	movs	r3, #1
 800859a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f107 0210 	add.w	r2, r7, #16
 80085a4:	4611      	mov	r1, r2
 80085a6:	4618      	mov	r0, r3
 80085a8:	f001 f95d 	bl	8009866 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4618      	mov	r0, r3
 80085b2:	f001 fb16 	bl	8009be2 <SDMMC_CmdSendSCR>
 80085b6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d022      	beq.n	8008604 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80085be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c0:	e07a      	b.n	80086b8 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00e      	beq.n	80085ee <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6819      	ldr	r1, [r3, #0]
 80085d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	f107 0208 	add.w	r2, r7, #8
 80085dc:	18d4      	adds	r4, r2, r3
 80085de:	4608      	mov	r0, r1
 80085e0:	f001 f8c2 	bl	8009768 <SDIO_ReadFIFO>
 80085e4:	4603      	mov	r3, r0
 80085e6:	6023      	str	r3, [r4, #0]
      index++;
 80085e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ea:	3301      	adds	r3, #1
 80085ec:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80085ee:	f7fa f939 	bl	8002864 <HAL_GetTick>
 80085f2:	4602      	mov	r2, r0
 80085f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fc:	d102      	bne.n	8008604 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80085fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008602:	e059      	b.n	80086b8 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800860a:	f240 432a 	movw	r3, #1066	; 0x42a
 800860e:	4013      	ands	r3, r2
 8008610:	2b00      	cmp	r3, #0
 8008612:	d0d6      	beq.n	80085c2 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800861a:	f003 0308 	and.w	r3, r3, #8
 800861e:	2b00      	cmp	r3, #0
 8008620:	d005      	beq.n	800862e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2208      	movs	r2, #8
 8008628:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800862a:	2308      	movs	r3, #8
 800862c:	e044      	b.n	80086b8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008634:	f003 0302 	and.w	r3, r3, #2
 8008638:	2b00      	cmp	r3, #0
 800863a:	d005      	beq.n	8008648 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2202      	movs	r2, #2
 8008642:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008644:	2302      	movs	r3, #2
 8008646:	e037      	b.n	80086b8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800864e:	f003 0320 	and.w	r3, r3, #32
 8008652:	2b00      	cmp	r3, #0
 8008654:	d005      	beq.n	8008662 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2220      	movs	r2, #32
 800865c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800865e:	2320      	movs	r3, #32
 8008660:	e02a      	b.n	80086b8 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f240 523a 	movw	r2, #1338	; 0x53a
 800866a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	061a      	lsls	r2, r3, #24
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	021b      	lsls	r3, r3, #8
 8008674:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008678:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	0a1b      	lsrs	r3, r3, #8
 800867e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008682:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	0e1b      	lsrs	r3, r3, #24
 8008688:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800868a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800868c:	601a      	str	r2, [r3, #0]
    scr++;
 800868e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008690:	3304      	adds	r3, #4
 8008692:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	061a      	lsls	r2, r3, #24
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	021b      	lsls	r3, r3, #8
 800869c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80086a0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	0a1b      	lsrs	r3, r3, #8
 80086a6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80086aa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	0e1b      	lsrs	r3, r3, #24
 80086b0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80086b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	373c      	adds	r7, #60	; 0x3c
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd90      	pop	{r4, r7, pc}

080086c0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b086      	sub	sp, #24
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086cc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086d2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d03f      	beq.n	800875a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80086da:	2300      	movs	r3, #0
 80086dc:	617b      	str	r3, [r7, #20]
 80086de:	e033      	b.n	8008748 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4618      	mov	r0, r3
 80086e6:	f001 f83f 	bl	8009768 <SDIO_ReadFIFO>
 80086ea:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	b2da      	uxtb	r2, r3
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3301      	adds	r3, #1
 80086f8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	3b01      	subs	r3, #1
 80086fe:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	0a1b      	lsrs	r3, r3, #8
 8008704:	b2da      	uxtb	r2, r3
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	701a      	strb	r2, [r3, #0]
      tmp++;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	3301      	adds	r3, #1
 800870e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	3b01      	subs	r3, #1
 8008714:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	0c1b      	lsrs	r3, r3, #16
 800871a:	b2da      	uxtb	r2, r3
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	3301      	adds	r3, #1
 8008724:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	3b01      	subs	r3, #1
 800872a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	0e1b      	lsrs	r3, r3, #24
 8008730:	b2da      	uxtb	r2, r3
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	3301      	adds	r3, #1
 800873a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	3b01      	subs	r3, #1
 8008740:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	3301      	adds	r3, #1
 8008746:	617b      	str	r3, [r7, #20]
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	2b07      	cmp	r3, #7
 800874c:	d9c8      	bls.n	80086e0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	68fa      	ldr	r2, [r7, #12]
 8008752:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	693a      	ldr	r2, [r7, #16]
 8008758:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800875a:	bf00      	nop
 800875c:	3718      	adds	r7, #24
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b086      	sub	sp, #24
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a1b      	ldr	r3, [r3, #32]
 800876e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008774:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d043      	beq.n	8008804 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800877c:	2300      	movs	r3, #0
 800877e:	617b      	str	r3, [r7, #20]
 8008780:	e037      	b.n	80087f2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	3301      	adds	r3, #1
 800878c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	3b01      	subs	r3, #1
 8008792:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	021a      	lsls	r2, r3, #8
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	4313      	orrs	r3, r2
 800879e:	60bb      	str	r3, [r7, #8]
      tmp++;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	3301      	adds	r3, #1
 80087a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	3b01      	subs	r3, #1
 80087aa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	041a      	lsls	r2, r3, #16
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	3301      	adds	r3, #1
 80087bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	3b01      	subs	r3, #1
 80087c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	061a      	lsls	r2, r3, #24
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	4313      	orrs	r3, r2
 80087ce:	60bb      	str	r3, [r7, #8]
      tmp++;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	3301      	adds	r3, #1
 80087d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	3b01      	subs	r3, #1
 80087da:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f107 0208 	add.w	r2, r7, #8
 80087e4:	4611      	mov	r1, r2
 80087e6:	4618      	mov	r0, r3
 80087e8:	f000 ffca 	bl	8009780 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	3301      	adds	r3, #1
 80087f0:	617b      	str	r3, [r7, #20]
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	2b07      	cmp	r3, #7
 80087f6:	d9c4      	bls.n	8008782 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	68fa      	ldr	r2, [r7, #12]
 80087fc:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008804:	bf00      	nop
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b082      	sub	sp, #8
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d101      	bne.n	800881e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e07b      	b.n	8008916 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008822:	2b00      	cmp	r3, #0
 8008824:	d108      	bne.n	8008838 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800882e:	d009      	beq.n	8008844 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	61da      	str	r2, [r3, #28]
 8008836:	e005      	b.n	8008844 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008850:	b2db      	uxtb	r3, r3
 8008852:	2b00      	cmp	r3, #0
 8008854:	d106      	bne.n	8008864 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f7f9 fb74 	bl	8001f4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2202      	movs	r2, #2
 8008868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800887a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800888c:	431a      	orrs	r2, r3
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008896:	431a      	orrs	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	691b      	ldr	r3, [r3, #16]
 800889c:	f003 0302 	and.w	r3, r3, #2
 80088a0:	431a      	orrs	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	695b      	ldr	r3, [r3, #20]
 80088a6:	f003 0301 	and.w	r3, r3, #1
 80088aa:	431a      	orrs	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	699b      	ldr	r3, [r3, #24]
 80088b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088b4:	431a      	orrs	r2, r3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	69db      	ldr	r3, [r3, #28]
 80088ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80088be:	431a      	orrs	r2, r3
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6a1b      	ldr	r3, [r3, #32]
 80088c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088c8:	ea42 0103 	orr.w	r1, r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	430a      	orrs	r2, r1
 80088da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	699b      	ldr	r3, [r3, #24]
 80088e0:	0c1b      	lsrs	r3, r3, #16
 80088e2:	f003 0104 	and.w	r1, r3, #4
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ea:	f003 0210 	and.w	r2, r3, #16
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	430a      	orrs	r2, r1
 80088f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	69da      	ldr	r2, [r3, #28]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008904:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3708      	adds	r7, #8
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
	...

08008920 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b088      	sub	sp, #32
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	099b      	lsrs	r3, r3, #6
 800893c:	f003 0301 	and.w	r3, r3, #1
 8008940:	2b00      	cmp	r3, #0
 8008942:	d10f      	bne.n	8008964 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800894a:	2b00      	cmp	r3, #0
 800894c:	d00a      	beq.n	8008964 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800894e:	69fb      	ldr	r3, [r7, #28]
 8008950:	099b      	lsrs	r3, r3, #6
 8008952:	f003 0301 	and.w	r3, r3, #1
 8008956:	2b00      	cmp	r3, #0
 8008958:	d004      	beq.n	8008964 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	4798      	blx	r3
    return;
 8008962:	e0d7      	b.n	8008b14 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	085b      	lsrs	r3, r3, #1
 8008968:	f003 0301 	and.w	r3, r3, #1
 800896c:	2b00      	cmp	r3, #0
 800896e:	d00a      	beq.n	8008986 <HAL_SPI_IRQHandler+0x66>
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	09db      	lsrs	r3, r3, #7
 8008974:	f003 0301 	and.w	r3, r3, #1
 8008978:	2b00      	cmp	r3, #0
 800897a:	d004      	beq.n	8008986 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	4798      	blx	r3
    return;
 8008984:	e0c6      	b.n	8008b14 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	095b      	lsrs	r3, r3, #5
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	d10c      	bne.n	80089ac <HAL_SPI_IRQHandler+0x8c>
 8008992:	69bb      	ldr	r3, [r7, #24]
 8008994:	099b      	lsrs	r3, r3, #6
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	2b00      	cmp	r3, #0
 800899c:	d106      	bne.n	80089ac <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800899e:	69bb      	ldr	r3, [r7, #24]
 80089a0:	0a1b      	lsrs	r3, r3, #8
 80089a2:	f003 0301 	and.w	r3, r3, #1
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	f000 80b4 	beq.w	8008b14 <HAL_SPI_IRQHandler+0x1f4>
 80089ac:	69fb      	ldr	r3, [r7, #28]
 80089ae:	095b      	lsrs	r3, r3, #5
 80089b0:	f003 0301 	and.w	r3, r3, #1
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f000 80ad 	beq.w	8008b14 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80089ba:	69bb      	ldr	r3, [r7, #24]
 80089bc:	099b      	lsrs	r3, r3, #6
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d023      	beq.n	8008a0e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d011      	beq.n	80089f6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089d6:	f043 0204 	orr.w	r2, r3, #4
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80089de:	2300      	movs	r3, #0
 80089e0:	617b      	str	r3, [r7, #20]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	617b      	str	r3, [r7, #20]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	617b      	str	r3, [r7, #20]
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	e00b      	b.n	8008a0e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80089f6:	2300      	movs	r3, #0
 80089f8:	613b      	str	r3, [r7, #16]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	613b      	str	r3, [r7, #16]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	613b      	str	r3, [r7, #16]
 8008a0a:	693b      	ldr	r3, [r7, #16]
        return;
 8008a0c:	e082      	b.n	8008b14 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	095b      	lsrs	r3, r3, #5
 8008a12:	f003 0301 	and.w	r3, r3, #1
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d014      	beq.n	8008a44 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a1e:	f043 0201 	orr.w	r2, r3, #1
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008a26:	2300      	movs	r3, #0
 8008a28:	60fb      	str	r3, [r7, #12]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	60fb      	str	r3, [r7, #12]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a40:	601a      	str	r2, [r3, #0]
 8008a42:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008a44:	69bb      	ldr	r3, [r7, #24]
 8008a46:	0a1b      	lsrs	r3, r3, #8
 8008a48:	f003 0301 	and.w	r3, r3, #1
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00c      	beq.n	8008a6a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a54:	f043 0208 	orr.w	r2, r3, #8
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	60bb      	str	r3, [r7, #8]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	60bb      	str	r3, [r7, #8]
 8008a68:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d04f      	beq.n	8008b12 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	685a      	ldr	r2, [r3, #4]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a80:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2201      	movs	r2, #1
 8008a86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	f003 0302 	and.w	r3, r3, #2
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d104      	bne.n	8008a9e <HAL_SPI_IRQHandler+0x17e>
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	f003 0301 	and.w	r3, r3, #1
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d034      	beq.n	8008b08 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	685a      	ldr	r2, [r3, #4]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f022 0203 	bic.w	r2, r2, #3
 8008aac:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d011      	beq.n	8008ada <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008aba:	4a18      	ldr	r2, [pc, #96]	; (8008b1c <HAL_SPI_IRQHandler+0x1fc>)
 8008abc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f7fb fc88 	bl	80043d8 <HAL_DMA_Abort_IT>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d005      	beq.n	8008ada <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ad2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d016      	beq.n	8008b10 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ae6:	4a0d      	ldr	r2, [pc, #52]	; (8008b1c <HAL_SPI_IRQHandler+0x1fc>)
 8008ae8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fb fc72 	bl	80043d8 <HAL_DMA_Abort_IT>
 8008af4:	4603      	mov	r3, r0
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d00a      	beq.n	8008b10 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008afe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008b06:	e003      	b.n	8008b10 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 f809 	bl	8008b20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008b0e:	e000      	b.n	8008b12 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008b10:	bf00      	nop
    return;
 8008b12:	bf00      	nop
  }
}
 8008b14:	3720      	adds	r7, #32
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	08008b33 	.word	0x08008b33

08008b20 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008b28:	bf00      	nop
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bc80      	pop	{r7}
 8008b30:	4770      	bx	lr

08008b32 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b32:	b580      	push	{r7, lr}
 8008b34:	b084      	sub	sp, #16
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b3e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f7ff ffe7 	bl	8008b20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008b52:	bf00      	nop
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b086      	sub	sp, #24
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
 8008b62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d101      	bne.n	8008b6e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e097      	b.n	8008c9e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d106      	bne.n	8008b88 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f7f9 fab6 	bl	80020f4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2202      	movs	r2, #2
 8008b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	6812      	ldr	r2, [r2, #0]
 8008b9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b9e:	f023 0307 	bic.w	r3, r3, #7
 8008ba2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	3304      	adds	r3, #4
 8008bac:	4619      	mov	r1, r3
 8008bae:	4610      	mov	r0, r2
 8008bb0:	f000 f908 	bl	8008dc4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	699b      	ldr	r3, [r3, #24]
 8008bc2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	6a1b      	ldr	r3, [r3, #32]
 8008bca:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	697a      	ldr	r2, [r7, #20]
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bdc:	f023 0303 	bic.w	r3, r3, #3
 8008be0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	689a      	ldr	r2, [r3, #8]
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	699b      	ldr	r3, [r3, #24]
 8008bea:	021b      	lsls	r3, r3, #8
 8008bec:	4313      	orrs	r3, r2
 8008bee:	693a      	ldr	r2, [r7, #16]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008bfa:	f023 030c 	bic.w	r3, r3, #12
 8008bfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	68da      	ldr	r2, [r3, #12]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	69db      	ldr	r3, [r3, #28]
 8008c14:	021b      	lsls	r3, r3, #8
 8008c16:	4313      	orrs	r3, r2
 8008c18:	693a      	ldr	r2, [r7, #16]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	011a      	lsls	r2, r3, #4
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	6a1b      	ldr	r3, [r3, #32]
 8008c28:	031b      	lsls	r3, r3, #12
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	693a      	ldr	r2, [r7, #16]
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008c38:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008c40:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	685a      	ldr	r2, [r3, #4]
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	697a      	ldr	r2, [r7, #20]
 8008c5a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	693a      	ldr	r2, [r7, #16]
 8008c62:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2201      	movs	r2, #1
 8008c90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c9c:	2300      	movs	r3, #0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3718      	adds	r7, #24
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}

08008ca6 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b084      	sub	sp, #16
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
 8008cae:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008cb6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008cbe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008cc6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008cce:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d110      	bne.n	8008cf8 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d102      	bne.n	8008ce2 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008cdc:	7b7b      	ldrb	r3, [r7, #13]
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d001      	beq.n	8008ce6 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	e069      	b.n	8008dba <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2202      	movs	r2, #2
 8008cea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2202      	movs	r2, #2
 8008cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008cf6:	e031      	b.n	8008d5c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	2b04      	cmp	r3, #4
 8008cfc:	d110      	bne.n	8008d20 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cfe:	7bbb      	ldrb	r3, [r7, #14]
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d102      	bne.n	8008d0a <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d04:	7b3b      	ldrb	r3, [r7, #12]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d001      	beq.n	8008d0e <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e055      	b.n	8008dba <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2202      	movs	r2, #2
 8008d12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2202      	movs	r2, #2
 8008d1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008d1e:	e01d      	b.n	8008d5c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d20:	7bfb      	ldrb	r3, [r7, #15]
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d108      	bne.n	8008d38 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d26:	7bbb      	ldrb	r3, [r7, #14]
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d105      	bne.n	8008d38 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d2c:	7b7b      	ldrb	r3, [r7, #13]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d102      	bne.n	8008d38 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d32:	7b3b      	ldrb	r3, [r7, #12]
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d001      	beq.n	8008d3c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e03e      	b.n	8008dba <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2202      	movs	r2, #2
 8008d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2202      	movs	r2, #2
 8008d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2202      	movs	r2, #2
 8008d50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2202      	movs	r2, #2
 8008d58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d003      	beq.n	8008d6a <HAL_TIM_Encoder_Start+0xc4>
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	2b04      	cmp	r3, #4
 8008d66:	d008      	beq.n	8008d7a <HAL_TIM_Encoder_Start+0xd4>
 8008d68:	e00f      	b.n	8008d8a <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2201      	movs	r2, #1
 8008d70:	2100      	movs	r1, #0
 8008d72:	4618      	mov	r0, r3
 8008d74:	f000 f8c4 	bl	8008f00 <TIM_CCxChannelCmd>
      break;
 8008d78:	e016      	b.n	8008da8 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	2104      	movs	r1, #4
 8008d82:	4618      	mov	r0, r3
 8008d84:	f000 f8bc 	bl	8008f00 <TIM_CCxChannelCmd>
      break;
 8008d88:	e00e      	b.n	8008da8 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	2100      	movs	r1, #0
 8008d92:	4618      	mov	r0, r3
 8008d94:	f000 f8b4 	bl	8008f00 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	2104      	movs	r1, #4
 8008da0:	4618      	mov	r0, r3
 8008da2:	f000 f8ad 	bl	8008f00 <TIM_CCxChannelCmd>
      break;
 8008da6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f042 0201 	orr.w	r2, r2, #1
 8008db6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008db8:	2300      	movs	r3, #0
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3710      	adds	r7, #16
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
	...

08008dc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b085      	sub	sp, #20
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a3f      	ldr	r2, [pc, #252]	; (8008ed4 <TIM_Base_SetConfig+0x110>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d013      	beq.n	8008e04 <TIM_Base_SetConfig+0x40>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008de2:	d00f      	beq.n	8008e04 <TIM_Base_SetConfig+0x40>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a3c      	ldr	r2, [pc, #240]	; (8008ed8 <TIM_Base_SetConfig+0x114>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d00b      	beq.n	8008e04 <TIM_Base_SetConfig+0x40>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a3b      	ldr	r2, [pc, #236]	; (8008edc <TIM_Base_SetConfig+0x118>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d007      	beq.n	8008e04 <TIM_Base_SetConfig+0x40>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a3a      	ldr	r2, [pc, #232]	; (8008ee0 <TIM_Base_SetConfig+0x11c>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d003      	beq.n	8008e04 <TIM_Base_SetConfig+0x40>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a39      	ldr	r2, [pc, #228]	; (8008ee4 <TIM_Base_SetConfig+0x120>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d108      	bne.n	8008e16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	68fa      	ldr	r2, [r7, #12]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a2e      	ldr	r2, [pc, #184]	; (8008ed4 <TIM_Base_SetConfig+0x110>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d02b      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e24:	d027      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a2b      	ldr	r2, [pc, #172]	; (8008ed8 <TIM_Base_SetConfig+0x114>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d023      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a2a      	ldr	r2, [pc, #168]	; (8008edc <TIM_Base_SetConfig+0x118>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d01f      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a29      	ldr	r2, [pc, #164]	; (8008ee0 <TIM_Base_SetConfig+0x11c>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d01b      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a28      	ldr	r2, [pc, #160]	; (8008ee4 <TIM_Base_SetConfig+0x120>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d017      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a27      	ldr	r2, [pc, #156]	; (8008ee8 <TIM_Base_SetConfig+0x124>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d013      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a26      	ldr	r2, [pc, #152]	; (8008eec <TIM_Base_SetConfig+0x128>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d00f      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a25      	ldr	r2, [pc, #148]	; (8008ef0 <TIM_Base_SetConfig+0x12c>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d00b      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a24      	ldr	r2, [pc, #144]	; (8008ef4 <TIM_Base_SetConfig+0x130>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d007      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a23      	ldr	r2, [pc, #140]	; (8008ef8 <TIM_Base_SetConfig+0x134>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d003      	beq.n	8008e76 <TIM_Base_SetConfig+0xb2>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a22      	ldr	r2, [pc, #136]	; (8008efc <TIM_Base_SetConfig+0x138>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d108      	bne.n	8008e88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	689a      	ldr	r2, [r3, #8]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a09      	ldr	r2, [pc, #36]	; (8008ed4 <TIM_Base_SetConfig+0x110>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d003      	beq.n	8008ebc <TIM_Base_SetConfig+0xf8>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a0b      	ldr	r2, [pc, #44]	; (8008ee4 <TIM_Base_SetConfig+0x120>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d103      	bne.n	8008ec4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	691a      	ldr	r2, [r3, #16]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	615a      	str	r2, [r3, #20]
}
 8008eca:	bf00      	nop
 8008ecc:	3714      	adds	r7, #20
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bc80      	pop	{r7}
 8008ed2:	4770      	bx	lr
 8008ed4:	40010000 	.word	0x40010000
 8008ed8:	40000400 	.word	0x40000400
 8008edc:	40000800 	.word	0x40000800
 8008ee0:	40000c00 	.word	0x40000c00
 8008ee4:	40010400 	.word	0x40010400
 8008ee8:	40014000 	.word	0x40014000
 8008eec:	40014400 	.word	0x40014400
 8008ef0:	40014800 	.word	0x40014800
 8008ef4:	40001800 	.word	0x40001800
 8008ef8:	40001c00 	.word	0x40001c00
 8008efc:	40002000 	.word	0x40002000

08008f00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b087      	sub	sp, #28
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	f003 031f 	and.w	r3, r3, #31
 8008f12:	2201      	movs	r2, #1
 8008f14:	fa02 f303 	lsl.w	r3, r2, r3
 8008f18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6a1a      	ldr	r2, [r3, #32]
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	43db      	mvns	r3, r3
 8008f22:	401a      	ands	r2, r3
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6a1a      	ldr	r2, [r3, #32]
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	f003 031f 	and.w	r3, r3, #31
 8008f32:	6879      	ldr	r1, [r7, #4]
 8008f34:	fa01 f303 	lsl.w	r3, r1, r3
 8008f38:	431a      	orrs	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	621a      	str	r2, [r3, #32]
}
 8008f3e:	bf00      	nop
 8008f40:	371c      	adds	r7, #28
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bc80      	pop	{r7}
 8008f46:	4770      	bx	lr

08008f48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d101      	bne.n	8008f60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f5c:	2302      	movs	r3, #2
 8008f5e:	e05a      	b.n	8009016 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68fa      	ldr	r2, [r7, #12]
 8008f98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a20      	ldr	r2, [pc, #128]	; (8009020 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d022      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fac:	d01d      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a1c      	ldr	r2, [pc, #112]	; (8009024 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d018      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a1a      	ldr	r2, [pc, #104]	; (8009028 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d013      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a19      	ldr	r2, [pc, #100]	; (800902c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d00e      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a17      	ldr	r2, [pc, #92]	; (8009030 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d009      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a16      	ldr	r2, [pc, #88]	; (8009034 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d004      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a14      	ldr	r2, [pc, #80]	; (8009038 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d10c      	bne.n	8009004 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ff0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	68ba      	ldr	r2, [r7, #8]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2201      	movs	r2, #1
 8009008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3714      	adds	r7, #20
 800901a:	46bd      	mov	sp, r7
 800901c:	bc80      	pop	{r7}
 800901e:	4770      	bx	lr
 8009020:	40010000 	.word	0x40010000
 8009024:	40000400 	.word	0x40000400
 8009028:	40000800 	.word	0x40000800
 800902c:	40000c00 	.word	0x40000c00
 8009030:	40010400 	.word	0x40010400
 8009034:	40014000 	.word	0x40014000
 8009038:	40001800 	.word	0x40001800

0800903c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b082      	sub	sp, #8
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d101      	bne.n	800904e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800904a:	2301      	movs	r3, #1
 800904c:	e03f      	b.n	80090ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009054:	b2db      	uxtb	r3, r3
 8009056:	2b00      	cmp	r3, #0
 8009058:	d106      	bne.n	8009068 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f7f9 f88e 	bl	8002184 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2224      	movs	r2, #36	; 0x24
 800906c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800907e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 fa5d 	bl	8009540 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	691a      	ldr	r2, [r3, #16]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009094:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	695a      	ldr	r2, [r3, #20]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80090a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68da      	ldr	r2, [r3, #12]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80090b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2220      	movs	r2, #32
 80090c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2220      	movs	r2, #32
 80090c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
	...

080090d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b088      	sub	sp, #32
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	695b      	ldr	r3, [r3, #20]
 80090f6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80090f8:	2300      	movs	r3, #0
 80090fa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80090fc:	2300      	movs	r3, #0
 80090fe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	f003 030f 	and.w	r3, r3, #15
 8009106:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d10d      	bne.n	800912a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800910e:	69fb      	ldr	r3, [r7, #28]
 8009110:	f003 0320 	and.w	r3, r3, #32
 8009114:	2b00      	cmp	r3, #0
 8009116:	d008      	beq.n	800912a <HAL_UART_IRQHandler+0x52>
 8009118:	69bb      	ldr	r3, [r7, #24]
 800911a:	f003 0320 	and.w	r3, r3, #32
 800911e:	2b00      	cmp	r3, #0
 8009120:	d003      	beq.n	800912a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 f98b 	bl	800943e <UART_Receive_IT>
      return;
 8009128:	e0d0      	b.n	80092cc <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 80b0 	beq.w	8009292 <HAL_UART_IRQHandler+0x1ba>
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	f003 0301 	and.w	r3, r3, #1
 8009138:	2b00      	cmp	r3, #0
 800913a:	d105      	bne.n	8009148 <HAL_UART_IRQHandler+0x70>
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009142:	2b00      	cmp	r3, #0
 8009144:	f000 80a5 	beq.w	8009292 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	f003 0301 	and.w	r3, r3, #1
 800914e:	2b00      	cmp	r3, #0
 8009150:	d00a      	beq.n	8009168 <HAL_UART_IRQHandler+0x90>
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009158:	2b00      	cmp	r3, #0
 800915a:	d005      	beq.n	8009168 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009160:	f043 0201 	orr.w	r2, r3, #1
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009168:	69fb      	ldr	r3, [r7, #28]
 800916a:	f003 0304 	and.w	r3, r3, #4
 800916e:	2b00      	cmp	r3, #0
 8009170:	d00a      	beq.n	8009188 <HAL_UART_IRQHandler+0xb0>
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	f003 0301 	and.w	r3, r3, #1
 8009178:	2b00      	cmp	r3, #0
 800917a:	d005      	beq.n	8009188 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009180:	f043 0202 	orr.w	r2, r3, #2
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009188:	69fb      	ldr	r3, [r7, #28]
 800918a:	f003 0302 	and.w	r3, r3, #2
 800918e:	2b00      	cmp	r3, #0
 8009190:	d00a      	beq.n	80091a8 <HAL_UART_IRQHandler+0xd0>
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	f003 0301 	and.w	r3, r3, #1
 8009198:	2b00      	cmp	r3, #0
 800919a:	d005      	beq.n	80091a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091a0:	f043 0204 	orr.w	r2, r3, #4
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	f003 0308 	and.w	r3, r3, #8
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d00f      	beq.n	80091d2 <HAL_UART_IRQHandler+0xfa>
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	f003 0320 	and.w	r3, r3, #32
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d104      	bne.n	80091c6 <HAL_UART_IRQHandler+0xee>
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	f003 0301 	and.w	r3, r3, #1
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d005      	beq.n	80091d2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ca:	f043 0208 	orr.w	r2, r3, #8
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d077      	beq.n	80092ca <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	f003 0320 	and.w	r3, r3, #32
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d007      	beq.n	80091f4 <HAL_UART_IRQHandler+0x11c>
 80091e4:	69bb      	ldr	r3, [r7, #24]
 80091e6:	f003 0320 	and.w	r3, r3, #32
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d002      	beq.n	80091f4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f925 	bl	800943e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	695b      	ldr	r3, [r3, #20]
 80091fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091fe:	2b40      	cmp	r3, #64	; 0x40
 8009200:	bf0c      	ite	eq
 8009202:	2301      	moveq	r3, #1
 8009204:	2300      	movne	r3, #0
 8009206:	b2db      	uxtb	r3, r3
 8009208:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800920e:	f003 0308 	and.w	r3, r3, #8
 8009212:	2b00      	cmp	r3, #0
 8009214:	d102      	bne.n	800921c <HAL_UART_IRQHandler+0x144>
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d031      	beq.n	8009280 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 f876 	bl	800930e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	695b      	ldr	r3, [r3, #20]
 8009228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800922c:	2b40      	cmp	r3, #64	; 0x40
 800922e:	d123      	bne.n	8009278 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	695a      	ldr	r2, [r3, #20]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800923e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009244:	2b00      	cmp	r3, #0
 8009246:	d013      	beq.n	8009270 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800924c:	4a21      	ldr	r2, [pc, #132]	; (80092d4 <HAL_UART_IRQHandler+0x1fc>)
 800924e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009254:	4618      	mov	r0, r3
 8009256:	f7fb f8bf 	bl	80043d8 <HAL_DMA_Abort_IT>
 800925a:	4603      	mov	r3, r0
 800925c:	2b00      	cmp	r3, #0
 800925e:	d016      	beq.n	800928e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800926a:	4610      	mov	r0, r2
 800926c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800926e:	e00e      	b.n	800928e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 f843 	bl	80092fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009276:	e00a      	b.n	800928e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 f83f 	bl	80092fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800927e:	e006      	b.n	800928e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 f83b 	bl	80092fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800928c:	e01d      	b.n	80092ca <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800928e:	bf00      	nop
    return;
 8009290:	e01b      	b.n	80092ca <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009292:	69fb      	ldr	r3, [r7, #28]
 8009294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009298:	2b00      	cmp	r3, #0
 800929a:	d008      	beq.n	80092ae <HAL_UART_IRQHandler+0x1d6>
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d003      	beq.n	80092ae <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 f862 	bl	8009370 <UART_Transmit_IT>
    return;
 80092ac:	e00e      	b.n	80092cc <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d009      	beq.n	80092cc <HAL_UART_IRQHandler+0x1f4>
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d004      	beq.n	80092cc <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f000 f8a3 	bl	800940e <UART_EndTransmit_IT>
    return;
 80092c8:	e000      	b.n	80092cc <HAL_UART_IRQHandler+0x1f4>
    return;
 80092ca:	bf00      	nop
  }
}
 80092cc:	3720      	adds	r7, #32
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	08009349 	.word	0x08009349

080092d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80092e0:	bf00      	nop
 80092e2:	370c      	adds	r7, #12
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bc80      	pop	{r7}
 80092e8:	4770      	bx	lr

080092ea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80092ea:	b480      	push	{r7}
 80092ec:	b083      	sub	sp, #12
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80092f2:	bf00      	nop
 80092f4:	370c      	adds	r7, #12
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bc80      	pop	{r7}
 80092fa:	4770      	bx	lr

080092fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009304:	bf00      	nop
 8009306:	370c      	adds	r7, #12
 8009308:	46bd      	mov	sp, r7
 800930a:	bc80      	pop	{r7}
 800930c:	4770      	bx	lr

0800930e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800930e:	b480      	push	{r7}
 8009310:	b083      	sub	sp, #12
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	68da      	ldr	r2, [r3, #12]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009324:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	695a      	ldr	r2, [r3, #20]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f022 0201 	bic.w	r2, r2, #1
 8009334:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2220      	movs	r2, #32
 800933a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800933e:	bf00      	nop
 8009340:	370c      	adds	r7, #12
 8009342:	46bd      	mov	sp, r7
 8009344:	bc80      	pop	{r7}
 8009346:	4770      	bx	lr

08009348 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b084      	sub	sp, #16
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009354:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2200      	movs	r2, #0
 800935a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2200      	movs	r2, #0
 8009360:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009362:	68f8      	ldr	r0, [r7, #12]
 8009364:	f7ff ffca 	bl	80092fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009368:	bf00      	nop
 800936a:	3710      	adds	r7, #16
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009370:	b480      	push	{r7}
 8009372:	b085      	sub	sp, #20
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b21      	cmp	r3, #33	; 0x21
 8009382:	d13e      	bne.n	8009402 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	689b      	ldr	r3, [r3, #8]
 8009388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800938c:	d114      	bne.n	80093b8 <UART_Transmit_IT+0x48>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	691b      	ldr	r3, [r3, #16]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d110      	bne.n	80093b8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6a1b      	ldr	r3, [r3, #32]
 800939a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	881b      	ldrh	r3, [r3, #0]
 80093a0:	461a      	mov	r2, r3
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093aa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6a1b      	ldr	r3, [r3, #32]
 80093b0:	1c9a      	adds	r2, r3, #2
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	621a      	str	r2, [r3, #32]
 80093b6:	e008      	b.n	80093ca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6a1b      	ldr	r3, [r3, #32]
 80093bc:	1c59      	adds	r1, r3, #1
 80093be:	687a      	ldr	r2, [r7, #4]
 80093c0:	6211      	str	r1, [r2, #32]
 80093c2:	781a      	ldrb	r2, [r3, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	3b01      	subs	r3, #1
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	4619      	mov	r1, r3
 80093d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d10f      	bne.n	80093fe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	68da      	ldr	r2, [r3, #12]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80093ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	68da      	ldr	r2, [r3, #12]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80093fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80093fe:	2300      	movs	r3, #0
 8009400:	e000      	b.n	8009404 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009402:	2302      	movs	r3, #2
  }
}
 8009404:	4618      	mov	r0, r3
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	bc80      	pop	{r7}
 800940c:	4770      	bx	lr

0800940e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800940e:	b580      	push	{r7, lr}
 8009410:	b082      	sub	sp, #8
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	68da      	ldr	r2, [r3, #12]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009424:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2220      	movs	r2, #32
 800942a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f7ff ff52 	bl	80092d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	b084      	sub	sp, #16
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800944c:	b2db      	uxtb	r3, r3
 800944e:	2b22      	cmp	r3, #34	; 0x22
 8009450:	d170      	bne.n	8009534 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800945a:	d117      	bne.n	800948c <UART_Receive_IT+0x4e>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	691b      	ldr	r3, [r3, #16]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d113      	bne.n	800948c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8009464:	2300      	movs	r3, #0
 8009466:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800946c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	b29b      	uxth	r3, r3
 8009476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800947a:	b29a      	uxth	r2, r3
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009484:	1c9a      	adds	r2, r3, #2
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	629a      	str	r2, [r3, #40]	; 0x28
 800948a:	e026      	b.n	80094da <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009490:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8009492:	2300      	movs	r3, #0
 8009494:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800949e:	d007      	beq.n	80094b0 <UART_Receive_IT+0x72>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10a      	bne.n	80094be <UART_Receive_IT+0x80>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	691b      	ldr	r3, [r3, #16]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d106      	bne.n	80094be <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	b2da      	uxtb	r2, r3
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	701a      	strb	r2, [r3, #0]
 80094bc:	e008      	b.n	80094d0 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	b2db      	uxtb	r3, r3
 80094c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094ca:	b2da      	uxtb	r2, r3
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094d4:	1c5a      	adds	r2, r3, #1
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80094de:	b29b      	uxth	r3, r3
 80094e0:	3b01      	subs	r3, #1
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	4619      	mov	r1, r3
 80094e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d120      	bne.n	8009530 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68da      	ldr	r2, [r3, #12]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f022 0220 	bic.w	r2, r2, #32
 80094fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68da      	ldr	r2, [r3, #12]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800950c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	695a      	ldr	r2, [r3, #20]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f022 0201 	bic.w	r2, r2, #1
 800951c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2220      	movs	r2, #32
 8009522:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f7ff fedf 	bl	80092ea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800952c:	2300      	movs	r3, #0
 800952e:	e002      	b.n	8009536 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8009530:	2300      	movs	r3, #0
 8009532:	e000      	b.n	8009536 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8009534:	2302      	movs	r3, #2
  }
}
 8009536:	4618      	mov	r0, r3
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
	...

08009540 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	68da      	ldr	r2, [r3, #12]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	430a      	orrs	r2, r1
 800955c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	689a      	ldr	r2, [r3, #8]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	431a      	orrs	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	695b      	ldr	r3, [r3, #20]
 800956c:	431a      	orrs	r2, r3
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	69db      	ldr	r3, [r3, #28]
 8009572:	4313      	orrs	r3, r2
 8009574:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009580:	f023 030c 	bic.w	r3, r3, #12
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	6812      	ldr	r2, [r2, #0]
 8009588:	68b9      	ldr	r1, [r7, #8]
 800958a:	430b      	orrs	r3, r1
 800958c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	695b      	ldr	r3, [r3, #20]
 8009594:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	699a      	ldr	r2, [r3, #24]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	430a      	orrs	r2, r1
 80095a2:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a57      	ldr	r2, [pc, #348]	; (8009708 <UART_SetConfig+0x1c8>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d004      	beq.n	80095b8 <UART_SetConfig+0x78>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a56      	ldr	r2, [pc, #344]	; (800970c <UART_SetConfig+0x1cc>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d103      	bne.n	80095c0 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80095b8:	f7fd fcf6 	bl	8006fa8 <HAL_RCC_GetPCLK2Freq>
 80095bc:	60f8      	str	r0, [r7, #12]
 80095be:	e002      	b.n	80095c6 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80095c0:	f7fd fcd0 	bl	8006f64 <HAL_RCC_GetPCLK1Freq>
 80095c4:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	69db      	ldr	r3, [r3, #28]
 80095ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095ce:	d14c      	bne.n	800966a <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80095d0:	68fa      	ldr	r2, [r7, #12]
 80095d2:	4613      	mov	r3, r2
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	4413      	add	r3, r2
 80095d8:	009a      	lsls	r2, r3, #2
 80095da:	441a      	add	r2, r3
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	005b      	lsls	r3, r3, #1
 80095e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095e6:	4a4a      	ldr	r2, [pc, #296]	; (8009710 <UART_SetConfig+0x1d0>)
 80095e8:	fba2 2303 	umull	r2, r3, r2, r3
 80095ec:	095b      	lsrs	r3, r3, #5
 80095ee:	0119      	lsls	r1, r3, #4
 80095f0:	68fa      	ldr	r2, [r7, #12]
 80095f2:	4613      	mov	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4413      	add	r3, r2
 80095f8:	009a      	lsls	r2, r3, #2
 80095fa:	441a      	add	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	005b      	lsls	r3, r3, #1
 8009602:	fbb2 f2f3 	udiv	r2, r2, r3
 8009606:	4b42      	ldr	r3, [pc, #264]	; (8009710 <UART_SetConfig+0x1d0>)
 8009608:	fba3 0302 	umull	r0, r3, r3, r2
 800960c:	095b      	lsrs	r3, r3, #5
 800960e:	2064      	movs	r0, #100	; 0x64
 8009610:	fb00 f303 	mul.w	r3, r0, r3
 8009614:	1ad3      	subs	r3, r2, r3
 8009616:	00db      	lsls	r3, r3, #3
 8009618:	3332      	adds	r3, #50	; 0x32
 800961a:	4a3d      	ldr	r2, [pc, #244]	; (8009710 <UART_SetConfig+0x1d0>)
 800961c:	fba2 2303 	umull	r2, r3, r2, r3
 8009620:	095b      	lsrs	r3, r3, #5
 8009622:	005b      	lsls	r3, r3, #1
 8009624:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009628:	4419      	add	r1, r3
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	4613      	mov	r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	4413      	add	r3, r2
 8009632:	009a      	lsls	r2, r3, #2
 8009634:	441a      	add	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	005b      	lsls	r3, r3, #1
 800963c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009640:	4b33      	ldr	r3, [pc, #204]	; (8009710 <UART_SetConfig+0x1d0>)
 8009642:	fba3 0302 	umull	r0, r3, r3, r2
 8009646:	095b      	lsrs	r3, r3, #5
 8009648:	2064      	movs	r0, #100	; 0x64
 800964a:	fb00 f303 	mul.w	r3, r0, r3
 800964e:	1ad3      	subs	r3, r2, r3
 8009650:	00db      	lsls	r3, r3, #3
 8009652:	3332      	adds	r3, #50	; 0x32
 8009654:	4a2e      	ldr	r2, [pc, #184]	; (8009710 <UART_SetConfig+0x1d0>)
 8009656:	fba2 2303 	umull	r2, r3, r2, r3
 800965a:	095b      	lsrs	r3, r3, #5
 800965c:	f003 0207 	and.w	r2, r3, #7
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	440a      	add	r2, r1
 8009666:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009668:	e04a      	b.n	8009700 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	4613      	mov	r3, r2
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	4413      	add	r3, r2
 8009672:	009a      	lsls	r2, r3, #2
 8009674:	441a      	add	r2, r3
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009680:	4a23      	ldr	r2, [pc, #140]	; (8009710 <UART_SetConfig+0x1d0>)
 8009682:	fba2 2303 	umull	r2, r3, r2, r3
 8009686:	095b      	lsrs	r3, r3, #5
 8009688:	0119      	lsls	r1, r3, #4
 800968a:	68fa      	ldr	r2, [r7, #12]
 800968c:	4613      	mov	r3, r2
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	4413      	add	r3, r2
 8009692:	009a      	lsls	r2, r3, #2
 8009694:	441a      	add	r2, r3
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	fbb2 f2f3 	udiv	r2, r2, r3
 80096a0:	4b1b      	ldr	r3, [pc, #108]	; (8009710 <UART_SetConfig+0x1d0>)
 80096a2:	fba3 0302 	umull	r0, r3, r3, r2
 80096a6:	095b      	lsrs	r3, r3, #5
 80096a8:	2064      	movs	r0, #100	; 0x64
 80096aa:	fb00 f303 	mul.w	r3, r0, r3
 80096ae:	1ad3      	subs	r3, r2, r3
 80096b0:	011b      	lsls	r3, r3, #4
 80096b2:	3332      	adds	r3, #50	; 0x32
 80096b4:	4a16      	ldr	r2, [pc, #88]	; (8009710 <UART_SetConfig+0x1d0>)
 80096b6:	fba2 2303 	umull	r2, r3, r2, r3
 80096ba:	095b      	lsrs	r3, r3, #5
 80096bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80096c0:	4419      	add	r1, r3
 80096c2:	68fa      	ldr	r2, [r7, #12]
 80096c4:	4613      	mov	r3, r2
 80096c6:	009b      	lsls	r3, r3, #2
 80096c8:	4413      	add	r3, r2
 80096ca:	009a      	lsls	r2, r3, #2
 80096cc:	441a      	add	r2, r3
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80096d8:	4b0d      	ldr	r3, [pc, #52]	; (8009710 <UART_SetConfig+0x1d0>)
 80096da:	fba3 0302 	umull	r0, r3, r3, r2
 80096de:	095b      	lsrs	r3, r3, #5
 80096e0:	2064      	movs	r0, #100	; 0x64
 80096e2:	fb00 f303 	mul.w	r3, r0, r3
 80096e6:	1ad3      	subs	r3, r2, r3
 80096e8:	011b      	lsls	r3, r3, #4
 80096ea:	3332      	adds	r3, #50	; 0x32
 80096ec:	4a08      	ldr	r2, [pc, #32]	; (8009710 <UART_SetConfig+0x1d0>)
 80096ee:	fba2 2303 	umull	r2, r3, r2, r3
 80096f2:	095b      	lsrs	r3, r3, #5
 80096f4:	f003 020f 	and.w	r2, r3, #15
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	440a      	add	r2, r1
 80096fe:	609a      	str	r2, [r3, #8]
}
 8009700:	bf00      	nop
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	40011000 	.word	0x40011000
 800970c:	40011400 	.word	0x40011400
 8009710:	51eb851f 	.word	0x51eb851f

08009714 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009714:	b084      	sub	sp, #16
 8009716:	b480      	push	{r7}
 8009718:	b085      	sub	sp, #20
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
 800971e:	f107 001c 	add.w	r0, r7, #28
 8009722:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009726:	2300      	movs	r3, #0
 8009728:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800972a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800972c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800972e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8009732:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009734:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8009736:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800973a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800973c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800973e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009740:	68fa      	ldr	r2, [r7, #12]
 8009742:	4313      	orrs	r3, r2
 8009744:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800974e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	431a      	orrs	r2, r3
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800975a:	2300      	movs	r3, #0
}
 800975c:	4618      	mov	r0, r3
 800975e:	3714      	adds	r7, #20
 8009760:	46bd      	mov	sp, r7
 8009762:	bc80      	pop	{r7}
 8009764:	b004      	add	sp, #16
 8009766:	4770      	bx	lr

08009768 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009776:	4618      	mov	r0, r3
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	bc80      	pop	{r7}
 800977e:	4770      	bx	lr

08009780 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	681a      	ldr	r2, [r3, #0]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009794:	2300      	movs	r3, #0
}
 8009796:	4618      	mov	r0, r3
 8009798:	370c      	adds	r7, #12
 800979a:	46bd      	mov	sp, r7
 800979c:	bc80      	pop	{r7}
 800979e:	4770      	bx	lr

080097a0 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2203      	movs	r2, #3
 80097ac:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80097ae:	2002      	movs	r0, #2
 80097b0:	f7f9 f862 	bl	8002878 <HAL_Delay>
  
  return HAL_OK;
 80097b4:	2300      	movs	r3, #0
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3708      	adds	r7, #8
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}

080097be <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80097be:	b480      	push	{r7}
 80097c0:	b083      	sub	sp, #12
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f003 0303 	and.w	r3, r3, #3
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	370c      	adds	r7, #12
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bc80      	pop	{r7}
 80097d6:	4770      	bx	lr

080097d8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80097e2:	2300      	movs	r3, #0
 80097e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80097f6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80097fc:	431a      	orrs	r2, r3
                       Command->CPSM);
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009802:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009804:	68fa      	ldr	r2, [r7, #12]
 8009806:	4313      	orrs	r3, r2
 8009808:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009812:	f023 030f 	bic.w	r3, r3, #15
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	431a      	orrs	r2, r3
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800981e:	2300      	movs	r3, #0
}
 8009820:	4618      	mov	r0, r3
 8009822:	3714      	adds	r7, #20
 8009824:	46bd      	mov	sp, r7
 8009826:	bc80      	pop	{r7}
 8009828:	4770      	bx	lr

0800982a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800982a:	b480      	push	{r7}
 800982c:	b083      	sub	sp, #12
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	b2db      	uxtb	r3, r3
}
 8009838:	4618      	mov	r0, r3
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	bc80      	pop	{r7}
 8009840:	4770      	bx	lr

08009842 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009842:	b480      	push	{r7}
 8009844:	b085      	sub	sp, #20
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	3314      	adds	r3, #20
 8009850:	461a      	mov	r2, r3
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	4413      	add	r3, r2
 8009856:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
}  
 800985c:	4618      	mov	r0, r3
 800985e:	3714      	adds	r7, #20
 8009860:	46bd      	mov	sp, r7
 8009862:	bc80      	pop	{r7}
 8009864:	4770      	bx	lr

08009866 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009866:	b480      	push	{r7}
 8009868:	b085      	sub	sp, #20
 800986a:	af00      	add	r7, sp, #0
 800986c:	6078      	str	r0, [r7, #4]
 800986e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009870:	2300      	movs	r3, #0
 8009872:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	681a      	ldr	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	685a      	ldr	r2, [r3, #4]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800988c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009892:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009898:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	4313      	orrs	r3, r2
 800989e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098a4:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	431a      	orrs	r2, r3
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80098b0:	2300      	movs	r3, #0

}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3714      	adds	r7, #20
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bc80      	pop	{r7}
 80098ba:	4770      	bx	lr

080098bc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b088      	sub	sp, #32
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80098ca:	2310      	movs	r3, #16
 80098cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098ce:	2340      	movs	r3, #64	; 0x40
 80098d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098d2:	2300      	movs	r3, #0
 80098d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098dc:	f107 0308 	add.w	r3, r7, #8
 80098e0:	4619      	mov	r1, r3
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f7ff ff78 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80098e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80098ec:	2110      	movs	r1, #16
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f000 fa40 	bl	8009d74 <SDMMC_GetCmdResp1>
 80098f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098f6:	69fb      	ldr	r3, [r7, #28]
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3720      	adds	r7, #32
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}

08009900 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b088      	sub	sp, #32
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
 8009908:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800990e:	2311      	movs	r3, #17
 8009910:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009912:	2340      	movs	r3, #64	; 0x40
 8009914:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009916:	2300      	movs	r3, #0
 8009918:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800991a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800991e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009920:	f107 0308 	add.w	r3, r7, #8
 8009924:	4619      	mov	r1, r3
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f7ff ff56 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800992c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009930:	2111      	movs	r1, #17
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f000 fa1e 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009938:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800993a:	69fb      	ldr	r3, [r7, #28]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3720      	adds	r7, #32
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b088      	sub	sp, #32
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009952:	2312      	movs	r3, #18
 8009954:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009956:	2340      	movs	r3, #64	; 0x40
 8009958:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800995a:	2300      	movs	r3, #0
 800995c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800995e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009962:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009964:	f107 0308 	add.w	r3, r7, #8
 8009968:	4619      	mov	r1, r3
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7ff ff34 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009970:	f241 3288 	movw	r2, #5000	; 0x1388
 8009974:	2112      	movs	r1, #18
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 f9fc 	bl	8009d74 <SDMMC_GetCmdResp1>
 800997c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800997e:	69fb      	ldr	r3, [r7, #28]
}
 8009980:	4618      	mov	r0, r3
 8009982:	3720      	adds	r7, #32
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b088      	sub	sp, #32
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009996:	2318      	movs	r3, #24
 8009998:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800999a:	2340      	movs	r3, #64	; 0x40
 800999c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800999e:	2300      	movs	r3, #0
 80099a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099a8:	f107 0308 	add.w	r3, r7, #8
 80099ac:	4619      	mov	r1, r3
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f7ff ff12 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80099b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80099b8:	2118      	movs	r1, #24
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 f9da 	bl	8009d74 <SDMMC_GetCmdResp1>
 80099c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099c2:	69fb      	ldr	r3, [r7, #28]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3720      	adds	r7, #32
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b088      	sub	sp, #32
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80099da:	2319      	movs	r3, #25
 80099dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099de:	2340      	movs	r3, #64	; 0x40
 80099e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099e2:	2300      	movs	r3, #0
 80099e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099ec:	f107 0308 	add.w	r3, r7, #8
 80099f0:	4619      	mov	r1, r3
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f7ff fef0 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80099f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80099fc:	2119      	movs	r1, #25
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 f9b8 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009a04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a06:	69fb      	ldr	r3, [r7, #28]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3720      	adds	r7, #32
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}

08009a10 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b088      	sub	sp, #32
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009a1c:	230c      	movs	r3, #12
 8009a1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a20:	2340      	movs	r3, #64	; 0x40
 8009a22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a24:	2300      	movs	r3, #0
 8009a26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a2c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a2e:	f107 0308 	add.w	r3, r7, #8
 8009a32:	4619      	mov	r1, r3
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f7ff fecf 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009a3a:	4a05      	ldr	r2, [pc, #20]	; (8009a50 <SDMMC_CmdStopTransfer+0x40>)
 8009a3c:	210c      	movs	r1, #12
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f000 f998 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009a44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a46:	69fb      	ldr	r3, [r7, #28]
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3720      	adds	r7, #32
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}
 8009a50:	05f5e100 	.word	0x05f5e100

08009a54 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b08a      	sub	sp, #40	; 0x28
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	60f8      	str	r0, [r7, #12]
 8009a5c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009a64:	2307      	movs	r3, #7
 8009a66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a68:	2340      	movs	r3, #64	; 0x40
 8009a6a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a74:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a76:	f107 0310 	add.w	r3, r7, #16
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	68f8      	ldr	r0, [r7, #12]
 8009a7e:	f7ff feab 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a86:	2107      	movs	r1, #7
 8009a88:	68f8      	ldr	r0, [r7, #12]
 8009a8a:	f000 f973 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009a8e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3728      	adds	r7, #40	; 0x28
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}

08009a9a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009a9a:	b580      	push	{r7, lr}
 8009a9c:	b088      	sub	sp, #32
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ab2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ab6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ab8:	f107 0308 	add.w	r3, r7, #8
 8009abc:	4619      	mov	r1, r3
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f7ff fe8a 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 f92d 	bl	8009d24 <SDMMC_GetCmdError>
 8009aca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009acc:	69fb      	ldr	r3, [r7, #28]
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3720      	adds	r7, #32
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}

08009ad6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009ad6:	b580      	push	{r7, lr}
 8009ad8:	b088      	sub	sp, #32
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009ade:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009ae2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009ae4:	2308      	movs	r3, #8
 8009ae6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ae8:	2340      	movs	r3, #64	; 0x40
 8009aea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009aec:	2300      	movs	r3, #0
 8009aee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009af0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009af4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009af6:	f107 0308 	add.w	r3, r7, #8
 8009afa:	4619      	mov	r1, r3
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f7ff fe6b 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009b02:	6878      	ldr	r0, [r7, #4]
 8009b04:	f000 fb16 	bl	800a134 <SDMMC_GetCmdResp7>
 8009b08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b0a:	69fb      	ldr	r3, [r7, #28]
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3720      	adds	r7, #32
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b088      	sub	sp, #32
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009b22:	2337      	movs	r3, #55	; 0x37
 8009b24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b26:	2340      	movs	r3, #64	; 0x40
 8009b28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b32:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b34:	f107 0308 	add.w	r3, r7, #8
 8009b38:	4619      	mov	r1, r3
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f7ff fe4c 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b44:	2137      	movs	r1, #55	; 0x37
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 f914 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009b4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b4e:	69fb      	ldr	r3, [r7, #28]
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3720      	adds	r7, #32
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b088      	sub	sp, #32
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009b68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009b6e:	2329      	movs	r3, #41	; 0x29
 8009b70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b72:	2340      	movs	r3, #64	; 0x40
 8009b74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b76:	2300      	movs	r3, #0
 8009b78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b80:	f107 0308 	add.w	r3, r7, #8
 8009b84:	4619      	mov	r1, r3
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f7ff fe26 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 fa23 	bl	8009fd8 <SDMMC_GetCmdResp3>
 8009b92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b94:	69fb      	ldr	r3, [r7, #28]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3720      	adds	r7, #32
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b088      	sub	sp, #32
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	6078      	str	r0, [r7, #4]
 8009ba6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009bac:	2306      	movs	r3, #6
 8009bae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009bb0:	2340      	movs	r3, #64	; 0x40
 8009bb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bbc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009bbe:	f107 0308 	add.w	r3, r7, #8
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f7ff fe07 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bce:	2106      	movs	r1, #6
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 f8cf 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009bd6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bd8:	69fb      	ldr	r3, [r7, #28]
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3720      	adds	r7, #32
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b088      	sub	sp, #32
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009bee:	2333      	movs	r3, #51	; 0x33
 8009bf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009bf2:	2340      	movs	r3, #64	; 0x40
 8009bf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009bfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c00:	f107 0308 	add.w	r3, r7, #8
 8009c04:	4619      	mov	r1, r3
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7ff fde6 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c10:	2133      	movs	r1, #51	; 0x33
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f000 f8ae 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009c18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c1a:	69fb      	ldr	r3, [r7, #28]
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3720      	adds	r7, #32
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b088      	sub	sp, #32
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009c30:	2302      	movs	r3, #2
 8009c32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009c34:	23c0      	movs	r3, #192	; 0xc0
 8009c36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c42:	f107 0308 	add.w	r3, r7, #8
 8009c46:	4619      	mov	r1, r3
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f7ff fdc5 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 f97c 	bl	8009f4c <SDMMC_GetCmdResp2>
 8009c54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c56:	69fb      	ldr	r3, [r7, #28]
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3720      	adds	r7, #32
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b088      	sub	sp, #32
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009c6e:	2309      	movs	r3, #9
 8009c70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009c72:	23c0      	movs	r3, #192	; 0xc0
 8009c74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c76:	2300      	movs	r3, #0
 8009c78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c80:	f107 0308 	add.w	r3, r7, #8
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f7ff fda6 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 f95d 	bl	8009f4c <SDMMC_GetCmdResp2>
 8009c92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c94:	69fb      	ldr	r3, [r7, #28]
}
 8009c96:	4618      	mov	r0, r3
 8009c98:	3720      	adds	r7, #32
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009c9e:	b580      	push	{r7, lr}
 8009ca0:	b088      	sub	sp, #32
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
 8009ca6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009cac:	2303      	movs	r3, #3
 8009cae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009cb0:	2340      	movs	r3, #64	; 0x40
 8009cb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cbc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009cbe:	f107 0308 	add.w	r3, r7, #8
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f7ff fd87 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009cca:	683a      	ldr	r2, [r7, #0]
 8009ccc:	2103      	movs	r1, #3
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 f9bc 	bl	800a04c <SDMMC_GetCmdResp6>
 8009cd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cd6:	69fb      	ldr	r3, [r7, #28]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3720      	adds	r7, #32
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b088      	sub	sp, #32
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009cee:	230d      	movs	r3, #13
 8009cf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009cf2:	2340      	movs	r3, #64	; 0x40
 8009cf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d00:	f107 0308 	add.w	r3, r7, #8
 8009d04:	4619      	mov	r1, r3
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f7ff fd66 	bl	80097d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d10:	210d      	movs	r1, #13
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f000 f82e 	bl	8009d74 <SDMMC_GetCmdResp1>
 8009d18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d1a:	69fb      	ldr	r3, [r7, #28]
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3720      	adds	r7, #32
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009d24:	b490      	push	{r4, r7}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009d2c:	4b0f      	ldr	r3, [pc, #60]	; (8009d6c <SDMMC_GetCmdError+0x48>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a0f      	ldr	r2, [pc, #60]	; (8009d70 <SDMMC_GetCmdError+0x4c>)
 8009d32:	fba2 2303 	umull	r2, r3, r2, r3
 8009d36:	0a5b      	lsrs	r3, r3, #9
 8009d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d3c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009d40:	4623      	mov	r3, r4
 8009d42:	1e5c      	subs	r4, r3, #1
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d102      	bne.n	8009d4e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009d48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009d4c:	e009      	b.n	8009d62 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d0f2      	beq.n	8009d40 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	22c5      	movs	r2, #197	; 0xc5
 8009d5e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009d60:	2300      	movs	r3, #0
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bc90      	pop	{r4, r7}
 8009d6a:	4770      	bx	lr
 8009d6c:	20000004 	.word	0x20000004
 8009d70:	10624dd3 	.word	0x10624dd3

08009d74 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009d74:	b590      	push	{r4, r7, lr}
 8009d76:	b087      	sub	sp, #28
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	460b      	mov	r3, r1
 8009d7e:	607a      	str	r2, [r7, #4]
 8009d80:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009d82:	4b6f      	ldr	r3, [pc, #444]	; (8009f40 <SDMMC_GetCmdResp1+0x1cc>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a6f      	ldr	r2, [pc, #444]	; (8009f44 <SDMMC_GetCmdResp1+0x1d0>)
 8009d88:	fba2 2303 	umull	r2, r3, r2, r3
 8009d8c:	0a5b      	lsrs	r3, r3, #9
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009d94:	4623      	mov	r3, r4
 8009d96:	1e5c      	subs	r4, r3, #1
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d102      	bne.n	8009da2 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009d9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009da0:	e0c9      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009da6:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d0f0      	beq.n	8009d94 <SDMMC_GetCmdResp1+0x20>
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d1eb      	bne.n	8009d94 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dc0:	f003 0304 	and.w	r3, r3, #4
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d004      	beq.n	8009dd2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2204      	movs	r2, #4
 8009dcc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009dce:	2304      	movs	r3, #4
 8009dd0:	e0b1      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dd6:	f003 0301 	and.w	r3, r3, #1
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d004      	beq.n	8009de8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2201      	movs	r2, #1
 8009de2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009de4:	2301      	movs	r3, #1
 8009de6:	e0a6      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	22c5      	movs	r2, #197	; 0xc5
 8009dec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009dee:	68f8      	ldr	r0, [r7, #12]
 8009df0:	f7ff fd1b 	bl	800982a <SDIO_GetCommandResponse>
 8009df4:	4603      	mov	r3, r0
 8009df6:	461a      	mov	r2, r3
 8009df8:	7afb      	ldrb	r3, [r7, #11]
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d001      	beq.n	8009e02 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e099      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009e02:	2100      	movs	r1, #0
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	f7ff fd1c 	bl	8009842 <SDIO_GetResponse>
 8009e0a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009e0c:	693a      	ldr	r2, [r7, #16]
 8009e0e:	4b4e      	ldr	r3, [pc, #312]	; (8009f48 <SDMMC_GetCmdResp1+0x1d4>)
 8009e10:	4013      	ands	r3, r2
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d101      	bne.n	8009e1a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8009e16:	2300      	movs	r3, #0
 8009e18:	e08d      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	da02      	bge.n	8009e26 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009e20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009e24:	e087      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d001      	beq.n	8009e34 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009e30:	2340      	movs	r3, #64	; 0x40
 8009e32:	e080      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d001      	beq.n	8009e42 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009e3e:	2380      	movs	r3, #128	; 0x80
 8009e40:	e079      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d002      	beq.n	8009e52 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009e4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009e50:	e071      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d002      	beq.n	8009e62 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009e5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009e60:	e069      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d002      	beq.n	8009e72 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009e6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e70:	e061      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d002      	beq.n	8009e82 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009e7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009e80:	e059      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d002      	beq.n	8009e92 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009e8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009e90:	e051      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d002      	beq.n	8009ea2 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009e9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009ea0:	e049      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d002      	beq.n	8009eb2 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009eac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009eb0:	e041      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d002      	beq.n	8009ec2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8009ebc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ec0:	e039      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d002      	beq.n	8009ed2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009ecc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009ed0:	e031      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d002      	beq.n	8009ee2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009edc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009ee0:	e029      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009eec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009ef0:	e021      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d002      	beq.n	8009f02 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009efc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009f00:	e019      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d002      	beq.n	8009f12 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009f0c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009f10:	e011      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d002      	beq.n	8009f22 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009f1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009f20:	e009      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	f003 0308 	and.w	r3, r3, #8
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d002      	beq.n	8009f32 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009f2c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009f30:	e001      	b.n	8009f36 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009f32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	371c      	adds	r7, #28
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd90      	pop	{r4, r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	20000004 	.word	0x20000004
 8009f44:	10624dd3 	.word	0x10624dd3
 8009f48:	fdffe008 	.word	0xfdffe008

08009f4c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009f4c:	b490      	push	{r4, r7}
 8009f4e:	b084      	sub	sp, #16
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009f54:	4b1e      	ldr	r3, [pc, #120]	; (8009fd0 <SDMMC_GetCmdResp2+0x84>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a1e      	ldr	r2, [pc, #120]	; (8009fd4 <SDMMC_GetCmdResp2+0x88>)
 8009f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8009f5e:	0a5b      	lsrs	r3, r3, #9
 8009f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f64:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009f68:	4623      	mov	r3, r4
 8009f6a:	1e5c      	subs	r4, r3, #1
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d102      	bne.n	8009f76 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f74:	e026      	b.n	8009fc4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f7a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d0f0      	beq.n	8009f68 <SDMMC_GetCmdResp2+0x1c>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1eb      	bne.n	8009f68 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f94:	f003 0304 	and.w	r3, r3, #4
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d004      	beq.n	8009fa6 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2204      	movs	r2, #4
 8009fa0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009fa2:	2304      	movs	r3, #4
 8009fa4:	e00e      	b.n	8009fc4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009faa:	f003 0301 	and.w	r3, r3, #1
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d004      	beq.n	8009fbc <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009fb8:	2301      	movs	r3, #1
 8009fba:	e003      	b.n	8009fc4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	22c5      	movs	r2, #197	; 0xc5
 8009fc0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009fc2:	2300      	movs	r3, #0
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bc90      	pop	{r4, r7}
 8009fcc:	4770      	bx	lr
 8009fce:	bf00      	nop
 8009fd0:	20000004 	.word	0x20000004
 8009fd4:	10624dd3 	.word	0x10624dd3

08009fd8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009fd8:	b490      	push	{r4, r7}
 8009fda:	b084      	sub	sp, #16
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009fe0:	4b18      	ldr	r3, [pc, #96]	; (800a044 <SDMMC_GetCmdResp3+0x6c>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4a18      	ldr	r2, [pc, #96]	; (800a048 <SDMMC_GetCmdResp3+0x70>)
 8009fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8009fea:	0a5b      	lsrs	r3, r3, #9
 8009fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ff0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009ff4:	4623      	mov	r3, r4
 8009ff6:	1e5c      	subs	r4, r3, #1
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d102      	bne.n	800a002 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ffc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a000:	e01b      	b.n	800a03a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a006:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d0f0      	beq.n	8009ff4 <SDMMC_GetCmdResp3+0x1c>
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d1eb      	bne.n	8009ff4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a020:	f003 0304 	and.w	r3, r3, #4
 800a024:	2b00      	cmp	r3, #0
 800a026:	d004      	beq.n	800a032 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2204      	movs	r2, #4
 800a02c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a02e:	2304      	movs	r3, #4
 800a030:	e003      	b.n	800a03a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	22c5      	movs	r2, #197	; 0xc5
 800a036:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bc90      	pop	{r4, r7}
 800a042:	4770      	bx	lr
 800a044:	20000004 	.word	0x20000004
 800a048:	10624dd3 	.word	0x10624dd3

0800a04c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a04c:	b590      	push	{r4, r7, lr}
 800a04e:	b087      	sub	sp, #28
 800a050:	af00      	add	r7, sp, #0
 800a052:	60f8      	str	r0, [r7, #12]
 800a054:	460b      	mov	r3, r1
 800a056:	607a      	str	r2, [r7, #4]
 800a058:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a05a:	4b34      	ldr	r3, [pc, #208]	; (800a12c <SDMMC_GetCmdResp6+0xe0>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a34      	ldr	r2, [pc, #208]	; (800a130 <SDMMC_GetCmdResp6+0xe4>)
 800a060:	fba2 2303 	umull	r2, r3, r2, r3
 800a064:	0a5b      	lsrs	r3, r3, #9
 800a066:	f241 3288 	movw	r2, #5000	; 0x1388
 800a06a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a06e:	4623      	mov	r3, r4
 800a070:	1e5c      	subs	r4, r3, #1
 800a072:	2b00      	cmp	r3, #0
 800a074:	d102      	bne.n	800a07c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a076:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a07a:	e052      	b.n	800a122 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a080:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d0f0      	beq.n	800a06e <SDMMC_GetCmdResp6+0x22>
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a092:	2b00      	cmp	r3, #0
 800a094:	d1eb      	bne.n	800a06e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a09a:	f003 0304 	and.w	r3, r3, #4
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d004      	beq.n	800a0ac <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2204      	movs	r2, #4
 800a0a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a0a8:	2304      	movs	r3, #4
 800a0aa:	e03a      	b.n	800a122 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0b0:	f003 0301 	and.w	r3, r3, #1
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d004      	beq.n	800a0c2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e02f      	b.n	800a122 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a0c2:	68f8      	ldr	r0, [r7, #12]
 800a0c4:	f7ff fbb1 	bl	800982a <SDIO_GetCommandResponse>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	7afb      	ldrb	r3, [r7, #11]
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d001      	beq.n	800a0d6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e025      	b.n	800a122 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	22c5      	movs	r2, #197	; 0xc5
 800a0da:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a0dc:	2100      	movs	r1, #0
 800a0de:	68f8      	ldr	r0, [r7, #12]
 800a0e0:	f7ff fbaf 	bl	8009842 <SDIO_GetResponse>
 800a0e4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d106      	bne.n	800a0fe <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	0c1b      	lsrs	r3, r3, #16
 800a0f4:	b29a      	uxth	r2, r3
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	e011      	b.n	800a122 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a104:	2b00      	cmp	r3, #0
 800a106:	d002      	beq.n	800a10e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a108:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a10c:	e009      	b.n	800a122 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a114:	2b00      	cmp	r3, #0
 800a116:	d002      	beq.n	800a11e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a11c:	e001      	b.n	800a122 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a11e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a122:	4618      	mov	r0, r3
 800a124:	371c      	adds	r7, #28
 800a126:	46bd      	mov	sp, r7
 800a128:	bd90      	pop	{r4, r7, pc}
 800a12a:	bf00      	nop
 800a12c:	20000004 	.word	0x20000004
 800a130:	10624dd3 	.word	0x10624dd3

0800a134 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a134:	b490      	push	{r4, r7}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a13c:	4b21      	ldr	r3, [pc, #132]	; (800a1c4 <SDMMC_GetCmdResp7+0x90>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a21      	ldr	r2, [pc, #132]	; (800a1c8 <SDMMC_GetCmdResp7+0x94>)
 800a142:	fba2 2303 	umull	r2, r3, r2, r3
 800a146:	0a5b      	lsrs	r3, r3, #9
 800a148:	f241 3288 	movw	r2, #5000	; 0x1388
 800a14c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a150:	4623      	mov	r3, r4
 800a152:	1e5c      	subs	r4, r3, #1
 800a154:	2b00      	cmp	r3, #0
 800a156:	d102      	bne.n	800a15e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a158:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a15c:	e02c      	b.n	800a1b8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a162:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d0f0      	beq.n	800a150 <SDMMC_GetCmdResp7+0x1c>
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a174:	2b00      	cmp	r3, #0
 800a176:	d1eb      	bne.n	800a150 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a17c:	f003 0304 	and.w	r3, r3, #4
 800a180:	2b00      	cmp	r3, #0
 800a182:	d004      	beq.n	800a18e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2204      	movs	r2, #4
 800a188:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a18a:	2304      	movs	r3, #4
 800a18c:	e014      	b.n	800a1b8 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a192:	f003 0301 	and.w	r3, r3, #1
 800a196:	2b00      	cmp	r3, #0
 800a198:	d004      	beq.n	800a1a4 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2201      	movs	r2, #1
 800a19e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	e009      	b.n	800a1b8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d002      	beq.n	800a1b6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2240      	movs	r2, #64	; 0x40
 800a1b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a1b6:	2300      	movs	r3, #0
  
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3710      	adds	r7, #16
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bc90      	pop	{r4, r7}
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop
 800a1c4:	20000004 	.word	0x20000004
 800a1c8:	10624dd3 	.word	0x10624dd3

0800a1cc <LL_TIM_SetPrescaler>:
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	683a      	ldr	r2, [r7, #0]
 800a1da:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a1dc:	bf00      	nop
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bc80      	pop	{r7}
 800a1e4:	4770      	bx	lr

0800a1e6 <LL_TIM_SetAutoReload>:
{
 800a1e6:	b480      	push	{r7}
 800a1e8:	b083      	sub	sp, #12
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a1f6:	bf00      	nop
 800a1f8:	370c      	adds	r7, #12
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bc80      	pop	{r7}
 800a1fe:	4770      	bx	lr

0800a200 <LL_TIM_SetRepetitionCounter>:
{
 800a200:	b480      	push	{r7}
 800a202:	b083      	sub	sp, #12
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	683a      	ldr	r2, [r7, #0]
 800a20e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	bc80      	pop	{r7}
 800a218:	4770      	bx	lr

0800a21a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800a21a:	b480      	push	{r7}
 800a21c:	b083      	sub	sp, #12
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	695b      	ldr	r3, [r3, #20]
 800a226:	f043 0201 	orr.w	r2, r3, #1
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	615a      	str	r2, [r3, #20]
}
 800a22e:	bf00      	nop
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	bc80      	pop	{r7}
 800a236:	4770      	bx	lr

0800a238 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	4a3d      	ldr	r2, [pc, #244]	; (800a340 <LL_TIM_Init+0x108>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d013      	beq.n	800a278 <LL_TIM_Init+0x40>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a256:	d00f      	beq.n	800a278 <LL_TIM_Init+0x40>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	4a3a      	ldr	r2, [pc, #232]	; (800a344 <LL_TIM_Init+0x10c>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d00b      	beq.n	800a278 <LL_TIM_Init+0x40>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	4a39      	ldr	r2, [pc, #228]	; (800a348 <LL_TIM_Init+0x110>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d007      	beq.n	800a278 <LL_TIM_Init+0x40>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	4a38      	ldr	r2, [pc, #224]	; (800a34c <LL_TIM_Init+0x114>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d003      	beq.n	800a278 <LL_TIM_Init+0x40>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	4a37      	ldr	r2, [pc, #220]	; (800a350 <LL_TIM_Init+0x118>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d106      	bne.n	800a286 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	685b      	ldr	r3, [r3, #4]
 800a282:	4313      	orrs	r3, r2
 800a284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	4a2d      	ldr	r2, [pc, #180]	; (800a340 <LL_TIM_Init+0x108>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d02b      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a294:	d027      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	4a2a      	ldr	r2, [pc, #168]	; (800a344 <LL_TIM_Init+0x10c>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d023      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4a29      	ldr	r2, [pc, #164]	; (800a348 <LL_TIM_Init+0x110>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d01f      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	4a28      	ldr	r2, [pc, #160]	; (800a34c <LL_TIM_Init+0x114>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d01b      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	4a27      	ldr	r2, [pc, #156]	; (800a350 <LL_TIM_Init+0x118>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d017      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	4a26      	ldr	r2, [pc, #152]	; (800a354 <LL_TIM_Init+0x11c>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d013      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	4a25      	ldr	r2, [pc, #148]	; (800a358 <LL_TIM_Init+0x120>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d00f      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a24      	ldr	r2, [pc, #144]	; (800a35c <LL_TIM_Init+0x124>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d00b      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a23      	ldr	r2, [pc, #140]	; (800a360 <LL_TIM_Init+0x128>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d007      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a22      	ldr	r2, [pc, #136]	; (800a364 <LL_TIM_Init+0x12c>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d003      	beq.n	800a2e6 <LL_TIM_Init+0xae>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	4a21      	ldr	r2, [pc, #132]	; (800a368 <LL_TIM_Init+0x130>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d106      	bne.n	800a2f4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	4619      	mov	r1, r3
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f7ff ff70 	bl	800a1e6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	881b      	ldrh	r3, [r3, #0]
 800a30a:	4619      	mov	r1, r3
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f7ff ff5d 	bl	800a1cc <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	4a0a      	ldr	r2, [pc, #40]	; (800a340 <LL_TIM_Init+0x108>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d003      	beq.n	800a322 <LL_TIM_Init+0xea>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	4a0c      	ldr	r2, [pc, #48]	; (800a350 <LL_TIM_Init+0x118>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d105      	bne.n	800a32e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	691b      	ldr	r3, [r3, #16]
 800a326:	4619      	mov	r1, r3
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f7ff ff69 	bl	800a200 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f7ff ff73 	bl	800a21a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	40010000 	.word	0x40010000
 800a344:	40000400 	.word	0x40000400
 800a348:	40000800 	.word	0x40000800
 800a34c:	40000c00 	.word	0x40000c00
 800a350:	40010400 	.word	0x40010400
 800a354:	40014000 	.word	0x40014000
 800a358:	40014400 	.word	0x40014400
 800a35c:	40014800 	.word	0x40014800
 800a360:	40001800 	.word	0x40001800
 800a364:	40001c00 	.word	0x40001c00
 800a368:	40002000 	.word	0x40002000

0800a36c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a36c:	b084      	sub	sp, #16
 800a36e:	b580      	push	{r7, lr}
 800a370:	b084      	sub	sp, #16
 800a372:	af00      	add	r7, sp, #0
 800a374:	6078      	str	r0, [r7, #4]
 800a376:	f107 001c 	add.w	r0, r7, #28
 800a37a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a37e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a380:	2b01      	cmp	r3, #1
 800a382:	d122      	bne.n	800a3ca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a388:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	68db      	ldr	r3, [r3, #12]
 800a394:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a398:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a3ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d105      	bne.n	800a3be <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68db      	ldr	r3, [r3, #12]
 800a3b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f001 faa0 	bl	800b904 <USB_CoreReset>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	73fb      	strb	r3, [r7, #15]
 800a3c8:	e010      	b.n	800a3ec <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	68db      	ldr	r3, [r3, #12]
 800a3ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f001 fa94 	bl	800b904 <USB_CoreReset>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d10b      	bne.n	800a40a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	f043 0206 	orr.w	r2, r3, #6
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	f043 0220 	orr.w	r2, r3, #32
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a416:	b004      	add	sp, #16
 800a418:	4770      	bx	lr
	...

0800a41c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b087      	sub	sp, #28
 800a420:	af00      	add	r7, sp, #0
 800a422:	60f8      	str	r0, [r7, #12]
 800a424:	60b9      	str	r1, [r7, #8]
 800a426:	4613      	mov	r3, r2
 800a428:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a42a:	79fb      	ldrb	r3, [r7, #7]
 800a42c:	2b02      	cmp	r3, #2
 800a42e:	d165      	bne.n	800a4fc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	4a41      	ldr	r2, [pc, #260]	; (800a538 <USB_SetTurnaroundTime+0x11c>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d906      	bls.n	800a446 <USB_SetTurnaroundTime+0x2a>
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	4a40      	ldr	r2, [pc, #256]	; (800a53c <USB_SetTurnaroundTime+0x120>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d202      	bcs.n	800a446 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a440:	230f      	movs	r3, #15
 800a442:	617b      	str	r3, [r7, #20]
 800a444:	e062      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	4a3c      	ldr	r2, [pc, #240]	; (800a53c <USB_SetTurnaroundTime+0x120>)
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d306      	bcc.n	800a45c <USB_SetTurnaroundTime+0x40>
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	4a3b      	ldr	r2, [pc, #236]	; (800a540 <USB_SetTurnaroundTime+0x124>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d202      	bcs.n	800a45c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a456:	230e      	movs	r3, #14
 800a458:	617b      	str	r3, [r7, #20]
 800a45a:	e057      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	4a38      	ldr	r2, [pc, #224]	; (800a540 <USB_SetTurnaroundTime+0x124>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d306      	bcc.n	800a472 <USB_SetTurnaroundTime+0x56>
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	4a37      	ldr	r2, [pc, #220]	; (800a544 <USB_SetTurnaroundTime+0x128>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d202      	bcs.n	800a472 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a46c:	230d      	movs	r3, #13
 800a46e:	617b      	str	r3, [r7, #20]
 800a470:	e04c      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	4a33      	ldr	r2, [pc, #204]	; (800a544 <USB_SetTurnaroundTime+0x128>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d306      	bcc.n	800a488 <USB_SetTurnaroundTime+0x6c>
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	4a32      	ldr	r2, [pc, #200]	; (800a548 <USB_SetTurnaroundTime+0x12c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d802      	bhi.n	800a488 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a482:	230c      	movs	r3, #12
 800a484:	617b      	str	r3, [r7, #20]
 800a486:	e041      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	4a2f      	ldr	r2, [pc, #188]	; (800a548 <USB_SetTurnaroundTime+0x12c>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d906      	bls.n	800a49e <USB_SetTurnaroundTime+0x82>
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	4a2e      	ldr	r2, [pc, #184]	; (800a54c <USB_SetTurnaroundTime+0x130>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d802      	bhi.n	800a49e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a498:	230b      	movs	r3, #11
 800a49a:	617b      	str	r3, [r7, #20]
 800a49c:	e036      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	4a2a      	ldr	r2, [pc, #168]	; (800a54c <USB_SetTurnaroundTime+0x130>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d906      	bls.n	800a4b4 <USB_SetTurnaroundTime+0x98>
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	4a29      	ldr	r2, [pc, #164]	; (800a550 <USB_SetTurnaroundTime+0x134>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d802      	bhi.n	800a4b4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a4ae:	230a      	movs	r3, #10
 800a4b0:	617b      	str	r3, [r7, #20]
 800a4b2:	e02b      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	4a26      	ldr	r2, [pc, #152]	; (800a550 <USB_SetTurnaroundTime+0x134>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d906      	bls.n	800a4ca <USB_SetTurnaroundTime+0xae>
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	4a25      	ldr	r2, [pc, #148]	; (800a554 <USB_SetTurnaroundTime+0x138>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d202      	bcs.n	800a4ca <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a4c4:	2309      	movs	r3, #9
 800a4c6:	617b      	str	r3, [r7, #20]
 800a4c8:	e020      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	4a21      	ldr	r2, [pc, #132]	; (800a554 <USB_SetTurnaroundTime+0x138>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d306      	bcc.n	800a4e0 <USB_SetTurnaroundTime+0xc4>
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	4a20      	ldr	r2, [pc, #128]	; (800a558 <USB_SetTurnaroundTime+0x13c>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d802      	bhi.n	800a4e0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a4da:	2308      	movs	r3, #8
 800a4dc:	617b      	str	r3, [r7, #20]
 800a4de:	e015      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	4a1d      	ldr	r2, [pc, #116]	; (800a558 <USB_SetTurnaroundTime+0x13c>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d906      	bls.n	800a4f6 <USB_SetTurnaroundTime+0xda>
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	4a1c      	ldr	r2, [pc, #112]	; (800a55c <USB_SetTurnaroundTime+0x140>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d202      	bcs.n	800a4f6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a4f0:	2307      	movs	r3, #7
 800a4f2:	617b      	str	r3, [r7, #20]
 800a4f4:	e00a      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a4f6:	2306      	movs	r3, #6
 800a4f8:	617b      	str	r3, [r7, #20]
 800a4fa:	e007      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a4fc:	79fb      	ldrb	r3, [r7, #7]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d102      	bne.n	800a508 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a502:	2309      	movs	r3, #9
 800a504:	617b      	str	r3, [r7, #20]
 800a506:	e001      	b.n	800a50c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a508:	2309      	movs	r3, #9
 800a50a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	68db      	ldr	r3, [r3, #12]
 800a510:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	68da      	ldr	r2, [r3, #12]
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	029b      	lsls	r3, r3, #10
 800a520:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a524:	431a      	orrs	r2, r3
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	371c      	adds	r7, #28
 800a530:	46bd      	mov	sp, r7
 800a532:	bc80      	pop	{r7}
 800a534:	4770      	bx	lr
 800a536:	bf00      	nop
 800a538:	00d8acbf 	.word	0x00d8acbf
 800a53c:	00e4e1c0 	.word	0x00e4e1c0
 800a540:	00f42400 	.word	0x00f42400
 800a544:	01067380 	.word	0x01067380
 800a548:	011a499f 	.word	0x011a499f
 800a54c:	01312cff 	.word	0x01312cff
 800a550:	014ca43f 	.word	0x014ca43f
 800a554:	016e3600 	.word	0x016e3600
 800a558:	01a6ab1f 	.word	0x01a6ab1f
 800a55c:	01e84800 	.word	0x01e84800

0800a560 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	689b      	ldr	r3, [r3, #8]
 800a56c:	f043 0201 	orr.w	r2, r3, #1
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a574:	2300      	movs	r3, #0
}
 800a576:	4618      	mov	r0, r3
 800a578:	370c      	adds	r7, #12
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bc80      	pop	{r7}
 800a57e:	4770      	bx	lr

0800a580 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a580:	b480      	push	{r7}
 800a582:	b083      	sub	sp, #12
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	689b      	ldr	r3, [r3, #8]
 800a58c:	f023 0201 	bic.w	r2, r3, #1
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a594:	2300      	movs	r3, #0
}
 800a596:	4618      	mov	r0, r3
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bc80      	pop	{r7}
 800a59e:	4770      	bx	lr

0800a5a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	460b      	mov	r3, r1
 800a5aa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	68db      	ldr	r3, [r3, #12]
 800a5b0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a5b8:	78fb      	ldrb	r3, [r7, #3]
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d106      	bne.n	800a5cc <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	68db      	ldr	r3, [r3, #12]
 800a5c2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	60da      	str	r2, [r3, #12]
 800a5ca:	e00b      	b.n	800a5e4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a5cc:	78fb      	ldrb	r3, [r7, #3]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d106      	bne.n	800a5e0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	68db      	ldr	r3, [r3, #12]
 800a5d6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	60da      	str	r2, [r3, #12]
 800a5de:	e001      	b.n	800a5e4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e003      	b.n	800a5ec <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a5e4:	2032      	movs	r0, #50	; 0x32
 800a5e6:	f7f8 f947 	bl	8002878 <HAL_Delay>

  return HAL_OK;
 800a5ea:	2300      	movs	r3, #0
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	3708      	adds	r7, #8
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}

0800a5f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a5f4:	b084      	sub	sp, #16
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b086      	sub	sp, #24
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
 800a5fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a602:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a606:	2300      	movs	r3, #0
 800a608:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a60e:	2300      	movs	r3, #0
 800a610:	613b      	str	r3, [r7, #16]
 800a612:	e009      	b.n	800a628 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	3340      	adds	r3, #64	; 0x40
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	4413      	add	r3, r2
 800a61e:	2200      	movs	r2, #0
 800a620:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	3301      	adds	r3, #1
 800a626:	613b      	str	r3, [r7, #16]
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	2b0e      	cmp	r3, #14
 800a62c:	d9f2      	bls.n	800a614 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a62e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a630:	2b00      	cmp	r3, #0
 800a632:	d11c      	bne.n	800a66e <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a642:	f043 0302 	orr.w	r3, r3, #2
 800a646:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a64c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a658:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a664:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	639a      	str	r2, [r3, #56]	; 0x38
 800a66c:	e00b      	b.n	800a686 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a672:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a67e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a68c:	461a      	mov	r2, r3
 800a68e:	2300      	movs	r3, #0
 800a690:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a698:	4619      	mov	r1, r3
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6a0:	461a      	mov	r2, r3
 800a6a2:	680b      	ldr	r3, [r1, #0]
 800a6a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a6a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d10c      	bne.n	800a6c6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a6ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d104      	bne.n	800a6bc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a6b2:	2100      	movs	r1, #0
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 f945 	bl	800a944 <USB_SetDevSpeed>
 800a6ba:	e008      	b.n	800a6ce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a6bc:	2101      	movs	r1, #1
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 f940 	bl	800a944 <USB_SetDevSpeed>
 800a6c4:	e003      	b.n	800a6ce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a6c6:	2103      	movs	r1, #3
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 f93b 	bl	800a944 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a6ce:	2110      	movs	r1, #16
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f000 f8f3 	bl	800a8bc <USB_FlushTxFifo>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d001      	beq.n	800a6e0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 f90f 	bl	800a904 <USB_FlushRxFifo>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d001      	beq.n	800a6f0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a702:	461a      	mov	r2, r3
 800a704:	2300      	movs	r3, #0
 800a706:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a70e:	461a      	mov	r2, r3
 800a710:	2300      	movs	r3, #0
 800a712:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a714:	2300      	movs	r3, #0
 800a716:	613b      	str	r3, [r7, #16]
 800a718:	e043      	b.n	800a7a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a71a:	693b      	ldr	r3, [r7, #16]
 800a71c:	015a      	lsls	r2, r3, #5
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	4413      	add	r3, r2
 800a722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a72c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a730:	d118      	bne.n	800a764 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d10a      	bne.n	800a74e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	015a      	lsls	r2, r3, #5
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	4413      	add	r3, r2
 800a740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a744:	461a      	mov	r2, r3
 800a746:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a74a:	6013      	str	r3, [r2, #0]
 800a74c:	e013      	b.n	800a776 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	015a      	lsls	r2, r3, #5
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	4413      	add	r3, r2
 800a756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a75a:	461a      	mov	r2, r3
 800a75c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a760:	6013      	str	r3, [r2, #0]
 800a762:	e008      	b.n	800a776 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	015a      	lsls	r2, r3, #5
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	4413      	add	r3, r2
 800a76c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a770:	461a      	mov	r2, r3
 800a772:	2300      	movs	r3, #0
 800a774:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	015a      	lsls	r2, r3, #5
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	4413      	add	r3, r2
 800a77e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a782:	461a      	mov	r2, r3
 800a784:	2300      	movs	r3, #0
 800a786:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	015a      	lsls	r2, r3, #5
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	4413      	add	r3, r2
 800a790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a794:	461a      	mov	r2, r3
 800a796:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a79a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	613b      	str	r3, [r7, #16]
 800a7a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a4:	693a      	ldr	r2, [r7, #16]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d3b7      	bcc.n	800a71a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	613b      	str	r3, [r7, #16]
 800a7ae:	e043      	b.n	800a838 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	015a      	lsls	r2, r3, #5
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	4413      	add	r3, r2
 800a7b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a7c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a7c6:	d118      	bne.n	800a7fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d10a      	bne.n	800a7e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	015a      	lsls	r2, r3, #5
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7da:	461a      	mov	r2, r3
 800a7dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a7e0:	6013      	str	r3, [r2, #0]
 800a7e2:	e013      	b.n	800a80c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	015a      	lsls	r2, r3, #5
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a7f6:	6013      	str	r3, [r2, #0]
 800a7f8:	e008      	b.n	800a80c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a7fa:	693b      	ldr	r3, [r7, #16]
 800a7fc:	015a      	lsls	r2, r3, #5
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	4413      	add	r3, r2
 800a802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a806:	461a      	mov	r2, r3
 800a808:	2300      	movs	r3, #0
 800a80a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	015a      	lsls	r2, r3, #5
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	4413      	add	r3, r2
 800a814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a818:	461a      	mov	r2, r3
 800a81a:	2300      	movs	r3, #0
 800a81c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	015a      	lsls	r2, r3, #5
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	4413      	add	r3, r2
 800a826:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a82a:	461a      	mov	r2, r3
 800a82c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a830:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a832:	693b      	ldr	r3, [r7, #16]
 800a834:	3301      	adds	r3, #1
 800a836:	613b      	str	r3, [r7, #16]
 800a838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a83a:	693a      	ldr	r2, [r7, #16]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d3b7      	bcc.n	800a7b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a846:	691b      	ldr	r3, [r3, #16]
 800a848:	68fa      	ldr	r2, [r7, #12]
 800a84a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a84e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a852:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a860:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a864:	2b00      	cmp	r3, #0
 800a866:	d105      	bne.n	800a874 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	699b      	ldr	r3, [r3, #24]
 800a86c:	f043 0210 	orr.w	r2, r3, #16
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	699a      	ldr	r2, [r3, #24]
 800a878:	4b0f      	ldr	r3, [pc, #60]	; (800a8b8 <USB_DevInit+0x2c4>)
 800a87a:	4313      	orrs	r3, r2
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a882:	2b00      	cmp	r3, #0
 800a884:	d005      	beq.n	800a892 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	699b      	ldr	r3, [r3, #24]
 800a88a:	f043 0208 	orr.w	r2, r3, #8
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a894:	2b01      	cmp	r3, #1
 800a896:	d107      	bne.n	800a8a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	699b      	ldr	r3, [r3, #24]
 800a89c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a8a0:	f043 0304 	orr.w	r3, r3, #4
 800a8a4:	687a      	ldr	r2, [r7, #4]
 800a8a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a8a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3718      	adds	r7, #24
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a8b4:	b004      	add	sp, #16
 800a8b6:	4770      	bx	lr
 800a8b8:	803c3800 	.word	0x803c3800

0800a8bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
 800a8c4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	019b      	lsls	r3, r3, #6
 800a8ce:	f043 0220 	orr.w	r2, r3, #32
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	3301      	adds	r3, #1
 800a8da:	60fb      	str	r3, [r7, #12]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	4a08      	ldr	r2, [pc, #32]	; (800a900 <USB_FlushTxFifo+0x44>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d901      	bls.n	800a8e8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a8e4:	2303      	movs	r3, #3
 800a8e6:	e006      	b.n	800a8f6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	f003 0320 	and.w	r3, r3, #32
 800a8f0:	2b20      	cmp	r3, #32
 800a8f2:	d0f0      	beq.n	800a8d6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a8f4:	2300      	movs	r3, #0
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3714      	adds	r7, #20
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bc80      	pop	{r7}
 800a8fe:	4770      	bx	lr
 800a900:	00030d40 	.word	0x00030d40

0800a904 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a904:	b480      	push	{r7}
 800a906:	b085      	sub	sp, #20
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a90c:	2300      	movs	r3, #0
 800a90e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2210      	movs	r2, #16
 800a914:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	3301      	adds	r3, #1
 800a91a:	60fb      	str	r3, [r7, #12]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	4a08      	ldr	r2, [pc, #32]	; (800a940 <USB_FlushRxFifo+0x3c>)
 800a920:	4293      	cmp	r3, r2
 800a922:	d901      	bls.n	800a928 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a924:	2303      	movs	r3, #3
 800a926:	e006      	b.n	800a936 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	f003 0310 	and.w	r3, r3, #16
 800a930:	2b10      	cmp	r3, #16
 800a932:	d0f0      	beq.n	800a916 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a934:	2300      	movs	r3, #0
}
 800a936:	4618      	mov	r0, r3
 800a938:	3714      	adds	r7, #20
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bc80      	pop	{r7}
 800a93e:	4770      	bx	lr
 800a940:	00030d40 	.word	0x00030d40

0800a944 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	460b      	mov	r3, r1
 800a94e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a95a:	681a      	ldr	r2, [r3, #0]
 800a95c:	78fb      	ldrb	r3, [r7, #3]
 800a95e:	68f9      	ldr	r1, [r7, #12]
 800a960:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a964:	4313      	orrs	r3, r2
 800a966:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a968:	2300      	movs	r3, #0
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3714      	adds	r7, #20
 800a96e:	46bd      	mov	sp, r7
 800a970:	bc80      	pop	{r7}
 800a972:	4770      	bx	lr

0800a974 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a974:	b480      	push	{r7}
 800a976:	b087      	sub	sp, #28
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	f003 0306 	and.w	r3, r3, #6
 800a98c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d102      	bne.n	800a99a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a994:	2300      	movs	r3, #0
 800a996:	75fb      	strb	r3, [r7, #23]
 800a998:	e00a      	b.n	800a9b0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2b02      	cmp	r3, #2
 800a99e:	d002      	beq.n	800a9a6 <USB_GetDevSpeed+0x32>
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2b06      	cmp	r3, #6
 800a9a4:	d102      	bne.n	800a9ac <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a9a6:	2302      	movs	r3, #2
 800a9a8:	75fb      	strb	r3, [r7, #23]
 800a9aa:	e001      	b.n	800a9b0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a9ac:	230f      	movs	r3, #15
 800a9ae:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a9b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	371c      	adds	r7, #28
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bc80      	pop	{r7}
 800a9ba:	4770      	bx	lr

0800a9bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b085      	sub	sp, #20
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	785b      	ldrb	r3, [r3, #1]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d13a      	bne.n	800aa4e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9de:	69da      	ldr	r2, [r3, #28]
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	781b      	ldrb	r3, [r3, #0]
 800a9e4:	f003 030f 	and.w	r3, r3, #15
 800a9e8:	2101      	movs	r1, #1
 800a9ea:	fa01 f303 	lsl.w	r3, r1, r3
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	68f9      	ldr	r1, [r7, #12]
 800a9f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	015a      	lsls	r2, r3, #5
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	4413      	add	r3, r2
 800aa02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d155      	bne.n	800aabc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	015a      	lsls	r2, r3, #5
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	4413      	add	r3, r2
 800aa18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	78db      	ldrb	r3, [r3, #3]
 800aa2a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa2c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	059b      	lsls	r3, r3, #22
 800aa32:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa34:	4313      	orrs	r3, r2
 800aa36:	68ba      	ldr	r2, [r7, #8]
 800aa38:	0151      	lsls	r1, r2, #5
 800aa3a:	68fa      	ldr	r2, [r7, #12]
 800aa3c:	440a      	add	r2, r1
 800aa3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa4a:	6013      	str	r3, [r2, #0]
 800aa4c:	e036      	b.n	800aabc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa54:	69da      	ldr	r2, [r3, #28]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	f003 030f 	and.w	r3, r3, #15
 800aa5e:	2101      	movs	r1, #1
 800aa60:	fa01 f303 	lsl.w	r3, r1, r3
 800aa64:	041b      	lsls	r3, r3, #16
 800aa66:	68f9      	ldr	r1, [r7, #12]
 800aa68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	015a      	lsls	r2, r3, #5
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4413      	add	r3, r2
 800aa78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d11a      	bne.n	800aabc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	015a      	lsls	r2, r3, #5
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	4413      	add	r3, r2
 800aa8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	689b      	ldr	r3, [r3, #8]
 800aa98:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	78db      	ldrb	r3, [r3, #3]
 800aaa0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aaa2:	430b      	orrs	r3, r1
 800aaa4:	4313      	orrs	r3, r2
 800aaa6:	68ba      	ldr	r2, [r7, #8]
 800aaa8:	0151      	lsls	r1, r2, #5
 800aaaa:	68fa      	ldr	r2, [r7, #12]
 800aaac:	440a      	add	r2, r1
 800aaae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aab6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aaba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3714      	adds	r7, #20
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bc80      	pop	{r7}
 800aac6:	4770      	bx	lr

0800aac8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b085      	sub	sp, #20
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	781b      	ldrb	r3, [r3, #0]
 800aada:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	785b      	ldrb	r3, [r3, #1]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d161      	bne.n	800aba8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	015a      	lsls	r2, r3, #5
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	4413      	add	r3, r2
 800aaec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aaf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aafa:	d11f      	bne.n	800ab3c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	015a      	lsls	r2, r3, #5
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	4413      	add	r3, r2
 800ab04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68ba      	ldr	r2, [r7, #8]
 800ab0c:	0151      	lsls	r1, r2, #5
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	440a      	add	r2, r1
 800ab12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab16:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ab1a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	015a      	lsls	r2, r3, #5
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	4413      	add	r3, r2
 800ab24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	68ba      	ldr	r2, [r7, #8]
 800ab2c:	0151      	lsls	r1, r2, #5
 800ab2e:	68fa      	ldr	r2, [r7, #12]
 800ab30:	440a      	add	r2, r1
 800ab32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab36:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab3a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	f003 030f 	and.w	r3, r3, #15
 800ab4c:	2101      	movs	r1, #1
 800ab4e:	fa01 f303 	lsl.w	r3, r1, r3
 800ab52:	b29b      	uxth	r3, r3
 800ab54:	43db      	mvns	r3, r3
 800ab56:	68f9      	ldr	r1, [r7, #12]
 800ab58:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab5c:	4013      	ands	r3, r2
 800ab5e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab66:	69da      	ldr	r2, [r3, #28]
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	f003 030f 	and.w	r3, r3, #15
 800ab70:	2101      	movs	r1, #1
 800ab72:	fa01 f303 	lsl.w	r3, r1, r3
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	43db      	mvns	r3, r3
 800ab7a:	68f9      	ldr	r1, [r7, #12]
 800ab7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab80:	4013      	ands	r3, r2
 800ab82:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	015a      	lsls	r2, r3, #5
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	4413      	add	r3, r2
 800ab8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	0159      	lsls	r1, r3, #5
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	440b      	add	r3, r1
 800ab9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab9e:	4619      	mov	r1, r3
 800aba0:	4b35      	ldr	r3, [pc, #212]	; (800ac78 <USB_DeactivateEndpoint+0x1b0>)
 800aba2:	4013      	ands	r3, r2
 800aba4:	600b      	str	r3, [r1, #0]
 800aba6:	e060      	b.n	800ac6a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	015a      	lsls	r2, r3, #5
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	4413      	add	r3, r2
 800abb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800abba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800abbe:	d11f      	bne.n	800ac00 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	015a      	lsls	r2, r3, #5
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	4413      	add	r3, r2
 800abc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	68ba      	ldr	r2, [r7, #8]
 800abd0:	0151      	lsls	r1, r2, #5
 800abd2:	68fa      	ldr	r2, [r7, #12]
 800abd4:	440a      	add	r2, r1
 800abd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abda:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800abde:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	015a      	lsls	r2, r3, #5
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	4413      	add	r3, r2
 800abe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	68ba      	ldr	r2, [r7, #8]
 800abf0:	0151      	lsls	r1, r2, #5
 800abf2:	68fa      	ldr	r2, [r7, #12]
 800abf4:	440a      	add	r2, r1
 800abf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abfa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800abfe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	f003 030f 	and.w	r3, r3, #15
 800ac10:	2101      	movs	r1, #1
 800ac12:	fa01 f303 	lsl.w	r3, r1, r3
 800ac16:	041b      	lsls	r3, r3, #16
 800ac18:	43db      	mvns	r3, r3
 800ac1a:	68f9      	ldr	r1, [r7, #12]
 800ac1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac20:	4013      	ands	r3, r2
 800ac22:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac2a:	69da      	ldr	r2, [r3, #28]
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	f003 030f 	and.w	r3, r3, #15
 800ac34:	2101      	movs	r1, #1
 800ac36:	fa01 f303 	lsl.w	r3, r1, r3
 800ac3a:	041b      	lsls	r3, r3, #16
 800ac3c:	43db      	mvns	r3, r3
 800ac3e:	68f9      	ldr	r1, [r7, #12]
 800ac40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac44:	4013      	ands	r3, r2
 800ac46:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	015a      	lsls	r2, r3, #5
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	4413      	add	r3, r2
 800ac50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	0159      	lsls	r1, r3, #5
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	440b      	add	r3, r1
 800ac5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac62:	4619      	mov	r1, r3
 800ac64:	4b05      	ldr	r3, [pc, #20]	; (800ac7c <USB_DeactivateEndpoint+0x1b4>)
 800ac66:	4013      	ands	r3, r2
 800ac68:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ac6a:	2300      	movs	r3, #0
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3714      	adds	r7, #20
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bc80      	pop	{r7}
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	ec337800 	.word	0xec337800
 800ac7c:	eff37800 	.word	0xeff37800

0800ac80 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b08a      	sub	sp, #40	; 0x28
 800ac84:	af02      	add	r7, sp, #8
 800ac86:	60f8      	str	r0, [r7, #12]
 800ac88:	60b9      	str	r1, [r7, #8]
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	781b      	ldrb	r3, [r3, #0]
 800ac96:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	785b      	ldrb	r3, [r3, #1]
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	f040 815c 	bne.w	800af5a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	695b      	ldr	r3, [r3, #20]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d132      	bne.n	800ad10 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800acaa:	69bb      	ldr	r3, [r7, #24]
 800acac:	015a      	lsls	r2, r3, #5
 800acae:	69fb      	ldr	r3, [r7, #28]
 800acb0:	4413      	add	r3, r2
 800acb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	69ba      	ldr	r2, [r7, #24]
 800acba:	0151      	lsls	r1, r2, #5
 800acbc:	69fa      	ldr	r2, [r7, #28]
 800acbe:	440a      	add	r2, r1
 800acc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acc4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800acc8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800accc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800acce:	69bb      	ldr	r3, [r7, #24]
 800acd0:	015a      	lsls	r2, r3, #5
 800acd2:	69fb      	ldr	r3, [r7, #28]
 800acd4:	4413      	add	r3, r2
 800acd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acda:	691b      	ldr	r3, [r3, #16]
 800acdc:	69ba      	ldr	r2, [r7, #24]
 800acde:	0151      	lsls	r1, r2, #5
 800ace0:	69fa      	ldr	r2, [r7, #28]
 800ace2:	440a      	add	r2, r1
 800ace4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ace8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800acec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800acee:	69bb      	ldr	r3, [r7, #24]
 800acf0:	015a      	lsls	r2, r3, #5
 800acf2:	69fb      	ldr	r3, [r7, #28]
 800acf4:	4413      	add	r3, r2
 800acf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acfa:	691b      	ldr	r3, [r3, #16]
 800acfc:	69ba      	ldr	r2, [r7, #24]
 800acfe:	0151      	lsls	r1, r2, #5
 800ad00:	69fa      	ldr	r2, [r7, #28]
 800ad02:	440a      	add	r2, r1
 800ad04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad08:	0cdb      	lsrs	r3, r3, #19
 800ad0a:	04db      	lsls	r3, r3, #19
 800ad0c:	6113      	str	r3, [r2, #16]
 800ad0e:	e074      	b.n	800adfa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ad10:	69bb      	ldr	r3, [r7, #24]
 800ad12:	015a      	lsls	r2, r3, #5
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	4413      	add	r3, r2
 800ad18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad1c:	691b      	ldr	r3, [r3, #16]
 800ad1e:	69ba      	ldr	r2, [r7, #24]
 800ad20:	0151      	lsls	r1, r2, #5
 800ad22:	69fa      	ldr	r2, [r7, #28]
 800ad24:	440a      	add	r2, r1
 800ad26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad2a:	0cdb      	lsrs	r3, r3, #19
 800ad2c:	04db      	lsls	r3, r3, #19
 800ad2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	015a      	lsls	r2, r3, #5
 800ad34:	69fb      	ldr	r3, [r7, #28]
 800ad36:	4413      	add	r3, r2
 800ad38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad3c:	691b      	ldr	r3, [r3, #16]
 800ad3e:	69ba      	ldr	r2, [r7, #24]
 800ad40:	0151      	lsls	r1, r2, #5
 800ad42:	69fa      	ldr	r2, [r7, #28]
 800ad44:	440a      	add	r2, r1
 800ad46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad4a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ad4e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ad52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ad54:	69bb      	ldr	r3, [r7, #24]
 800ad56:	015a      	lsls	r2, r3, #5
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	4413      	add	r3, r2
 800ad5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad60:	691a      	ldr	r2, [r3, #16]
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	6959      	ldr	r1, [r3, #20]
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	440b      	add	r3, r1
 800ad6c:	1e59      	subs	r1, r3, #1
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	689b      	ldr	r3, [r3, #8]
 800ad72:	fbb1 f3f3 	udiv	r3, r1, r3
 800ad76:	04d9      	lsls	r1, r3, #19
 800ad78:	4b9d      	ldr	r3, [pc, #628]	; (800aff0 <USB_EPStartXfer+0x370>)
 800ad7a:	400b      	ands	r3, r1
 800ad7c:	69b9      	ldr	r1, [r7, #24]
 800ad7e:	0148      	lsls	r0, r1, #5
 800ad80:	69f9      	ldr	r1, [r7, #28]
 800ad82:	4401      	add	r1, r0
 800ad84:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ad8c:	69bb      	ldr	r3, [r7, #24]
 800ad8e:	015a      	lsls	r2, r3, #5
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	4413      	add	r3, r2
 800ad94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad98:	691a      	ldr	r2, [r3, #16]
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	695b      	ldr	r3, [r3, #20]
 800ad9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ada2:	69b9      	ldr	r1, [r7, #24]
 800ada4:	0148      	lsls	r0, r1, #5
 800ada6:	69f9      	ldr	r1, [r7, #28]
 800ada8:	4401      	add	r1, r0
 800adaa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800adae:	4313      	orrs	r3, r2
 800adb0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	78db      	ldrb	r3, [r3, #3]
 800adb6:	2b01      	cmp	r3, #1
 800adb8:	d11f      	bne.n	800adfa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800adba:	69bb      	ldr	r3, [r7, #24]
 800adbc:	015a      	lsls	r2, r3, #5
 800adbe:	69fb      	ldr	r3, [r7, #28]
 800adc0:	4413      	add	r3, r2
 800adc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adc6:	691b      	ldr	r3, [r3, #16]
 800adc8:	69ba      	ldr	r2, [r7, #24]
 800adca:	0151      	lsls	r1, r2, #5
 800adcc:	69fa      	ldr	r2, [r7, #28]
 800adce:	440a      	add	r2, r1
 800add0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800add4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800add8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800adda:	69bb      	ldr	r3, [r7, #24]
 800addc:	015a      	lsls	r2, r3, #5
 800adde:	69fb      	ldr	r3, [r7, #28]
 800ade0:	4413      	add	r3, r2
 800ade2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ade6:	691b      	ldr	r3, [r3, #16]
 800ade8:	69ba      	ldr	r2, [r7, #24]
 800adea:	0151      	lsls	r1, r2, #5
 800adec:	69fa      	ldr	r2, [r7, #28]
 800adee:	440a      	add	r2, r1
 800adf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adf4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800adf8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800adfa:	79fb      	ldrb	r3, [r7, #7]
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d14b      	bne.n	800ae98 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	691b      	ldr	r3, [r3, #16]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d009      	beq.n	800ae1c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ae08:	69bb      	ldr	r3, [r7, #24]
 800ae0a:	015a      	lsls	r2, r3, #5
 800ae0c:	69fb      	ldr	r3, [r7, #28]
 800ae0e:	4413      	add	r3, r2
 800ae10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae14:	461a      	mov	r2, r3
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	691b      	ldr	r3, [r3, #16]
 800ae1a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	78db      	ldrb	r3, [r3, #3]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d128      	bne.n	800ae76 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ae24:	69fb      	ldr	r3, [r7, #28]
 800ae26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae2a:	689b      	ldr	r3, [r3, #8]
 800ae2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d110      	bne.n	800ae56 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ae34:	69bb      	ldr	r3, [r7, #24]
 800ae36:	015a      	lsls	r2, r3, #5
 800ae38:	69fb      	ldr	r3, [r7, #28]
 800ae3a:	4413      	add	r3, r2
 800ae3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	69ba      	ldr	r2, [r7, #24]
 800ae44:	0151      	lsls	r1, r2, #5
 800ae46:	69fa      	ldr	r2, [r7, #28]
 800ae48:	440a      	add	r2, r1
 800ae4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae4e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ae52:	6013      	str	r3, [r2, #0]
 800ae54:	e00f      	b.n	800ae76 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	015a      	lsls	r2, r3, #5
 800ae5a:	69fb      	ldr	r3, [r7, #28]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	69ba      	ldr	r2, [r7, #24]
 800ae66:	0151      	lsls	r1, r2, #5
 800ae68:	69fa      	ldr	r2, [r7, #28]
 800ae6a:	440a      	add	r2, r1
 800ae6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae74:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ae76:	69bb      	ldr	r3, [r7, #24]
 800ae78:	015a      	lsls	r2, r3, #5
 800ae7a:	69fb      	ldr	r3, [r7, #28]
 800ae7c:	4413      	add	r3, r2
 800ae7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	69ba      	ldr	r2, [r7, #24]
 800ae86:	0151      	lsls	r1, r2, #5
 800ae88:	69fa      	ldr	r2, [r7, #28]
 800ae8a:	440a      	add	r2, r1
 800ae8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae90:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ae94:	6013      	str	r3, [r2, #0]
 800ae96:	e12f      	b.n	800b0f8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	015a      	lsls	r2, r3, #5
 800ae9c:	69fb      	ldr	r3, [r7, #28]
 800ae9e:	4413      	add	r3, r2
 800aea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	69ba      	ldr	r2, [r7, #24]
 800aea8:	0151      	lsls	r1, r2, #5
 800aeaa:	69fa      	ldr	r2, [r7, #28]
 800aeac:	440a      	add	r2, r1
 800aeae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeb2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aeb6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	78db      	ldrb	r3, [r3, #3]
 800aebc:	2b01      	cmp	r3, #1
 800aebe:	d015      	beq.n	800aeec <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	695b      	ldr	r3, [r3, #20]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	f000 8117 	beq.w	800b0f8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aeca:	69fb      	ldr	r3, [r7, #28]
 800aecc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aed0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	781b      	ldrb	r3, [r3, #0]
 800aed6:	f003 030f 	and.w	r3, r3, #15
 800aeda:	2101      	movs	r1, #1
 800aedc:	fa01 f303 	lsl.w	r3, r1, r3
 800aee0:	69f9      	ldr	r1, [r7, #28]
 800aee2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aee6:	4313      	orrs	r3, r2
 800aee8:	634b      	str	r3, [r1, #52]	; 0x34
 800aeea:	e105      	b.n	800b0f8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aeec:	69fb      	ldr	r3, [r7, #28]
 800aeee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d110      	bne.n	800af1e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aefc:	69bb      	ldr	r3, [r7, #24]
 800aefe:	015a      	lsls	r2, r3, #5
 800af00:	69fb      	ldr	r3, [r7, #28]
 800af02:	4413      	add	r3, r2
 800af04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	69ba      	ldr	r2, [r7, #24]
 800af0c:	0151      	lsls	r1, r2, #5
 800af0e:	69fa      	ldr	r2, [r7, #28]
 800af10:	440a      	add	r2, r1
 800af12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af16:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af1a:	6013      	str	r3, [r2, #0]
 800af1c:	e00f      	b.n	800af3e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800af1e:	69bb      	ldr	r3, [r7, #24]
 800af20:	015a      	lsls	r2, r3, #5
 800af22:	69fb      	ldr	r3, [r7, #28]
 800af24:	4413      	add	r3, r2
 800af26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	69ba      	ldr	r2, [r7, #24]
 800af2e:	0151      	lsls	r1, r2, #5
 800af30:	69fa      	ldr	r2, [r7, #28]
 800af32:	440a      	add	r2, r1
 800af34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af3c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	68d9      	ldr	r1, [r3, #12]
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	781a      	ldrb	r2, [r3, #0]
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	695b      	ldr	r3, [r3, #20]
 800af4a:	b298      	uxth	r0, r3
 800af4c:	79fb      	ldrb	r3, [r7, #7]
 800af4e:	9300      	str	r3, [sp, #0]
 800af50:	4603      	mov	r3, r0
 800af52:	68f8      	ldr	r0, [r7, #12]
 800af54:	f000 fa2a 	bl	800b3ac <USB_WritePacket>
 800af58:	e0ce      	b.n	800b0f8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800af5a:	69bb      	ldr	r3, [r7, #24]
 800af5c:	015a      	lsls	r2, r3, #5
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	4413      	add	r3, r2
 800af62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af66:	691b      	ldr	r3, [r3, #16]
 800af68:	69ba      	ldr	r2, [r7, #24]
 800af6a:	0151      	lsls	r1, r2, #5
 800af6c:	69fa      	ldr	r2, [r7, #28]
 800af6e:	440a      	add	r2, r1
 800af70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af74:	0cdb      	lsrs	r3, r3, #19
 800af76:	04db      	lsls	r3, r3, #19
 800af78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	015a      	lsls	r2, r3, #5
 800af7e:	69fb      	ldr	r3, [r7, #28]
 800af80:	4413      	add	r3, r2
 800af82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af86:	691b      	ldr	r3, [r3, #16]
 800af88:	69ba      	ldr	r2, [r7, #24]
 800af8a:	0151      	lsls	r1, r2, #5
 800af8c:	69fa      	ldr	r2, [r7, #28]
 800af8e:	440a      	add	r2, r1
 800af90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af94:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800af98:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800af9c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	695b      	ldr	r3, [r3, #20]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d126      	bne.n	800aff4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800afa6:	69bb      	ldr	r3, [r7, #24]
 800afa8:	015a      	lsls	r2, r3, #5
 800afaa:	69fb      	ldr	r3, [r7, #28]
 800afac:	4413      	add	r3, r2
 800afae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afb2:	691a      	ldr	r2, [r3, #16]
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	689b      	ldr	r3, [r3, #8]
 800afb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800afbc:	69b9      	ldr	r1, [r7, #24]
 800afbe:	0148      	lsls	r0, r1, #5
 800afc0:	69f9      	ldr	r1, [r7, #28]
 800afc2:	4401      	add	r1, r0
 800afc4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afc8:	4313      	orrs	r3, r2
 800afca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800afcc:	69bb      	ldr	r3, [r7, #24]
 800afce:	015a      	lsls	r2, r3, #5
 800afd0:	69fb      	ldr	r3, [r7, #28]
 800afd2:	4413      	add	r3, r2
 800afd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afd8:	691b      	ldr	r3, [r3, #16]
 800afda:	69ba      	ldr	r2, [r7, #24]
 800afdc:	0151      	lsls	r1, r2, #5
 800afde:	69fa      	ldr	r2, [r7, #28]
 800afe0:	440a      	add	r2, r1
 800afe2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afe6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800afea:	6113      	str	r3, [r2, #16]
 800afec:	e036      	b.n	800b05c <USB_EPStartXfer+0x3dc>
 800afee:	bf00      	nop
 800aff0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	695a      	ldr	r2, [r3, #20]
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	4413      	add	r3, r2
 800affe:	1e5a      	subs	r2, r3, #1
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	689b      	ldr	r3, [r3, #8]
 800b004:	fbb2 f3f3 	udiv	r3, r2, r3
 800b008:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b00a:	69bb      	ldr	r3, [r7, #24]
 800b00c:	015a      	lsls	r2, r3, #5
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	4413      	add	r3, r2
 800b012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b016:	691a      	ldr	r2, [r3, #16]
 800b018:	8afb      	ldrh	r3, [r7, #22]
 800b01a:	04d9      	lsls	r1, r3, #19
 800b01c:	4b39      	ldr	r3, [pc, #228]	; (800b104 <USB_EPStartXfer+0x484>)
 800b01e:	400b      	ands	r3, r1
 800b020:	69b9      	ldr	r1, [r7, #24]
 800b022:	0148      	lsls	r0, r1, #5
 800b024:	69f9      	ldr	r1, [r7, #28]
 800b026:	4401      	add	r1, r0
 800b028:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b02c:	4313      	orrs	r3, r2
 800b02e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b030:	69bb      	ldr	r3, [r7, #24]
 800b032:	015a      	lsls	r2, r3, #5
 800b034:	69fb      	ldr	r3, [r7, #28]
 800b036:	4413      	add	r3, r2
 800b038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b03c:	691a      	ldr	r2, [r3, #16]
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	8af9      	ldrh	r1, [r7, #22]
 800b044:	fb01 f303 	mul.w	r3, r1, r3
 800b048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b04c:	69b9      	ldr	r1, [r7, #24]
 800b04e:	0148      	lsls	r0, r1, #5
 800b050:	69f9      	ldr	r1, [r7, #28]
 800b052:	4401      	add	r1, r0
 800b054:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b058:	4313      	orrs	r3, r2
 800b05a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b05c:	79fb      	ldrb	r3, [r7, #7]
 800b05e:	2b01      	cmp	r3, #1
 800b060:	d10d      	bne.n	800b07e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d009      	beq.n	800b07e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	68d9      	ldr	r1, [r3, #12]
 800b06e:	69bb      	ldr	r3, [r7, #24]
 800b070:	015a      	lsls	r2, r3, #5
 800b072:	69fb      	ldr	r3, [r7, #28]
 800b074:	4413      	add	r3, r2
 800b076:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b07a:	460a      	mov	r2, r1
 800b07c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	78db      	ldrb	r3, [r3, #3]
 800b082:	2b01      	cmp	r3, #1
 800b084:	d128      	bne.n	800b0d8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b08c:	689b      	ldr	r3, [r3, #8]
 800b08e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b092:	2b00      	cmp	r3, #0
 800b094:	d110      	bne.n	800b0b8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b096:	69bb      	ldr	r3, [r7, #24]
 800b098:	015a      	lsls	r2, r3, #5
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	4413      	add	r3, r2
 800b09e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	69ba      	ldr	r2, [r7, #24]
 800b0a6:	0151      	lsls	r1, r2, #5
 800b0a8:	69fa      	ldr	r2, [r7, #28]
 800b0aa:	440a      	add	r2, r1
 800b0ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b0b4:	6013      	str	r3, [r2, #0]
 800b0b6:	e00f      	b.n	800b0d8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b0b8:	69bb      	ldr	r3, [r7, #24]
 800b0ba:	015a      	lsls	r2, r3, #5
 800b0bc:	69fb      	ldr	r3, [r7, #28]
 800b0be:	4413      	add	r3, r2
 800b0c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	69ba      	ldr	r2, [r7, #24]
 800b0c8:	0151      	lsls	r1, r2, #5
 800b0ca:	69fa      	ldr	r2, [r7, #28]
 800b0cc:	440a      	add	r2, r1
 800b0ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0d6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b0d8:	69bb      	ldr	r3, [r7, #24]
 800b0da:	015a      	lsls	r2, r3, #5
 800b0dc:	69fb      	ldr	r3, [r7, #28]
 800b0de:	4413      	add	r3, r2
 800b0e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	69ba      	ldr	r2, [r7, #24]
 800b0e8:	0151      	lsls	r1, r2, #5
 800b0ea:	69fa      	ldr	r2, [r7, #28]
 800b0ec:	440a      	add	r2, r1
 800b0ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b0f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3720      	adds	r7, #32
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
 800b102:	bf00      	nop
 800b104:	1ff80000 	.word	0x1ff80000

0800b108 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b108:	b480      	push	{r7}
 800b10a:	b087      	sub	sp, #28
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	60b9      	str	r1, [r7, #8]
 800b112:	4613      	mov	r3, r2
 800b114:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	781b      	ldrb	r3, [r3, #0]
 800b11e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	785b      	ldrb	r3, [r3, #1]
 800b124:	2b01      	cmp	r3, #1
 800b126:	f040 80cd 	bne.w	800b2c4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	695b      	ldr	r3, [r3, #20]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d132      	bne.n	800b198 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	015a      	lsls	r2, r3, #5
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	4413      	add	r3, r2
 800b13a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b13e:	691b      	ldr	r3, [r3, #16]
 800b140:	693a      	ldr	r2, [r7, #16]
 800b142:	0151      	lsls	r1, r2, #5
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	440a      	add	r2, r1
 800b148:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b14c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b150:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b154:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	015a      	lsls	r2, r3, #5
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	4413      	add	r3, r2
 800b15e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b162:	691b      	ldr	r3, [r3, #16]
 800b164:	693a      	ldr	r2, [r7, #16]
 800b166:	0151      	lsls	r1, r2, #5
 800b168:	697a      	ldr	r2, [r7, #20]
 800b16a:	440a      	add	r2, r1
 800b16c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b170:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b174:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	015a      	lsls	r2, r3, #5
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	4413      	add	r3, r2
 800b17e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b182:	691b      	ldr	r3, [r3, #16]
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	0151      	lsls	r1, r2, #5
 800b188:	697a      	ldr	r2, [r7, #20]
 800b18a:	440a      	add	r2, r1
 800b18c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b190:	0cdb      	lsrs	r3, r3, #19
 800b192:	04db      	lsls	r3, r3, #19
 800b194:	6113      	str	r3, [r2, #16]
 800b196:	e04e      	b.n	800b236 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	015a      	lsls	r2, r3, #5
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	4413      	add	r3, r2
 800b1a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1a4:	691b      	ldr	r3, [r3, #16]
 800b1a6:	693a      	ldr	r2, [r7, #16]
 800b1a8:	0151      	lsls	r1, r2, #5
 800b1aa:	697a      	ldr	r2, [r7, #20]
 800b1ac:	440a      	add	r2, r1
 800b1ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1b2:	0cdb      	lsrs	r3, r3, #19
 800b1b4:	04db      	lsls	r3, r3, #19
 800b1b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	015a      	lsls	r2, r3, #5
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	4413      	add	r3, r2
 800b1c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1c4:	691b      	ldr	r3, [r3, #16]
 800b1c6:	693a      	ldr	r2, [r7, #16]
 800b1c8:	0151      	lsls	r1, r2, #5
 800b1ca:	697a      	ldr	r2, [r7, #20]
 800b1cc:	440a      	add	r2, r1
 800b1ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1d2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b1d6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b1da:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	695a      	ldr	r2, [r3, #20]
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d903      	bls.n	800b1f0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	689a      	ldr	r2, [r3, #8]
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	015a      	lsls	r2, r3, #5
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	4413      	add	r3, r2
 800b1f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1fc:	691b      	ldr	r3, [r3, #16]
 800b1fe:	693a      	ldr	r2, [r7, #16]
 800b200:	0151      	lsls	r1, r2, #5
 800b202:	697a      	ldr	r2, [r7, #20]
 800b204:	440a      	add	r2, r1
 800b206:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b20a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b20e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	015a      	lsls	r2, r3, #5
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	4413      	add	r3, r2
 800b218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b21c:	691a      	ldr	r2, [r3, #16]
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	695b      	ldr	r3, [r3, #20]
 800b222:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b226:	6939      	ldr	r1, [r7, #16]
 800b228:	0148      	lsls	r0, r1, #5
 800b22a:	6979      	ldr	r1, [r7, #20]
 800b22c:	4401      	add	r1, r0
 800b22e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b232:	4313      	orrs	r3, r2
 800b234:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b236:	79fb      	ldrb	r3, [r7, #7]
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d11e      	bne.n	800b27a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	691b      	ldr	r3, [r3, #16]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d009      	beq.n	800b258 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	015a      	lsls	r2, r3, #5
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	4413      	add	r3, r2
 800b24c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b250:	461a      	mov	r2, r3
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	691b      	ldr	r3, [r3, #16]
 800b256:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	015a      	lsls	r2, r3, #5
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	4413      	add	r3, r2
 800b260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	693a      	ldr	r2, [r7, #16]
 800b268:	0151      	lsls	r1, r2, #5
 800b26a:	697a      	ldr	r2, [r7, #20]
 800b26c:	440a      	add	r2, r1
 800b26e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b272:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b276:	6013      	str	r3, [r2, #0]
 800b278:	e092      	b.n	800b3a0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	015a      	lsls	r2, r3, #5
 800b27e:	697b      	ldr	r3, [r7, #20]
 800b280:	4413      	add	r3, r2
 800b282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	693a      	ldr	r2, [r7, #16]
 800b28a:	0151      	lsls	r1, r2, #5
 800b28c:	697a      	ldr	r2, [r7, #20]
 800b28e:	440a      	add	r2, r1
 800b290:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b294:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b298:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	695b      	ldr	r3, [r3, #20]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d07e      	beq.n	800b3a0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	781b      	ldrb	r3, [r3, #0]
 800b2ae:	f003 030f 	and.w	r3, r3, #15
 800b2b2:	2101      	movs	r1, #1
 800b2b4:	fa01 f303 	lsl.w	r3, r1, r3
 800b2b8:	6979      	ldr	r1, [r7, #20]
 800b2ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	634b      	str	r3, [r1, #52]	; 0x34
 800b2c2:	e06d      	b.n	800b3a0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	015a      	lsls	r2, r3, #5
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	4413      	add	r3, r2
 800b2cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2d0:	691b      	ldr	r3, [r3, #16]
 800b2d2:	693a      	ldr	r2, [r7, #16]
 800b2d4:	0151      	lsls	r1, r2, #5
 800b2d6:	697a      	ldr	r2, [r7, #20]
 800b2d8:	440a      	add	r2, r1
 800b2da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b2de:	0cdb      	lsrs	r3, r3, #19
 800b2e0:	04db      	lsls	r3, r3, #19
 800b2e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	015a      	lsls	r2, r3, #5
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2f0:	691b      	ldr	r3, [r3, #16]
 800b2f2:	693a      	ldr	r2, [r7, #16]
 800b2f4:	0151      	lsls	r1, r2, #5
 800b2f6:	697a      	ldr	r2, [r7, #20]
 800b2f8:	440a      	add	r2, r1
 800b2fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b2fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b302:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b306:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	695b      	ldr	r3, [r3, #20]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d003      	beq.n	800b318 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	689a      	ldr	r2, [r3, #8]
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	015a      	lsls	r2, r3, #5
 800b31c:	697b      	ldr	r3, [r7, #20]
 800b31e:	4413      	add	r3, r2
 800b320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b324:	691b      	ldr	r3, [r3, #16]
 800b326:	693a      	ldr	r2, [r7, #16]
 800b328:	0151      	lsls	r1, r2, #5
 800b32a:	697a      	ldr	r2, [r7, #20]
 800b32c:	440a      	add	r2, r1
 800b32e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b332:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b336:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	015a      	lsls	r2, r3, #5
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	4413      	add	r3, r2
 800b340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b344:	691a      	ldr	r2, [r3, #16]
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b34e:	6939      	ldr	r1, [r7, #16]
 800b350:	0148      	lsls	r0, r1, #5
 800b352:	6979      	ldr	r1, [r7, #20]
 800b354:	4401      	add	r1, r0
 800b356:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b35a:	4313      	orrs	r3, r2
 800b35c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b35e:	79fb      	ldrb	r3, [r7, #7]
 800b360:	2b01      	cmp	r3, #1
 800b362:	d10d      	bne.n	800b380 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d009      	beq.n	800b380 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	68d9      	ldr	r1, [r3, #12]
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	015a      	lsls	r2, r3, #5
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	4413      	add	r3, r2
 800b378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b37c:	460a      	mov	r2, r1
 800b37e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b380:	693b      	ldr	r3, [r7, #16]
 800b382:	015a      	lsls	r2, r3, #5
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	4413      	add	r3, r2
 800b388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	693a      	ldr	r2, [r7, #16]
 800b390:	0151      	lsls	r1, r2, #5
 800b392:	697a      	ldr	r2, [r7, #20]
 800b394:	440a      	add	r2, r1
 800b396:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b39a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b39e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b3a0:	2300      	movs	r3, #0
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	371c      	adds	r7, #28
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bc80      	pop	{r7}
 800b3aa:	4770      	bx	lr

0800b3ac <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b089      	sub	sp, #36	; 0x24
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	4611      	mov	r1, r2
 800b3b8:	461a      	mov	r2, r3
 800b3ba:	460b      	mov	r3, r1
 800b3bc:	71fb      	strb	r3, [r7, #7]
 800b3be:	4613      	mov	r3, r2
 800b3c0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b3ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d11a      	bne.n	800b408 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b3d2:	88bb      	ldrh	r3, [r7, #4]
 800b3d4:	3303      	adds	r3, #3
 800b3d6:	089b      	lsrs	r3, r3, #2
 800b3d8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b3da:	2300      	movs	r3, #0
 800b3dc:	61bb      	str	r3, [r7, #24]
 800b3de:	e00f      	b.n	800b400 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b3e0:	79fb      	ldrb	r3, [r7, #7]
 800b3e2:	031a      	lsls	r2, r3, #12
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	4413      	add	r3, r2
 800b3e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	69fb      	ldr	r3, [r7, #28]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b3f4:	69fb      	ldr	r3, [r7, #28]
 800b3f6:	3304      	adds	r3, #4
 800b3f8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b3fa:	69bb      	ldr	r3, [r7, #24]
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	61bb      	str	r3, [r7, #24]
 800b400:	69ba      	ldr	r2, [r7, #24]
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	429a      	cmp	r2, r3
 800b406:	d3eb      	bcc.n	800b3e0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3724      	adds	r7, #36	; 0x24
 800b40e:	46bd      	mov	sp, r7
 800b410:	bc80      	pop	{r7}
 800b412:	4770      	bx	lr

0800b414 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b414:	b480      	push	{r7}
 800b416:	b089      	sub	sp, #36	; 0x24
 800b418:	af00      	add	r7, sp, #0
 800b41a:	60f8      	str	r0, [r7, #12]
 800b41c:	60b9      	str	r1, [r7, #8]
 800b41e:	4613      	mov	r3, r2
 800b420:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b42a:	88fb      	ldrh	r3, [r7, #6]
 800b42c:	3303      	adds	r3, #3
 800b42e:	089b      	lsrs	r3, r3, #2
 800b430:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b432:	2300      	movs	r3, #0
 800b434:	61bb      	str	r3, [r7, #24]
 800b436:	e00b      	b.n	800b450 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b43e:	681a      	ldr	r2, [r3, #0]
 800b440:	69fb      	ldr	r3, [r7, #28]
 800b442:	601a      	str	r2, [r3, #0]
    pDest++;
 800b444:	69fb      	ldr	r3, [r7, #28]
 800b446:	3304      	adds	r3, #4
 800b448:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b44a:	69bb      	ldr	r3, [r7, #24]
 800b44c:	3301      	adds	r3, #1
 800b44e:	61bb      	str	r3, [r7, #24]
 800b450:	69ba      	ldr	r2, [r7, #24]
 800b452:	693b      	ldr	r3, [r7, #16]
 800b454:	429a      	cmp	r2, r3
 800b456:	d3ef      	bcc.n	800b438 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b458:	69fb      	ldr	r3, [r7, #28]
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3724      	adds	r7, #36	; 0x24
 800b45e:	46bd      	mov	sp, r7
 800b460:	bc80      	pop	{r7}
 800b462:	4770      	bx	lr

0800b464 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b464:	b480      	push	{r7}
 800b466:	b085      	sub	sp, #20
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	785b      	ldrb	r3, [r3, #1]
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d12c      	bne.n	800b4da <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	015a      	lsls	r2, r3, #5
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	4413      	add	r3, r2
 800b488:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	db12      	blt.n	800b4b8 <USB_EPSetStall+0x54>
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d00f      	beq.n	800b4b8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	015a      	lsls	r2, r3, #5
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	4413      	add	r3, r2
 800b4a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	68ba      	ldr	r2, [r7, #8]
 800b4a8:	0151      	lsls	r1, r2, #5
 800b4aa:	68fa      	ldr	r2, [r7, #12]
 800b4ac:	440a      	add	r2, r1
 800b4ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b4b6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	015a      	lsls	r2, r3, #5
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	4413      	add	r3, r2
 800b4c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	68ba      	ldr	r2, [r7, #8]
 800b4c8:	0151      	lsls	r1, r2, #5
 800b4ca:	68fa      	ldr	r2, [r7, #12]
 800b4cc:	440a      	add	r2, r1
 800b4ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b4d6:	6013      	str	r3, [r2, #0]
 800b4d8:	e02b      	b.n	800b532 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	015a      	lsls	r2, r3, #5
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	4413      	add	r3, r2
 800b4e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	db12      	blt.n	800b512 <USB_EPSetStall+0xae>
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d00f      	beq.n	800b512 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	015a      	lsls	r2, r3, #5
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	4413      	add	r3, r2
 800b4fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	0151      	lsls	r1, r2, #5
 800b504:	68fa      	ldr	r2, [r7, #12]
 800b506:	440a      	add	r2, r1
 800b508:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b50c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b510:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	015a      	lsls	r2, r3, #5
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	4413      	add	r3, r2
 800b51a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	68ba      	ldr	r2, [r7, #8]
 800b522:	0151      	lsls	r1, r2, #5
 800b524:	68fa      	ldr	r2, [r7, #12]
 800b526:	440a      	add	r2, r1
 800b528:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b52c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b530:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b532:	2300      	movs	r3, #0
}
 800b534:	4618      	mov	r0, r3
 800b536:	3714      	adds	r7, #20
 800b538:	46bd      	mov	sp, r7
 800b53a:	bc80      	pop	{r7}
 800b53c:	4770      	bx	lr

0800b53e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b53e:	b480      	push	{r7}
 800b540:	b085      	sub	sp, #20
 800b542:	af00      	add	r7, sp, #0
 800b544:	6078      	str	r0, [r7, #4]
 800b546:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	785b      	ldrb	r3, [r3, #1]
 800b556:	2b01      	cmp	r3, #1
 800b558:	d128      	bne.n	800b5ac <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	015a      	lsls	r2, r3, #5
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	4413      	add	r3, r2
 800b562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	68ba      	ldr	r2, [r7, #8]
 800b56a:	0151      	lsls	r1, r2, #5
 800b56c:	68fa      	ldr	r2, [r7, #12]
 800b56e:	440a      	add	r2, r1
 800b570:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b574:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b578:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	78db      	ldrb	r3, [r3, #3]
 800b57e:	2b03      	cmp	r3, #3
 800b580:	d003      	beq.n	800b58a <USB_EPClearStall+0x4c>
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	78db      	ldrb	r3, [r3, #3]
 800b586:	2b02      	cmp	r3, #2
 800b588:	d138      	bne.n	800b5fc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	015a      	lsls	r2, r3, #5
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	4413      	add	r3, r2
 800b592:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	68ba      	ldr	r2, [r7, #8]
 800b59a:	0151      	lsls	r1, r2, #5
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	440a      	add	r2, r1
 800b5a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5a8:	6013      	str	r3, [r2, #0]
 800b5aa:	e027      	b.n	800b5fc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b5ac:	68bb      	ldr	r3, [r7, #8]
 800b5ae:	015a      	lsls	r2, r3, #5
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	4413      	add	r3, r2
 800b5b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	68ba      	ldr	r2, [r7, #8]
 800b5bc:	0151      	lsls	r1, r2, #5
 800b5be:	68fa      	ldr	r2, [r7, #12]
 800b5c0:	440a      	add	r2, r1
 800b5c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b5ca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	78db      	ldrb	r3, [r3, #3]
 800b5d0:	2b03      	cmp	r3, #3
 800b5d2:	d003      	beq.n	800b5dc <USB_EPClearStall+0x9e>
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	78db      	ldrb	r3, [r3, #3]
 800b5d8:	2b02      	cmp	r3, #2
 800b5da:	d10f      	bne.n	800b5fc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	015a      	lsls	r2, r3, #5
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	68ba      	ldr	r2, [r7, #8]
 800b5ec:	0151      	lsls	r1, r2, #5
 800b5ee:	68fa      	ldr	r2, [r7, #12]
 800b5f0:	440a      	add	r2, r1
 800b5f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5fa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b5fc:	2300      	movs	r3, #0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3714      	adds	r7, #20
 800b602:	46bd      	mov	sp, r7
 800b604:	bc80      	pop	{r7}
 800b606:	4770      	bx	lr

0800b608 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b608:	b480      	push	{r7}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	460b      	mov	r3, r1
 800b612:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	68fa      	ldr	r2, [r7, #12]
 800b622:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b626:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b62a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b632:	681a      	ldr	r2, [r3, #0]
 800b634:	78fb      	ldrb	r3, [r7, #3]
 800b636:	011b      	lsls	r3, r3, #4
 800b638:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b63c:	68f9      	ldr	r1, [r7, #12]
 800b63e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b642:	4313      	orrs	r3, r2
 800b644:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3714      	adds	r7, #20
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bc80      	pop	{r7}
 800b650:	4770      	bx	lr

0800b652 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b652:	b480      	push	{r7}
 800b654:	b085      	sub	sp, #20
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	68fa      	ldr	r2, [r7, #12]
 800b668:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b66c:	f023 0303 	bic.w	r3, r3, #3
 800b670:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b678:	685b      	ldr	r3, [r3, #4]
 800b67a:	68fa      	ldr	r2, [r7, #12]
 800b67c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b680:	f023 0302 	bic.w	r3, r3, #2
 800b684:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b686:	2300      	movs	r3, #0
}
 800b688:	4618      	mov	r0, r3
 800b68a:	3714      	adds	r7, #20
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bc80      	pop	{r7}
 800b690:	4770      	bx	lr

0800b692 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b692:	b480      	push	{r7}
 800b694:	b085      	sub	sp, #20
 800b696:	af00      	add	r7, sp, #0
 800b698:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	68fa      	ldr	r2, [r7, #12]
 800b6a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b6ac:	f023 0303 	bic.w	r3, r3, #3
 800b6b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6b8:	685b      	ldr	r3, [r3, #4]
 800b6ba:	68fa      	ldr	r2, [r7, #12]
 800b6bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b6c0:	f043 0302 	orr.w	r3, r3, #2
 800b6c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b6c6:	2300      	movs	r3, #0
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3714      	adds	r7, #20
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bc80      	pop	{r7}
 800b6d0:	4770      	bx	lr

0800b6d2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b6d2:	b480      	push	{r7}
 800b6d4:	b085      	sub	sp, #20
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	695b      	ldr	r3, [r3, #20]
 800b6de:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	699b      	ldr	r3, [r3, #24]
 800b6e4:	68fa      	ldr	r2, [r7, #12]
 800b6e6:	4013      	ands	r3, r2
 800b6e8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3714      	adds	r7, #20
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bc80      	pop	{r7}
 800b6f4:	4770      	bx	lr

0800b6f6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b6f6:	b480      	push	{r7}
 800b6f8:	b085      	sub	sp, #20
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b708:	699b      	ldr	r3, [r3, #24]
 800b70a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b712:	69db      	ldr	r3, [r3, #28]
 800b714:	68ba      	ldr	r2, [r7, #8]
 800b716:	4013      	ands	r3, r2
 800b718:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	0c1b      	lsrs	r3, r3, #16
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3714      	adds	r7, #20
 800b722:	46bd      	mov	sp, r7
 800b724:	bc80      	pop	{r7}
 800b726:	4770      	bx	lr

0800b728 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b728:	b480      	push	{r7}
 800b72a:	b085      	sub	sp, #20
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b73a:	699b      	ldr	r3, [r3, #24]
 800b73c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b744:	69db      	ldr	r3, [r3, #28]
 800b746:	68ba      	ldr	r2, [r7, #8]
 800b748:	4013      	ands	r3, r2
 800b74a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	b29b      	uxth	r3, r3
}
 800b750:	4618      	mov	r0, r3
 800b752:	3714      	adds	r7, #20
 800b754:	46bd      	mov	sp, r7
 800b756:	bc80      	pop	{r7}
 800b758:	4770      	bx	lr

0800b75a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b75a:	b480      	push	{r7}
 800b75c:	b085      	sub	sp, #20
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
 800b762:	460b      	mov	r3, r1
 800b764:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b76a:	78fb      	ldrb	r3, [r7, #3]
 800b76c:	015a      	lsls	r2, r3, #5
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	4413      	add	r3, r2
 800b772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b776:	689b      	ldr	r3, [r3, #8]
 800b778:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b780:	695b      	ldr	r3, [r3, #20]
 800b782:	68ba      	ldr	r2, [r7, #8]
 800b784:	4013      	ands	r3, r2
 800b786:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b788:	68bb      	ldr	r3, [r7, #8]
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3714      	adds	r7, #20
 800b78e:	46bd      	mov	sp, r7
 800b790:	bc80      	pop	{r7}
 800b792:	4770      	bx	lr

0800b794 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b794:	b480      	push	{r7}
 800b796:	b087      	sub	sp, #28
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
 800b79c:	460b      	mov	r3, r1
 800b79e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7aa:	691b      	ldr	r3, [r3, #16]
 800b7ac:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7b6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b7b8:	78fb      	ldrb	r3, [r7, #3]
 800b7ba:	f003 030f 	and.w	r3, r3, #15
 800b7be:	68fa      	ldr	r2, [r7, #12]
 800b7c0:	fa22 f303 	lsr.w	r3, r2, r3
 800b7c4:	01db      	lsls	r3, r3, #7
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	693a      	ldr	r2, [r7, #16]
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b7ce:	78fb      	ldrb	r3, [r7, #3]
 800b7d0:	015a      	lsls	r2, r3, #5
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	4413      	add	r3, r2
 800b7d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7da:	689b      	ldr	r3, [r3, #8]
 800b7dc:	693a      	ldr	r2, [r7, #16]
 800b7de:	4013      	ands	r3, r2
 800b7e0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b7e2:	68bb      	ldr	r3, [r7, #8]
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	371c      	adds	r7, #28
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bc80      	pop	{r7}
 800b7ec:	4770      	bx	lr

0800b7ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b7ee:	b480      	push	{r7}
 800b7f0:	b083      	sub	sp, #12
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	695b      	ldr	r3, [r3, #20]
 800b7fa:	f003 0301 	and.w	r3, r3, #1
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	370c      	adds	r7, #12
 800b802:	46bd      	mov	sp, r7
 800b804:	bc80      	pop	{r7}
 800b806:	4770      	bx	lr

0800b808 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b808:	b480      	push	{r7}
 800b80a:	b085      	sub	sp, #20
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	68fa      	ldr	r2, [r7, #12]
 800b81e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b822:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b826:	f023 0307 	bic.w	r3, r3, #7
 800b82a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	68fa      	ldr	r2, [r7, #12]
 800b836:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b83a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b83e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b840:	2300      	movs	r3, #0
}
 800b842:	4618      	mov	r0, r3
 800b844:	3714      	adds	r7, #20
 800b846:	46bd      	mov	sp, r7
 800b848:	bc80      	pop	{r7}
 800b84a:	4770      	bx	lr

0800b84c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b087      	sub	sp, #28
 800b850:	af00      	add	r7, sp, #0
 800b852:	60f8      	str	r0, [r7, #12]
 800b854:	460b      	mov	r3, r1
 800b856:	607a      	str	r2, [r7, #4]
 800b858:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	333c      	adds	r3, #60	; 0x3c
 800b862:	3304      	adds	r3, #4
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	4a25      	ldr	r2, [pc, #148]	; (800b900 <USB_EP0_OutStart+0xb4>)
 800b86c:	4293      	cmp	r3, r2
 800b86e:	d90a      	bls.n	800b886 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b870:	697b      	ldr	r3, [r7, #20]
 800b872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b87c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b880:	d101      	bne.n	800b886 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b882:	2300      	movs	r3, #0
 800b884:	e037      	b.n	800b8f6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b88c:	461a      	mov	r2, r3
 800b88e:	2300      	movs	r3, #0
 800b890:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b898:	691b      	ldr	r3, [r3, #16]
 800b89a:	697a      	ldr	r2, [r7, #20]
 800b89c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b8a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b8a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8ac:	691b      	ldr	r3, [r3, #16]
 800b8ae:	697a      	ldr	r2, [r7, #20]
 800b8b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b8b4:	f043 0318 	orr.w	r3, r3, #24
 800b8b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8c0:	691b      	ldr	r3, [r3, #16]
 800b8c2:	697a      	ldr	r2, [r7, #20]
 800b8c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b8c8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b8cc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b8ce:	7afb      	ldrb	r3, [r7, #11]
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	d10f      	bne.n	800b8f4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b8d4:	697b      	ldr	r3, [r7, #20]
 800b8d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8da:	461a      	mov	r2, r3
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b8e0:	697b      	ldr	r3, [r7, #20]
 800b8e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	697a      	ldr	r2, [r7, #20]
 800b8ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b8ee:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b8f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b8f4:	2300      	movs	r3, #0
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	371c      	adds	r7, #28
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bc80      	pop	{r7}
 800b8fe:	4770      	bx	lr
 800b900:	4f54300a 	.word	0x4f54300a

0800b904 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b904:	b480      	push	{r7}
 800b906:	b085      	sub	sp, #20
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b90c:	2300      	movs	r3, #0
 800b90e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	3301      	adds	r3, #1
 800b914:	60fb      	str	r3, [r7, #12]
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	4a12      	ldr	r2, [pc, #72]	; (800b964 <USB_CoreReset+0x60>)
 800b91a:	4293      	cmp	r3, r2
 800b91c:	d901      	bls.n	800b922 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b91e:	2303      	movs	r3, #3
 800b920:	e01b      	b.n	800b95a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	691b      	ldr	r3, [r3, #16]
 800b926:	2b00      	cmp	r3, #0
 800b928:	daf2      	bge.n	800b910 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b92a:	2300      	movs	r3, #0
 800b92c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	691b      	ldr	r3, [r3, #16]
 800b932:	f043 0201 	orr.w	r2, r3, #1
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	3301      	adds	r3, #1
 800b93e:	60fb      	str	r3, [r7, #12]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	4a08      	ldr	r2, [pc, #32]	; (800b964 <USB_CoreReset+0x60>)
 800b944:	4293      	cmp	r3, r2
 800b946:	d901      	bls.n	800b94c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b948:	2303      	movs	r3, #3
 800b94a:	e006      	b.n	800b95a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	691b      	ldr	r3, [r3, #16]
 800b950:	f003 0301 	and.w	r3, r3, #1
 800b954:	2b01      	cmp	r3, #1
 800b956:	d0f0      	beq.n	800b93a <USB_CoreReset+0x36>

  return HAL_OK;
 800b958:	2300      	movs	r3, #0
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3714      	adds	r7, #20
 800b95e:	46bd      	mov	sp, r7
 800b960:	bc80      	pop	{r7}
 800b962:	4770      	bx	lr
 800b964:	00030d40 	.word	0x00030d40

0800b968 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, sd_path);
 800b96c:	4904      	ldr	r1, [pc, #16]	; (800b980 <MX_FATFS_Init+0x18>)
 800b96e:	4805      	ldr	r0, [pc, #20]	; (800b984 <MX_FATFS_Init+0x1c>)
 800b970:	f001 fce8 	bl	800d344 <FATFS_LinkDriver>
 800b974:	4603      	mov	r3, r0
 800b976:	461a      	mov	r2, r3
 800b978:	4b03      	ldr	r3, [pc, #12]	; (800b988 <MX_FATFS_Init+0x20>)
 800b97a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b97c:	bf00      	nop
 800b97e:	bd80      	pop	{r7, pc}
 800b980:	20000de4 	.word	0x20000de4
 800b984:	0801147c 	.word	0x0801147c
 800b988:	20000f88 	.word	0x20000f88

0800b98c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b082      	sub	sp, #8
 800b990:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b992:	2300      	movs	r3, #0
 800b994:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b996:	f000 f8a9 	bl	800baec <BSP_SD_IsDetected>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d001      	beq.n	800b9a4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e012      	b.n	800b9ca <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b9a4:	480b      	ldr	r0, [pc, #44]	; (800b9d4 <BSP_SD_Init+0x48>)
 800b9a6:	f7fb fb21 	bl	8006fec <HAL_SD_Init>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b9ae:	79fb      	ldrb	r3, [r7, #7]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d109      	bne.n	800b9c8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b9b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b9b8:	4806      	ldr	r0, [pc, #24]	; (800b9d4 <BSP_SD_Init+0x48>)
 800b9ba:	f7fc fa95 	bl	8007ee8 <HAL_SD_ConfigWideBusOperation>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d001      	beq.n	800b9c8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b9c8:	79fb      	ldrb	r3, [r7, #7]
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	3708      	adds	r7, #8
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	20000e00 	.word	0x20000e00

0800b9d8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b088      	sub	sp, #32
 800b9dc:	af02      	add	r7, sp, #8
 800b9de:	60f8      	str	r0, [r7, #12]
 800b9e0:	60b9      	str	r1, [r7, #8]
 800b9e2:	607a      	str	r2, [r7, #4]
 800b9e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	9300      	str	r3, [sp, #0]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	68ba      	ldr	r2, [r7, #8]
 800b9f2:	68f9      	ldr	r1, [r7, #12]
 800b9f4:	4806      	ldr	r0, [pc, #24]	; (800ba10 <BSP_SD_ReadBlocks+0x38>)
 800b9f6:	f7fb fb89 	bl	800710c <HAL_SD_ReadBlocks>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d001      	beq.n	800ba04 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800ba00:	2301      	movs	r3, #1
 800ba02:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ba04:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3718      	adds	r7, #24
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	20000e00 	.word	0x20000e00

0800ba14 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b088      	sub	sp, #32
 800ba18:	af02      	add	r7, sp, #8
 800ba1a:	60f8      	str	r0, [r7, #12]
 800ba1c:	60b9      	str	r1, [r7, #8]
 800ba1e:	607a      	str	r2, [r7, #4]
 800ba20:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800ba22:	2300      	movs	r3, #0
 800ba24:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	9300      	str	r3, [sp, #0]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	68ba      	ldr	r2, [r7, #8]
 800ba2e:	68f9      	ldr	r1, [r7, #12]
 800ba30:	4806      	ldr	r0, [pc, #24]	; (800ba4c <BSP_SD_WriteBlocks+0x38>)
 800ba32:	f7fb fd65 	bl	8007500 <HAL_SD_WriteBlocks>
 800ba36:	4603      	mov	r3, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d001      	beq.n	800ba40 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ba40:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba42:	4618      	mov	r0, r3
 800ba44:	3718      	adds	r7, #24
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
 800ba4a:	bf00      	nop
 800ba4c:	20000e00 	.word	0x20000e00

0800ba50 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ba54:	4805      	ldr	r0, [pc, #20]	; (800ba6c <BSP_SD_GetCardState+0x1c>)
 800ba56:	f7fc fac3 	bl	8007fe0 <HAL_SD_GetCardState>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	2b04      	cmp	r3, #4
 800ba5e:	bf14      	ite	ne
 800ba60:	2301      	movne	r3, #1
 800ba62:	2300      	moveq	r3, #0
 800ba64:	b2db      	uxtb	r3, r3
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	bd80      	pop	{r7, pc}
 800ba6a:	bf00      	nop
 800ba6c:	20000e00 	.word	0x20000e00

0800ba70 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b082      	sub	sp, #8
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ba78:	6879      	ldr	r1, [r7, #4]
 800ba7a:	4803      	ldr	r0, [pc, #12]	; (800ba88 <BSP_SD_GetCardInfo+0x18>)
 800ba7c:	f7fc fa08 	bl	8007e90 <HAL_SD_GetCardInfo>
}
 800ba80:	bf00      	nop
 800ba82:	3708      	adds	r7, #8
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	20000e00 	.word	0x20000e00

0800ba8c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b082      	sub	sp, #8
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ba94:	f000 f818 	bl	800bac8 <BSP_SD_AbortCallback>
}
 800ba98:	bf00      	nop
 800ba9a:	3708      	adds	r7, #8
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}

0800baa0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b082      	sub	sp, #8
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800baa8:	f000 f814 	bl	800bad4 <BSP_SD_WriteCpltCallback>
}
 800baac:	bf00      	nop
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b082      	sub	sp, #8
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800babc:	f000 f810 	bl	800bae0 <BSP_SD_ReadCpltCallback>
}
 800bac0:	bf00      	nop
 800bac2:	3708      	adds	r7, #8
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800bac8:	b480      	push	{r7}
 800baca:	af00      	add	r7, sp, #0

}
 800bacc:	bf00      	nop
 800bace:	46bd      	mov	sp, r7
 800bad0:	bc80      	pop	{r7}
 800bad2:	4770      	bx	lr

0800bad4 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800bad4:	b480      	push	{r7}
 800bad6:	af00      	add	r7, sp, #0

}
 800bad8:	bf00      	nop
 800bada:	46bd      	mov	sp, r7
 800badc:	bc80      	pop	{r7}
 800bade:	4770      	bx	lr

0800bae0 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800bae0:	b480      	push	{r7}
 800bae2:	af00      	add	r7, sp, #0

}
 800bae4:	bf00      	nop
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bc80      	pop	{r7}
 800baea:	4770      	bx	lr

0800baec <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800baf2:	2301      	movs	r3, #1
 800baf4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800baf6:	f000 f80b 	bl	800bb10 <BSP_PlatformIsDetected>
 800bafa:	4603      	mov	r3, r0
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d101      	bne.n	800bb04 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800bb00:	2300      	movs	r3, #0
 800bb02:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800bb04:	79fb      	ldrb	r3, [r7, #7]
 800bb06:	b2db      	uxtb	r3, r3
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3708      	adds	r7, #8
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b082      	sub	sp, #8
 800bb14:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800bb16:	2301      	movs	r3, #1
 800bb18:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800bb1a:	2104      	movs	r1, #4
 800bb1c:	4806      	ldr	r0, [pc, #24]	; (800bb38 <BSP_PlatformIsDetected+0x28>)
 800bb1e:	f7f9 fc43 	bl	80053a8 <HAL_GPIO_ReadPin>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d001      	beq.n	800bb2c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800bb2c:	79fb      	ldrb	r3, [r7, #7]
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3708      	adds	r7, #8
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}
 800bb36:	bf00      	nop
 800bb38:	40021800 	.word	0x40021800

0800bb3c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b084      	sub	sp, #16
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	460b      	mov	r3, r1
 800bb46:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	7c1b      	ldrb	r3, [r3, #16]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d115      	bne.n	800bb80 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb54:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb58:	2202      	movs	r2, #2
 800bb5a:	2181      	movs	r1, #129	; 0x81
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f002 fae2 	bl	800e126 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2201      	movs	r2, #1
 800bb66:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb68:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb6c:	2202      	movs	r2, #2
 800bb6e:	2101      	movs	r1, #1
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f002 fad8 	bl	800e126 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2201      	movs	r2, #1
 800bb7a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800bb7e:	e012      	b.n	800bba6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb80:	2340      	movs	r3, #64	; 0x40
 800bb82:	2202      	movs	r2, #2
 800bb84:	2181      	movs	r1, #129	; 0x81
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f002 facd 	bl	800e126 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb92:	2340      	movs	r3, #64	; 0x40
 800bb94:	2202      	movs	r2, #2
 800bb96:	2101      	movs	r1, #1
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f002 fac4 	bl	800e126 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2201      	movs	r2, #1
 800bba2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bba6:	2308      	movs	r3, #8
 800bba8:	2203      	movs	r2, #3
 800bbaa:	2182      	movs	r1, #130	; 0x82
 800bbac:	6878      	ldr	r0, [r7, #4]
 800bbae:	f002 faba 	bl	800e126 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2201      	movs	r2, #1
 800bbb6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bbb8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bbbc:	f002 fc34 	bl	800e428 <malloc>
 800bbc0:	4603      	mov	r3, r0
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef));
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbd0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800bbd4:	2100      	movs	r1, #0
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f002 fc36 	bl	800e448 <memset>
  if (pdev->pClassData == NULL)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d102      	bne.n	800bbec <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	73fb      	strb	r3, [r7, #15]
 800bbea:	e02e      	b.n	800bc4a <USBD_CDC_Init+0x10e>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbf2:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
    /* Init Xfer Length */
	hcdc->TxLength = 0U;
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	2200      	movs	r2, #0
 800bc12:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	hcdc->RxLength = 0U;
 800bc16:	68bb      	ldr	r3, [r7, #8]
 800bc18:	2200      	movs	r2, #0
 800bc1a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	7c1b      	ldrb	r3, [r3, #16]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d109      	bne.n	800bc3a <USBD_CDC_Init+0xfe>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc30:	2101      	movs	r1, #1
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f002 fb67 	bl	800e306 <USBD_LL_PrepareReceive>
 800bc38:	e007      	b.n	800bc4a <USBD_CDC_Init+0x10e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc3a:	68bb      	ldr	r3, [r7, #8]
 800bc3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc40:	2340      	movs	r3, #64	; 0x40
 800bc42:	2101      	movs	r1, #1
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f002 fb5e 	bl	800e306 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800bc4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3710      	adds	r7, #16
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}

0800bc54 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b084      	sub	sp, #16
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	460b      	mov	r3, r1
 800bc5e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bc60:	2300      	movs	r3, #0
 800bc62:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bc64:	2181      	movs	r1, #129	; 0x81
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f002 fa83 	bl	800e172 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bc72:	2101      	movs	r1, #1
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f002 fa7c 	bl	800e172 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bc82:	2182      	movs	r1, #130	; 0x82
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f002 fa74 	bl	800e172 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d00e      	beq.n	800bcb8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f002 fbc4 	bl	800e438 <free>
    pdev->pClassData = NULL;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800bcb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3710      	adds	r7, #16
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}

0800bcc2 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bcc2:	b580      	push	{r7, lr}
 800bcc4:	b086      	sub	sp, #24
 800bcc6:	af00      	add	r7, sp, #0
 800bcc8:	6078      	str	r0, [r7, #4]
 800bcca:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcd2:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d039      	beq.n	800bd60 <USBD_CDC_Setup+0x9e>
 800bcec:	2b20      	cmp	r3, #32
 800bcee:	d17f      	bne.n	800bdf0 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	88db      	ldrh	r3, [r3, #6]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d029      	beq.n	800bd4c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	b25b      	sxtb	r3, r3
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	da11      	bge.n	800bd26 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	683a      	ldr	r2, [r7, #0]
 800bd0c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800bd0e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd10:	683a      	ldr	r2, [r7, #0]
 800bd12:	88d2      	ldrh	r2, [r2, #6]
 800bd14:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bd16:	6939      	ldr	r1, [r7, #16]
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	88db      	ldrh	r3, [r3, #6]
 800bd1c:	461a      	mov	r2, r3
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f001 fa41 	bl	800d1a6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800bd24:	e06b      	b.n	800bdfe <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	785a      	ldrb	r2, [r3, #1]
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	88db      	ldrh	r3, [r3, #6]
 800bd34:	b2da      	uxtb	r2, r3
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bd3c:	6939      	ldr	r1, [r7, #16]
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	88db      	ldrh	r3, [r3, #6]
 800bd42:	461a      	mov	r2, r3
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f001 fa5c 	bl	800d202 <USBD_CtlPrepareRx>
      break;
 800bd4a:	e058      	b.n	800bdfe <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd52:	689b      	ldr	r3, [r3, #8]
 800bd54:	683a      	ldr	r2, [r7, #0]
 800bd56:	7850      	ldrb	r0, [r2, #1]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	6839      	ldr	r1, [r7, #0]
 800bd5c:	4798      	blx	r3
      break;
 800bd5e:	e04e      	b.n	800bdfe <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	785b      	ldrb	r3, [r3, #1]
 800bd64:	2b0b      	cmp	r3, #11
 800bd66:	d02e      	beq.n	800bdc6 <USBD_CDC_Setup+0x104>
 800bd68:	2b0b      	cmp	r3, #11
 800bd6a:	dc38      	bgt.n	800bdde <USBD_CDC_Setup+0x11c>
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d002      	beq.n	800bd76 <USBD_CDC_Setup+0xb4>
 800bd70:	2b0a      	cmp	r3, #10
 800bd72:	d014      	beq.n	800bd9e <USBD_CDC_Setup+0xdc>
 800bd74:	e033      	b.n	800bdde <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd7c:	2b03      	cmp	r3, #3
 800bd7e:	d107      	bne.n	800bd90 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800bd80:	f107 030c 	add.w	r3, r7, #12
 800bd84:	2202      	movs	r2, #2
 800bd86:	4619      	mov	r1, r3
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f001 fa0c 	bl	800d1a6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bd8e:	e02e      	b.n	800bdee <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800bd90:	6839      	ldr	r1, [r7, #0]
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f001 f99d 	bl	800d0d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd98:	2302      	movs	r3, #2
 800bd9a:	75fb      	strb	r3, [r7, #23]
          break;
 800bd9c:	e027      	b.n	800bdee <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bda4:	2b03      	cmp	r3, #3
 800bda6:	d107      	bne.n	800bdb8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800bda8:	f107 030f 	add.w	r3, r7, #15
 800bdac:	2201      	movs	r2, #1
 800bdae:	4619      	mov	r1, r3
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f001 f9f8 	bl	800d1a6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bdb6:	e01a      	b.n	800bdee <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800bdb8:	6839      	ldr	r1, [r7, #0]
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f001 f989 	bl	800d0d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800bdc0:	2302      	movs	r3, #2
 800bdc2:	75fb      	strb	r3, [r7, #23]
          break;
 800bdc4:	e013      	b.n	800bdee <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdcc:	2b03      	cmp	r3, #3
 800bdce:	d00d      	beq.n	800bdec <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800bdd0:	6839      	ldr	r1, [r7, #0]
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f001 f97d 	bl	800d0d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800bdd8:	2302      	movs	r3, #2
 800bdda:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bddc:	e006      	b.n	800bdec <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800bdde:	6839      	ldr	r1, [r7, #0]
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f001 f976 	bl	800d0d2 <USBD_CtlError>
          ret = USBD_FAIL;
 800bde6:	2302      	movs	r3, #2
 800bde8:	75fb      	strb	r3, [r7, #23]
          break;
 800bdea:	e000      	b.n	800bdee <USBD_CDC_Setup+0x12c>
          break;
 800bdec:	bf00      	nop
      }
      break;
 800bdee:	e006      	b.n	800bdfe <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f001 f96d 	bl	800d0d2 <USBD_CtlError>
      ret = USBD_FAIL;
 800bdf8:	2302      	movs	r3, #2
 800bdfa:	75fb      	strb	r3, [r7, #23]
      break;
 800bdfc:	bf00      	nop
  }

  return ret;
 800bdfe:	7dfb      	ldrb	r3, [r7, #23]
}
 800be00:	4618      	mov	r0, r3
 800be02:	3718      	adds	r7, #24
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b084      	sub	sp, #16
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
 800be10:	460b      	mov	r3, r1
 800be12:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be1a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be22:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d03a      	beq.n	800bea4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800be2e:	78fa      	ldrb	r2, [r7, #3]
 800be30:	6879      	ldr	r1, [r7, #4]
 800be32:	4613      	mov	r3, r2
 800be34:	009b      	lsls	r3, r3, #2
 800be36:	4413      	add	r3, r2
 800be38:	009b      	lsls	r3, r3, #2
 800be3a:	440b      	add	r3, r1
 800be3c:	331c      	adds	r3, #28
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d029      	beq.n	800be98 <USBD_CDC_DataIn+0x90>
 800be44:	78fa      	ldrb	r2, [r7, #3]
 800be46:	6879      	ldr	r1, [r7, #4]
 800be48:	4613      	mov	r3, r2
 800be4a:	009b      	lsls	r3, r3, #2
 800be4c:	4413      	add	r3, r2
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	440b      	add	r3, r1
 800be52:	331c      	adds	r3, #28
 800be54:	681a      	ldr	r2, [r3, #0]
 800be56:	78f9      	ldrb	r1, [r7, #3]
 800be58:	68b8      	ldr	r0, [r7, #8]
 800be5a:	460b      	mov	r3, r1
 800be5c:	00db      	lsls	r3, r3, #3
 800be5e:	1a5b      	subs	r3, r3, r1
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	4403      	add	r3, r0
 800be64:	3344      	adds	r3, #68	; 0x44
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	fbb2 f1f3 	udiv	r1, r2, r3
 800be6c:	fb03 f301 	mul.w	r3, r3, r1
 800be70:	1ad3      	subs	r3, r2, r3
 800be72:	2b00      	cmp	r3, #0
 800be74:	d110      	bne.n	800be98 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800be76:	78fa      	ldrb	r2, [r7, #3]
 800be78:	6879      	ldr	r1, [r7, #4]
 800be7a:	4613      	mov	r3, r2
 800be7c:	009b      	lsls	r3, r3, #2
 800be7e:	4413      	add	r3, r2
 800be80:	009b      	lsls	r3, r3, #2
 800be82:	440b      	add	r3, r1
 800be84:	331c      	adds	r3, #28
 800be86:	2200      	movs	r2, #0
 800be88:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800be8a:	78f9      	ldrb	r1, [r7, #3]
 800be8c:	2300      	movs	r3, #0
 800be8e:	2200      	movs	r2, #0
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f002 fa15 	bl	800e2c0 <USBD_LL_Transmit>
 800be96:	e003      	b.n	800bea0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	2200      	movs	r2, #0
 800be9c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800bea0:	2300      	movs	r3, #0
 800bea2:	e000      	b.n	800bea6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800bea4:	2302      	movs	r3, #2
  }
}
 800bea6:	4618      	mov	r0, r3
 800bea8:	3710      	adds	r7, #16
 800beaa:	46bd      	mov	sp, r7
 800beac:	bd80      	pop	{r7, pc}

0800beae <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800beae:	b580      	push	{r7, lr}
 800beb0:	b084      	sub	sp, #16
 800beb2:	af00      	add	r7, sp, #0
 800beb4:	6078      	str	r0, [r7, #4]
 800beb6:	460b      	mov	r3, r1
 800beb8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bec0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bec2:	78fb      	ldrb	r3, [r7, #3]
 800bec4:	4619      	mov	r1, r3
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	f002 fa40 	bl	800e34c <USBD_LL_GetRxDataSize>
 800becc:	4602      	mov	r2, r0
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d00d      	beq.n	800befa <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bee4:	68db      	ldr	r3, [r3, #12]
 800bee6:	68fa      	ldr	r2, [r7, #12]
 800bee8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800beec:	68fa      	ldr	r2, [r7, #12]
 800beee:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bef2:	4611      	mov	r1, r2
 800bef4:	4798      	blx	r3

    return USBD_OK;
 800bef6:	2300      	movs	r3, #0
 800bef8:	e000      	b.n	800befc <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800befa:	2302      	movs	r3, #2
  }
}
 800befc:	4618      	mov	r0, r3
 800befe:	3710      	adds	r7, #16
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b084      	sub	sp, #16
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf12:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d015      	beq.n	800bf4a <USBD_CDC_EP0_RxReady+0x46>
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bf24:	2bff      	cmp	r3, #255	; 0xff
 800bf26:	d010      	beq.n	800bf4a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf2e:	689b      	ldr	r3, [r3, #8]
 800bf30:	68fa      	ldr	r2, [r7, #12]
 800bf32:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800bf36:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bf38:	68fa      	ldr	r2, [r7, #12]
 800bf3a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf3e:	b292      	uxth	r2, r2
 800bf40:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	22ff      	movs	r2, #255	; 0xff
 800bf46:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800bf4a:	2300      	movs	r3, #0
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3710      	adds	r7, #16
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bf54:	b480      	push	{r7}
 800bf56:	b083      	sub	sp, #12
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2243      	movs	r2, #67	; 0x43
 800bf60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800bf62:	4b03      	ldr	r3, [pc, #12]	; (800bf70 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	370c      	adds	r7, #12
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bc80      	pop	{r7}
 800bf6c:	4770      	bx	lr
 800bf6e:	bf00      	nop
 800bf70:	20000098 	.word	0x20000098

0800bf74 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bf74:	b480      	push	{r7}
 800bf76:	b083      	sub	sp, #12
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2243      	movs	r2, #67	; 0x43
 800bf80:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800bf82:	4b03      	ldr	r3, [pc, #12]	; (800bf90 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bf84:	4618      	mov	r0, r3
 800bf86:	370c      	adds	r7, #12
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	bc80      	pop	{r7}
 800bf8c:	4770      	bx	lr
 800bf8e:	bf00      	nop
 800bf90:	20000054 	.word	0x20000054

0800bf94 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bf94:	b480      	push	{r7}
 800bf96:	b083      	sub	sp, #12
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2243      	movs	r2, #67	; 0x43
 800bfa0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800bfa2:	4b03      	ldr	r3, [pc, #12]	; (800bfb0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	370c      	adds	r7, #12
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bc80      	pop	{r7}
 800bfac:	4770      	bx	lr
 800bfae:	bf00      	nop
 800bfb0:	200000dc 	.word	0x200000dc

0800bfb4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b083      	sub	sp, #12
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	220a      	movs	r2, #10
 800bfc0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800bfc2:	4b03      	ldr	r3, [pc, #12]	; (800bfd0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bc80      	pop	{r7}
 800bfcc:	4770      	bx	lr
 800bfce:	bf00      	nop
 800bfd0:	20000010 	.word	0x20000010

0800bfd4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b085      	sub	sp, #20
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800bfde:	2302      	movs	r3, #2
 800bfe0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d005      	beq.n	800bff4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	683a      	ldr	r2, [r7, #0]
 800bfec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800bff0:	2300      	movs	r3, #0
 800bff2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bff4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3714      	adds	r7, #20
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bc80      	pop	{r7}
 800bffe:	4770      	bx	lr

0800c000 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800c000:	b480      	push	{r7}
 800c002:	b087      	sub	sp, #28
 800c004:	af00      	add	r7, sp, #0
 800c006:	60f8      	str	r0, [r7, #12]
 800c008:	60b9      	str	r1, [r7, #8]
 800c00a:	4613      	mov	r3, r2
 800c00c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c014:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	68ba      	ldr	r2, [r7, #8]
 800c01a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c01e:	88fa      	ldrh	r2, [r7, #6]
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800c026:	2300      	movs	r3, #0
}
 800c028:	4618      	mov	r0, r3
 800c02a:	371c      	adds	r7, #28
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bc80      	pop	{r7}
 800c030:	4770      	bx	lr

0800c032 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800c032:	b480      	push	{r7}
 800c034:	b085      	sub	sp, #20
 800c036:	af00      	add	r7, sp, #0
 800c038:	6078      	str	r0, [r7, #4]
 800c03a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c042:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	683a      	ldr	r2, [r7, #0]
 800c048:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800c04c:	2300      	movs	r3, #0
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3714      	adds	r7, #20
 800c052:	46bd      	mov	sp, r7
 800c054:	bc80      	pop	{r7}
 800c056:	4770      	bx	lr

0800c058 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c066:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d01c      	beq.n	800c0ac <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d115      	bne.n	800c0a8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	2201      	movs	r2, #1
 800c080:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	2181      	movs	r1, #129	; 0x81
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f002 f90e 	bl	800e2c0 <USBD_LL_Transmit>

      return USBD_OK;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	e002      	b.n	800c0ae <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e000      	b.n	800c0ae <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800c0ac:	2302      	movs	r3, #2
  }
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3710      	adds	r7, #16
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}

0800c0b6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c0b6:	b580      	push	{r7, lr}
 800c0b8:	b084      	sub	sp, #16
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0c4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d017      	beq.n	800c100 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	7c1b      	ldrb	r3, [r3, #16]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d109      	bne.n	800c0ec <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c0de:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0e2:	2101      	movs	r1, #1
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f002 f90e 	bl	800e306 <USBD_LL_PrepareReceive>
 800c0ea:	e007      	b.n	800c0fc <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c0f2:	2340      	movs	r3, #64	; 0x40
 800c0f4:	2101      	movs	r1, #1
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	f002 f905 	bl	800e306 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	e000      	b.n	800c102 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800c100:	2302      	movs	r3, #2
  }
}
 800c102:	4618      	mov	r0, r3
 800c104:	3710      	adds	r7, #16
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}

0800c10a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c10a:	b580      	push	{r7, lr}
 800c10c:	b084      	sub	sp, #16
 800c10e:	af00      	add	r7, sp, #0
 800c110:	60f8      	str	r0, [r7, #12]
 800c112:	60b9      	str	r1, [r7, #8]
 800c114:	4613      	mov	r3, r2
 800c116:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d101      	bne.n	800c122 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c11e:	2302      	movs	r3, #2
 800c120:	e01a      	b.n	800c158 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d003      	beq.n	800c134 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	2200      	movs	r2, #0
 800c130:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d003      	beq.n	800c142 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	68ba      	ldr	r2, [r7, #8]
 800c13e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	2201      	movs	r2, #1
 800c146:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	79fa      	ldrb	r2, [r7, #7]
 800c14e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800c150:	68f8      	ldr	r0, [r7, #12]
 800c152:	f001 ff83 	bl	800e05c <USBD_LL_Init>

  return USBD_OK;
 800c156:	2300      	movs	r3, #0
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3710      	adds	r7, #16
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c160:	b480      	push	{r7}
 800c162:	b085      	sub	sp, #20
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
 800c168:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800c16a:	2300      	movs	r3, #0
 800c16c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d006      	beq.n	800c182 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	683a      	ldr	r2, [r7, #0]
 800c178:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800c17c:	2300      	movs	r3, #0
 800c17e:	73fb      	strb	r3, [r7, #15]
 800c180:	e001      	b.n	800c186 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c182:	2302      	movs	r3, #2
 800c184:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c186:	7bfb      	ldrb	r3, [r7, #15]
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3714      	adds	r7, #20
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bc80      	pop	{r7}
 800c190:	4770      	bx	lr

0800c192 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c192:	b580      	push	{r7, lr}
 800c194:	b082      	sub	sp, #8
 800c196:	af00      	add	r7, sp, #0
 800c198:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f001 ffa8 	bl	800e0f0 <USBD_LL_Start>

  return USBD_OK;
 800c1a0:	2300      	movs	r3, #0
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	3708      	adds	r7, #8
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}

0800c1aa <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c1aa:	b480      	push	{r7}
 800c1ac:	b083      	sub	sp, #12
 800c1ae:	af00      	add	r7, sp, #0
 800c1b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c1b2:	2300      	movs	r3, #0
}
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	370c      	adds	r7, #12
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	bc80      	pop	{r7}
 800c1bc:	4770      	bx	lr

0800c1be <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b084      	sub	sp, #16
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	6078      	str	r0, [r7, #4]
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c1ca:	2302      	movs	r3, #2
 800c1cc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d00c      	beq.n	800c1f2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	78fa      	ldrb	r2, [r7, #3]
 800c1e2:	4611      	mov	r1, r2
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	4798      	blx	r3
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d101      	bne.n	800c1f2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c1f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3710      	adds	r7, #16
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}

0800c1fc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b082      	sub	sp, #8
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	460b      	mov	r3, r1
 800c206:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c20e:	685b      	ldr	r3, [r3, #4]
 800c210:	78fa      	ldrb	r2, [r7, #3]
 800c212:	4611      	mov	r1, r2
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	4798      	blx	r3

  return USBD_OK;
 800c218:	2300      	movs	r3, #0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3708      	adds	r7, #8
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}

0800c222 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c222:	b580      	push	{r7, lr}
 800c224:	b082      	sub	sp, #8
 800c226:	af00      	add	r7, sp, #0
 800c228:	6078      	str	r0, [r7, #4]
 800c22a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c232:	6839      	ldr	r1, [r7, #0]
 800c234:	4618      	mov	r0, r3
 800c236:	f000 ff10 	bl	800d05a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2201      	movs	r2, #1
 800c23e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c248:	461a      	mov	r2, r3
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c256:	f003 031f 	and.w	r3, r3, #31
 800c25a:	2b02      	cmp	r3, #2
 800c25c:	d016      	beq.n	800c28c <USBD_LL_SetupStage+0x6a>
 800c25e:	2b02      	cmp	r3, #2
 800c260:	d81c      	bhi.n	800c29c <USBD_LL_SetupStage+0x7a>
 800c262:	2b00      	cmp	r3, #0
 800c264:	d002      	beq.n	800c26c <USBD_LL_SetupStage+0x4a>
 800c266:	2b01      	cmp	r3, #1
 800c268:	d008      	beq.n	800c27c <USBD_LL_SetupStage+0x5a>
 800c26a:	e017      	b.n	800c29c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c272:	4619      	mov	r1, r3
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f000 fa03 	bl	800c680 <USBD_StdDevReq>
      break;
 800c27a:	e01a      	b.n	800c2b2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c282:	4619      	mov	r1, r3
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	f000 fa65 	bl	800c754 <USBD_StdItfReq>
      break;
 800c28a:	e012      	b.n	800c2b2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c292:	4619      	mov	r1, r3
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f000 faa5 	bl	800c7e4 <USBD_StdEPReq>
      break;
 800c29a:	e00a      	b.n	800c2b2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c2a2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c2a6:	b2db      	uxtb	r3, r3
 800c2a8:	4619      	mov	r1, r3
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	f001 ff80 	bl	800e1b0 <USBD_LL_StallEP>
      break;
 800c2b0:	bf00      	nop
  }

  return USBD_OK;
 800c2b2:	2300      	movs	r3, #0
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	3708      	adds	r7, #8
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}

0800c2bc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b086      	sub	sp, #24
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	60f8      	str	r0, [r7, #12]
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	607a      	str	r2, [r7, #4]
 800c2c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c2ca:	7afb      	ldrb	r3, [r7, #11]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d14b      	bne.n	800c368 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c2d6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c2de:	2b03      	cmp	r3, #3
 800c2e0:	d134      	bne.n	800c34c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800c2e2:	697b      	ldr	r3, [r7, #20]
 800c2e4:	68da      	ldr	r2, [r3, #12]
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	691b      	ldr	r3, [r3, #16]
 800c2ea:	429a      	cmp	r2, r3
 800c2ec:	d919      	bls.n	800c322 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800c2ee:	697b      	ldr	r3, [r7, #20]
 800c2f0:	68da      	ldr	r2, [r3, #12]
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	691b      	ldr	r3, [r3, #16]
 800c2f6:	1ad2      	subs	r2, r2, r3
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	68da      	ldr	r2, [r3, #12]
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c304:	429a      	cmp	r2, r3
 800c306:	d203      	bcs.n	800c310 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c308:	697b      	ldr	r3, [r7, #20]
 800c30a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800c30c:	b29b      	uxth	r3, r3
 800c30e:	e002      	b.n	800c316 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c314:	b29b      	uxth	r3, r3
 800c316:	461a      	mov	r2, r3
 800c318:	6879      	ldr	r1, [r7, #4]
 800c31a:	68f8      	ldr	r0, [r7, #12]
 800c31c:	f000 ff8f 	bl	800d23e <USBD_CtlContinueRx>
 800c320:	e038      	b.n	800c394 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c328:	691b      	ldr	r3, [r3, #16]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d00a      	beq.n	800c344 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c334:	2b03      	cmp	r3, #3
 800c336:	d105      	bne.n	800c344 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c33e:	691b      	ldr	r3, [r3, #16]
 800c340:	68f8      	ldr	r0, [r7, #12]
 800c342:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c344:	68f8      	ldr	r0, [r7, #12]
 800c346:	f000 ff8c 	bl	800d262 <USBD_CtlSendStatus>
 800c34a:	e023      	b.n	800c394 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c352:	2b05      	cmp	r3, #5
 800c354:	d11e      	bne.n	800c394 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	2200      	movs	r2, #0
 800c35a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800c35e:	2100      	movs	r1, #0
 800c360:	68f8      	ldr	r0, [r7, #12]
 800c362:	f001 ff25 	bl	800e1b0 <USBD_LL_StallEP>
 800c366:	e015      	b.n	800c394 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c36e:	699b      	ldr	r3, [r3, #24]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d00d      	beq.n	800c390 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800c37a:	2b03      	cmp	r3, #3
 800c37c:	d108      	bne.n	800c390 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c384:	699b      	ldr	r3, [r3, #24]
 800c386:	7afa      	ldrb	r2, [r7, #11]
 800c388:	4611      	mov	r1, r2
 800c38a:	68f8      	ldr	r0, [r7, #12]
 800c38c:	4798      	blx	r3
 800c38e:	e001      	b.n	800c394 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c390:	2302      	movs	r3, #2
 800c392:	e000      	b.n	800c396 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800c394:	2300      	movs	r3, #0
}
 800c396:	4618      	mov	r0, r3
 800c398:	3718      	adds	r7, #24
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd80      	pop	{r7, pc}

0800c39e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c39e:	b580      	push	{r7, lr}
 800c3a0:	b086      	sub	sp, #24
 800c3a2:	af00      	add	r7, sp, #0
 800c3a4:	60f8      	str	r0, [r7, #12]
 800c3a6:	460b      	mov	r3, r1
 800c3a8:	607a      	str	r2, [r7, #4]
 800c3aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c3ac:	7afb      	ldrb	r3, [r7, #11]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d17f      	bne.n	800c4b2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	3314      	adds	r3, #20
 800c3b6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c3be:	2b02      	cmp	r3, #2
 800c3c0:	d15c      	bne.n	800c47c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	68da      	ldr	r2, [r3, #12]
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	691b      	ldr	r3, [r3, #16]
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d915      	bls.n	800c3fa <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	68da      	ldr	r2, [r3, #12]
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	691b      	ldr	r3, [r3, #16]
 800c3d6:	1ad2      	subs	r2, r2, r3
 800c3d8:	697b      	ldr	r3, [r7, #20]
 800c3da:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	b29b      	uxth	r3, r3
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	6879      	ldr	r1, [r7, #4]
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f000 fef9 	bl	800d1de <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	2100      	movs	r1, #0
 800c3f2:	68f8      	ldr	r0, [r7, #12]
 800c3f4:	f001 ff87 	bl	800e306 <USBD_LL_PrepareReceive>
 800c3f8:	e04e      	b.n	800c498 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c3fa:	697b      	ldr	r3, [r7, #20]
 800c3fc:	689b      	ldr	r3, [r3, #8]
 800c3fe:	697a      	ldr	r2, [r7, #20]
 800c400:	6912      	ldr	r2, [r2, #16]
 800c402:	fbb3 f1f2 	udiv	r1, r3, r2
 800c406:	fb02 f201 	mul.w	r2, r2, r1
 800c40a:	1a9b      	subs	r3, r3, r2
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d11c      	bne.n	800c44a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	689a      	ldr	r2, [r3, #8]
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c418:	429a      	cmp	r2, r3
 800c41a:	d316      	bcc.n	800c44a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	689a      	ldr	r2, [r3, #8]
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c426:	429a      	cmp	r2, r3
 800c428:	d20f      	bcs.n	800c44a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c42a:	2200      	movs	r2, #0
 800c42c:	2100      	movs	r1, #0
 800c42e:	68f8      	ldr	r0, [r7, #12]
 800c430:	f000 fed5 	bl	800d1de <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2200      	movs	r2, #0
 800c438:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c43c:	2300      	movs	r3, #0
 800c43e:	2200      	movs	r2, #0
 800c440:	2100      	movs	r1, #0
 800c442:	68f8      	ldr	r0, [r7, #12]
 800c444:	f001 ff5f 	bl	800e306 <USBD_LL_PrepareReceive>
 800c448:	e026      	b.n	800c498 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c450:	68db      	ldr	r3, [r3, #12]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d00a      	beq.n	800c46c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c45c:	2b03      	cmp	r3, #3
 800c45e:	d105      	bne.n	800c46c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c466:	68db      	ldr	r3, [r3, #12]
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800c46c:	2180      	movs	r1, #128	; 0x80
 800c46e:	68f8      	ldr	r0, [r7, #12]
 800c470:	f001 fe9e 	bl	800e1b0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800c474:	68f8      	ldr	r0, [r7, #12]
 800c476:	f000 ff07 	bl	800d288 <USBD_CtlReceiveStatus>
 800c47a:	e00d      	b.n	800c498 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c482:	2b04      	cmp	r3, #4
 800c484:	d004      	beq.n	800c490 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d103      	bne.n	800c498 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800c490:	2180      	movs	r1, #128	; 0x80
 800c492:	68f8      	ldr	r0, [r7, #12]
 800c494:	f001 fe8c 	bl	800e1b0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c49e:	2b01      	cmp	r3, #1
 800c4a0:	d11d      	bne.n	800c4de <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f7ff fe81 	bl	800c1aa <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c4b0:	e015      	b.n	800c4de <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4b8:	695b      	ldr	r3, [r3, #20]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d00d      	beq.n	800c4da <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c4c4:	2b03      	cmp	r3, #3
 800c4c6:	d108      	bne.n	800c4da <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4ce:	695b      	ldr	r3, [r3, #20]
 800c4d0:	7afa      	ldrb	r2, [r7, #11]
 800c4d2:	4611      	mov	r1, r2
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	4798      	blx	r3
 800c4d8:	e001      	b.n	800c4de <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c4da:	2302      	movs	r3, #2
 800c4dc:	e000      	b.n	800c4e0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800c4de:	2300      	movs	r3, #0
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3718      	adds	r7, #24
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b082      	sub	sp, #8
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c4f0:	2340      	movs	r3, #64	; 0x40
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	2100      	movs	r1, #0
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f001 fe15 	bl	800e126 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2201      	movs	r2, #1
 800c500:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2240      	movs	r2, #64	; 0x40
 800c508:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c50c:	2340      	movs	r3, #64	; 0x40
 800c50e:	2200      	movs	r2, #0
 800c510:	2180      	movs	r1, #128	; 0x80
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f001 fe07 	bl	800e126 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2201      	movs	r2, #1
 800c51c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2240      	movs	r2, #64	; 0x40
 800c522:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2201      	movs	r2, #1
 800c528:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2200      	movs	r2, #0
 800c530:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2200      	movs	r2, #0
 800c538:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2200      	movs	r2, #0
 800c53e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d009      	beq.n	800c560 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c552:	685b      	ldr	r3, [r3, #4]
 800c554:	687a      	ldr	r2, [r7, #4]
 800c556:	6852      	ldr	r2, [r2, #4]
 800c558:	b2d2      	uxtb	r2, r2
 800c55a:	4611      	mov	r1, r2
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	4798      	blx	r3
  }

  return USBD_OK;
 800c560:	2300      	movs	r3, #0
}
 800c562:	4618      	mov	r0, r3
 800c564:	3708      	adds	r7, #8
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}

0800c56a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c56a:	b480      	push	{r7}
 800c56c:	b083      	sub	sp, #12
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
 800c572:	460b      	mov	r3, r1
 800c574:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	78fa      	ldrb	r2, [r7, #3]
 800c57a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c57c:	2300      	movs	r3, #0
}
 800c57e:	4618      	mov	r0, r3
 800c580:	370c      	adds	r7, #12
 800c582:	46bd      	mov	sp, r7
 800c584:	bc80      	pop	{r7}
 800c586:	4770      	bx	lr

0800c588 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c588:	b480      	push	{r7}
 800c58a:	b083      	sub	sp, #12
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2204      	movs	r2, #4
 800c5a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	370c      	adds	r7, #12
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bc80      	pop	{r7}
 800c5ae:	4770      	bx	lr

0800c5b0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	b083      	sub	sp, #12
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5be:	2b04      	cmp	r3, #4
 800c5c0:	d105      	bne.n	800c5ce <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c5ce:	2300      	movs	r3, #0
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bc80      	pop	{r7}
 800c5d8:	4770      	bx	lr

0800c5da <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c5da:	b580      	push	{r7, lr}
 800c5dc:	b082      	sub	sp, #8
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5e8:	2b03      	cmp	r3, #3
 800c5ea:	d10b      	bne.n	800c604 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5f2:	69db      	ldr	r3, [r3, #28]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d005      	beq.n	800c604 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5fe:	69db      	ldr	r3, [r3, #28]
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c604:	2300      	movs	r3, #0
}
 800c606:	4618      	mov	r0, r3
 800c608:	3708      	adds	r7, #8
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}

0800c60e <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c60e:	b480      	push	{r7}
 800c610:	b083      	sub	sp, #12
 800c612:	af00      	add	r7, sp, #0
 800c614:	6078      	str	r0, [r7, #4]
 800c616:	460b      	mov	r3, r1
 800c618:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c61a:	2300      	movs	r3, #0
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	370c      	adds	r7, #12
 800c620:	46bd      	mov	sp, r7
 800c622:	bc80      	pop	{r7}
 800c624:	4770      	bx	lr

0800c626 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c626:	b480      	push	{r7}
 800c628:	b083      	sub	sp, #12
 800c62a:	af00      	add	r7, sp, #0
 800c62c:	6078      	str	r0, [r7, #4]
 800c62e:	460b      	mov	r3, r1
 800c630:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c632:	2300      	movs	r3, #0
}
 800c634:	4618      	mov	r0, r3
 800c636:	370c      	adds	r7, #12
 800c638:	46bd      	mov	sp, r7
 800c63a:	bc80      	pop	{r7}
 800c63c:	4770      	bx	lr

0800c63e <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c63e:	b480      	push	{r7}
 800c640:	b083      	sub	sp, #12
 800c642:	af00      	add	r7, sp, #0
 800c644:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	370c      	adds	r7, #12
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bc80      	pop	{r7}
 800c650:	4770      	bx	lr

0800c652 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c652:	b580      	push	{r7, lr}
 800c654:	b082      	sub	sp, #8
 800c656:	af00      	add	r7, sp, #0
 800c658:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	2201      	movs	r2, #1
 800c65e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c668:	685b      	ldr	r3, [r3, #4]
 800c66a:	687a      	ldr	r2, [r7, #4]
 800c66c:	6852      	ldr	r2, [r2, #4]
 800c66e:	b2d2      	uxtb	r2, r2
 800c670:	4611      	mov	r1, r2
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	4798      	blx	r3

  return USBD_OK;
 800c676:	2300      	movs	r3, #0
}
 800c678:	4618      	mov	r0, r3
 800c67a:	3708      	adds	r7, #8
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bd80      	pop	{r7, pc}

0800c680 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b084      	sub	sp, #16
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
 800c688:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c68a:	2300      	movs	r3, #0
 800c68c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c696:	2b40      	cmp	r3, #64	; 0x40
 800c698:	d005      	beq.n	800c6a6 <USBD_StdDevReq+0x26>
 800c69a:	2b40      	cmp	r3, #64	; 0x40
 800c69c:	d84f      	bhi.n	800c73e <USBD_StdDevReq+0xbe>
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d009      	beq.n	800c6b6 <USBD_StdDevReq+0x36>
 800c6a2:	2b20      	cmp	r3, #32
 800c6a4:	d14b      	bne.n	800c73e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6ac:	689b      	ldr	r3, [r3, #8]
 800c6ae:	6839      	ldr	r1, [r7, #0]
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	4798      	blx	r3
      break;
 800c6b4:	e048      	b.n	800c748 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	785b      	ldrb	r3, [r3, #1]
 800c6ba:	2b09      	cmp	r3, #9
 800c6bc:	d839      	bhi.n	800c732 <USBD_StdDevReq+0xb2>
 800c6be:	a201      	add	r2, pc, #4	; (adr r2, 800c6c4 <USBD_StdDevReq+0x44>)
 800c6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6c4:	0800c715 	.word	0x0800c715
 800c6c8:	0800c729 	.word	0x0800c729
 800c6cc:	0800c733 	.word	0x0800c733
 800c6d0:	0800c71f 	.word	0x0800c71f
 800c6d4:	0800c733 	.word	0x0800c733
 800c6d8:	0800c6f7 	.word	0x0800c6f7
 800c6dc:	0800c6ed 	.word	0x0800c6ed
 800c6e0:	0800c733 	.word	0x0800c733
 800c6e4:	0800c70b 	.word	0x0800c70b
 800c6e8:	0800c701 	.word	0x0800c701
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c6ec:	6839      	ldr	r1, [r7, #0]
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f000 f9dc 	bl	800caac <USBD_GetDescriptor>
          break;
 800c6f4:	e022      	b.n	800c73c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c6f6:	6839      	ldr	r1, [r7, #0]
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	f000 fb3f 	bl	800cd7c <USBD_SetAddress>
          break;
 800c6fe:	e01d      	b.n	800c73c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800c700:	6839      	ldr	r1, [r7, #0]
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f000 fb7e 	bl	800ce04 <USBD_SetConfig>
          break;
 800c708:	e018      	b.n	800c73c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c70a:	6839      	ldr	r1, [r7, #0]
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	f000 fc07 	bl	800cf20 <USBD_GetConfig>
          break;
 800c712:	e013      	b.n	800c73c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c714:	6839      	ldr	r1, [r7, #0]
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f000 fc37 	bl	800cf8a <USBD_GetStatus>
          break;
 800c71c:	e00e      	b.n	800c73c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c71e:	6839      	ldr	r1, [r7, #0]
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f000 fc65 	bl	800cff0 <USBD_SetFeature>
          break;
 800c726:	e009      	b.n	800c73c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c728:	6839      	ldr	r1, [r7, #0]
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f000 fc74 	bl	800d018 <USBD_ClrFeature>
          break;
 800c730:	e004      	b.n	800c73c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800c732:	6839      	ldr	r1, [r7, #0]
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f000 fccc 	bl	800d0d2 <USBD_CtlError>
          break;
 800c73a:	bf00      	nop
      }
      break;
 800c73c:	e004      	b.n	800c748 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800c73e:	6839      	ldr	r1, [r7, #0]
 800c740:	6878      	ldr	r0, [r7, #4]
 800c742:	f000 fcc6 	bl	800d0d2 <USBD_CtlError>
      break;
 800c746:	bf00      	nop
  }

  return ret;
 800c748:	7bfb      	ldrb	r3, [r7, #15]
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	3710      	adds	r7, #16
 800c74e:	46bd      	mov	sp, r7
 800c750:	bd80      	pop	{r7, pc}
 800c752:	bf00      	nop

0800c754 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b084      	sub	sp, #16
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
 800c75c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c75e:	2300      	movs	r3, #0
 800c760:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	781b      	ldrb	r3, [r3, #0]
 800c766:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c76a:	2b40      	cmp	r3, #64	; 0x40
 800c76c:	d005      	beq.n	800c77a <USBD_StdItfReq+0x26>
 800c76e:	2b40      	cmp	r3, #64	; 0x40
 800c770:	d82e      	bhi.n	800c7d0 <USBD_StdItfReq+0x7c>
 800c772:	2b00      	cmp	r3, #0
 800c774:	d001      	beq.n	800c77a <USBD_StdItfReq+0x26>
 800c776:	2b20      	cmp	r3, #32
 800c778:	d12a      	bne.n	800c7d0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c780:	3b01      	subs	r3, #1
 800c782:	2b02      	cmp	r3, #2
 800c784:	d81d      	bhi.n	800c7c2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	889b      	ldrh	r3, [r3, #4]
 800c78a:	b2db      	uxtb	r3, r3
 800c78c:	2b01      	cmp	r3, #1
 800c78e:	d813      	bhi.n	800c7b8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c796:	689b      	ldr	r3, [r3, #8]
 800c798:	6839      	ldr	r1, [r7, #0]
 800c79a:	6878      	ldr	r0, [r7, #4]
 800c79c:	4798      	blx	r3
 800c79e:	4603      	mov	r3, r0
 800c7a0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	88db      	ldrh	r3, [r3, #6]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d110      	bne.n	800c7cc <USBD_StdItfReq+0x78>
 800c7aa:	7bfb      	ldrb	r3, [r7, #15]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d10d      	bne.n	800c7cc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f000 fd56 	bl	800d262 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c7b6:	e009      	b.n	800c7cc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800c7b8:	6839      	ldr	r1, [r7, #0]
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f000 fc89 	bl	800d0d2 <USBD_CtlError>
          break;
 800c7c0:	e004      	b.n	800c7cc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800c7c2:	6839      	ldr	r1, [r7, #0]
 800c7c4:	6878      	ldr	r0, [r7, #4]
 800c7c6:	f000 fc84 	bl	800d0d2 <USBD_CtlError>
          break;
 800c7ca:	e000      	b.n	800c7ce <USBD_StdItfReq+0x7a>
          break;
 800c7cc:	bf00      	nop
      }
      break;
 800c7ce:	e004      	b.n	800c7da <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800c7d0:	6839      	ldr	r1, [r7, #0]
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f000 fc7d 	bl	800d0d2 <USBD_CtlError>
      break;
 800c7d8:	bf00      	nop
  }

  return USBD_OK;
 800c7da:	2300      	movs	r3, #0
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3710      	adds	r7, #16
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b084      	sub	sp, #16
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	889b      	ldrh	r3, [r3, #4]
 800c7f6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	781b      	ldrb	r3, [r3, #0]
 800c7fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c800:	2b40      	cmp	r3, #64	; 0x40
 800c802:	d007      	beq.n	800c814 <USBD_StdEPReq+0x30>
 800c804:	2b40      	cmp	r3, #64	; 0x40
 800c806:	f200 8146 	bhi.w	800ca96 <USBD_StdEPReq+0x2b2>
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d00a      	beq.n	800c824 <USBD_StdEPReq+0x40>
 800c80e:	2b20      	cmp	r3, #32
 800c810:	f040 8141 	bne.w	800ca96 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c81a:	689b      	ldr	r3, [r3, #8]
 800c81c:	6839      	ldr	r1, [r7, #0]
 800c81e:	6878      	ldr	r0, [r7, #4]
 800c820:	4798      	blx	r3
      break;
 800c822:	e13d      	b.n	800caa0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c82c:	2b20      	cmp	r3, #32
 800c82e:	d10a      	bne.n	800c846 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c836:	689b      	ldr	r3, [r3, #8]
 800c838:	6839      	ldr	r1, [r7, #0]
 800c83a:	6878      	ldr	r0, [r7, #4]
 800c83c:	4798      	blx	r3
 800c83e:	4603      	mov	r3, r0
 800c840:	73fb      	strb	r3, [r7, #15]

        return ret;
 800c842:	7bfb      	ldrb	r3, [r7, #15]
 800c844:	e12d      	b.n	800caa2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	785b      	ldrb	r3, [r3, #1]
 800c84a:	2b03      	cmp	r3, #3
 800c84c:	d007      	beq.n	800c85e <USBD_StdEPReq+0x7a>
 800c84e:	2b03      	cmp	r3, #3
 800c850:	f300 811b 	bgt.w	800ca8a <USBD_StdEPReq+0x2a6>
 800c854:	2b00      	cmp	r3, #0
 800c856:	d072      	beq.n	800c93e <USBD_StdEPReq+0x15a>
 800c858:	2b01      	cmp	r3, #1
 800c85a:	d03a      	beq.n	800c8d2 <USBD_StdEPReq+0xee>
 800c85c:	e115      	b.n	800ca8a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c864:	2b02      	cmp	r3, #2
 800c866:	d002      	beq.n	800c86e <USBD_StdEPReq+0x8a>
 800c868:	2b03      	cmp	r3, #3
 800c86a:	d015      	beq.n	800c898 <USBD_StdEPReq+0xb4>
 800c86c:	e02b      	b.n	800c8c6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c86e:	7bbb      	ldrb	r3, [r7, #14]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d00c      	beq.n	800c88e <USBD_StdEPReq+0xaa>
 800c874:	7bbb      	ldrb	r3, [r7, #14]
 800c876:	2b80      	cmp	r3, #128	; 0x80
 800c878:	d009      	beq.n	800c88e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c87a:	7bbb      	ldrb	r3, [r7, #14]
 800c87c:	4619      	mov	r1, r3
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f001 fc96 	bl	800e1b0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c884:	2180      	movs	r1, #128	; 0x80
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f001 fc92 	bl	800e1b0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c88c:	e020      	b.n	800c8d0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800c88e:	6839      	ldr	r1, [r7, #0]
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f000 fc1e 	bl	800d0d2 <USBD_CtlError>
              break;
 800c896:	e01b      	b.n	800c8d0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	885b      	ldrh	r3, [r3, #2]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d10e      	bne.n	800c8be <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800c8a0:	7bbb      	ldrb	r3, [r7, #14]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d00b      	beq.n	800c8be <USBD_StdEPReq+0xda>
 800c8a6:	7bbb      	ldrb	r3, [r7, #14]
 800c8a8:	2b80      	cmp	r3, #128	; 0x80
 800c8aa:	d008      	beq.n	800c8be <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	88db      	ldrh	r3, [r3, #6]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d104      	bne.n	800c8be <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c8b4:	7bbb      	ldrb	r3, [r7, #14]
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f001 fc79 	bl	800e1b0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f000 fccf 	bl	800d262 <USBD_CtlSendStatus>

              break;
 800c8c4:	e004      	b.n	800c8d0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800c8c6:	6839      	ldr	r1, [r7, #0]
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f000 fc02 	bl	800d0d2 <USBD_CtlError>
              break;
 800c8ce:	bf00      	nop
          }
          break;
 800c8d0:	e0e0      	b.n	800ca94 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8d8:	2b02      	cmp	r3, #2
 800c8da:	d002      	beq.n	800c8e2 <USBD_StdEPReq+0xfe>
 800c8dc:	2b03      	cmp	r3, #3
 800c8de:	d015      	beq.n	800c90c <USBD_StdEPReq+0x128>
 800c8e0:	e026      	b.n	800c930 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8e2:	7bbb      	ldrb	r3, [r7, #14]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d00c      	beq.n	800c902 <USBD_StdEPReq+0x11e>
 800c8e8:	7bbb      	ldrb	r3, [r7, #14]
 800c8ea:	2b80      	cmp	r3, #128	; 0x80
 800c8ec:	d009      	beq.n	800c902 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c8ee:	7bbb      	ldrb	r3, [r7, #14]
 800c8f0:	4619      	mov	r1, r3
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f001 fc5c 	bl	800e1b0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c8f8:	2180      	movs	r1, #128	; 0x80
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f001 fc58 	bl	800e1b0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c900:	e01c      	b.n	800c93c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800c902:	6839      	ldr	r1, [r7, #0]
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 fbe4 	bl	800d0d2 <USBD_CtlError>
              break;
 800c90a:	e017      	b.n	800c93c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	885b      	ldrh	r3, [r3, #2]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d112      	bne.n	800c93a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c914:	7bbb      	ldrb	r3, [r7, #14]
 800c916:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d004      	beq.n	800c928 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c91e:	7bbb      	ldrb	r3, [r7, #14]
 800c920:	4619      	mov	r1, r3
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	f001 fc63 	bl	800e1ee <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f000 fc9a 	bl	800d262 <USBD_CtlSendStatus>
              }
              break;
 800c92e:	e004      	b.n	800c93a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800c930:	6839      	ldr	r1, [r7, #0]
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f000 fbcd 	bl	800d0d2 <USBD_CtlError>
              break;
 800c938:	e000      	b.n	800c93c <USBD_StdEPReq+0x158>
              break;
 800c93a:	bf00      	nop
          }
          break;
 800c93c:	e0aa      	b.n	800ca94 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c944:	2b02      	cmp	r3, #2
 800c946:	d002      	beq.n	800c94e <USBD_StdEPReq+0x16a>
 800c948:	2b03      	cmp	r3, #3
 800c94a:	d032      	beq.n	800c9b2 <USBD_StdEPReq+0x1ce>
 800c94c:	e097      	b.n	800ca7e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c94e:	7bbb      	ldrb	r3, [r7, #14]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d007      	beq.n	800c964 <USBD_StdEPReq+0x180>
 800c954:	7bbb      	ldrb	r3, [r7, #14]
 800c956:	2b80      	cmp	r3, #128	; 0x80
 800c958:	d004      	beq.n	800c964 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800c95a:	6839      	ldr	r1, [r7, #0]
 800c95c:	6878      	ldr	r0, [r7, #4]
 800c95e:	f000 fbb8 	bl	800d0d2 <USBD_CtlError>
                break;
 800c962:	e091      	b.n	800ca88 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c964:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	da0b      	bge.n	800c984 <USBD_StdEPReq+0x1a0>
 800c96c:	7bbb      	ldrb	r3, [r7, #14]
 800c96e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c972:	4613      	mov	r3, r2
 800c974:	009b      	lsls	r3, r3, #2
 800c976:	4413      	add	r3, r2
 800c978:	009b      	lsls	r3, r3, #2
 800c97a:	3310      	adds	r3, #16
 800c97c:	687a      	ldr	r2, [r7, #4]
 800c97e:	4413      	add	r3, r2
 800c980:	3304      	adds	r3, #4
 800c982:	e00b      	b.n	800c99c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c984:	7bbb      	ldrb	r3, [r7, #14]
 800c986:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c98a:	4613      	mov	r3, r2
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	4413      	add	r3, r2
 800c990:	009b      	lsls	r3, r3, #2
 800c992:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	4413      	add	r3, r2
 800c99a:	3304      	adds	r3, #4
 800c99c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c99e:	68bb      	ldr	r3, [r7, #8]
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	2202      	movs	r2, #2
 800c9a8:	4619      	mov	r1, r3
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 fbfb 	bl	800d1a6 <USBD_CtlSendData>
              break;
 800c9b0:	e06a      	b.n	800ca88 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c9b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	da11      	bge.n	800c9de <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c9ba:	7bbb      	ldrb	r3, [r7, #14]
 800c9bc:	f003 020f 	and.w	r2, r3, #15
 800c9c0:	6879      	ldr	r1, [r7, #4]
 800c9c2:	4613      	mov	r3, r2
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	4413      	add	r3, r2
 800c9c8:	009b      	lsls	r3, r3, #2
 800c9ca:	440b      	add	r3, r1
 800c9cc:	3318      	adds	r3, #24
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d117      	bne.n	800ca04 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800c9d4:	6839      	ldr	r1, [r7, #0]
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f000 fb7b 	bl	800d0d2 <USBD_CtlError>
                  break;
 800c9dc:	e054      	b.n	800ca88 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c9de:	7bbb      	ldrb	r3, [r7, #14]
 800c9e0:	f003 020f 	and.w	r2, r3, #15
 800c9e4:	6879      	ldr	r1, [r7, #4]
 800c9e6:	4613      	mov	r3, r2
 800c9e8:	009b      	lsls	r3, r3, #2
 800c9ea:	4413      	add	r3, r2
 800c9ec:	009b      	lsls	r3, r3, #2
 800c9ee:	440b      	add	r3, r1
 800c9f0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d104      	bne.n	800ca04 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800c9fa:	6839      	ldr	r1, [r7, #0]
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	f000 fb68 	bl	800d0d2 <USBD_CtlError>
                  break;
 800ca02:	e041      	b.n	800ca88 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	da0b      	bge.n	800ca24 <USBD_StdEPReq+0x240>
 800ca0c:	7bbb      	ldrb	r3, [r7, #14]
 800ca0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca12:	4613      	mov	r3, r2
 800ca14:	009b      	lsls	r3, r3, #2
 800ca16:	4413      	add	r3, r2
 800ca18:	009b      	lsls	r3, r3, #2
 800ca1a:	3310      	adds	r3, #16
 800ca1c:	687a      	ldr	r2, [r7, #4]
 800ca1e:	4413      	add	r3, r2
 800ca20:	3304      	adds	r3, #4
 800ca22:	e00b      	b.n	800ca3c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca24:	7bbb      	ldrb	r3, [r7, #14]
 800ca26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca2a:	4613      	mov	r3, r2
 800ca2c:	009b      	lsls	r3, r3, #2
 800ca2e:	4413      	add	r3, r2
 800ca30:	009b      	lsls	r3, r3, #2
 800ca32:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ca36:	687a      	ldr	r2, [r7, #4]
 800ca38:	4413      	add	r3, r2
 800ca3a:	3304      	adds	r3, #4
 800ca3c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ca3e:	7bbb      	ldrb	r3, [r7, #14]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d002      	beq.n	800ca4a <USBD_StdEPReq+0x266>
 800ca44:	7bbb      	ldrb	r3, [r7, #14]
 800ca46:	2b80      	cmp	r3, #128	; 0x80
 800ca48:	d103      	bne.n	800ca52 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ca4a:	68bb      	ldr	r3, [r7, #8]
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	601a      	str	r2, [r3, #0]
 800ca50:	e00e      	b.n	800ca70 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ca52:	7bbb      	ldrb	r3, [r7, #14]
 800ca54:	4619      	mov	r1, r3
 800ca56:	6878      	ldr	r0, [r7, #4]
 800ca58:	f001 fbe8 	bl	800e22c <USBD_LL_IsStallEP>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d003      	beq.n	800ca6a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	2201      	movs	r2, #1
 800ca66:	601a      	str	r2, [r3, #0]
 800ca68:	e002      	b.n	800ca70 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	2202      	movs	r2, #2
 800ca74:	4619      	mov	r1, r3
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fb95 	bl	800d1a6 <USBD_CtlSendData>
              break;
 800ca7c:	e004      	b.n	800ca88 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ca7e:	6839      	ldr	r1, [r7, #0]
 800ca80:	6878      	ldr	r0, [r7, #4]
 800ca82:	f000 fb26 	bl	800d0d2 <USBD_CtlError>
              break;
 800ca86:	bf00      	nop
          }
          break;
 800ca88:	e004      	b.n	800ca94 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ca8a:	6839      	ldr	r1, [r7, #0]
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f000 fb20 	bl	800d0d2 <USBD_CtlError>
          break;
 800ca92:	bf00      	nop
      }
      break;
 800ca94:	e004      	b.n	800caa0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ca96:	6839      	ldr	r1, [r7, #0]
 800ca98:	6878      	ldr	r0, [r7, #4]
 800ca9a:	f000 fb1a 	bl	800d0d2 <USBD_CtlError>
      break;
 800ca9e:	bf00      	nop
  }

  return ret;
 800caa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800caa2:	4618      	mov	r0, r3
 800caa4:	3710      	adds	r7, #16
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}
	...

0800caac <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b084      	sub	sp, #16
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
 800cab4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cab6:	2300      	movs	r3, #0
 800cab8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800caba:	2300      	movs	r3, #0
 800cabc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cabe:	2300      	movs	r3, #0
 800cac0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	885b      	ldrh	r3, [r3, #2]
 800cac6:	0a1b      	lsrs	r3, r3, #8
 800cac8:	b29b      	uxth	r3, r3
 800caca:	3b01      	subs	r3, #1
 800cacc:	2b06      	cmp	r3, #6
 800cace:	f200 8128 	bhi.w	800cd22 <USBD_GetDescriptor+0x276>
 800cad2:	a201      	add	r2, pc, #4	; (adr r2, 800cad8 <USBD_GetDescriptor+0x2c>)
 800cad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cad8:	0800caf5 	.word	0x0800caf5
 800cadc:	0800cb0d 	.word	0x0800cb0d
 800cae0:	0800cb4d 	.word	0x0800cb4d
 800cae4:	0800cd23 	.word	0x0800cd23
 800cae8:	0800cd23 	.word	0x0800cd23
 800caec:	0800ccc3 	.word	0x0800ccc3
 800caf0:	0800ccef 	.word	0x0800ccef
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	687a      	ldr	r2, [r7, #4]
 800cafe:	7c12      	ldrb	r2, [r2, #16]
 800cb00:	f107 0108 	add.w	r1, r7, #8
 800cb04:	4610      	mov	r0, r2
 800cb06:	4798      	blx	r3
 800cb08:	60f8      	str	r0, [r7, #12]
      break;
 800cb0a:	e112      	b.n	800cd32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	7c1b      	ldrb	r3, [r3, #16]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d10d      	bne.n	800cb30 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb1c:	f107 0208 	add.w	r2, r7, #8
 800cb20:	4610      	mov	r0, r2
 800cb22:	4798      	blx	r3
 800cb24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	3301      	adds	r3, #1
 800cb2a:	2202      	movs	r2, #2
 800cb2c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cb2e:	e100      	b.n	800cd32 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb38:	f107 0208 	add.w	r2, r7, #8
 800cb3c:	4610      	mov	r0, r2
 800cb3e:	4798      	blx	r3
 800cb40:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	3301      	adds	r3, #1
 800cb46:	2202      	movs	r2, #2
 800cb48:	701a      	strb	r2, [r3, #0]
      break;
 800cb4a:	e0f2      	b.n	800cd32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	885b      	ldrh	r3, [r3, #2]
 800cb50:	b2db      	uxtb	r3, r3
 800cb52:	2b05      	cmp	r3, #5
 800cb54:	f200 80ac 	bhi.w	800ccb0 <USBD_GetDescriptor+0x204>
 800cb58:	a201      	add	r2, pc, #4	; (adr r2, 800cb60 <USBD_GetDescriptor+0xb4>)
 800cb5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb5e:	bf00      	nop
 800cb60:	0800cb79 	.word	0x0800cb79
 800cb64:	0800cbad 	.word	0x0800cbad
 800cb68:	0800cbe1 	.word	0x0800cbe1
 800cb6c:	0800cc15 	.word	0x0800cc15
 800cb70:	0800cc49 	.word	0x0800cc49
 800cb74:	0800cc7d 	.word	0x0800cc7d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb7e:	685b      	ldr	r3, [r3, #4]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d00b      	beq.n	800cb9c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb8a:	685b      	ldr	r3, [r3, #4]
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	7c12      	ldrb	r2, [r2, #16]
 800cb90:	f107 0108 	add.w	r1, r7, #8
 800cb94:	4610      	mov	r0, r2
 800cb96:	4798      	blx	r3
 800cb98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb9a:	e091      	b.n	800ccc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cb9c:	6839      	ldr	r1, [r7, #0]
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f000 fa97 	bl	800d0d2 <USBD_CtlError>
            err++;
 800cba4:	7afb      	ldrb	r3, [r7, #11]
 800cba6:	3301      	adds	r3, #1
 800cba8:	72fb      	strb	r3, [r7, #11]
          break;
 800cbaa:	e089      	b.n	800ccc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbb2:	689b      	ldr	r3, [r3, #8]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d00b      	beq.n	800cbd0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbbe:	689b      	ldr	r3, [r3, #8]
 800cbc0:	687a      	ldr	r2, [r7, #4]
 800cbc2:	7c12      	ldrb	r2, [r2, #16]
 800cbc4:	f107 0108 	add.w	r1, r7, #8
 800cbc8:	4610      	mov	r0, r2
 800cbca:	4798      	blx	r3
 800cbcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cbce:	e077      	b.n	800ccc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cbd0:	6839      	ldr	r1, [r7, #0]
 800cbd2:	6878      	ldr	r0, [r7, #4]
 800cbd4:	f000 fa7d 	bl	800d0d2 <USBD_CtlError>
            err++;
 800cbd8:	7afb      	ldrb	r3, [r7, #11]
 800cbda:	3301      	adds	r3, #1
 800cbdc:	72fb      	strb	r3, [r7, #11]
          break;
 800cbde:	e06f      	b.n	800ccc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbe6:	68db      	ldr	r3, [r3, #12]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d00b      	beq.n	800cc04 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbf2:	68db      	ldr	r3, [r3, #12]
 800cbf4:	687a      	ldr	r2, [r7, #4]
 800cbf6:	7c12      	ldrb	r2, [r2, #16]
 800cbf8:	f107 0108 	add.w	r1, r7, #8
 800cbfc:	4610      	mov	r0, r2
 800cbfe:	4798      	blx	r3
 800cc00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc02:	e05d      	b.n	800ccc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc04:	6839      	ldr	r1, [r7, #0]
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	f000 fa63 	bl	800d0d2 <USBD_CtlError>
            err++;
 800cc0c:	7afb      	ldrb	r3, [r7, #11]
 800cc0e:	3301      	adds	r3, #1
 800cc10:	72fb      	strb	r3, [r7, #11]
          break;
 800cc12:	e055      	b.n	800ccc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc1a:	691b      	ldr	r3, [r3, #16]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d00b      	beq.n	800cc38 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc26:	691b      	ldr	r3, [r3, #16]
 800cc28:	687a      	ldr	r2, [r7, #4]
 800cc2a:	7c12      	ldrb	r2, [r2, #16]
 800cc2c:	f107 0108 	add.w	r1, r7, #8
 800cc30:	4610      	mov	r0, r2
 800cc32:	4798      	blx	r3
 800cc34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc36:	e043      	b.n	800ccc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc38:	6839      	ldr	r1, [r7, #0]
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f000 fa49 	bl	800d0d2 <USBD_CtlError>
            err++;
 800cc40:	7afb      	ldrb	r3, [r7, #11]
 800cc42:	3301      	adds	r3, #1
 800cc44:	72fb      	strb	r3, [r7, #11]
          break;
 800cc46:	e03b      	b.n	800ccc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc4e:	695b      	ldr	r3, [r3, #20]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d00b      	beq.n	800cc6c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc5a:	695b      	ldr	r3, [r3, #20]
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	7c12      	ldrb	r2, [r2, #16]
 800cc60:	f107 0108 	add.w	r1, r7, #8
 800cc64:	4610      	mov	r0, r2
 800cc66:	4798      	blx	r3
 800cc68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc6a:	e029      	b.n	800ccc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc6c:	6839      	ldr	r1, [r7, #0]
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f000 fa2f 	bl	800d0d2 <USBD_CtlError>
            err++;
 800cc74:	7afb      	ldrb	r3, [r7, #11]
 800cc76:	3301      	adds	r3, #1
 800cc78:	72fb      	strb	r3, [r7, #11]
          break;
 800cc7a:	e021      	b.n	800ccc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc82:	699b      	ldr	r3, [r3, #24]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d00b      	beq.n	800cca0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc8e:	699b      	ldr	r3, [r3, #24]
 800cc90:	687a      	ldr	r2, [r7, #4]
 800cc92:	7c12      	ldrb	r2, [r2, #16]
 800cc94:	f107 0108 	add.w	r1, r7, #8
 800cc98:	4610      	mov	r0, r2
 800cc9a:	4798      	blx	r3
 800cc9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc9e:	e00f      	b.n	800ccc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cca0:	6839      	ldr	r1, [r7, #0]
 800cca2:	6878      	ldr	r0, [r7, #4]
 800cca4:	f000 fa15 	bl	800d0d2 <USBD_CtlError>
            err++;
 800cca8:	7afb      	ldrb	r3, [r7, #11]
 800ccaa:	3301      	adds	r3, #1
 800ccac:	72fb      	strb	r3, [r7, #11]
          break;
 800ccae:	e007      	b.n	800ccc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800ccb0:	6839      	ldr	r1, [r7, #0]
 800ccb2:	6878      	ldr	r0, [r7, #4]
 800ccb4:	f000 fa0d 	bl	800d0d2 <USBD_CtlError>
          err++;
 800ccb8:	7afb      	ldrb	r3, [r7, #11]
 800ccba:	3301      	adds	r3, #1
 800ccbc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800ccbe:	e038      	b.n	800cd32 <USBD_GetDescriptor+0x286>
 800ccc0:	e037      	b.n	800cd32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	7c1b      	ldrb	r3, [r3, #16]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d109      	bne.n	800ccde <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccd2:	f107 0208 	add.w	r2, r7, #8
 800ccd6:	4610      	mov	r0, r2
 800ccd8:	4798      	blx	r3
 800ccda:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ccdc:	e029      	b.n	800cd32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ccde:	6839      	ldr	r1, [r7, #0]
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f000 f9f6 	bl	800d0d2 <USBD_CtlError>
        err++;
 800cce6:	7afb      	ldrb	r3, [r7, #11]
 800cce8:	3301      	adds	r3, #1
 800ccea:	72fb      	strb	r3, [r7, #11]
      break;
 800ccec:	e021      	b.n	800cd32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	7c1b      	ldrb	r3, [r3, #16]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d10d      	bne.n	800cd12 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccfe:	f107 0208 	add.w	r2, r7, #8
 800cd02:	4610      	mov	r0, r2
 800cd04:	4798      	blx	r3
 800cd06:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	2207      	movs	r2, #7
 800cd0e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd10:	e00f      	b.n	800cd32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cd12:	6839      	ldr	r1, [r7, #0]
 800cd14:	6878      	ldr	r0, [r7, #4]
 800cd16:	f000 f9dc 	bl	800d0d2 <USBD_CtlError>
        err++;
 800cd1a:	7afb      	ldrb	r3, [r7, #11]
 800cd1c:	3301      	adds	r3, #1
 800cd1e:	72fb      	strb	r3, [r7, #11]
      break;
 800cd20:	e007      	b.n	800cd32 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800cd22:	6839      	ldr	r1, [r7, #0]
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f000 f9d4 	bl	800d0d2 <USBD_CtlError>
      err++;
 800cd2a:	7afb      	ldrb	r3, [r7, #11]
 800cd2c:	3301      	adds	r3, #1
 800cd2e:	72fb      	strb	r3, [r7, #11]
      break;
 800cd30:	bf00      	nop
  }

  if (err != 0U)
 800cd32:	7afb      	ldrb	r3, [r7, #11]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d11c      	bne.n	800cd72 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800cd38:	893b      	ldrh	r3, [r7, #8]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d011      	beq.n	800cd62 <USBD_GetDescriptor+0x2b6>
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	88db      	ldrh	r3, [r3, #6]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d00d      	beq.n	800cd62 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	88da      	ldrh	r2, [r3, #6]
 800cd4a:	893b      	ldrh	r3, [r7, #8]
 800cd4c:	4293      	cmp	r3, r2
 800cd4e:	bf28      	it	cs
 800cd50:	4613      	movcs	r3, r2
 800cd52:	b29b      	uxth	r3, r3
 800cd54:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cd56:	893b      	ldrh	r3, [r7, #8]
 800cd58:	461a      	mov	r2, r3
 800cd5a:	68f9      	ldr	r1, [r7, #12]
 800cd5c:	6878      	ldr	r0, [r7, #4]
 800cd5e:	f000 fa22 	bl	800d1a6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	88db      	ldrh	r3, [r3, #6]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d104      	bne.n	800cd74 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f000 fa79 	bl	800d262 <USBD_CtlSendStatus>
 800cd70:	e000      	b.n	800cd74 <USBD_GetDescriptor+0x2c8>
    return;
 800cd72:	bf00      	nop
    }
  }
}
 800cd74:	3710      	adds	r7, #16
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}
 800cd7a:	bf00      	nop

0800cd7c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b084      	sub	sp, #16
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
 800cd84:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	889b      	ldrh	r3, [r3, #4]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d130      	bne.n	800cdf0 <USBD_SetAddress+0x74>
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	88db      	ldrh	r3, [r3, #6]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d12c      	bne.n	800cdf0 <USBD_SetAddress+0x74>
 800cd96:	683b      	ldr	r3, [r7, #0]
 800cd98:	885b      	ldrh	r3, [r3, #2]
 800cd9a:	2b7f      	cmp	r3, #127	; 0x7f
 800cd9c:	d828      	bhi.n	800cdf0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	885b      	ldrh	r3, [r3, #2]
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cda8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdb0:	2b03      	cmp	r3, #3
 800cdb2:	d104      	bne.n	800cdbe <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800cdb4:	6839      	ldr	r1, [r7, #0]
 800cdb6:	6878      	ldr	r0, [r7, #4]
 800cdb8:	f000 f98b 	bl	800d0d2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdbc:	e01d      	b.n	800cdfa <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	7bfa      	ldrb	r2, [r7, #15]
 800cdc2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cdc6:	7bfb      	ldrb	r3, [r7, #15]
 800cdc8:	4619      	mov	r1, r3
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f001 fa59 	bl	800e282 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f000 fa46 	bl	800d262 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cdd6:	7bfb      	ldrb	r3, [r7, #15]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d004      	beq.n	800cde6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	2202      	movs	r2, #2
 800cde0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cde4:	e009      	b.n	800cdfa <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2201      	movs	r2, #1
 800cdea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdee:	e004      	b.n	800cdfa <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cdf0:	6839      	ldr	r1, [r7, #0]
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f000 f96d 	bl	800d0d2 <USBD_CtlError>
  }
}
 800cdf8:	bf00      	nop
 800cdfa:	bf00      	nop
 800cdfc:	3710      	adds	r7, #16
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}
	...

0800ce04 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b082      	sub	sp, #8
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
 800ce0c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	885b      	ldrh	r3, [r3, #2]
 800ce12:	b2da      	uxtb	r2, r3
 800ce14:	4b41      	ldr	r3, [pc, #260]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce16:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ce18:	4b40      	ldr	r3, [pc, #256]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	2b01      	cmp	r3, #1
 800ce1e:	d904      	bls.n	800ce2a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800ce20:	6839      	ldr	r1, [r7, #0]
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f000 f955 	bl	800d0d2 <USBD_CtlError>
 800ce28:	e075      	b.n	800cf16 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce30:	2b02      	cmp	r3, #2
 800ce32:	d002      	beq.n	800ce3a <USBD_SetConfig+0x36>
 800ce34:	2b03      	cmp	r3, #3
 800ce36:	d023      	beq.n	800ce80 <USBD_SetConfig+0x7c>
 800ce38:	e062      	b.n	800cf00 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800ce3a:	4b38      	ldr	r3, [pc, #224]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce3c:	781b      	ldrb	r3, [r3, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d01a      	beq.n	800ce78 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800ce42:	4b36      	ldr	r3, [pc, #216]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce44:	781b      	ldrb	r3, [r3, #0]
 800ce46:	461a      	mov	r2, r3
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2203      	movs	r2, #3
 800ce50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ce54:	4b31      	ldr	r3, [pc, #196]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	4619      	mov	r1, r3
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f7ff f9af 	bl	800c1be <USBD_SetClassConfig>
 800ce60:	4603      	mov	r3, r0
 800ce62:	2b02      	cmp	r3, #2
 800ce64:	d104      	bne.n	800ce70 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800ce66:	6839      	ldr	r1, [r7, #0]
 800ce68:	6878      	ldr	r0, [r7, #4]
 800ce6a:	f000 f932 	bl	800d0d2 <USBD_CtlError>
            return;
 800ce6e:	e052      	b.n	800cf16 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	f000 f9f6 	bl	800d262 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ce76:	e04e      	b.n	800cf16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ce78:	6878      	ldr	r0, [r7, #4]
 800ce7a:	f000 f9f2 	bl	800d262 <USBD_CtlSendStatus>
        break;
 800ce7e:	e04a      	b.n	800cf16 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800ce80:	4b26      	ldr	r3, [pc, #152]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce82:	781b      	ldrb	r3, [r3, #0]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d112      	bne.n	800ceae <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2202      	movs	r2, #2
 800ce8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800ce90:	4b22      	ldr	r3, [pc, #136]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce92:	781b      	ldrb	r3, [r3, #0]
 800ce94:	461a      	mov	r2, r3
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800ce9a:	4b20      	ldr	r3, [pc, #128]	; (800cf1c <USBD_SetConfig+0x118>)
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	4619      	mov	r1, r3
 800cea0:	6878      	ldr	r0, [r7, #4]
 800cea2:	f7ff f9ab 	bl	800c1fc <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f000 f9db 	bl	800d262 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ceac:	e033      	b.n	800cf16 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800ceae:	4b1b      	ldr	r3, [pc, #108]	; (800cf1c <USBD_SetConfig+0x118>)
 800ceb0:	781b      	ldrb	r3, [r3, #0]
 800ceb2:	461a      	mov	r2, r3
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	429a      	cmp	r2, r3
 800ceba:	d01d      	beq.n	800cef8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	685b      	ldr	r3, [r3, #4]
 800cec0:	b2db      	uxtb	r3, r3
 800cec2:	4619      	mov	r1, r3
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f7ff f999 	bl	800c1fc <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800ceca:	4b14      	ldr	r3, [pc, #80]	; (800cf1c <USBD_SetConfig+0x118>)
 800cecc:	781b      	ldrb	r3, [r3, #0]
 800cece:	461a      	mov	r2, r3
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ced4:	4b11      	ldr	r3, [pc, #68]	; (800cf1c <USBD_SetConfig+0x118>)
 800ced6:	781b      	ldrb	r3, [r3, #0]
 800ced8:	4619      	mov	r1, r3
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f7ff f96f 	bl	800c1be <USBD_SetClassConfig>
 800cee0:	4603      	mov	r3, r0
 800cee2:	2b02      	cmp	r3, #2
 800cee4:	d104      	bne.n	800cef0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800cee6:	6839      	ldr	r1, [r7, #0]
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 f8f2 	bl	800d0d2 <USBD_CtlError>
            return;
 800ceee:	e012      	b.n	800cf16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cef0:	6878      	ldr	r0, [r7, #4]
 800cef2:	f000 f9b6 	bl	800d262 <USBD_CtlSendStatus>
        break;
 800cef6:	e00e      	b.n	800cf16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cef8:	6878      	ldr	r0, [r7, #4]
 800cefa:	f000 f9b2 	bl	800d262 <USBD_CtlSendStatus>
        break;
 800cefe:	e00a      	b.n	800cf16 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800cf00:	6839      	ldr	r1, [r7, #0]
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f000 f8e5 	bl	800d0d2 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800cf08:	4b04      	ldr	r3, [pc, #16]	; (800cf1c <USBD_SetConfig+0x118>)
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	4619      	mov	r1, r3
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f7ff f974 	bl	800c1fc <USBD_ClrClassConfig>
        break;
 800cf14:	bf00      	nop
    }
  }
}
 800cf16:	3708      	adds	r7, #8
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	bd80      	pop	{r7, pc}
 800cf1c:	20000470 	.word	0x20000470

0800cf20 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
 800cf28:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	88db      	ldrh	r3, [r3, #6]
 800cf2e:	2b01      	cmp	r3, #1
 800cf30:	d004      	beq.n	800cf3c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cf32:	6839      	ldr	r1, [r7, #0]
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f000 f8cc 	bl	800d0d2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cf3a:	e022      	b.n	800cf82 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf42:	2b02      	cmp	r3, #2
 800cf44:	dc02      	bgt.n	800cf4c <USBD_GetConfig+0x2c>
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	dc03      	bgt.n	800cf52 <USBD_GetConfig+0x32>
 800cf4a:	e015      	b.n	800cf78 <USBD_GetConfig+0x58>
 800cf4c:	2b03      	cmp	r3, #3
 800cf4e:	d00b      	beq.n	800cf68 <USBD_GetConfig+0x48>
 800cf50:	e012      	b.n	800cf78 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2200      	movs	r2, #0
 800cf56:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	3308      	adds	r3, #8
 800cf5c:	2201      	movs	r2, #1
 800cf5e:	4619      	mov	r1, r3
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f000 f920 	bl	800d1a6 <USBD_CtlSendData>
        break;
 800cf66:	e00c      	b.n	800cf82 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	3304      	adds	r3, #4
 800cf6c:	2201      	movs	r2, #1
 800cf6e:	4619      	mov	r1, r3
 800cf70:	6878      	ldr	r0, [r7, #4]
 800cf72:	f000 f918 	bl	800d1a6 <USBD_CtlSendData>
        break;
 800cf76:	e004      	b.n	800cf82 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800cf78:	6839      	ldr	r1, [r7, #0]
 800cf7a:	6878      	ldr	r0, [r7, #4]
 800cf7c:	f000 f8a9 	bl	800d0d2 <USBD_CtlError>
        break;
 800cf80:	bf00      	nop
}
 800cf82:	bf00      	nop
 800cf84:	3708      	adds	r7, #8
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}

0800cf8a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf8a:	b580      	push	{r7, lr}
 800cf8c:	b082      	sub	sp, #8
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
 800cf92:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf9a:	3b01      	subs	r3, #1
 800cf9c:	2b02      	cmp	r3, #2
 800cf9e:	d81e      	bhi.n	800cfde <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	88db      	ldrh	r3, [r3, #6]
 800cfa4:	2b02      	cmp	r3, #2
 800cfa6:	d004      	beq.n	800cfb2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800cfa8:	6839      	ldr	r1, [r7, #0]
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f000 f891 	bl	800d0d2 <USBD_CtlError>
        break;
 800cfb0:	e01a      	b.n	800cfe8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2201      	movs	r2, #1
 800cfb6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d005      	beq.n	800cfce <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	68db      	ldr	r3, [r3, #12]
 800cfc6:	f043 0202 	orr.w	r2, r3, #2
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	330c      	adds	r3, #12
 800cfd2:	2202      	movs	r2, #2
 800cfd4:	4619      	mov	r1, r3
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f000 f8e5 	bl	800d1a6 <USBD_CtlSendData>
      break;
 800cfdc:	e004      	b.n	800cfe8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800cfde:	6839      	ldr	r1, [r7, #0]
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f000 f876 	bl	800d0d2 <USBD_CtlError>
      break;
 800cfe6:	bf00      	nop
  }
}
 800cfe8:	bf00      	nop
 800cfea:	3708      	adds	r7, #8
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b082      	sub	sp, #8
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	885b      	ldrh	r3, [r3, #2]
 800cffe:	2b01      	cmp	r3, #1
 800d000:	d106      	bne.n	800d010 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2201      	movs	r2, #1
 800d006:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f000 f929 	bl	800d262 <USBD_CtlSendStatus>
  }
}
 800d010:	bf00      	nop
 800d012:	3708      	adds	r7, #8
 800d014:	46bd      	mov	sp, r7
 800d016:	bd80      	pop	{r7, pc}

0800d018 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b082      	sub	sp, #8
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
 800d020:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d028:	3b01      	subs	r3, #1
 800d02a:	2b02      	cmp	r3, #2
 800d02c:	d80b      	bhi.n	800d046 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	885b      	ldrh	r3, [r3, #2]
 800d032:	2b01      	cmp	r3, #1
 800d034:	d10c      	bne.n	800d050 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2200      	movs	r2, #0
 800d03a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f000 f90f 	bl	800d262 <USBD_CtlSendStatus>
      }
      break;
 800d044:	e004      	b.n	800d050 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800d046:	6839      	ldr	r1, [r7, #0]
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f000 f842 	bl	800d0d2 <USBD_CtlError>
      break;
 800d04e:	e000      	b.n	800d052 <USBD_ClrFeature+0x3a>
      break;
 800d050:	bf00      	nop
  }
}
 800d052:	bf00      	nop
 800d054:	3708      	adds	r7, #8
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}

0800d05a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d05a:	b480      	push	{r7}
 800d05c:	b083      	sub	sp, #12
 800d05e:	af00      	add	r7, sp, #0
 800d060:	6078      	str	r0, [r7, #4]
 800d062:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	781a      	ldrb	r2, [r3, #0]
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	785a      	ldrb	r2, [r3, #1]
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	3302      	adds	r3, #2
 800d078:	781b      	ldrb	r3, [r3, #0]
 800d07a:	b29a      	uxth	r2, r3
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	3303      	adds	r3, #3
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	b29b      	uxth	r3, r3
 800d084:	021b      	lsls	r3, r3, #8
 800d086:	b29b      	uxth	r3, r3
 800d088:	4413      	add	r3, r2
 800d08a:	b29a      	uxth	r2, r3
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	3304      	adds	r3, #4
 800d094:	781b      	ldrb	r3, [r3, #0]
 800d096:	b29a      	uxth	r2, r3
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	3305      	adds	r3, #5
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	b29b      	uxth	r3, r3
 800d0a0:	021b      	lsls	r3, r3, #8
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	4413      	add	r3, r2
 800d0a6:	b29a      	uxth	r2, r3
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	3306      	adds	r3, #6
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	b29a      	uxth	r2, r3
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	3307      	adds	r3, #7
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	b29b      	uxth	r3, r3
 800d0bc:	021b      	lsls	r3, r3, #8
 800d0be:	b29b      	uxth	r3, r3
 800d0c0:	4413      	add	r3, r2
 800d0c2:	b29a      	uxth	r2, r3
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	80da      	strh	r2, [r3, #6]

}
 800d0c8:	bf00      	nop
 800d0ca:	370c      	adds	r7, #12
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bc80      	pop	{r7}
 800d0d0:	4770      	bx	lr

0800d0d2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800d0d2:	b580      	push	{r7, lr}
 800d0d4:	b082      	sub	sp, #8
 800d0d6:	af00      	add	r7, sp, #0
 800d0d8:	6078      	str	r0, [r7, #4]
 800d0da:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800d0dc:	2180      	movs	r1, #128	; 0x80
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f001 f866 	bl	800e1b0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800d0e4:	2100      	movs	r1, #0
 800d0e6:	6878      	ldr	r0, [r7, #4]
 800d0e8:	f001 f862 	bl	800e1b0 <USBD_LL_StallEP>
}
 800d0ec:	bf00      	nop
 800d0ee:	3708      	adds	r7, #8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b086      	sub	sp, #24
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	60f8      	str	r0, [r7, #12]
 800d0fc:	60b9      	str	r1, [r7, #8]
 800d0fe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d100:	2300      	movs	r3, #0
 800d102:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d032      	beq.n	800d170 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d10a:	68f8      	ldr	r0, [r7, #12]
 800d10c:	f000 f834 	bl	800d178 <USBD_GetLen>
 800d110:	4603      	mov	r3, r0
 800d112:	3301      	adds	r3, #1
 800d114:	b29b      	uxth	r3, r3
 800d116:	005b      	lsls	r3, r3, #1
 800d118:	b29a      	uxth	r2, r3
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d11e:	7dfb      	ldrb	r3, [r7, #23]
 800d120:	1c5a      	adds	r2, r3, #1
 800d122:	75fa      	strb	r2, [r7, #23]
 800d124:	461a      	mov	r2, r3
 800d126:	68bb      	ldr	r3, [r7, #8]
 800d128:	4413      	add	r3, r2
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	7812      	ldrb	r2, [r2, #0]
 800d12e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d130:	7dfb      	ldrb	r3, [r7, #23]
 800d132:	1c5a      	adds	r2, r3, #1
 800d134:	75fa      	strb	r2, [r7, #23]
 800d136:	461a      	mov	r2, r3
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	4413      	add	r3, r2
 800d13c:	2203      	movs	r2, #3
 800d13e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d140:	e012      	b.n	800d168 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	1c5a      	adds	r2, r3, #1
 800d146:	60fa      	str	r2, [r7, #12]
 800d148:	7dfa      	ldrb	r2, [r7, #23]
 800d14a:	1c51      	adds	r1, r2, #1
 800d14c:	75f9      	strb	r1, [r7, #23]
 800d14e:	4611      	mov	r1, r2
 800d150:	68ba      	ldr	r2, [r7, #8]
 800d152:	440a      	add	r2, r1
 800d154:	781b      	ldrb	r3, [r3, #0]
 800d156:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d158:	7dfb      	ldrb	r3, [r7, #23]
 800d15a:	1c5a      	adds	r2, r3, #1
 800d15c:	75fa      	strb	r2, [r7, #23]
 800d15e:	461a      	mov	r2, r3
 800d160:	68bb      	ldr	r3, [r7, #8]
 800d162:	4413      	add	r3, r2
 800d164:	2200      	movs	r2, #0
 800d166:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	781b      	ldrb	r3, [r3, #0]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d1e8      	bne.n	800d142 <USBD_GetString+0x4e>
    }
  }
}
 800d170:	bf00      	nop
 800d172:	3718      	adds	r7, #24
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}

0800d178 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d178:	b480      	push	{r7}
 800d17a:	b085      	sub	sp, #20
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d180:	2300      	movs	r3, #0
 800d182:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800d184:	e005      	b.n	800d192 <USBD_GetLen+0x1a>
  {
    len++;
 800d186:	7bfb      	ldrb	r3, [r7, #15]
 800d188:	3301      	adds	r3, #1
 800d18a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	3301      	adds	r3, #1
 800d190:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	781b      	ldrb	r3, [r3, #0]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d1f5      	bne.n	800d186 <USBD_GetLen+0xe>
  }

  return len;
 800d19a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d19c:	4618      	mov	r0, r3
 800d19e:	3714      	adds	r7, #20
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bc80      	pop	{r7}
 800d1a4:	4770      	bx	lr

0800d1a6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800d1a6:	b580      	push	{r7, lr}
 800d1a8:	b084      	sub	sp, #16
 800d1aa:	af00      	add	r7, sp, #0
 800d1ac:	60f8      	str	r0, [r7, #12]
 800d1ae:	60b9      	str	r1, [r7, #8]
 800d1b0:	4613      	mov	r3, r2
 800d1b2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2202      	movs	r2, #2
 800d1b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d1bc:	88fa      	ldrh	r2, [r7, #6]
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d1c2:	88fa      	ldrh	r2, [r7, #6]
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d1c8:	88fb      	ldrh	r3, [r7, #6]
 800d1ca:	68ba      	ldr	r2, [r7, #8]
 800d1cc:	2100      	movs	r1, #0
 800d1ce:	68f8      	ldr	r0, [r7, #12]
 800d1d0:	f001 f876 	bl	800e2c0 <USBD_LL_Transmit>

  return USBD_OK;
 800d1d4:	2300      	movs	r3, #0
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3710      	adds	r7, #16
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}

0800d1de <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800d1de:	b580      	push	{r7, lr}
 800d1e0:	b084      	sub	sp, #16
 800d1e2:	af00      	add	r7, sp, #0
 800d1e4:	60f8      	str	r0, [r7, #12]
 800d1e6:	60b9      	str	r1, [r7, #8]
 800d1e8:	4613      	mov	r3, r2
 800d1ea:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d1ec:	88fb      	ldrh	r3, [r7, #6]
 800d1ee:	68ba      	ldr	r2, [r7, #8]
 800d1f0:	2100      	movs	r1, #0
 800d1f2:	68f8      	ldr	r0, [r7, #12]
 800d1f4:	f001 f864 	bl	800e2c0 <USBD_LL_Transmit>

  return USBD_OK;
 800d1f8:	2300      	movs	r3, #0
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3710      	adds	r7, #16
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}

0800d202 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800d202:	b580      	push	{r7, lr}
 800d204:	b084      	sub	sp, #16
 800d206:	af00      	add	r7, sp, #0
 800d208:	60f8      	str	r0, [r7, #12]
 800d20a:	60b9      	str	r1, [r7, #8]
 800d20c:	4613      	mov	r3, r2
 800d20e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	2203      	movs	r2, #3
 800d214:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d218:	88fa      	ldrh	r2, [r7, #6]
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800d220:	88fa      	ldrh	r2, [r7, #6]
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d228:	88fb      	ldrh	r3, [r7, #6]
 800d22a:	68ba      	ldr	r2, [r7, #8]
 800d22c:	2100      	movs	r1, #0
 800d22e:	68f8      	ldr	r0, [r7, #12]
 800d230:	f001 f869 	bl	800e306 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d234:	2300      	movs	r3, #0
}
 800d236:	4618      	mov	r0, r3
 800d238:	3710      	adds	r7, #16
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}

0800d23e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800d23e:	b580      	push	{r7, lr}
 800d240:	b084      	sub	sp, #16
 800d242:	af00      	add	r7, sp, #0
 800d244:	60f8      	str	r0, [r7, #12]
 800d246:	60b9      	str	r1, [r7, #8]
 800d248:	4613      	mov	r3, r2
 800d24a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d24c:	88fb      	ldrh	r3, [r7, #6]
 800d24e:	68ba      	ldr	r2, [r7, #8]
 800d250:	2100      	movs	r1, #0
 800d252:	68f8      	ldr	r0, [r7, #12]
 800d254:	f001 f857 	bl	800e306 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d258:	2300      	movs	r3, #0
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3710      	adds	r7, #16
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}

0800d262 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d262:	b580      	push	{r7, lr}
 800d264:	b082      	sub	sp, #8
 800d266:	af00      	add	r7, sp, #0
 800d268:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2204      	movs	r2, #4
 800d26e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d272:	2300      	movs	r3, #0
 800d274:	2200      	movs	r2, #0
 800d276:	2100      	movs	r1, #0
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f001 f821 	bl	800e2c0 <USBD_LL_Transmit>

  return USBD_OK;
 800d27e:	2300      	movs	r3, #0
}
 800d280:	4618      	mov	r0, r3
 800d282:	3708      	adds	r7, #8
 800d284:	46bd      	mov	sp, r7
 800d286:	bd80      	pop	{r7, pc}

0800d288 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2205      	movs	r2, #5
 800d294:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d298:	2300      	movs	r3, #0
 800d29a:	2200      	movs	r2, #0
 800d29c:	2100      	movs	r1, #0
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f001 f831 	bl	800e306 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2a4:	2300      	movs	r3, #0
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3708      	adds	r7, #8
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
	...

0800d2b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b087      	sub	sp, #28
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	60f8      	str	r0, [r7, #12]
 800d2b8:	60b9      	str	r1, [r7, #8]
 800d2ba:	4613      	mov	r3, r2
 800d2bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800d2c6:	4b1e      	ldr	r3, [pc, #120]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d2c8:	7a5b      	ldrb	r3, [r3, #9]
 800d2ca:	b2db      	uxtb	r3, r3
 800d2cc:	2b01      	cmp	r3, #1
 800d2ce:	d831      	bhi.n	800d334 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d2d0:	4b1b      	ldr	r3, [pc, #108]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d2d2:	7a5b      	ldrb	r3, [r3, #9]
 800d2d4:	b2db      	uxtb	r3, r3
 800d2d6:	461a      	mov	r2, r3
 800d2d8:	4b19      	ldr	r3, [pc, #100]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d2da:	2100      	movs	r1, #0
 800d2dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800d2de:	4b18      	ldr	r3, [pc, #96]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d2e0:	7a5b      	ldrb	r3, [r3, #9]
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	4a16      	ldr	r2, [pc, #88]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d2e6:	009b      	lsls	r3, r3, #2
 800d2e8:	4413      	add	r3, r2
 800d2ea:	68fa      	ldr	r2, [r7, #12]
 800d2ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800d2ee:	4b14      	ldr	r3, [pc, #80]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d2f0:	7a5b      	ldrb	r3, [r3, #9]
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	4b12      	ldr	r3, [pc, #72]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d2f8:	4413      	add	r3, r2
 800d2fa:	79fa      	ldrb	r2, [r7, #7]
 800d2fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d2fe:	4b10      	ldr	r3, [pc, #64]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d300:	7a5b      	ldrb	r3, [r3, #9]
 800d302:	b2db      	uxtb	r3, r3
 800d304:	1c5a      	adds	r2, r3, #1
 800d306:	b2d1      	uxtb	r1, r2
 800d308:	4a0d      	ldr	r2, [pc, #52]	; (800d340 <FATFS_LinkDriverEx+0x90>)
 800d30a:	7251      	strb	r1, [r2, #9]
 800d30c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d30e:	7dbb      	ldrb	r3, [r7, #22]
 800d310:	3330      	adds	r3, #48	; 0x30
 800d312:	b2da      	uxtb	r2, r3
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	3301      	adds	r3, #1
 800d31c:	223a      	movs	r2, #58	; 0x3a
 800d31e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d320:	68bb      	ldr	r3, [r7, #8]
 800d322:	3302      	adds	r3, #2
 800d324:	222f      	movs	r2, #47	; 0x2f
 800d326:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	3303      	adds	r3, #3
 800d32c:	2200      	movs	r2, #0
 800d32e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d330:	2300      	movs	r3, #0
 800d332:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800d334:	7dfb      	ldrb	r3, [r7, #23]
}
 800d336:	4618      	mov	r0, r3
 800d338:	371c      	adds	r7, #28
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bc80      	pop	{r7}
 800d33e:	4770      	bx	lr
 800d340:	20000474 	.word	0x20000474

0800d344 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b082      	sub	sp, #8
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
 800d34c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d34e:	2200      	movs	r2, #0
 800d350:	6839      	ldr	r1, [r7, #0]
 800d352:	6878      	ldr	r0, [r7, #4]
 800d354:	f7ff ffac 	bl	800d2b0 <FATFS_LinkDriverEx>
 800d358:	4603      	mov	r3, r0
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3708      	adds	r7, #8
 800d35e:	46bd      	mov	sp, r7
 800d360:	bd80      	pop	{r7, pc}
	...

0800d364 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b082      	sub	sp, #8
 800d368:	af00      	add	r7, sp, #0
 800d36a:	4603      	mov	r3, r0
 800d36c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d36e:	4b0b      	ldr	r3, [pc, #44]	; (800d39c <SD_initialize+0x38>)
 800d370:	2201      	movs	r2, #1
 800d372:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800d374:	f7fe fb0a 	bl	800b98c <BSP_SD_Init>
 800d378:	4603      	mov	r3, r0
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d107      	bne.n	800d38e <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d37e:	4b07      	ldr	r3, [pc, #28]	; (800d39c <SD_initialize+0x38>)
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	b2db      	uxtb	r3, r3
 800d384:	f023 0301 	bic.w	r3, r3, #1
 800d388:	b2da      	uxtb	r2, r3
 800d38a:	4b04      	ldr	r3, [pc, #16]	; (800d39c <SD_initialize+0x38>)
 800d38c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d38e:	4b03      	ldr	r3, [pc, #12]	; (800d39c <SD_initialize+0x38>)
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	b2db      	uxtb	r3, r3
}
 800d394:	4618      	mov	r0, r3
 800d396:	3708      	adds	r7, #8
 800d398:	46bd      	mov	sp, r7
 800d39a:	bd80      	pop	{r7, pc}
 800d39c:	2000011f 	.word	0x2000011f

0800d3a0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b082      	sub	sp, #8
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d3aa:	4b0b      	ldr	r3, [pc, #44]	; (800d3d8 <SD_status+0x38>)
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d3b0:	f7fe fb4e 	bl	800ba50 <BSP_SD_GetCardState>
 800d3b4:	4603      	mov	r3, r0
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d107      	bne.n	800d3ca <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d3ba:	4b07      	ldr	r3, [pc, #28]	; (800d3d8 <SD_status+0x38>)
 800d3bc:	781b      	ldrb	r3, [r3, #0]
 800d3be:	b2db      	uxtb	r3, r3
 800d3c0:	f023 0301 	bic.w	r3, r3, #1
 800d3c4:	b2da      	uxtb	r2, r3
 800d3c6:	4b04      	ldr	r3, [pc, #16]	; (800d3d8 <SD_status+0x38>)
 800d3c8:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800d3ca:	4b03      	ldr	r3, [pc, #12]	; (800d3d8 <SD_status+0x38>)
 800d3cc:	781b      	ldrb	r3, [r3, #0]
 800d3ce:	b2db      	uxtb	r3, r3
}
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	3708      	adds	r7, #8
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	bd80      	pop	{r7, pc}
 800d3d8:	2000011f 	.word	0x2000011f

0800d3dc <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b086      	sub	sp, #24
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	60b9      	str	r1, [r7, #8]
 800d3e4:	607a      	str	r2, [r7, #4]
 800d3e6:	603b      	str	r3, [r7, #0]
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d3f0:	4b0f      	ldr	r3, [pc, #60]	; (800d430 <SD_read+0x54>)
 800d3f2:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800d3f4:	4b0f      	ldr	r3, [pc, #60]	; (800d434 <SD_read+0x58>)
 800d3f6:	683a      	ldr	r2, [r7, #0]
 800d3f8:	6879      	ldr	r1, [r7, #4]
 800d3fa:	68b8      	ldr	r0, [r7, #8]
 800d3fc:	f7fe faec 	bl	800b9d8 <BSP_SD_ReadBlocks>
 800d400:	4603      	mov	r3, r0
 800d402:	2b00      	cmp	r3, #0
 800d404:	d10e      	bne.n	800d424 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d406:	e006      	b.n	800d416 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	1e5a      	subs	r2, r3, #1
 800d40c:	613a      	str	r2, [r7, #16]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d101      	bne.n	800d416 <SD_read+0x3a>
      {
        return RES_ERROR;
 800d412:	2301      	movs	r3, #1
 800d414:	e007      	b.n	800d426 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d416:	f7fe fb1b 	bl	800ba50 <BSP_SD_GetCardState>
 800d41a:	4603      	mov	r3, r0
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d1f3      	bne.n	800d408 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800d420:	2300      	movs	r3, #0
 800d422:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d424:	7dfb      	ldrb	r3, [r7, #23]
}
 800d426:	4618      	mov	r0, r3
 800d428:	3718      	adds	r7, #24
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bd80      	pop	{r7, pc}
 800d42e:	bf00      	nop
 800d430:	000186a0 	.word	0x000186a0
 800d434:	05f5e100 	.word	0x05f5e100

0800d438 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b086      	sub	sp, #24
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	60b9      	str	r1, [r7, #8]
 800d440:	607a      	str	r2, [r7, #4]
 800d442:	603b      	str	r3, [r7, #0]
 800d444:	4603      	mov	r3, r0
 800d446:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d448:	2301      	movs	r3, #1
 800d44a:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d44c:	4b0f      	ldr	r3, [pc, #60]	; (800d48c <SD_write+0x54>)
 800d44e:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800d450:	4b0f      	ldr	r3, [pc, #60]	; (800d490 <SD_write+0x58>)
 800d452:	683a      	ldr	r2, [r7, #0]
 800d454:	6879      	ldr	r1, [r7, #4]
 800d456:	68b8      	ldr	r0, [r7, #8]
 800d458:	f7fe fadc 	bl	800ba14 <BSP_SD_WriteBlocks>
 800d45c:	4603      	mov	r3, r0
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d10e      	bne.n	800d480 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d462:	e006      	b.n	800d472 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800d464:	693b      	ldr	r3, [r7, #16]
 800d466:	1e5a      	subs	r2, r3, #1
 800d468:	613a      	str	r2, [r7, #16]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d101      	bne.n	800d472 <SD_write+0x3a>
      {
        return RES_ERROR;
 800d46e:	2301      	movs	r3, #1
 800d470:	e007      	b.n	800d482 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d472:	f7fe faed 	bl	800ba50 <BSP_SD_GetCardState>
 800d476:	4603      	mov	r3, r0
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d1f3      	bne.n	800d464 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800d47c:	2300      	movs	r3, #0
 800d47e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d480:	7dfb      	ldrb	r3, [r7, #23]
}
 800d482:	4618      	mov	r0, r3
 800d484:	3718      	adds	r7, #24
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}
 800d48a:	bf00      	nop
 800d48c:	000186a0 	.word	0x000186a0
 800d490:	05f5e100 	.word	0x05f5e100

0800d494 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b08c      	sub	sp, #48	; 0x30
 800d498:	af00      	add	r7, sp, #0
 800d49a:	4603      	mov	r3, r0
 800d49c:	603a      	str	r2, [r7, #0]
 800d49e:	71fb      	strb	r3, [r7, #7]
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d4aa:	4b24      	ldr	r3, [pc, #144]	; (800d53c <SD_ioctl+0xa8>)
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	b2db      	uxtb	r3, r3
 800d4b0:	f003 0301 	and.w	r3, r3, #1
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d001      	beq.n	800d4bc <SD_ioctl+0x28>
 800d4b8:	2303      	movs	r3, #3
 800d4ba:	e03b      	b.n	800d534 <SD_ioctl+0xa0>
  
  switch (cmd)
 800d4bc:	79bb      	ldrb	r3, [r7, #6]
 800d4be:	2b03      	cmp	r3, #3
 800d4c0:	d833      	bhi.n	800d52a <SD_ioctl+0x96>
 800d4c2:	a201      	add	r2, pc, #4	; (adr r2, 800d4c8 <SD_ioctl+0x34>)
 800d4c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4c8:	0800d4d9 	.word	0x0800d4d9
 800d4cc:	0800d4e1 	.word	0x0800d4e1
 800d4d0:	0800d4f9 	.word	0x0800d4f9
 800d4d4:	0800d513 	.word	0x0800d513
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d4de:	e027      	b.n	800d530 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d4e0:	f107 030c 	add.w	r3, r7, #12
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7fe fac3 	bl	800ba70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d4ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d4f6:	e01b      	b.n	800d530 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d4f8:	f107 030c 	add.w	r3, r7, #12
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7fe fab7 	bl	800ba70 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d504:	b29a      	uxth	r2, r3
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d50a:	2300      	movs	r3, #0
 800d50c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d510:	e00e      	b.n	800d530 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d512:	f107 030c 	add.w	r3, r7, #12
 800d516:	4618      	mov	r0, r3
 800d518:	f7fe faaa 	bl	800ba70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800d51c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d522:	2300      	movs	r3, #0
 800d524:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d528:	e002      	b.n	800d530 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800d52a:	2304      	movs	r3, #4
 800d52c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800d530:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d534:	4618      	mov	r0, r3
 800d536:	3730      	adds	r7, #48	; 0x30
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	2000011f 	.word	0x2000011f

0800d540 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d540:	b580      	push	{r7, lr}
 800d542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d544:	2200      	movs	r2, #0
 800d546:	4912      	ldr	r1, [pc, #72]	; (800d590 <MX_USB_DEVICE_Init+0x50>)
 800d548:	4812      	ldr	r0, [pc, #72]	; (800d594 <MX_USB_DEVICE_Init+0x54>)
 800d54a:	f7fe fdde 	bl	800c10a <USBD_Init>
 800d54e:	4603      	mov	r3, r0
 800d550:	2b00      	cmp	r3, #0
 800d552:	d001      	beq.n	800d558 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d554:	f7f4 fac8 	bl	8001ae8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d558:	490f      	ldr	r1, [pc, #60]	; (800d598 <MX_USB_DEVICE_Init+0x58>)
 800d55a:	480e      	ldr	r0, [pc, #56]	; (800d594 <MX_USB_DEVICE_Init+0x54>)
 800d55c:	f7fe fe00 	bl	800c160 <USBD_RegisterClass>
 800d560:	4603      	mov	r3, r0
 800d562:	2b00      	cmp	r3, #0
 800d564:	d001      	beq.n	800d56a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d566:	f7f4 fabf 	bl	8001ae8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d56a:	490c      	ldr	r1, [pc, #48]	; (800d59c <MX_USB_DEVICE_Init+0x5c>)
 800d56c:	4809      	ldr	r0, [pc, #36]	; (800d594 <MX_USB_DEVICE_Init+0x54>)
 800d56e:	f7fe fd31 	bl	800bfd4 <USBD_CDC_RegisterInterface>
 800d572:	4603      	mov	r3, r0
 800d574:	2b00      	cmp	r3, #0
 800d576:	d001      	beq.n	800d57c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d578:	f7f4 fab6 	bl	8001ae8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d57c:	4805      	ldr	r0, [pc, #20]	; (800d594 <MX_USB_DEVICE_Init+0x54>)
 800d57e:	f7fe fe08 	bl	800c192 <USBD_Start>
 800d582:	4603      	mov	r3, r0
 800d584:	2b00      	cmp	r3, #0
 800d586:	d001      	beq.n	800d58c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d588:	f7f4 faae 	bl	8001ae8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d58c:	bf00      	nop
 800d58e:	bd80      	pop	{r7, pc}
 800d590:	2000021c 	.word	0x2000021c
 800d594:	200013e8 	.word	0x200013e8
 800d598:	2000001c 	.word	0x2000001c
 800d59c:	20000204 	.word	0x20000204

0800d5a0 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	4905      	ldr	r1, [pc, #20]	; (800d5bc <CDC_Init_FS+0x1c>)
 800d5a8:	4805      	ldr	r0, [pc, #20]	; (800d5c0 <CDC_Init_FS+0x20>)
 800d5aa:	f7fe fd29 	bl	800c000 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d5ae:	4905      	ldr	r1, [pc, #20]	; (800d5c4 <CDC_Init_FS+0x24>)
 800d5b0:	4803      	ldr	r0, [pc, #12]	; (800d5c0 <CDC_Init_FS+0x20>)
 800d5b2:	f7fe fd3e 	bl	800c032 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800d5b6:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	bd80      	pop	{r7, pc}
 800d5bc:	200017dc 	.word	0x200017dc
 800d5c0:	200013e8 	.word	0x200013e8
 800d5c4:	200016b0 	.word	0x200016b0

0800d5c8 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 800d5cc:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bc80      	pop	{r7}
 800d5d4:	4770      	bx	lr
	...

0800d5d8 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b083      	sub	sp, #12
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	4603      	mov	r3, r0
 800d5e0:	6039      	str	r1, [r7, #0]
 800d5e2:	71fb      	strb	r3, [r7, #7]
 800d5e4:	4613      	mov	r3, r2
 800d5e6:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 800d5e8:	79fb      	ldrb	r3, [r7, #7]
 800d5ea:	2b23      	cmp	r3, #35	; 0x23
 800d5ec:	d85c      	bhi.n	800d6a8 <CDC_Control_FS+0xd0>
 800d5ee:	a201      	add	r2, pc, #4	; (adr r2, 800d5f4 <CDC_Control_FS+0x1c>)
 800d5f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5f4:	0800d6a9 	.word	0x0800d6a9
 800d5f8:	0800d6a9 	.word	0x0800d6a9
 800d5fc:	0800d6a9 	.word	0x0800d6a9
 800d600:	0800d6a9 	.word	0x0800d6a9
 800d604:	0800d6a9 	.word	0x0800d6a9
 800d608:	0800d6a9 	.word	0x0800d6a9
 800d60c:	0800d6a9 	.word	0x0800d6a9
 800d610:	0800d6a9 	.word	0x0800d6a9
 800d614:	0800d6a9 	.word	0x0800d6a9
 800d618:	0800d6a9 	.word	0x0800d6a9
 800d61c:	0800d6a9 	.word	0x0800d6a9
 800d620:	0800d6a9 	.word	0x0800d6a9
 800d624:	0800d6a9 	.word	0x0800d6a9
 800d628:	0800d6a9 	.word	0x0800d6a9
 800d62c:	0800d6a9 	.word	0x0800d6a9
 800d630:	0800d6a9 	.word	0x0800d6a9
 800d634:	0800d6a9 	.word	0x0800d6a9
 800d638:	0800d6a9 	.word	0x0800d6a9
 800d63c:	0800d6a9 	.word	0x0800d6a9
 800d640:	0800d6a9 	.word	0x0800d6a9
 800d644:	0800d6a9 	.word	0x0800d6a9
 800d648:	0800d6a9 	.word	0x0800d6a9
 800d64c:	0800d6a9 	.word	0x0800d6a9
 800d650:	0800d6a9 	.word	0x0800d6a9
 800d654:	0800d6a9 	.word	0x0800d6a9
 800d658:	0800d6a9 	.word	0x0800d6a9
 800d65c:	0800d6a9 	.word	0x0800d6a9
 800d660:	0800d6a9 	.word	0x0800d6a9
 800d664:	0800d6a9 	.word	0x0800d6a9
 800d668:	0800d6a9 	.word	0x0800d6a9
 800d66c:	0800d6a9 	.word	0x0800d6a9
 800d670:	0800d6a9 	.word	0x0800d6a9
 800d674:	0800d685 	.word	0x0800d685
 800d678:	0800d697 	.word	0x0800d697
 800d67c:	0800d6a9 	.word	0x0800d6a9
 800d680:	0800d6a9 	.word	0x0800d6a9
		/*******************************************************************************/
		static uint8_t line_coding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(line_coding, pbuf, sizeof(line_coding));
 800d684:	4b0c      	ldr	r3, [pc, #48]	; (800d6b8 <CDC_Control_FS+0xe0>)
 800d686:	683a      	ldr	r2, [r7, #0]
 800d688:	6810      	ldr	r0, [r2, #0]
 800d68a:	6018      	str	r0, [r3, #0]
 800d68c:	8891      	ldrh	r1, [r2, #4]
 800d68e:	7992      	ldrb	r2, [r2, #6]
 800d690:	8099      	strh	r1, [r3, #4]
 800d692:	719a      	strb	r2, [r3, #6]
		break;
 800d694:	e009      	b.n	800d6aa <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, line_coding, sizeof(line_coding));
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	4a07      	ldr	r2, [pc, #28]	; (800d6b8 <CDC_Control_FS+0xe0>)
 800d69a:	6810      	ldr	r0, [r2, #0]
 800d69c:	6018      	str	r0, [r3, #0]
 800d69e:	8891      	ldrh	r1, [r2, #4]
 800d6a0:	7992      	ldrb	r2, [r2, #6]
 800d6a2:	8099      	strh	r1, [r3, #4]
 800d6a4:	719a      	strb	r2, [r3, #6]
		break;
 800d6a6:	e000      	b.n	800d6aa <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800d6a8:	bf00      	nop
	}

	return (USBD_OK);
 800d6aa:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	370c      	adds	r7, #12
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bc80      	pop	{r7}
 800d6b4:	4770      	bx	lr
 800d6b6:	bf00      	nop
 800d6b8:	20000214 	.word	0x20000214

0800d6bc <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 800d6bc:	b590      	push	{r4, r7, lr}
 800d6be:	b08f      	sub	sp, #60	; 0x3c
 800d6c0:	af02      	add	r7, sp, #8
 800d6c2:	6078      	str	r0, [r7, #4]
 800d6c4:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d6c6:	6879      	ldr	r1, [r7, #4]
 800d6c8:	489e      	ldr	r0, [pc, #632]	; (800d944 <CDC_Receive_FS+0x288>)
 800d6ca:	f7fe fcb2 	bl	800c032 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d6ce:	489d      	ldr	r0, [pc, #628]	; (800d944 <CDC_Receive_FS+0x288>)
 800d6d0:	f7fe fcf1 	bl	800c0b6 <USBD_CDC_ReceivePacket>
 800d6d4:	4b9c      	ldr	r3, [pc, #624]	; (800d948 <CDC_Receive_FS+0x28c>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
	wheel_param_t wp;
	memcpy(&wp, (void*) (BACKUP_FLASH_ADDR), sizeof(wheel_param_t));
 800d6d8:	627b      	str	r3, [r7, #36]	; 0x24
	if (usb_sel_f == 0)
 800d6da:	4b9c      	ldr	r3, [pc, #624]	; (800d94c <CDC_Receive_FS+0x290>)
 800d6dc:	781b      	ldrb	r3, [r3, #0]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	f040 81ca 	bne.w	800da78 <CDC_Receive_FS+0x3bc>
	{
		// Manual
		if (strncmp((const char*) Buf, "m", 1) == 0
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	781a      	ldrb	r2, [r3, #0]
 800d6e8:	4b99      	ldr	r3, [pc, #612]	; (800d950 <CDC_Receive_FS+0x294>)
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	1ad3      	subs	r3, r2, r3
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d006      	beq.n	800d700 <CDC_Receive_FS+0x44>
				|| strncmp((const char*) Buf, "M", 1) == 0)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	781a      	ldrb	r2, [r3, #0]
 800d6f6:	4b97      	ldr	r3, [pc, #604]	; (800d954 <CDC_Receive_FS+0x298>)
 800d6f8:	781b      	ldrb	r3, [r3, #0]
 800d6fa:	1ad3      	subs	r3, r2, r3
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d10c      	bne.n	800d71a <CDC_Receive_FS+0x5e>
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800d700:	4895      	ldr	r0, [pc, #596]	; (800d958 <CDC_Receive_FS+0x29c>)
 800d702:	f7f2 fd61 	bl	80001c8 <strlen>
 800d706:	4603      	mov	r3, r0
 800d708:	b29b      	uxth	r3, r3
 800d70a:	4619      	mov	r1, r3
 800d70c:	4892      	ldr	r0, [pc, #584]	; (800d958 <CDC_Receive_FS+0x29c>)
 800d70e:	f000 fa1d 	bl	800db4c <CDC_Transmit_FS>
			bufptr = (char*) usb_rx_buf;
 800d712:	4b92      	ldr	r3, [pc, #584]	; (800d95c <CDC_Receive_FS+0x2a0>)
 800d714:	4a92      	ldr	r2, [pc, #584]	; (800d960 <CDC_Receive_FS+0x2a4>)
 800d716:	601a      	str	r2, [r3, #0]
 800d718:	e02a      	b.n	800d770 <CDC_Receive_FS+0xb4>
		}

		// Print Status
		else if (strncmp((const char*) Buf, "p", 1) == 0
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	781a      	ldrb	r2, [r3, #0]
 800d71e:	4b91      	ldr	r3, [pc, #580]	; (800d964 <CDC_Receive_FS+0x2a8>)
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	1ad3      	subs	r3, r2, r3
 800d724:	2b00      	cmp	r3, #0
 800d726:	d006      	beq.n	800d736 <CDC_Receive_FS+0x7a>
				|| strncmp((const char*) Buf, "P", 1) == 0)
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	781a      	ldrb	r2, [r3, #0]
 800d72c:	4b8e      	ldr	r3, [pc, #568]	; (800d968 <CDC_Receive_FS+0x2ac>)
 800d72e:	781b      	ldrb	r3, [r3, #0]
 800d730:	1ad3      	subs	r3, r2, r3
 800d732:	2b00      	cmp	r3, #0
 800d734:	d11c      	bne.n	800d770 <CDC_Receive_FS+0xb4>
		{
			sprintf((char*) usb_tx_buf, "Input : EncoderTargetCount= %d\r\n"
 800d736:	4b8d      	ldr	r3, [pc, #564]	; (800d96c <CDC_Receive_FS+0x2b0>)
 800d738:	6819      	ldr	r1, [r3, #0]
 800d73a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d73c:	4b8c      	ldr	r3, [pc, #560]	; (800d970 <CDC_Receive_FS+0x2b4>)
 800d73e:	681b      	ldr	r3, [r3, #0]
					"Memory : EncoderTargetCount= %d\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", input_enc_val, wp.enc_t_cnt,
					usbselect,
					(run_f == true) ? ("Started\r\n") : ("Disabled\r\n"));
 800d740:	4a8c      	ldr	r2, [pc, #560]	; (800d974 <CDC_Receive_FS+0x2b8>)
 800d742:	7812      	ldrb	r2, [r2, #0]
			sprintf((char*) usb_tx_buf, "Input : EncoderTargetCount= %d\r\n"
 800d744:	2a01      	cmp	r2, #1
 800d746:	d101      	bne.n	800d74c <CDC_Receive_FS+0x90>
 800d748:	4a8b      	ldr	r2, [pc, #556]	; (800d978 <CDC_Receive_FS+0x2bc>)
 800d74a:	e000      	b.n	800d74e <CDC_Receive_FS+0x92>
 800d74c:	4a8b      	ldr	r2, [pc, #556]	; (800d97c <CDC_Receive_FS+0x2c0>)
 800d74e:	9201      	str	r2, [sp, #4]
 800d750:	9300      	str	r3, [sp, #0]
 800d752:	4603      	mov	r3, r0
 800d754:	460a      	mov	r2, r1
 800d756:	498a      	ldr	r1, [pc, #552]	; (800d980 <CDC_Receive_FS+0x2c4>)
 800d758:	488a      	ldr	r0, [pc, #552]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d75a:	f001 fb93 	bl	800ee84 <siprintf>
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
					strlen((const char*) usb_tx_buf));
 800d75e:	4889      	ldr	r0, [pc, #548]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d760:	f7f2 fd32 	bl	80001c8 <strlen>
 800d764:	4603      	mov	r3, r0
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800d766:	b29b      	uxth	r3, r3
 800d768:	4619      	mov	r1, r3
 800d76a:	4886      	ldr	r0, [pc, #536]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d76c:	f000 f9ee 	bl	800db4c <CDC_Transmit_FS>
		}

		// Input Data
		if (strncmp((const char*) Buf, "i", 1) == 0
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	781a      	ldrb	r2, [r3, #0]
 800d774:	4b84      	ldr	r3, [pc, #528]	; (800d988 <CDC_Receive_FS+0x2cc>)
 800d776:	781b      	ldrb	r3, [r3, #0]
 800d778:	1ad3      	subs	r3, r2, r3
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d006      	beq.n	800d78c <CDC_Receive_FS+0xd0>
				|| strncmp((const char*) Buf, "I", 1) == 0)
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	781a      	ldrb	r2, [r3, #0]
 800d782:	4b82      	ldr	r3, [pc, #520]	; (800d98c <CDC_Receive_FS+0x2d0>)
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	1ad3      	subs	r3, r2, r3
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d103      	bne.n	800d794 <CDC_Receive_FS+0xd8>
		{
			usb_sel_f = 1;
 800d78c:	4b6f      	ldr	r3, [pc, #444]	; (800d94c <CDC_Receive_FS+0x290>)
 800d78e:	2201      	movs	r2, #1
 800d790:	701a      	strb	r2, [r3, #0]
 800d792:	e1b1      	b.n	800daf8 <CDC_Receive_FS+0x43c>
		}

		// Save
		else if (strncmp((const char*) Buf, "h", 1) == 0
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	781a      	ldrb	r2, [r3, #0]
 800d798:	4b7d      	ldr	r3, [pc, #500]	; (800d990 <CDC_Receive_FS+0x2d4>)
 800d79a:	781b      	ldrb	r3, [r3, #0]
 800d79c:	1ad3      	subs	r3, r2, r3
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d007      	beq.n	800d7b2 <CDC_Receive_FS+0xf6>
				|| strncmp((const char*) Buf, "H", 1) == 0)
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	781a      	ldrb	r2, [r3, #0]
 800d7a6:	4b7b      	ldr	r3, [pc, #492]	; (800d994 <CDC_Receive_FS+0x2d8>)
 800d7a8:	781b      	ldrb	r3, [r3, #0]
 800d7aa:	1ad3      	subs	r3, r2, r3
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	f040 80a1 	bne.w	800d8f4 <CDC_Receive_FS+0x238>

			 }
			 }
			 HAL_FLASH_Lock();
			 */
			wp.enc_t_cnt = input_enc_val;
 800d7b2:	4b6e      	ldr	r3, [pc, #440]	; (800d96c <CDC_Receive_FS+0x2b0>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	627b      	str	r3, [r7, #36]	; 0x24
			uint32_t SectorError = 0;
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	623b      	str	r3, [r7, #32]
			HAL_FLASH_Unlock();
 800d7bc:	f7f7 f9c6 	bl	8004b4c <HAL_FLASH_Unlock>
			FLASH_EraseInitTypeDef EraseInitStruct;
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	60fb      	str	r3, [r7, #12]
			EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d7c4:	2302      	movs	r3, #2
 800d7c6:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.Banks = FLASH_BANK_1;
 800d7c8:	2301      	movs	r3, #1
 800d7ca:	613b      	str	r3, [r7, #16]
			EraseInitStruct.Sector = FLASH_SECTOR_11;
 800d7cc:	230b      	movs	r3, #11
 800d7ce:	617b      	str	r3, [r7, #20]
			EraseInitStruct.NbSectors = 1;
 800d7d0:	2301      	movs	r3, #1
 800d7d2:	61bb      	str	r3, [r7, #24]
			if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 800d7d4:	f107 0220 	add.w	r2, r7, #32
 800d7d8:	f107 030c 	add.w	r3, r7, #12
 800d7dc:	4611      	mov	r1, r2
 800d7de:	4618      	mov	r0, r3
 800d7e0:	f7f7 fb1c 	bl	8004e1c <HAL_FLASHEx_Erase>
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d013      	beq.n	800d812 <CDC_Receive_FS+0x156>
			{
				int errorcode = HAL_FLASH_GetError();
 800d7ea:	f7f7 f9e1 	bl	8004bb0 <HAL_FLASH_GetError>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	62bb      	str	r3, [r7, #40]	; 0x28
				sprintf((char*) usb_tx_buf, "Error Code : %d\r\n", errorcode);
 800d7f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d7f4:	4968      	ldr	r1, [pc, #416]	; (800d998 <CDC_Receive_FS+0x2dc>)
 800d7f6:	4863      	ldr	r0, [pc, #396]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d7f8:	f001 fb44 	bl	800ee84 <siprintf>
				CDC_Transmit_FS((uint8_t*) usb_tx_buf,
						strlen((const char*) usb_tx_buf));
 800d7fc:	4861      	ldr	r0, [pc, #388]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d7fe:	f7f2 fce3 	bl	80001c8 <strlen>
 800d802:	4603      	mov	r3, r0
				CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800d804:	b29b      	uxth	r3, r3
 800d806:	4619      	mov	r1, r3
 800d808:	485e      	ldr	r0, [pc, #376]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d80a:	f000 f99f 	bl	800db4c <CDC_Transmit_FS>
				return HAL_ERROR;
 800d80e:	2301      	movs	r3, #1
 800d810:	e173      	b.n	800dafa <CDC_Receive_FS+0x43e>
			}

			/* Clear cache for flash */
			__HAL_FLASH_DATA_CACHE_DISABLE();
 800d812:	4b62      	ldr	r3, [pc, #392]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	4a61      	ldr	r2, [pc, #388]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d818:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d81c:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800d81e:	4b5f      	ldr	r3, [pc, #380]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	4a5e      	ldr	r2, [pc, #376]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d824:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d828:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_DATA_CACHE_RESET();
 800d82a:	4b5c      	ldr	r3, [pc, #368]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	4a5b      	ldr	r2, [pc, #364]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d830:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d834:	6013      	str	r3, [r2, #0]
 800d836:	4b59      	ldr	r3, [pc, #356]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	4a58      	ldr	r2, [pc, #352]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d83c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d840:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800d842:	4b56      	ldr	r3, [pc, #344]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	4a55      	ldr	r2, [pc, #340]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d848:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800d84c:	6013      	str	r3, [r2, #0]
 800d84e:	4b53      	ldr	r3, [pc, #332]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	4a52      	ldr	r2, [pc, #328]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d854:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d858:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d85a:	4b50      	ldr	r3, [pc, #320]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	4a4f      	ldr	r2, [pc, #316]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d860:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d864:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_DATA_CACHE_ENABLE();
 800d866:	4b4d      	ldr	r3, [pc, #308]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	4a4c      	ldr	r2, [pc, #304]	; (800d99c <CDC_Receive_FS+0x2e0>)
 800d86c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d870:	6013      	str	r3, [r2, #0]

			HAL_StatusTypeDef FlashStatus = HAL_OK;
 800d872:	2300      	movs	r3, #0
 800d874:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			register uint32_t *_targetAddr = (uint32_t*) (&wp);
 800d878:	f107 0424 	add.w	r4, r7, #36	; 0x24
			 uint32_t errorcode = HAL_FLASH_GetError();
			 return HAL_ERROR;
			 }
			 }
			 */
			for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 800d87c:	2300      	movs	r3, #0
 800d87e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d882:	e01b      	b.n	800d8bc <CDC_Receive_FS+0x200>
					sizeof(uint32_t))
			{
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d884:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d888:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800d88c:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d890:	4619      	mov	r1, r3
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d892:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d896:	089b      	lsrs	r3, r3, #2
 800d898:	b2db      	uxtb	r3, r3
 800d89a:	009b      	lsls	r3, r3, #2
 800d89c:	4423      	add	r3, r4
 800d89e:	681b      	ldr	r3, [r3, #0]
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	f04f 0300 	mov.w	r3, #0
 800d8a6:	2002      	movs	r0, #2
 800d8a8:	f7f7 f8fc 	bl	8004aa4 <HAL_FLASH_Program>
 800d8ac:	4603      	mov	r3, r0
 800d8ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 800d8b2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d8b6:	3304      	adds	r3, #4
 800d8b8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d8bc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d8c0:	2b08      	cmp	r3, #8
 800d8c2:	d9df      	bls.n	800d884 <CDC_Receive_FS+0x1c8>
				//while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				//FLASH_USER_START_ADDR + i, _targetAddr[i / sizeof(uint32_t)])
				//	!= HAL_OK)
				//;
			}
			HAL_FLASH_Lock();
 800d8c4:	f7f7 f964 	bl	8004b90 <HAL_FLASH_Lock>
			sprintf((char*) usb_tx_buf, "Save %s",
 800d8c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d101      	bne.n	800d8d4 <CDC_Receive_FS+0x218>
 800d8d0:	4b33      	ldr	r3, [pc, #204]	; (800d9a0 <CDC_Receive_FS+0x2e4>)
 800d8d2:	e000      	b.n	800d8d6 <CDC_Receive_FS+0x21a>
 800d8d4:	4b33      	ldr	r3, [pc, #204]	; (800d9a4 <CDC_Receive_FS+0x2e8>)
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	4933      	ldr	r1, [pc, #204]	; (800d9a8 <CDC_Receive_FS+0x2ec>)
 800d8da:	482a      	ldr	r0, [pc, #168]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d8dc:	f001 fad2 	bl	800ee84 <siprintf>
					(FlashStatus == HAL_OK) ? ("Complete\r\n") : ("Fail\r\n"));
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
					strlen((const char*) usb_tx_buf));
 800d8e0:	4828      	ldr	r0, [pc, #160]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d8e2:	f7f2 fc71 	bl	80001c8 <strlen>
 800d8e6:	4603      	mov	r3, r0
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800d8e8:	b29b      	uxth	r3, r3
 800d8ea:	4619      	mov	r1, r3
 800d8ec:	4825      	ldr	r0, [pc, #148]	; (800d984 <CDC_Receive_FS+0x2c8>)
 800d8ee:	f000 f92d 	bl	800db4c <CDC_Transmit_FS>
		{
 800d8f2:	e101      	b.n	800daf8 <CDC_Receive_FS+0x43c>
		}

		// USB 2.0
		else if (strncmp((const char*) Buf, "2", 1) == 0)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	781a      	ldrb	r2, [r3, #0]
 800d8f8:	4b2c      	ldr	r3, [pc, #176]	; (800d9ac <CDC_Receive_FS+0x2f0>)
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	1ad3      	subs	r3, r2, r3
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d10c      	bne.n	800d91c <CDC_Receive_FS+0x260>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 800d902:	2110      	movs	r1, #16
 800d904:	482a      	ldr	r0, [pc, #168]	; (800d9b0 <CDC_Receive_FS+0x2f4>)
 800d906:	f000 f921 	bl	800db4c <CDC_Transmit_FS>
			usbselect = 2;
 800d90a:	4b19      	ldr	r3, [pc, #100]	; (800d970 <CDC_Receive_FS+0x2b4>)
 800d90c:	2202      	movs	r2, #2
 800d90e:	601a      	str	r2, [r3, #0]
			can_transmit(usbselect);
 800d910:	4b17      	ldr	r3, [pc, #92]	; (800d970 <CDC_Receive_FS+0x2b4>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	4618      	mov	r0, r3
 800d916:	f7f3 fbe3 	bl	80010e0 <can_transmit>
 800d91a:	e0ed      	b.n	800daf8 <CDC_Receive_FS+0x43c>
		}
		// USB 3.0
		else if (strncmp((const char*) Buf, "3", 1) == 0)
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	781a      	ldrb	r2, [r3, #0]
 800d920:	4b24      	ldr	r3, [pc, #144]	; (800d9b4 <CDC_Receive_FS+0x2f8>)
 800d922:	781b      	ldrb	r3, [r3, #0]
 800d924:	1ad3      	subs	r3, r2, r3
 800d926:	2b00      	cmp	r3, #0
 800d928:	d148      	bne.n	800d9bc <CDC_Receive_FS+0x300>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 800d92a:	2110      	movs	r1, #16
 800d92c:	4822      	ldr	r0, [pc, #136]	; (800d9b8 <CDC_Receive_FS+0x2fc>)
 800d92e:	f000 f90d 	bl	800db4c <CDC_Transmit_FS>
			usbselect = 3;
 800d932:	4b0f      	ldr	r3, [pc, #60]	; (800d970 <CDC_Receive_FS+0x2b4>)
 800d934:	2203      	movs	r2, #3
 800d936:	601a      	str	r2, [r3, #0]
			can_transmit(usbselect);
 800d938:	4b0d      	ldr	r3, [pc, #52]	; (800d970 <CDC_Receive_FS+0x2b4>)
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4618      	mov	r0, r3
 800d93e:	f7f3 fbcf 	bl	80010e0 <can_transmit>
 800d942:	e0d9      	b.n	800daf8 <CDC_Receive_FS+0x43c>
 800d944:	200013e8 	.word	0x200013e8
 800d948:	080e0000 	.word	0x080e0000
 800d94c:	20000468 	.word	0x20000468
 800d950:	080112d8 	.word	0x080112d8
 800d954:	080112dc 	.word	0x080112dc
 800d958:	20000120 	.word	0x20000120
 800d95c:	200016ac 	.word	0x200016ac
 800d960:	20001908 	.word	0x20001908
 800d964:	080112e0 	.word	0x080112e0
 800d968:	080112e4 	.word	0x080112e4
 800d96c:	20000464 	.word	0x20000464
 800d970:	20000000 	.word	0x20000000
 800d974:	20000458 	.word	0x20000458
 800d978:	080112e8 	.word	0x080112e8
 800d97c:	080112f4 	.word	0x080112f4
 800d980:	08011300 	.word	0x08011300
 800d984:	200007ec 	.word	0x200007ec
 800d988:	0801137c 	.word	0x0801137c
 800d98c:	08011380 	.word	0x08011380
 800d990:	08011384 	.word	0x08011384
 800d994:	08011388 	.word	0x08011388
 800d998:	0801138c 	.word	0x0801138c
 800d99c:	40023c00 	.word	0x40023c00
 800d9a0:	080113a0 	.word	0x080113a0
 800d9a4:	080113ac 	.word	0x080113ac
 800d9a8:	080113b4 	.word	0x080113b4
 800d9ac:	080113bc 	.word	0x080113bc
 800d9b0:	080113c0 	.word	0x080113c0
 800d9b4:	080113d4 	.word	0x080113d4
 800d9b8:	080113d8 	.word	0x080113d8
		}

		// Force Trigger
		else if (strncmp((const char*) Buf, "f", 1) == 0
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	781a      	ldrb	r2, [r3, #0]
 800d9c0:	4b50      	ldr	r3, [pc, #320]	; (800db04 <CDC_Receive_FS+0x448>)
 800d9c2:	781b      	ldrb	r3, [r3, #0]
 800d9c4:	1ad3      	subs	r3, r2, r3
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d006      	beq.n	800d9d8 <CDC_Receive_FS+0x31c>
				|| strncmp((const char*) Buf, "F", 1) == 0)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	781a      	ldrb	r2, [r3, #0]
 800d9ce:	4b4e      	ldr	r3, [pc, #312]	; (800db08 <CDC_Receive_FS+0x44c>)
 800d9d0:	781b      	ldrb	r3, [r3, #0]
 800d9d2:	1ad3      	subs	r3, r2, r3
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d110      	bne.n	800d9fa <CDC_Receive_FS+0x33e>
		{
			HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 800d9d8:	2201      	movs	r2, #1
 800d9da:	2120      	movs	r1, #32
 800d9dc:	484b      	ldr	r0, [pc, #300]	; (800db0c <CDC_Receive_FS+0x450>)
 800d9de:	f7f7 fcfa 	bl	80053d6 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 800d9e2:	2201      	movs	r2, #1
 800d9e4:	2110      	movs	r1, #16
 800d9e6:	4849      	ldr	r0, [pc, #292]	; (800db0c <CDC_Receive_FS+0x450>)
 800d9e8:	f7f7 fcf5 	bl	80053d6 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin,
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d9f2:	4847      	ldr	r0, [pc, #284]	; (800db10 <CDC_Receive_FS+0x454>)
 800d9f4:	f7f7 fcef 	bl	80053d6 <HAL_GPIO_WritePin>
 800d9f8:	e07e      	b.n	800daf8 <CDC_Receive_FS+0x43c>
			//LL_TIM_ClearFlag_UPDATE(TIM3);
			//LL_TIM_EnableCounter(TIM3);
		}

		// Auto Trigger
		else if (strncmp((const char*) Buf, "a", 1) == 0
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	781a      	ldrb	r2, [r3, #0]
 800d9fe:	4b45      	ldr	r3, [pc, #276]	; (800db14 <CDC_Receive_FS+0x458>)
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	1ad3      	subs	r3, r2, r3
 800da04:	2b00      	cmp	r3, #0
 800da06:	d006      	beq.n	800da16 <CDC_Receive_FS+0x35a>
				|| strncmp((const char*) Buf, "A", 1) == 0)
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	781a      	ldrb	r2, [r3, #0]
 800da0c:	4b42      	ldr	r3, [pc, #264]	; (800db18 <CDC_Receive_FS+0x45c>)
 800da0e:	781b      	ldrb	r3, [r3, #0]
 800da10:	1ad3      	subs	r3, r2, r3
 800da12:	2b00      	cmp	r3, #0
 800da14:	d110      	bne.n	800da38 <CDC_Receive_FS+0x37c>
		{
			// CW
			TIM8->CNT = 0;
 800da16:	4b41      	ldr	r3, [pc, #260]	; (800db1c <CDC_Receive_FS+0x460>)
 800da18:	2200      	movs	r2, #0
 800da1a:	625a      	str	r2, [r3, #36]	; 0x24
			a_pls_cnt = 0;
 800da1c:	4b40      	ldr	r3, [pc, #256]	; (800db20 <CDC_Receive_FS+0x464>)
 800da1e:	2200      	movs	r2, #0
 800da20:	601a      	str	r2, [r3, #0]
			b_pls_cnt = 0;
 800da22:	4b40      	ldr	r3, [pc, #256]	; (800db24 <CDC_Receive_FS+0x468>)
 800da24:	2200      	movs	r2, #0
 800da26:	601a      	str	r2, [r3, #0]
			/*
			 TIM8->CNT = 65535;
			 A_PLS_CNT = 65535;
			 B_PLS_CNT = 65535;
			 */
			run_f = 1;
 800da28:	4b3f      	ldr	r3, [pc, #252]	; (800db28 <CDC_Receive_FS+0x46c>)
 800da2a:	2201      	movs	r2, #1
 800da2c:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 800da2e:	2116      	movs	r1, #22
 800da30:	483e      	ldr	r0, [pc, #248]	; (800db2c <CDC_Receive_FS+0x470>)
 800da32:	f000 f88b 	bl	800db4c <CDC_Transmit_FS>
 800da36:	e05f      	b.n	800daf8 <CDC_Receive_FS+0x43c>
		}
		// Stop
		else if (strncmp((const char*) Buf, "t", 1) == 0
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	781a      	ldrb	r2, [r3, #0]
 800da3c:	4b3c      	ldr	r3, [pc, #240]	; (800db30 <CDC_Receive_FS+0x474>)
 800da3e:	781b      	ldrb	r3, [r3, #0]
 800da40:	1ad3      	subs	r3, r2, r3
 800da42:	2b00      	cmp	r3, #0
 800da44:	d006      	beq.n	800da54 <CDC_Receive_FS+0x398>
				|| strncmp((const char*) Buf, "T", 1) == 0)
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	781a      	ldrb	r2, [r3, #0]
 800da4a:	4b3a      	ldr	r3, [pc, #232]	; (800db34 <CDC_Receive_FS+0x478>)
 800da4c:	781b      	ldrb	r3, [r3, #0]
 800da4e:	1ad3      	subs	r3, r2, r3
 800da50:	2b00      	cmp	r3, #0
 800da52:	d107      	bne.n	800da64 <CDC_Receive_FS+0x3a8>
		{
			run_f = 0;
 800da54:	4b34      	ldr	r3, [pc, #208]	; (800db28 <CDC_Receive_FS+0x46c>)
 800da56:	2200      	movs	r2, #0
 800da58:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 800da5a:	210a      	movs	r1, #10
 800da5c:	4836      	ldr	r0, [pc, #216]	; (800db38 <CDC_Receive_FS+0x47c>)
 800da5e:	f000 f875 	bl	800db4c <CDC_Transmit_FS>
 800da62:	e049      	b.n	800daf8 <CDC_Receive_FS+0x43c>
		}
		else
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800da64:	4835      	ldr	r0, [pc, #212]	; (800db3c <CDC_Receive_FS+0x480>)
 800da66:	f7f2 fbaf 	bl	80001c8 <strlen>
 800da6a:	4603      	mov	r3, r0
 800da6c:	b29b      	uxth	r3, r3
 800da6e:	4619      	mov	r1, r3
 800da70:	4832      	ldr	r0, [pc, #200]	; (800db3c <CDC_Receive_FS+0x480>)
 800da72:	f000 f86b 	bl	800db4c <CDC_Transmit_FS>
 800da76:	e03f      	b.n	800daf8 <CDC_Receive_FS+0x43c>

	}

	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 800da78:	2300      	movs	r3, #0
 800da7a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800da7c:	e037      	b.n	800daee <CDC_Receive_FS+0x432>
		{
			*bufptr = Buf[i];
 800da7e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800da80:	687a      	ldr	r2, [r7, #4]
 800da82:	441a      	add	r2, r3
 800da84:	4b2e      	ldr	r3, [pc, #184]	; (800db40 <CDC_Receive_FS+0x484>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	7812      	ldrb	r2, [r2, #0]
 800da8a:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 800da8c:	4b2c      	ldr	r3, [pc, #176]	; (800db40 <CDC_Receive_FS+0x484>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	2101      	movs	r1, #1
 800da92:	4618      	mov	r0, r3
 800da94:	f000 f85a 	bl	800db4c <CDC_Transmit_FS>
			bufptr++;
 800da98:	4b29      	ldr	r3, [pc, #164]	; (800db40 <CDC_Receive_FS+0x484>)
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	3301      	adds	r3, #1
 800da9e:	4a28      	ldr	r2, [pc, #160]	; (800db40 <CDC_Receive_FS+0x484>)
 800daa0:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 800daa2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800daa4:	687a      	ldr	r2, [r7, #4]
 800daa6:	4413      	add	r3, r2
 800daa8:	781b      	ldrb	r3, [r3, #0]
 800daaa:	2b0d      	cmp	r3, #13
 800daac:	d005      	beq.n	800daba <CDC_Receive_FS+0x3fe>
 800daae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	4413      	add	r3, r2
 800dab4:	781b      	ldrb	r3, [r3, #0]
 800dab6:	2b0a      	cmp	r3, #10
 800dab8:	d106      	bne.n	800dac8 <CDC_Receive_FS+0x40c>
			{
				enterkey_f = 1;
 800daba:	4b22      	ldr	r3, [pc, #136]	; (800db44 <CDC_Receive_FS+0x488>)
 800dabc:	2201      	movs	r2, #1
 800dabe:	701a      	strb	r2, [r3, #0]
				bufptr = (char*) usb_rx_buf;
 800dac0:	4b1f      	ldr	r3, [pc, #124]	; (800db40 <CDC_Receive_FS+0x484>)
 800dac2:	4a21      	ldr	r2, [pc, #132]	; (800db48 <CDC_Receive_FS+0x48c>)
 800dac4:	601a      	str	r2, [r3, #0]
 800dac6:	e00f      	b.n	800dae8 <CDC_Receive_FS+0x42c>
			}
			else if (Buf[i] == '\b')
 800dac8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800daca:	687a      	ldr	r2, [r7, #4]
 800dacc:	4413      	add	r3, r2
 800dace:	781b      	ldrb	r3, [r3, #0]
 800dad0:	2b08      	cmp	r3, #8
 800dad2:	d109      	bne.n	800dae8 <CDC_Receive_FS+0x42c>
			{
				if (bufptr != (char*) usb_rx_buf)
 800dad4:	4b1a      	ldr	r3, [pc, #104]	; (800db40 <CDC_Receive_FS+0x484>)
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	4a1b      	ldr	r2, [pc, #108]	; (800db48 <CDC_Receive_FS+0x48c>)
 800dada:	4293      	cmp	r3, r2
 800dadc:	d004      	beq.n	800dae8 <CDC_Receive_FS+0x42c>
				{
					bufptr--;
 800dade:	4b18      	ldr	r3, [pc, #96]	; (800db40 <CDC_Receive_FS+0x484>)
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	3b01      	subs	r3, #1
 800dae4:	4a16      	ldr	r2, [pc, #88]	; (800db40 <CDC_Receive_FS+0x484>)
 800dae6:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 800dae8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800daea:	3301      	adds	r3, #1
 800daec:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800daee:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	429a      	cmp	r2, r3
 800daf6:	d3c2      	bcc.n	800da7e <CDC_Receive_FS+0x3c2>
				}
			}
		}
	}
	return (USBD_OK);
 800daf8:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 800dafa:	4618      	mov	r0, r3
 800dafc:	3734      	adds	r7, #52	; 0x34
 800dafe:	46bd      	mov	sp, r7
 800db00:	bd90      	pop	{r4, r7, pc}
 800db02:	bf00      	nop
 800db04:	080113ec 	.word	0x080113ec
 800db08:	080113f0 	.word	0x080113f0
 800db0c:	40021800 	.word	0x40021800
 800db10:	40021000 	.word	0x40021000
 800db14:	080113f4 	.word	0x080113f4
 800db18:	080113f8 	.word	0x080113f8
 800db1c:	40010400 	.word	0x40010400
 800db20:	2000045c 	.word	0x2000045c
 800db24:	20000460 	.word	0x20000460
 800db28:	20000458 	.word	0x20000458
 800db2c:	080113fc 	.word	0x080113fc
 800db30:	08011414 	.word	0x08011414
 800db34:	08011418 	.word	0x08011418
 800db38:	0801141c 	.word	0x0801141c
 800db3c:	20000120 	.word	0x20000120
 800db40:	200016ac 	.word	0x200016ac
 800db44:	20000469 	.word	0x20000469
 800db48:	20001908 	.word	0x20001908

0800db4c <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b084      	sub	sp, #16
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
 800db54:	460b      	mov	r3, r1
 800db56:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 800db58:	2300      	movs	r3, #0
 800db5a:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800db5c:	4b0d      	ldr	r3, [pc, #52]	; (800db94 <CDC_Transmit_FS+0x48>)
 800db5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db62:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d001      	beq.n	800db72 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 800db6e:	2301      	movs	r3, #1
 800db70:	e00b      	b.n	800db8a <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800db72:	887b      	ldrh	r3, [r7, #2]
 800db74:	461a      	mov	r2, r3
 800db76:	6879      	ldr	r1, [r7, #4]
 800db78:	4806      	ldr	r0, [pc, #24]	; (800db94 <CDC_Transmit_FS+0x48>)
 800db7a:	f7fe fa41 	bl	800c000 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800db7e:	4805      	ldr	r0, [pc, #20]	; (800db94 <CDC_Transmit_FS+0x48>)
 800db80:	f7fe fa6a 	bl	800c058 <USBD_CDC_TransmitPacket>
 800db84:	4603      	mov	r3, r0
 800db86:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 800db88:	7bfb      	ldrb	r3, [r7, #15]
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	3710      	adds	r7, #16
 800db8e:	46bd      	mov	sp, r7
 800db90:	bd80      	pop	{r7, pc}
 800db92:	bf00      	nop
 800db94:	200013e8 	.word	0x200013e8

0800db98 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db98:	b480      	push	{r7}
 800db9a:	b083      	sub	sp, #12
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	4603      	mov	r3, r0
 800dba0:	6039      	str	r1, [r7, #0]
 800dba2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	2212      	movs	r2, #18
 800dba8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800dbaa:	4b03      	ldr	r3, [pc, #12]	; (800dbb8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	370c      	adds	r7, #12
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	bc80      	pop	{r7}
 800dbb4:	4770      	bx	lr
 800dbb6:	bf00      	nop
 800dbb8:	20000238 	.word	0x20000238

0800dbbc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b083      	sub	sp, #12
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	6039      	str	r1, [r7, #0]
 800dbc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	2204      	movs	r2, #4
 800dbcc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dbce:	4b03      	ldr	r3, [pc, #12]	; (800dbdc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	370c      	adds	r7, #12
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bc80      	pop	{r7}
 800dbd8:	4770      	bx	lr
 800dbda:	bf00      	nop
 800dbdc:	2000024c 	.word	0x2000024c

0800dbe0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b082      	sub	sp, #8
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	6039      	str	r1, [r7, #0]
 800dbea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dbec:	79fb      	ldrb	r3, [r7, #7]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d105      	bne.n	800dbfe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbf2:	683a      	ldr	r2, [r7, #0]
 800dbf4:	4907      	ldr	r1, [pc, #28]	; (800dc14 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbf6:	4808      	ldr	r0, [pc, #32]	; (800dc18 <USBD_FS_ProductStrDescriptor+0x38>)
 800dbf8:	f7ff fa7c 	bl	800d0f4 <USBD_GetString>
 800dbfc:	e004      	b.n	800dc08 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbfe:	683a      	ldr	r2, [r7, #0]
 800dc00:	4904      	ldr	r1, [pc, #16]	; (800dc14 <USBD_FS_ProductStrDescriptor+0x34>)
 800dc02:	4805      	ldr	r0, [pc, #20]	; (800dc18 <USBD_FS_ProductStrDescriptor+0x38>)
 800dc04:	f7ff fa76 	bl	800d0f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc08:	4b02      	ldr	r3, [pc, #8]	; (800dc14 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	3708      	adds	r7, #8
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bd80      	pop	{r7, pc}
 800dc12:	bf00      	nop
 800dc14:	200019d0 	.word	0x200019d0
 800dc18:	08011428 	.word	0x08011428

0800dc1c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b082      	sub	sp, #8
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	4603      	mov	r3, r0
 800dc24:	6039      	str	r1, [r7, #0]
 800dc26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dc28:	683a      	ldr	r2, [r7, #0]
 800dc2a:	4904      	ldr	r1, [pc, #16]	; (800dc3c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dc2c:	4804      	ldr	r0, [pc, #16]	; (800dc40 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dc2e:	f7ff fa61 	bl	800d0f4 <USBD_GetString>
  return USBD_StrDesc;
 800dc32:	4b02      	ldr	r3, [pc, #8]	; (800dc3c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3708      	adds	r7, #8
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	200019d0 	.word	0x200019d0
 800dc40:	08011434 	.word	0x08011434

0800dc44 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b082      	sub	sp, #8
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	6039      	str	r1, [r7, #0]
 800dc4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	221a      	movs	r2, #26
 800dc54:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc56:	f000 f843 	bl	800dce0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dc5a:	4b02      	ldr	r3, [pc, #8]	; (800dc64 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	3708      	adds	r7, #8
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}
 800dc64:	20000250 	.word	0x20000250

0800dc68 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b082      	sub	sp, #8
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	4603      	mov	r3, r0
 800dc70:	6039      	str	r1, [r7, #0]
 800dc72:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dc74:	79fb      	ldrb	r3, [r7, #7]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d105      	bne.n	800dc86 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc7a:	683a      	ldr	r2, [r7, #0]
 800dc7c:	4907      	ldr	r1, [pc, #28]	; (800dc9c <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc7e:	4808      	ldr	r0, [pc, #32]	; (800dca0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc80:	f7ff fa38 	bl	800d0f4 <USBD_GetString>
 800dc84:	e004      	b.n	800dc90 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc86:	683a      	ldr	r2, [r7, #0]
 800dc88:	4904      	ldr	r1, [pc, #16]	; (800dc9c <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc8a:	4805      	ldr	r0, [pc, #20]	; (800dca0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc8c:	f7ff fa32 	bl	800d0f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc90:	4b02      	ldr	r3, [pc, #8]	; (800dc9c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dc92:	4618      	mov	r0, r3
 800dc94:	3708      	adds	r7, #8
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}
 800dc9a:	bf00      	nop
 800dc9c:	200019d0 	.word	0x200019d0
 800dca0:	08011440 	.word	0x08011440

0800dca4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b082      	sub	sp, #8
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	4603      	mov	r3, r0
 800dcac:	6039      	str	r1, [r7, #0]
 800dcae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dcb0:	79fb      	ldrb	r3, [r7, #7]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d105      	bne.n	800dcc2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dcb6:	683a      	ldr	r2, [r7, #0]
 800dcb8:	4907      	ldr	r1, [pc, #28]	; (800dcd8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dcba:	4808      	ldr	r0, [pc, #32]	; (800dcdc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dcbc:	f7ff fa1a 	bl	800d0f4 <USBD_GetString>
 800dcc0:	e004      	b.n	800dccc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dcc2:	683a      	ldr	r2, [r7, #0]
 800dcc4:	4904      	ldr	r1, [pc, #16]	; (800dcd8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dcc6:	4805      	ldr	r0, [pc, #20]	; (800dcdc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dcc8:	f7ff fa14 	bl	800d0f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dccc:	4b02      	ldr	r3, [pc, #8]	; (800dcd8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	3708      	adds	r7, #8
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}
 800dcd6:	bf00      	nop
 800dcd8:	200019d0 	.word	0x200019d0
 800dcdc:	0801144c 	.word	0x0801144c

0800dce0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b084      	sub	sp, #16
 800dce4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dce6:	4b0f      	ldr	r3, [pc, #60]	; (800dd24 <Get_SerialNum+0x44>)
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dcec:	4b0e      	ldr	r3, [pc, #56]	; (800dd28 <Get_SerialNum+0x48>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dcf2:	4b0e      	ldr	r3, [pc, #56]	; (800dd2c <Get_SerialNum+0x4c>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dcf8:	68fa      	ldr	r2, [r7, #12]
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	4413      	add	r3, r2
 800dcfe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d009      	beq.n	800dd1a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dd06:	2208      	movs	r2, #8
 800dd08:	4909      	ldr	r1, [pc, #36]	; (800dd30 <Get_SerialNum+0x50>)
 800dd0a:	68f8      	ldr	r0, [r7, #12]
 800dd0c:	f000 f814 	bl	800dd38 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dd10:	2204      	movs	r2, #4
 800dd12:	4908      	ldr	r1, [pc, #32]	; (800dd34 <Get_SerialNum+0x54>)
 800dd14:	68b8      	ldr	r0, [r7, #8]
 800dd16:	f000 f80f 	bl	800dd38 <IntToUnicode>
  }
}
 800dd1a:	bf00      	nop
 800dd1c:	3710      	adds	r7, #16
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}
 800dd22:	bf00      	nop
 800dd24:	1fff7a10 	.word	0x1fff7a10
 800dd28:	1fff7a14 	.word	0x1fff7a14
 800dd2c:	1fff7a18 	.word	0x1fff7a18
 800dd30:	20000252 	.word	0x20000252
 800dd34:	20000262 	.word	0x20000262

0800dd38 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b087      	sub	sp, #28
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	60f8      	str	r0, [r7, #12]
 800dd40:	60b9      	str	r1, [r7, #8]
 800dd42:	4613      	mov	r3, r2
 800dd44:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dd46:	2300      	movs	r3, #0
 800dd48:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	75fb      	strb	r3, [r7, #23]
 800dd4e:	e027      	b.n	800dda0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	0f1b      	lsrs	r3, r3, #28
 800dd54:	2b09      	cmp	r3, #9
 800dd56:	d80b      	bhi.n	800dd70 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	0f1b      	lsrs	r3, r3, #28
 800dd5c:	b2da      	uxtb	r2, r3
 800dd5e:	7dfb      	ldrb	r3, [r7, #23]
 800dd60:	005b      	lsls	r3, r3, #1
 800dd62:	4619      	mov	r1, r3
 800dd64:	68bb      	ldr	r3, [r7, #8]
 800dd66:	440b      	add	r3, r1
 800dd68:	3230      	adds	r2, #48	; 0x30
 800dd6a:	b2d2      	uxtb	r2, r2
 800dd6c:	701a      	strb	r2, [r3, #0]
 800dd6e:	e00a      	b.n	800dd86 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	0f1b      	lsrs	r3, r3, #28
 800dd74:	b2da      	uxtb	r2, r3
 800dd76:	7dfb      	ldrb	r3, [r7, #23]
 800dd78:	005b      	lsls	r3, r3, #1
 800dd7a:	4619      	mov	r1, r3
 800dd7c:	68bb      	ldr	r3, [r7, #8]
 800dd7e:	440b      	add	r3, r1
 800dd80:	3237      	adds	r2, #55	; 0x37
 800dd82:	b2d2      	uxtb	r2, r2
 800dd84:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	011b      	lsls	r3, r3, #4
 800dd8a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd8c:	7dfb      	ldrb	r3, [r7, #23]
 800dd8e:	005b      	lsls	r3, r3, #1
 800dd90:	3301      	adds	r3, #1
 800dd92:	68ba      	ldr	r2, [r7, #8]
 800dd94:	4413      	add	r3, r2
 800dd96:	2200      	movs	r2, #0
 800dd98:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd9a:	7dfb      	ldrb	r3, [r7, #23]
 800dd9c:	3301      	adds	r3, #1
 800dd9e:	75fb      	strb	r3, [r7, #23]
 800dda0:	7dfa      	ldrb	r2, [r7, #23]
 800dda2:	79fb      	ldrb	r3, [r7, #7]
 800dda4:	429a      	cmp	r2, r3
 800dda6:	d3d3      	bcc.n	800dd50 <IntToUnicode+0x18>
  }
}
 800dda8:	bf00      	nop
 800ddaa:	bf00      	nop
 800ddac:	371c      	adds	r7, #28
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bc80      	pop	{r7}
 800ddb2:	4770      	bx	lr

0800ddb4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b08a      	sub	sp, #40	; 0x28
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ddbc:	f107 0314 	add.w	r3, r7, #20
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	601a      	str	r2, [r3, #0]
 800ddc4:	605a      	str	r2, [r3, #4]
 800ddc6:	609a      	str	r2, [r3, #8]
 800ddc8:	60da      	str	r2, [r3, #12]
 800ddca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ddd4:	d147      	bne.n	800de66 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	613b      	str	r3, [r7, #16]
 800ddda:	4b25      	ldr	r3, [pc, #148]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800dddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddde:	4a24      	ldr	r2, [pc, #144]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800dde0:	f043 0301 	orr.w	r3, r3, #1
 800dde4:	6313      	str	r3, [r2, #48]	; 0x30
 800dde6:	4b22      	ldr	r3, [pc, #136]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800dde8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddea:	f003 0301 	and.w	r3, r3, #1
 800ddee:	613b      	str	r3, [r7, #16]
 800ddf0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800ddf2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800ddf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ddf8:	2302      	movs	r3, #2
 800ddfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800de00:	2303      	movs	r3, #3
 800de02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800de04:	230a      	movs	r3, #10
 800de06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800de08:	f107 0314 	add.w	r3, r7, #20
 800de0c:	4619      	mov	r1, r3
 800de0e:	4819      	ldr	r0, [pc, #100]	; (800de74 <HAL_PCD_MspInit+0xc0>)
 800de10:	f7f7 f92c 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800de14:	f44f 7300 	mov.w	r3, #512	; 0x200
 800de18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800de1a:	2300      	movs	r3, #0
 800de1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de1e:	2300      	movs	r3, #0
 800de20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800de22:	f107 0314 	add.w	r3, r7, #20
 800de26:	4619      	mov	r1, r3
 800de28:	4812      	ldr	r0, [pc, #72]	; (800de74 <HAL_PCD_MspInit+0xc0>)
 800de2a:	f7f7 f91f 	bl	800506c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800de2e:	4b10      	ldr	r3, [pc, #64]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800de30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de32:	4a0f      	ldr	r2, [pc, #60]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800de34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de38:	6353      	str	r3, [r2, #52]	; 0x34
 800de3a:	2300      	movs	r3, #0
 800de3c:	60fb      	str	r3, [r7, #12]
 800de3e:	4b0c      	ldr	r3, [pc, #48]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800de40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de42:	4a0b      	ldr	r2, [pc, #44]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800de44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800de48:	6453      	str	r3, [r2, #68]	; 0x44
 800de4a:	4b09      	ldr	r3, [pc, #36]	; (800de70 <HAL_PCD_MspInit+0xbc>)
 800de4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de52:	60fb      	str	r3, [r7, #12]
 800de54:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800de56:	2200      	movs	r2, #0
 800de58:	2101      	movs	r1, #1
 800de5a:	2043      	movs	r0, #67	; 0x43
 800de5c:	f7f6 f90f 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800de60:	2043      	movs	r0, #67	; 0x43
 800de62:	f7f6 f928 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800de66:	bf00      	nop
 800de68:	3728      	adds	r7, #40	; 0x28
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}
 800de6e:	bf00      	nop
 800de70:	40023800 	.word	0x40023800
 800de74:	40020000 	.word	0x40020000

0800de78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b082      	sub	sp, #8
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800de8c:	4619      	mov	r1, r3
 800de8e:	4610      	mov	r0, r2
 800de90:	f7fe f9c7 	bl	800c222 <USBD_LL_SetupStage>
}
 800de94:	bf00      	nop
 800de96:	3708      	adds	r7, #8
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd80      	pop	{r7, pc}

0800de9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b082      	sub	sp, #8
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	460b      	mov	r3, r1
 800dea6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800deae:	78fa      	ldrb	r2, [r7, #3]
 800deb0:	6879      	ldr	r1, [r7, #4]
 800deb2:	4613      	mov	r3, r2
 800deb4:	00db      	lsls	r3, r3, #3
 800deb6:	1a9b      	subs	r3, r3, r2
 800deb8:	009b      	lsls	r3, r3, #2
 800deba:	440b      	add	r3, r1
 800debc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800dec0:	681a      	ldr	r2, [r3, #0]
 800dec2:	78fb      	ldrb	r3, [r7, #3]
 800dec4:	4619      	mov	r1, r3
 800dec6:	f7fe f9f9 	bl	800c2bc <USBD_LL_DataOutStage>
}
 800deca:	bf00      	nop
 800decc:	3708      	adds	r7, #8
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}

0800ded2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ded2:	b580      	push	{r7, lr}
 800ded4:	b082      	sub	sp, #8
 800ded6:	af00      	add	r7, sp, #0
 800ded8:	6078      	str	r0, [r7, #4]
 800deda:	460b      	mov	r3, r1
 800dedc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800dee4:	78fa      	ldrb	r2, [r7, #3]
 800dee6:	6879      	ldr	r1, [r7, #4]
 800dee8:	4613      	mov	r3, r2
 800deea:	00db      	lsls	r3, r3, #3
 800deec:	1a9b      	subs	r3, r3, r2
 800deee:	009b      	lsls	r3, r3, #2
 800def0:	440b      	add	r3, r1
 800def2:	3348      	adds	r3, #72	; 0x48
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	78fb      	ldrb	r3, [r7, #3]
 800def8:	4619      	mov	r1, r3
 800defa:	f7fe fa50 	bl	800c39e <USBD_LL_DataInStage>
}
 800defe:	bf00      	nop
 800df00:	3708      	adds	r7, #8
 800df02:	46bd      	mov	sp, r7
 800df04:	bd80      	pop	{r7, pc}

0800df06 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df06:	b580      	push	{r7, lr}
 800df08:	b082      	sub	sp, #8
 800df0a:	af00      	add	r7, sp, #0
 800df0c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df14:	4618      	mov	r0, r3
 800df16:	f7fe fb60 	bl	800c5da <USBD_LL_SOF>
}
 800df1a:	bf00      	nop
 800df1c:	3708      	adds	r7, #8
 800df1e:	46bd      	mov	sp, r7
 800df20:	bd80      	pop	{r7, pc}

0800df22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df22:	b580      	push	{r7, lr}
 800df24:	b084      	sub	sp, #16
 800df26:	af00      	add	r7, sp, #0
 800df28:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800df2a:	2301      	movs	r3, #1
 800df2c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	68db      	ldr	r3, [r3, #12]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d102      	bne.n	800df3c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800df36:	2300      	movs	r3, #0
 800df38:	73fb      	strb	r3, [r7, #15]
 800df3a:	e008      	b.n	800df4e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	68db      	ldr	r3, [r3, #12]
 800df40:	2b02      	cmp	r3, #2
 800df42:	d102      	bne.n	800df4a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800df44:	2301      	movs	r3, #1
 800df46:	73fb      	strb	r3, [r7, #15]
 800df48:	e001      	b.n	800df4e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800df4a:	f7f3 fdcd 	bl	8001ae8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df54:	7bfa      	ldrb	r2, [r7, #15]
 800df56:	4611      	mov	r1, r2
 800df58:	4618      	mov	r0, r3
 800df5a:	f7fe fb06 	bl	800c56a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df64:	4618      	mov	r0, r3
 800df66:	f7fe fabf 	bl	800c4e8 <USBD_LL_Reset>
}
 800df6a:	bf00      	nop
 800df6c:	3710      	adds	r7, #16
 800df6e:	46bd      	mov	sp, r7
 800df70:	bd80      	pop	{r7, pc}
	...

0800df74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b082      	sub	sp, #8
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df82:	4618      	mov	r0, r3
 800df84:	f7fe fb00 	bl	800c588 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	687a      	ldr	r2, [r7, #4]
 800df94:	6812      	ldr	r2, [r2, #0]
 800df96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800df9a:	f043 0301 	orr.w	r3, r3, #1
 800df9e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6a1b      	ldr	r3, [r3, #32]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d005      	beq.n	800dfb4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dfa8:	4b04      	ldr	r3, [pc, #16]	; (800dfbc <HAL_PCD_SuspendCallback+0x48>)
 800dfaa:	691b      	ldr	r3, [r3, #16]
 800dfac:	4a03      	ldr	r2, [pc, #12]	; (800dfbc <HAL_PCD_SuspendCallback+0x48>)
 800dfae:	f043 0306 	orr.w	r3, r3, #6
 800dfb2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800dfb4:	bf00      	nop
 800dfb6:	3708      	adds	r7, #8
 800dfb8:	46bd      	mov	sp, r7
 800dfba:	bd80      	pop	{r7, pc}
 800dfbc:	e000ed00 	.word	0xe000ed00

0800dfc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b082      	sub	sp, #8
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800dfce:	4618      	mov	r0, r3
 800dfd0:	f7fe faee 	bl	800c5b0 <USBD_LL_Resume>
}
 800dfd4:	bf00      	nop
 800dfd6:	3708      	adds	r7, #8
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b082      	sub	sp, #8
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	460b      	mov	r3, r1
 800dfe6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800dfee:	78fa      	ldrb	r2, [r7, #3]
 800dff0:	4611      	mov	r1, r2
 800dff2:	4618      	mov	r0, r3
 800dff4:	f7fe fb17 	bl	800c626 <USBD_LL_IsoOUTIncomplete>
}
 800dff8:	bf00      	nop
 800dffa:	3708      	adds	r7, #8
 800dffc:	46bd      	mov	sp, r7
 800dffe:	bd80      	pop	{r7, pc}

0800e000 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b082      	sub	sp, #8
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
 800e008:	460b      	mov	r3, r1
 800e00a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e012:	78fa      	ldrb	r2, [r7, #3]
 800e014:	4611      	mov	r1, r2
 800e016:	4618      	mov	r0, r3
 800e018:	f7fe faf9 	bl	800c60e <USBD_LL_IsoINIncomplete>
}
 800e01c:	bf00      	nop
 800e01e:	3708      	adds	r7, #8
 800e020:	46bd      	mov	sp, r7
 800e022:	bd80      	pop	{r7, pc}

0800e024 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e024:	b580      	push	{r7, lr}
 800e026:	b082      	sub	sp, #8
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e032:	4618      	mov	r0, r3
 800e034:	f7fe fb03 	bl	800c63e <USBD_LL_DevConnected>
}
 800e038:	bf00      	nop
 800e03a:	3708      	adds	r7, #8
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bd80      	pop	{r7, pc}

0800e040 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b082      	sub	sp, #8
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e04e:	4618      	mov	r0, r3
 800e050:	f7fe faff 	bl	800c652 <USBD_LL_DevDisconnected>
}
 800e054:	bf00      	nop
 800e056:	3708      	adds	r7, #8
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}

0800e05c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b082      	sub	sp, #8
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	781b      	ldrb	r3, [r3, #0]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d139      	bne.n	800e0e0 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e06c:	4a1f      	ldr	r2, [pc, #124]	; (800e0ec <USBD_LL_Init+0x90>)
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	4a1d      	ldr	r2, [pc, #116]	; (800e0ec <USBD_LL_Init+0x90>)
 800e078:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e07c:	4b1b      	ldr	r3, [pc, #108]	; (800e0ec <USBD_LL_Init+0x90>)
 800e07e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e082:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e084:	4b19      	ldr	r3, [pc, #100]	; (800e0ec <USBD_LL_Init+0x90>)
 800e086:	2204      	movs	r2, #4
 800e088:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e08a:	4b18      	ldr	r3, [pc, #96]	; (800e0ec <USBD_LL_Init+0x90>)
 800e08c:	2202      	movs	r2, #2
 800e08e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e090:	4b16      	ldr	r3, [pc, #88]	; (800e0ec <USBD_LL_Init+0x90>)
 800e092:	2200      	movs	r2, #0
 800e094:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e096:	4b15      	ldr	r3, [pc, #84]	; (800e0ec <USBD_LL_Init+0x90>)
 800e098:	2202      	movs	r2, #2
 800e09a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800e09c:	4b13      	ldr	r3, [pc, #76]	; (800e0ec <USBD_LL_Init+0x90>)
 800e09e:	2201      	movs	r2, #1
 800e0a0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e0a2:	4b12      	ldr	r3, [pc, #72]	; (800e0ec <USBD_LL_Init+0x90>)
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e0a8:	4b10      	ldr	r3, [pc, #64]	; (800e0ec <USBD_LL_Init+0x90>)
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e0ae:	4b0f      	ldr	r3, [pc, #60]	; (800e0ec <USBD_LL_Init+0x90>)
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e0b4:	480d      	ldr	r0, [pc, #52]	; (800e0ec <USBD_LL_Init+0x90>)
 800e0b6:	f7f7 f9d7 	bl	8005468 <HAL_PCD_Init>
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d001      	beq.n	800e0c4 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800e0c0:	f7f3 fd12 	bl	8001ae8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e0c4:	2180      	movs	r1, #128	; 0x80
 800e0c6:	4809      	ldr	r0, [pc, #36]	; (800e0ec <USBD_LL_Init+0x90>)
 800e0c8:	f7f8 fb14 	bl	80066f4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e0cc:	2240      	movs	r2, #64	; 0x40
 800e0ce:	2100      	movs	r1, #0
 800e0d0:	4806      	ldr	r0, [pc, #24]	; (800e0ec <USBD_LL_Init+0x90>)
 800e0d2:	f7f8 fac9 	bl	8006668 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e0d6:	2280      	movs	r2, #128	; 0x80
 800e0d8:	2101      	movs	r1, #1
 800e0da:	4804      	ldr	r0, [pc, #16]	; (800e0ec <USBD_LL_Init+0x90>)
 800e0dc:	f7f8 fac4 	bl	8006668 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e0e0:	2300      	movs	r3, #0
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	3708      	adds	r7, #8
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	bd80      	pop	{r7, pc}
 800e0ea:	bf00      	nop
 800e0ec:	20001bd0 	.word	0x20001bd0

0800e0f0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b084      	sub	sp, #16
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e106:	4618      	mov	r0, r3
 800e108:	f7f7 facb 	bl	80056a2 <HAL_PCD_Start>
 800e10c:	4603      	mov	r3, r0
 800e10e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e110:	7bfb      	ldrb	r3, [r7, #15]
 800e112:	4618      	mov	r0, r3
 800e114:	f000 f92e 	bl	800e374 <USBD_Get_USB_Status>
 800e118:	4603      	mov	r3, r0
 800e11a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e11c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e11e:	4618      	mov	r0, r3
 800e120:	3710      	adds	r7, #16
 800e122:	46bd      	mov	sp, r7
 800e124:	bd80      	pop	{r7, pc}

0800e126 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e126:	b580      	push	{r7, lr}
 800e128:	b084      	sub	sp, #16
 800e12a:	af00      	add	r7, sp, #0
 800e12c:	6078      	str	r0, [r7, #4]
 800e12e:	4608      	mov	r0, r1
 800e130:	4611      	mov	r1, r2
 800e132:	461a      	mov	r2, r3
 800e134:	4603      	mov	r3, r0
 800e136:	70fb      	strb	r3, [r7, #3]
 800e138:	460b      	mov	r3, r1
 800e13a:	70bb      	strb	r3, [r7, #2]
 800e13c:	4613      	mov	r3, r2
 800e13e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e140:	2300      	movs	r3, #0
 800e142:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e144:	2300      	movs	r3, #0
 800e146:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e14e:	78bb      	ldrb	r3, [r7, #2]
 800e150:	883a      	ldrh	r2, [r7, #0]
 800e152:	78f9      	ldrb	r1, [r7, #3]
 800e154:	f7f7 fe90 	bl	8005e78 <HAL_PCD_EP_Open>
 800e158:	4603      	mov	r3, r0
 800e15a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e15c:	7bfb      	ldrb	r3, [r7, #15]
 800e15e:	4618      	mov	r0, r3
 800e160:	f000 f908 	bl	800e374 <USBD_Get_USB_Status>
 800e164:	4603      	mov	r3, r0
 800e166:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e168:	7bbb      	ldrb	r3, [r7, #14]
}
 800e16a:	4618      	mov	r0, r3
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}

0800e172 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e172:	b580      	push	{r7, lr}
 800e174:	b084      	sub	sp, #16
 800e176:	af00      	add	r7, sp, #0
 800e178:	6078      	str	r0, [r7, #4]
 800e17a:	460b      	mov	r3, r1
 800e17c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e17e:	2300      	movs	r3, #0
 800e180:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e182:	2300      	movs	r3, #0
 800e184:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e18c:	78fa      	ldrb	r2, [r7, #3]
 800e18e:	4611      	mov	r1, r2
 800e190:	4618      	mov	r0, r3
 800e192:	f7f7 fed9 	bl	8005f48 <HAL_PCD_EP_Close>
 800e196:	4603      	mov	r3, r0
 800e198:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e19a:	7bfb      	ldrb	r3, [r7, #15]
 800e19c:	4618      	mov	r0, r3
 800e19e:	f000 f8e9 	bl	800e374 <USBD_Get_USB_Status>
 800e1a2:	4603      	mov	r3, r0
 800e1a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	3710      	adds	r7, #16
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}

0800e1b0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
 800e1b8:	460b      	mov	r3, r1
 800e1ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1bc:	2300      	movs	r3, #0
 800e1be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e1ca:	78fa      	ldrb	r2, [r7, #3]
 800e1cc:	4611      	mov	r1, r2
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f7f7 ffb0 	bl	8006134 <HAL_PCD_EP_SetStall>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1d8:	7bfb      	ldrb	r3, [r7, #15]
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f000 f8ca 	bl	800e374 <USBD_Get_USB_Status>
 800e1e0:	4603      	mov	r3, r0
 800e1e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	3710      	adds	r7, #16
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}

0800e1ee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1ee:	b580      	push	{r7, lr}
 800e1f0:	b084      	sub	sp, #16
 800e1f2:	af00      	add	r7, sp, #0
 800e1f4:	6078      	str	r0, [r7, #4]
 800e1f6:	460b      	mov	r3, r1
 800e1f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1fe:	2300      	movs	r3, #0
 800e200:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e208:	78fa      	ldrb	r2, [r7, #3]
 800e20a:	4611      	mov	r1, r2
 800e20c:	4618      	mov	r0, r3
 800e20e:	f7f7 fff5 	bl	80061fc <HAL_PCD_EP_ClrStall>
 800e212:	4603      	mov	r3, r0
 800e214:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e216:	7bfb      	ldrb	r3, [r7, #15]
 800e218:	4618      	mov	r0, r3
 800e21a:	f000 f8ab 	bl	800e374 <USBD_Get_USB_Status>
 800e21e:	4603      	mov	r3, r0
 800e220:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e222:	7bbb      	ldrb	r3, [r7, #14]
}
 800e224:	4618      	mov	r0, r3
 800e226:	3710      	adds	r7, #16
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}

0800e22c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e22c:	b480      	push	{r7}
 800e22e:	b085      	sub	sp, #20
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
 800e234:	460b      	mov	r3, r1
 800e236:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e23e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e240:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e244:	2b00      	cmp	r3, #0
 800e246:	da0b      	bge.n	800e260 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e248:	78fb      	ldrb	r3, [r7, #3]
 800e24a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e24e:	68f9      	ldr	r1, [r7, #12]
 800e250:	4613      	mov	r3, r2
 800e252:	00db      	lsls	r3, r3, #3
 800e254:	1a9b      	subs	r3, r3, r2
 800e256:	009b      	lsls	r3, r3, #2
 800e258:	440b      	add	r3, r1
 800e25a:	333e      	adds	r3, #62	; 0x3e
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	e00b      	b.n	800e278 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e260:	78fb      	ldrb	r3, [r7, #3]
 800e262:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e266:	68f9      	ldr	r1, [r7, #12]
 800e268:	4613      	mov	r3, r2
 800e26a:	00db      	lsls	r3, r3, #3
 800e26c:	1a9b      	subs	r3, r3, r2
 800e26e:	009b      	lsls	r3, r3, #2
 800e270:	440b      	add	r3, r1
 800e272:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e276:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e278:	4618      	mov	r0, r3
 800e27a:	3714      	adds	r7, #20
 800e27c:	46bd      	mov	sp, r7
 800e27e:	bc80      	pop	{r7}
 800e280:	4770      	bx	lr

0800e282 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e282:	b580      	push	{r7, lr}
 800e284:	b084      	sub	sp, #16
 800e286:	af00      	add	r7, sp, #0
 800e288:	6078      	str	r0, [r7, #4]
 800e28a:	460b      	mov	r3, r1
 800e28c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e28e:	2300      	movs	r3, #0
 800e290:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e292:	2300      	movs	r3, #0
 800e294:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e29c:	78fa      	ldrb	r2, [r7, #3]
 800e29e:	4611      	mov	r1, r2
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f7f7 fdc4 	bl	8005e2e <HAL_PCD_SetAddress>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2aa:	7bfb      	ldrb	r3, [r7, #15]
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	f000 f861 	bl	800e374 <USBD_Get_USB_Status>
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3710      	adds	r7, #16
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b086      	sub	sp, #24
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	60f8      	str	r0, [r7, #12]
 800e2c8:	607a      	str	r2, [r7, #4]
 800e2ca:	461a      	mov	r2, r3
 800e2cc:	460b      	mov	r3, r1
 800e2ce:	72fb      	strb	r3, [r7, #11]
 800e2d0:	4613      	mov	r3, r2
 800e2d2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e2e2:	893b      	ldrh	r3, [r7, #8]
 800e2e4:	7af9      	ldrb	r1, [r7, #11]
 800e2e6:	687a      	ldr	r2, [r7, #4]
 800e2e8:	f7f7 feda 	bl	80060a0 <HAL_PCD_EP_Transmit>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2f0:	7dfb      	ldrb	r3, [r7, #23]
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	f000 f83e 	bl	800e374 <USBD_Get_USB_Status>
 800e2f8:	4603      	mov	r3, r0
 800e2fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2fc:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2fe:	4618      	mov	r0, r3
 800e300:	3718      	adds	r7, #24
 800e302:	46bd      	mov	sp, r7
 800e304:	bd80      	pop	{r7, pc}

0800e306 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e306:	b580      	push	{r7, lr}
 800e308:	b086      	sub	sp, #24
 800e30a:	af00      	add	r7, sp, #0
 800e30c:	60f8      	str	r0, [r7, #12]
 800e30e:	607a      	str	r2, [r7, #4]
 800e310:	461a      	mov	r2, r3
 800e312:	460b      	mov	r3, r1
 800e314:	72fb      	strb	r3, [r7, #11]
 800e316:	4613      	mov	r3, r2
 800e318:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e31a:	2300      	movs	r3, #0
 800e31c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e31e:	2300      	movs	r3, #0
 800e320:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e328:	893b      	ldrh	r3, [r7, #8]
 800e32a:	7af9      	ldrb	r1, [r7, #11]
 800e32c:	687a      	ldr	r2, [r7, #4]
 800e32e:	f7f7 fe55 	bl	8005fdc <HAL_PCD_EP_Receive>
 800e332:	4603      	mov	r3, r0
 800e334:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e336:	7dfb      	ldrb	r3, [r7, #23]
 800e338:	4618      	mov	r0, r3
 800e33a:	f000 f81b 	bl	800e374 <USBD_Get_USB_Status>
 800e33e:	4603      	mov	r3, r0
 800e340:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e342:	7dbb      	ldrb	r3, [r7, #22]
}
 800e344:	4618      	mov	r0, r3
 800e346:	3718      	adds	r7, #24
 800e348:	46bd      	mov	sp, r7
 800e34a:	bd80      	pop	{r7, pc}

0800e34c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b082      	sub	sp, #8
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
 800e354:	460b      	mov	r3, r1
 800e356:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e35e:	78fa      	ldrb	r2, [r7, #3]
 800e360:	4611      	mov	r1, r2
 800e362:	4618      	mov	r0, r3
 800e364:	f7f7 fe85 	bl	8006072 <HAL_PCD_EP_GetRxCount>
 800e368:	4603      	mov	r3, r0
}
 800e36a:	4618      	mov	r0, r3
 800e36c:	3708      	adds	r7, #8
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}
	...

0800e374 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e374:	b480      	push	{r7}
 800e376:	b085      	sub	sp, #20
 800e378:	af00      	add	r7, sp, #0
 800e37a:	4603      	mov	r3, r0
 800e37c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e37e:	2300      	movs	r3, #0
 800e380:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e382:	79fb      	ldrb	r3, [r7, #7]
 800e384:	2b03      	cmp	r3, #3
 800e386:	d817      	bhi.n	800e3b8 <USBD_Get_USB_Status+0x44>
 800e388:	a201      	add	r2, pc, #4	; (adr r2, 800e390 <USBD_Get_USB_Status+0x1c>)
 800e38a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e38e:	bf00      	nop
 800e390:	0800e3a1 	.word	0x0800e3a1
 800e394:	0800e3a7 	.word	0x0800e3a7
 800e398:	0800e3ad 	.word	0x0800e3ad
 800e39c:	0800e3b3 	.word	0x0800e3b3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	73fb      	strb	r3, [r7, #15]
    break;
 800e3a4:	e00b      	b.n	800e3be <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e3a6:	2302      	movs	r3, #2
 800e3a8:	73fb      	strb	r3, [r7, #15]
    break;
 800e3aa:	e008      	b.n	800e3be <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	73fb      	strb	r3, [r7, #15]
    break;
 800e3b0:	e005      	b.n	800e3be <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e3b2:	2302      	movs	r3, #2
 800e3b4:	73fb      	strb	r3, [r7, #15]
    break;
 800e3b6:	e002      	b.n	800e3be <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e3b8:	2302      	movs	r3, #2
 800e3ba:	73fb      	strb	r3, [r7, #15]
    break;
 800e3bc:	bf00      	nop
  }
  return usb_status;
 800e3be:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	3714      	adds	r7, #20
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	bc80      	pop	{r7}
 800e3c8:	4770      	bx	lr
 800e3ca:	bf00      	nop

0800e3cc <atoi>:
 800e3cc:	220a      	movs	r2, #10
 800e3ce:	2100      	movs	r1, #0
 800e3d0:	f000 bdfe 	b.w	800efd0 <strtol>

0800e3d4 <__errno>:
 800e3d4:	4b01      	ldr	r3, [pc, #4]	; (800e3dc <__errno+0x8>)
 800e3d6:	6818      	ldr	r0, [r3, #0]
 800e3d8:	4770      	bx	lr
 800e3da:	bf00      	nop
 800e3dc:	2000026c 	.word	0x2000026c

0800e3e0 <__libc_init_array>:
 800e3e0:	b570      	push	{r4, r5, r6, lr}
 800e3e2:	2600      	movs	r6, #0
 800e3e4:	4d0c      	ldr	r5, [pc, #48]	; (800e418 <__libc_init_array+0x38>)
 800e3e6:	4c0d      	ldr	r4, [pc, #52]	; (800e41c <__libc_init_array+0x3c>)
 800e3e8:	1b64      	subs	r4, r4, r5
 800e3ea:	10a4      	asrs	r4, r4, #2
 800e3ec:	42a6      	cmp	r6, r4
 800e3ee:	d109      	bne.n	800e404 <__libc_init_array+0x24>
 800e3f0:	f002 ff52 	bl	8011298 <_init>
 800e3f4:	2600      	movs	r6, #0
 800e3f6:	4d0a      	ldr	r5, [pc, #40]	; (800e420 <__libc_init_array+0x40>)
 800e3f8:	4c0a      	ldr	r4, [pc, #40]	; (800e424 <__libc_init_array+0x44>)
 800e3fa:	1b64      	subs	r4, r4, r5
 800e3fc:	10a4      	asrs	r4, r4, #2
 800e3fe:	42a6      	cmp	r6, r4
 800e400:	d105      	bne.n	800e40e <__libc_init_array+0x2e>
 800e402:	bd70      	pop	{r4, r5, r6, pc}
 800e404:	f855 3b04 	ldr.w	r3, [r5], #4
 800e408:	4798      	blx	r3
 800e40a:	3601      	adds	r6, #1
 800e40c:	e7ee      	b.n	800e3ec <__libc_init_array+0xc>
 800e40e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e412:	4798      	blx	r3
 800e414:	3601      	adds	r6, #1
 800e416:	e7f2      	b.n	800e3fe <__libc_init_array+0x1e>
 800e418:	0801187c 	.word	0x0801187c
 800e41c:	0801187c 	.word	0x0801187c
 800e420:	0801187c 	.word	0x0801187c
 800e424:	08011880 	.word	0x08011880

0800e428 <malloc>:
 800e428:	4b02      	ldr	r3, [pc, #8]	; (800e434 <malloc+0xc>)
 800e42a:	4601      	mov	r1, r0
 800e42c:	6818      	ldr	r0, [r3, #0]
 800e42e:	f000 b85f 	b.w	800e4f0 <_malloc_r>
 800e432:	bf00      	nop
 800e434:	2000026c 	.word	0x2000026c

0800e438 <free>:
 800e438:	4b02      	ldr	r3, [pc, #8]	; (800e444 <free+0xc>)
 800e43a:	4601      	mov	r1, r0
 800e43c:	6818      	ldr	r0, [r3, #0]
 800e43e:	f000 b80b 	b.w	800e458 <_free_r>
 800e442:	bf00      	nop
 800e444:	2000026c 	.word	0x2000026c

0800e448 <memset>:
 800e448:	4603      	mov	r3, r0
 800e44a:	4402      	add	r2, r0
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d100      	bne.n	800e452 <memset+0xa>
 800e450:	4770      	bx	lr
 800e452:	f803 1b01 	strb.w	r1, [r3], #1
 800e456:	e7f9      	b.n	800e44c <memset+0x4>

0800e458 <_free_r>:
 800e458:	b538      	push	{r3, r4, r5, lr}
 800e45a:	4605      	mov	r5, r0
 800e45c:	2900      	cmp	r1, #0
 800e45e:	d043      	beq.n	800e4e8 <_free_r+0x90>
 800e460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e464:	1f0c      	subs	r4, r1, #4
 800e466:	2b00      	cmp	r3, #0
 800e468:	bfb8      	it	lt
 800e46a:	18e4      	addlt	r4, r4, r3
 800e46c:	f001 fc56 	bl	800fd1c <__malloc_lock>
 800e470:	4a1e      	ldr	r2, [pc, #120]	; (800e4ec <_free_r+0x94>)
 800e472:	6813      	ldr	r3, [r2, #0]
 800e474:	4610      	mov	r0, r2
 800e476:	b933      	cbnz	r3, 800e486 <_free_r+0x2e>
 800e478:	6063      	str	r3, [r4, #4]
 800e47a:	6014      	str	r4, [r2, #0]
 800e47c:	4628      	mov	r0, r5
 800e47e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e482:	f001 bc51 	b.w	800fd28 <__malloc_unlock>
 800e486:	42a3      	cmp	r3, r4
 800e488:	d90a      	bls.n	800e4a0 <_free_r+0x48>
 800e48a:	6821      	ldr	r1, [r4, #0]
 800e48c:	1862      	adds	r2, r4, r1
 800e48e:	4293      	cmp	r3, r2
 800e490:	bf01      	itttt	eq
 800e492:	681a      	ldreq	r2, [r3, #0]
 800e494:	685b      	ldreq	r3, [r3, #4]
 800e496:	1852      	addeq	r2, r2, r1
 800e498:	6022      	streq	r2, [r4, #0]
 800e49a:	6063      	str	r3, [r4, #4]
 800e49c:	6004      	str	r4, [r0, #0]
 800e49e:	e7ed      	b.n	800e47c <_free_r+0x24>
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	685b      	ldr	r3, [r3, #4]
 800e4a4:	b10b      	cbz	r3, 800e4aa <_free_r+0x52>
 800e4a6:	42a3      	cmp	r3, r4
 800e4a8:	d9fa      	bls.n	800e4a0 <_free_r+0x48>
 800e4aa:	6811      	ldr	r1, [r2, #0]
 800e4ac:	1850      	adds	r0, r2, r1
 800e4ae:	42a0      	cmp	r0, r4
 800e4b0:	d10b      	bne.n	800e4ca <_free_r+0x72>
 800e4b2:	6820      	ldr	r0, [r4, #0]
 800e4b4:	4401      	add	r1, r0
 800e4b6:	1850      	adds	r0, r2, r1
 800e4b8:	4283      	cmp	r3, r0
 800e4ba:	6011      	str	r1, [r2, #0]
 800e4bc:	d1de      	bne.n	800e47c <_free_r+0x24>
 800e4be:	6818      	ldr	r0, [r3, #0]
 800e4c0:	685b      	ldr	r3, [r3, #4]
 800e4c2:	4401      	add	r1, r0
 800e4c4:	6011      	str	r1, [r2, #0]
 800e4c6:	6053      	str	r3, [r2, #4]
 800e4c8:	e7d8      	b.n	800e47c <_free_r+0x24>
 800e4ca:	d902      	bls.n	800e4d2 <_free_r+0x7a>
 800e4cc:	230c      	movs	r3, #12
 800e4ce:	602b      	str	r3, [r5, #0]
 800e4d0:	e7d4      	b.n	800e47c <_free_r+0x24>
 800e4d2:	6820      	ldr	r0, [r4, #0]
 800e4d4:	1821      	adds	r1, r4, r0
 800e4d6:	428b      	cmp	r3, r1
 800e4d8:	bf01      	itttt	eq
 800e4da:	6819      	ldreq	r1, [r3, #0]
 800e4dc:	685b      	ldreq	r3, [r3, #4]
 800e4de:	1809      	addeq	r1, r1, r0
 800e4e0:	6021      	streq	r1, [r4, #0]
 800e4e2:	6063      	str	r3, [r4, #4]
 800e4e4:	6054      	str	r4, [r2, #4]
 800e4e6:	e7c9      	b.n	800e47c <_free_r+0x24>
 800e4e8:	bd38      	pop	{r3, r4, r5, pc}
 800e4ea:	bf00      	nop
 800e4ec:	20000480 	.word	0x20000480

0800e4f0 <_malloc_r>:
 800e4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f2:	1ccd      	adds	r5, r1, #3
 800e4f4:	f025 0503 	bic.w	r5, r5, #3
 800e4f8:	3508      	adds	r5, #8
 800e4fa:	2d0c      	cmp	r5, #12
 800e4fc:	bf38      	it	cc
 800e4fe:	250c      	movcc	r5, #12
 800e500:	2d00      	cmp	r5, #0
 800e502:	4606      	mov	r6, r0
 800e504:	db01      	blt.n	800e50a <_malloc_r+0x1a>
 800e506:	42a9      	cmp	r1, r5
 800e508:	d903      	bls.n	800e512 <_malloc_r+0x22>
 800e50a:	230c      	movs	r3, #12
 800e50c:	6033      	str	r3, [r6, #0]
 800e50e:	2000      	movs	r0, #0
 800e510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e512:	f001 fc03 	bl	800fd1c <__malloc_lock>
 800e516:	4921      	ldr	r1, [pc, #132]	; (800e59c <_malloc_r+0xac>)
 800e518:	680a      	ldr	r2, [r1, #0]
 800e51a:	4614      	mov	r4, r2
 800e51c:	b99c      	cbnz	r4, 800e546 <_malloc_r+0x56>
 800e51e:	4f20      	ldr	r7, [pc, #128]	; (800e5a0 <_malloc_r+0xb0>)
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	b923      	cbnz	r3, 800e52e <_malloc_r+0x3e>
 800e524:	4621      	mov	r1, r4
 800e526:	4630      	mov	r0, r6
 800e528:	f000 fc9c 	bl	800ee64 <_sbrk_r>
 800e52c:	6038      	str	r0, [r7, #0]
 800e52e:	4629      	mov	r1, r5
 800e530:	4630      	mov	r0, r6
 800e532:	f000 fc97 	bl	800ee64 <_sbrk_r>
 800e536:	1c43      	adds	r3, r0, #1
 800e538:	d123      	bne.n	800e582 <_malloc_r+0x92>
 800e53a:	230c      	movs	r3, #12
 800e53c:	4630      	mov	r0, r6
 800e53e:	6033      	str	r3, [r6, #0]
 800e540:	f001 fbf2 	bl	800fd28 <__malloc_unlock>
 800e544:	e7e3      	b.n	800e50e <_malloc_r+0x1e>
 800e546:	6823      	ldr	r3, [r4, #0]
 800e548:	1b5b      	subs	r3, r3, r5
 800e54a:	d417      	bmi.n	800e57c <_malloc_r+0x8c>
 800e54c:	2b0b      	cmp	r3, #11
 800e54e:	d903      	bls.n	800e558 <_malloc_r+0x68>
 800e550:	6023      	str	r3, [r4, #0]
 800e552:	441c      	add	r4, r3
 800e554:	6025      	str	r5, [r4, #0]
 800e556:	e004      	b.n	800e562 <_malloc_r+0x72>
 800e558:	6863      	ldr	r3, [r4, #4]
 800e55a:	42a2      	cmp	r2, r4
 800e55c:	bf0c      	ite	eq
 800e55e:	600b      	streq	r3, [r1, #0]
 800e560:	6053      	strne	r3, [r2, #4]
 800e562:	4630      	mov	r0, r6
 800e564:	f001 fbe0 	bl	800fd28 <__malloc_unlock>
 800e568:	f104 000b 	add.w	r0, r4, #11
 800e56c:	1d23      	adds	r3, r4, #4
 800e56e:	f020 0007 	bic.w	r0, r0, #7
 800e572:	1ac2      	subs	r2, r0, r3
 800e574:	d0cc      	beq.n	800e510 <_malloc_r+0x20>
 800e576:	1a1b      	subs	r3, r3, r0
 800e578:	50a3      	str	r3, [r4, r2]
 800e57a:	e7c9      	b.n	800e510 <_malloc_r+0x20>
 800e57c:	4622      	mov	r2, r4
 800e57e:	6864      	ldr	r4, [r4, #4]
 800e580:	e7cc      	b.n	800e51c <_malloc_r+0x2c>
 800e582:	1cc4      	adds	r4, r0, #3
 800e584:	f024 0403 	bic.w	r4, r4, #3
 800e588:	42a0      	cmp	r0, r4
 800e58a:	d0e3      	beq.n	800e554 <_malloc_r+0x64>
 800e58c:	1a21      	subs	r1, r4, r0
 800e58e:	4630      	mov	r0, r6
 800e590:	f000 fc68 	bl	800ee64 <_sbrk_r>
 800e594:	3001      	adds	r0, #1
 800e596:	d1dd      	bne.n	800e554 <_malloc_r+0x64>
 800e598:	e7cf      	b.n	800e53a <_malloc_r+0x4a>
 800e59a:	bf00      	nop
 800e59c:	20000480 	.word	0x20000480
 800e5a0:	20000484 	.word	0x20000484

0800e5a4 <__cvt>:
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5aa:	461f      	mov	r7, r3
 800e5ac:	bfbb      	ittet	lt
 800e5ae:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800e5b2:	461f      	movlt	r7, r3
 800e5b4:	2300      	movge	r3, #0
 800e5b6:	232d      	movlt	r3, #45	; 0x2d
 800e5b8:	b088      	sub	sp, #32
 800e5ba:	4614      	mov	r4, r2
 800e5bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5be:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e5c0:	7013      	strb	r3, [r2, #0]
 800e5c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e5c4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800e5c8:	f023 0820 	bic.w	r8, r3, #32
 800e5cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e5d0:	d005      	beq.n	800e5de <__cvt+0x3a>
 800e5d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e5d6:	d100      	bne.n	800e5da <__cvt+0x36>
 800e5d8:	3501      	adds	r5, #1
 800e5da:	2302      	movs	r3, #2
 800e5dc:	e000      	b.n	800e5e0 <__cvt+0x3c>
 800e5de:	2303      	movs	r3, #3
 800e5e0:	aa07      	add	r2, sp, #28
 800e5e2:	9204      	str	r2, [sp, #16]
 800e5e4:	aa06      	add	r2, sp, #24
 800e5e6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e5ea:	e9cd 3500 	strd	r3, r5, [sp]
 800e5ee:	4622      	mov	r2, r4
 800e5f0:	463b      	mov	r3, r7
 800e5f2:	f000 fd85 	bl	800f100 <_dtoa_r>
 800e5f6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e5fa:	4606      	mov	r6, r0
 800e5fc:	d102      	bne.n	800e604 <__cvt+0x60>
 800e5fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e600:	07db      	lsls	r3, r3, #31
 800e602:	d522      	bpl.n	800e64a <__cvt+0xa6>
 800e604:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e608:	eb06 0905 	add.w	r9, r6, r5
 800e60c:	d110      	bne.n	800e630 <__cvt+0x8c>
 800e60e:	7833      	ldrb	r3, [r6, #0]
 800e610:	2b30      	cmp	r3, #48	; 0x30
 800e612:	d10a      	bne.n	800e62a <__cvt+0x86>
 800e614:	2200      	movs	r2, #0
 800e616:	2300      	movs	r3, #0
 800e618:	4620      	mov	r0, r4
 800e61a:	4639      	mov	r1, r7
 800e61c:	f7f2 fa00 	bl	8000a20 <__aeabi_dcmpeq>
 800e620:	b918      	cbnz	r0, 800e62a <__cvt+0x86>
 800e622:	f1c5 0501 	rsb	r5, r5, #1
 800e626:	f8ca 5000 	str.w	r5, [sl]
 800e62a:	f8da 3000 	ldr.w	r3, [sl]
 800e62e:	4499      	add	r9, r3
 800e630:	2200      	movs	r2, #0
 800e632:	2300      	movs	r3, #0
 800e634:	4620      	mov	r0, r4
 800e636:	4639      	mov	r1, r7
 800e638:	f7f2 f9f2 	bl	8000a20 <__aeabi_dcmpeq>
 800e63c:	b108      	cbz	r0, 800e642 <__cvt+0x9e>
 800e63e:	f8cd 901c 	str.w	r9, [sp, #28]
 800e642:	2230      	movs	r2, #48	; 0x30
 800e644:	9b07      	ldr	r3, [sp, #28]
 800e646:	454b      	cmp	r3, r9
 800e648:	d307      	bcc.n	800e65a <__cvt+0xb6>
 800e64a:	4630      	mov	r0, r6
 800e64c:	9b07      	ldr	r3, [sp, #28]
 800e64e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e650:	1b9b      	subs	r3, r3, r6
 800e652:	6013      	str	r3, [r2, #0]
 800e654:	b008      	add	sp, #32
 800e656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e65a:	1c59      	adds	r1, r3, #1
 800e65c:	9107      	str	r1, [sp, #28]
 800e65e:	701a      	strb	r2, [r3, #0]
 800e660:	e7f0      	b.n	800e644 <__cvt+0xa0>

0800e662 <__exponent>:
 800e662:	4603      	mov	r3, r0
 800e664:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e666:	2900      	cmp	r1, #0
 800e668:	f803 2b02 	strb.w	r2, [r3], #2
 800e66c:	bfb6      	itet	lt
 800e66e:	222d      	movlt	r2, #45	; 0x2d
 800e670:	222b      	movge	r2, #43	; 0x2b
 800e672:	4249      	neglt	r1, r1
 800e674:	2909      	cmp	r1, #9
 800e676:	7042      	strb	r2, [r0, #1]
 800e678:	dd2b      	ble.n	800e6d2 <__exponent+0x70>
 800e67a:	f10d 0407 	add.w	r4, sp, #7
 800e67e:	46a4      	mov	ip, r4
 800e680:	270a      	movs	r7, #10
 800e682:	fb91 f6f7 	sdiv	r6, r1, r7
 800e686:	460a      	mov	r2, r1
 800e688:	46a6      	mov	lr, r4
 800e68a:	fb07 1516 	mls	r5, r7, r6, r1
 800e68e:	2a63      	cmp	r2, #99	; 0x63
 800e690:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800e694:	4631      	mov	r1, r6
 800e696:	f104 34ff 	add.w	r4, r4, #4294967295
 800e69a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e69e:	dcf0      	bgt.n	800e682 <__exponent+0x20>
 800e6a0:	3130      	adds	r1, #48	; 0x30
 800e6a2:	f1ae 0502 	sub.w	r5, lr, #2
 800e6a6:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e6aa:	4629      	mov	r1, r5
 800e6ac:	1c44      	adds	r4, r0, #1
 800e6ae:	4561      	cmp	r1, ip
 800e6b0:	d30a      	bcc.n	800e6c8 <__exponent+0x66>
 800e6b2:	f10d 0209 	add.w	r2, sp, #9
 800e6b6:	eba2 020e 	sub.w	r2, r2, lr
 800e6ba:	4565      	cmp	r5, ip
 800e6bc:	bf88      	it	hi
 800e6be:	2200      	movhi	r2, #0
 800e6c0:	4413      	add	r3, r2
 800e6c2:	1a18      	subs	r0, r3, r0
 800e6c4:	b003      	add	sp, #12
 800e6c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6cc:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e6d0:	e7ed      	b.n	800e6ae <__exponent+0x4c>
 800e6d2:	2330      	movs	r3, #48	; 0x30
 800e6d4:	3130      	adds	r1, #48	; 0x30
 800e6d6:	7083      	strb	r3, [r0, #2]
 800e6d8:	70c1      	strb	r1, [r0, #3]
 800e6da:	1d03      	adds	r3, r0, #4
 800e6dc:	e7f1      	b.n	800e6c2 <__exponent+0x60>
	...

0800e6e0 <_printf_float>:
 800e6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e4:	b091      	sub	sp, #68	; 0x44
 800e6e6:	460c      	mov	r4, r1
 800e6e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800e6ec:	4616      	mov	r6, r2
 800e6ee:	461f      	mov	r7, r3
 800e6f0:	4605      	mov	r5, r0
 800e6f2:	f001 faf3 	bl	800fcdc <_localeconv_r>
 800e6f6:	6803      	ldr	r3, [r0, #0]
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800e6fc:	f7f1 fd64 	bl	80001c8 <strlen>
 800e700:	2300      	movs	r3, #0
 800e702:	930e      	str	r3, [sp, #56]	; 0x38
 800e704:	f8d8 3000 	ldr.w	r3, [r8]
 800e708:	900a      	str	r0, [sp, #40]	; 0x28
 800e70a:	3307      	adds	r3, #7
 800e70c:	f023 0307 	bic.w	r3, r3, #7
 800e710:	f103 0208 	add.w	r2, r3, #8
 800e714:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e718:	f8d4 b000 	ldr.w	fp, [r4]
 800e71c:	f8c8 2000 	str.w	r2, [r8]
 800e720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e724:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e728:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800e72c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800e730:	930b      	str	r3, [sp, #44]	; 0x2c
 800e732:	f04f 32ff 	mov.w	r2, #4294967295
 800e736:	4640      	mov	r0, r8
 800e738:	4b9c      	ldr	r3, [pc, #624]	; (800e9ac <_printf_float+0x2cc>)
 800e73a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e73c:	f7f2 f9a2 	bl	8000a84 <__aeabi_dcmpun>
 800e740:	bb70      	cbnz	r0, 800e7a0 <_printf_float+0xc0>
 800e742:	f04f 32ff 	mov.w	r2, #4294967295
 800e746:	4640      	mov	r0, r8
 800e748:	4b98      	ldr	r3, [pc, #608]	; (800e9ac <_printf_float+0x2cc>)
 800e74a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e74c:	f7f2 f97c 	bl	8000a48 <__aeabi_dcmple>
 800e750:	bb30      	cbnz	r0, 800e7a0 <_printf_float+0xc0>
 800e752:	2200      	movs	r2, #0
 800e754:	2300      	movs	r3, #0
 800e756:	4640      	mov	r0, r8
 800e758:	4651      	mov	r1, sl
 800e75a:	f7f2 f96b 	bl	8000a34 <__aeabi_dcmplt>
 800e75e:	b110      	cbz	r0, 800e766 <_printf_float+0x86>
 800e760:	232d      	movs	r3, #45	; 0x2d
 800e762:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e766:	4b92      	ldr	r3, [pc, #584]	; (800e9b0 <_printf_float+0x2d0>)
 800e768:	4892      	ldr	r0, [pc, #584]	; (800e9b4 <_printf_float+0x2d4>)
 800e76a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e76e:	bf94      	ite	ls
 800e770:	4698      	movls	r8, r3
 800e772:	4680      	movhi	r8, r0
 800e774:	2303      	movs	r3, #3
 800e776:	f04f 0a00 	mov.w	sl, #0
 800e77a:	6123      	str	r3, [r4, #16]
 800e77c:	f02b 0304 	bic.w	r3, fp, #4
 800e780:	6023      	str	r3, [r4, #0]
 800e782:	4633      	mov	r3, r6
 800e784:	4621      	mov	r1, r4
 800e786:	4628      	mov	r0, r5
 800e788:	9700      	str	r7, [sp, #0]
 800e78a:	aa0f      	add	r2, sp, #60	; 0x3c
 800e78c:	f000 f9d4 	bl	800eb38 <_printf_common>
 800e790:	3001      	adds	r0, #1
 800e792:	f040 8090 	bne.w	800e8b6 <_printf_float+0x1d6>
 800e796:	f04f 30ff 	mov.w	r0, #4294967295
 800e79a:	b011      	add	sp, #68	; 0x44
 800e79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7a0:	4642      	mov	r2, r8
 800e7a2:	4653      	mov	r3, sl
 800e7a4:	4640      	mov	r0, r8
 800e7a6:	4651      	mov	r1, sl
 800e7a8:	f7f2 f96c 	bl	8000a84 <__aeabi_dcmpun>
 800e7ac:	b148      	cbz	r0, 800e7c2 <_printf_float+0xe2>
 800e7ae:	f1ba 0f00 	cmp.w	sl, #0
 800e7b2:	bfb8      	it	lt
 800e7b4:	232d      	movlt	r3, #45	; 0x2d
 800e7b6:	4880      	ldr	r0, [pc, #512]	; (800e9b8 <_printf_float+0x2d8>)
 800e7b8:	bfb8      	it	lt
 800e7ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e7be:	4b7f      	ldr	r3, [pc, #508]	; (800e9bc <_printf_float+0x2dc>)
 800e7c0:	e7d3      	b.n	800e76a <_printf_float+0x8a>
 800e7c2:	6863      	ldr	r3, [r4, #4]
 800e7c4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e7c8:	1c5a      	adds	r2, r3, #1
 800e7ca:	d142      	bne.n	800e852 <_printf_float+0x172>
 800e7cc:	2306      	movs	r3, #6
 800e7ce:	6063      	str	r3, [r4, #4]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	9206      	str	r2, [sp, #24]
 800e7d4:	aa0e      	add	r2, sp, #56	; 0x38
 800e7d6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800e7da:	aa0d      	add	r2, sp, #52	; 0x34
 800e7dc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800e7e0:	9203      	str	r2, [sp, #12]
 800e7e2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e7e6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e7ea:	6023      	str	r3, [r4, #0]
 800e7ec:	6863      	ldr	r3, [r4, #4]
 800e7ee:	4642      	mov	r2, r8
 800e7f0:	9300      	str	r3, [sp, #0]
 800e7f2:	4628      	mov	r0, r5
 800e7f4:	4653      	mov	r3, sl
 800e7f6:	910b      	str	r1, [sp, #44]	; 0x2c
 800e7f8:	f7ff fed4 	bl	800e5a4 <__cvt>
 800e7fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7fe:	4680      	mov	r8, r0
 800e800:	2947      	cmp	r1, #71	; 0x47
 800e802:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e804:	d108      	bne.n	800e818 <_printf_float+0x138>
 800e806:	1cc8      	adds	r0, r1, #3
 800e808:	db02      	blt.n	800e810 <_printf_float+0x130>
 800e80a:	6863      	ldr	r3, [r4, #4]
 800e80c:	4299      	cmp	r1, r3
 800e80e:	dd40      	ble.n	800e892 <_printf_float+0x1b2>
 800e810:	f1a9 0902 	sub.w	r9, r9, #2
 800e814:	fa5f f989 	uxtb.w	r9, r9
 800e818:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e81c:	d81f      	bhi.n	800e85e <_printf_float+0x17e>
 800e81e:	464a      	mov	r2, r9
 800e820:	3901      	subs	r1, #1
 800e822:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e826:	910d      	str	r1, [sp, #52]	; 0x34
 800e828:	f7ff ff1b 	bl	800e662 <__exponent>
 800e82c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e82e:	4682      	mov	sl, r0
 800e830:	1813      	adds	r3, r2, r0
 800e832:	2a01      	cmp	r2, #1
 800e834:	6123      	str	r3, [r4, #16]
 800e836:	dc02      	bgt.n	800e83e <_printf_float+0x15e>
 800e838:	6822      	ldr	r2, [r4, #0]
 800e83a:	07d2      	lsls	r2, r2, #31
 800e83c:	d501      	bpl.n	800e842 <_printf_float+0x162>
 800e83e:	3301      	adds	r3, #1
 800e840:	6123      	str	r3, [r4, #16]
 800e842:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e846:	2b00      	cmp	r3, #0
 800e848:	d09b      	beq.n	800e782 <_printf_float+0xa2>
 800e84a:	232d      	movs	r3, #45	; 0x2d
 800e84c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e850:	e797      	b.n	800e782 <_printf_float+0xa2>
 800e852:	2947      	cmp	r1, #71	; 0x47
 800e854:	d1bc      	bne.n	800e7d0 <_printf_float+0xf0>
 800e856:	2b00      	cmp	r3, #0
 800e858:	d1ba      	bne.n	800e7d0 <_printf_float+0xf0>
 800e85a:	2301      	movs	r3, #1
 800e85c:	e7b7      	b.n	800e7ce <_printf_float+0xee>
 800e85e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e862:	d118      	bne.n	800e896 <_printf_float+0x1b6>
 800e864:	2900      	cmp	r1, #0
 800e866:	6863      	ldr	r3, [r4, #4]
 800e868:	dd0b      	ble.n	800e882 <_printf_float+0x1a2>
 800e86a:	6121      	str	r1, [r4, #16]
 800e86c:	b913      	cbnz	r3, 800e874 <_printf_float+0x194>
 800e86e:	6822      	ldr	r2, [r4, #0]
 800e870:	07d0      	lsls	r0, r2, #31
 800e872:	d502      	bpl.n	800e87a <_printf_float+0x19a>
 800e874:	3301      	adds	r3, #1
 800e876:	440b      	add	r3, r1
 800e878:	6123      	str	r3, [r4, #16]
 800e87a:	f04f 0a00 	mov.w	sl, #0
 800e87e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e880:	e7df      	b.n	800e842 <_printf_float+0x162>
 800e882:	b913      	cbnz	r3, 800e88a <_printf_float+0x1aa>
 800e884:	6822      	ldr	r2, [r4, #0]
 800e886:	07d2      	lsls	r2, r2, #31
 800e888:	d501      	bpl.n	800e88e <_printf_float+0x1ae>
 800e88a:	3302      	adds	r3, #2
 800e88c:	e7f4      	b.n	800e878 <_printf_float+0x198>
 800e88e:	2301      	movs	r3, #1
 800e890:	e7f2      	b.n	800e878 <_printf_float+0x198>
 800e892:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e896:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e898:	4299      	cmp	r1, r3
 800e89a:	db05      	blt.n	800e8a8 <_printf_float+0x1c8>
 800e89c:	6823      	ldr	r3, [r4, #0]
 800e89e:	6121      	str	r1, [r4, #16]
 800e8a0:	07d8      	lsls	r0, r3, #31
 800e8a2:	d5ea      	bpl.n	800e87a <_printf_float+0x19a>
 800e8a4:	1c4b      	adds	r3, r1, #1
 800e8a6:	e7e7      	b.n	800e878 <_printf_float+0x198>
 800e8a8:	2900      	cmp	r1, #0
 800e8aa:	bfcc      	ite	gt
 800e8ac:	2201      	movgt	r2, #1
 800e8ae:	f1c1 0202 	rsble	r2, r1, #2
 800e8b2:	4413      	add	r3, r2
 800e8b4:	e7e0      	b.n	800e878 <_printf_float+0x198>
 800e8b6:	6823      	ldr	r3, [r4, #0]
 800e8b8:	055a      	lsls	r2, r3, #21
 800e8ba:	d407      	bmi.n	800e8cc <_printf_float+0x1ec>
 800e8bc:	6923      	ldr	r3, [r4, #16]
 800e8be:	4642      	mov	r2, r8
 800e8c0:	4631      	mov	r1, r6
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	47b8      	blx	r7
 800e8c6:	3001      	adds	r0, #1
 800e8c8:	d12b      	bne.n	800e922 <_printf_float+0x242>
 800e8ca:	e764      	b.n	800e796 <_printf_float+0xb6>
 800e8cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e8d0:	f240 80dd 	bls.w	800ea8e <_printf_float+0x3ae>
 800e8d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e8d8:	2200      	movs	r2, #0
 800e8da:	2300      	movs	r3, #0
 800e8dc:	f7f2 f8a0 	bl	8000a20 <__aeabi_dcmpeq>
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	d033      	beq.n	800e94c <_printf_float+0x26c>
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	4631      	mov	r1, r6
 800e8e8:	4628      	mov	r0, r5
 800e8ea:	4a35      	ldr	r2, [pc, #212]	; (800e9c0 <_printf_float+0x2e0>)
 800e8ec:	47b8      	blx	r7
 800e8ee:	3001      	adds	r0, #1
 800e8f0:	f43f af51 	beq.w	800e796 <_printf_float+0xb6>
 800e8f4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	db02      	blt.n	800e902 <_printf_float+0x222>
 800e8fc:	6823      	ldr	r3, [r4, #0]
 800e8fe:	07d8      	lsls	r0, r3, #31
 800e900:	d50f      	bpl.n	800e922 <_printf_float+0x242>
 800e902:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e906:	4631      	mov	r1, r6
 800e908:	4628      	mov	r0, r5
 800e90a:	47b8      	blx	r7
 800e90c:	3001      	adds	r0, #1
 800e90e:	f43f af42 	beq.w	800e796 <_printf_float+0xb6>
 800e912:	f04f 0800 	mov.w	r8, #0
 800e916:	f104 091a 	add.w	r9, r4, #26
 800e91a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e91c:	3b01      	subs	r3, #1
 800e91e:	4543      	cmp	r3, r8
 800e920:	dc09      	bgt.n	800e936 <_printf_float+0x256>
 800e922:	6823      	ldr	r3, [r4, #0]
 800e924:	079b      	lsls	r3, r3, #30
 800e926:	f100 8102 	bmi.w	800eb2e <_printf_float+0x44e>
 800e92a:	68e0      	ldr	r0, [r4, #12]
 800e92c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e92e:	4298      	cmp	r0, r3
 800e930:	bfb8      	it	lt
 800e932:	4618      	movlt	r0, r3
 800e934:	e731      	b.n	800e79a <_printf_float+0xba>
 800e936:	2301      	movs	r3, #1
 800e938:	464a      	mov	r2, r9
 800e93a:	4631      	mov	r1, r6
 800e93c:	4628      	mov	r0, r5
 800e93e:	47b8      	blx	r7
 800e940:	3001      	adds	r0, #1
 800e942:	f43f af28 	beq.w	800e796 <_printf_float+0xb6>
 800e946:	f108 0801 	add.w	r8, r8, #1
 800e94a:	e7e6      	b.n	800e91a <_printf_float+0x23a>
 800e94c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e94e:	2b00      	cmp	r3, #0
 800e950:	dc38      	bgt.n	800e9c4 <_printf_float+0x2e4>
 800e952:	2301      	movs	r3, #1
 800e954:	4631      	mov	r1, r6
 800e956:	4628      	mov	r0, r5
 800e958:	4a19      	ldr	r2, [pc, #100]	; (800e9c0 <_printf_float+0x2e0>)
 800e95a:	47b8      	blx	r7
 800e95c:	3001      	adds	r0, #1
 800e95e:	f43f af1a 	beq.w	800e796 <_printf_float+0xb6>
 800e962:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e966:	4313      	orrs	r3, r2
 800e968:	d102      	bne.n	800e970 <_printf_float+0x290>
 800e96a:	6823      	ldr	r3, [r4, #0]
 800e96c:	07d9      	lsls	r1, r3, #31
 800e96e:	d5d8      	bpl.n	800e922 <_printf_float+0x242>
 800e970:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e974:	4631      	mov	r1, r6
 800e976:	4628      	mov	r0, r5
 800e978:	47b8      	blx	r7
 800e97a:	3001      	adds	r0, #1
 800e97c:	f43f af0b 	beq.w	800e796 <_printf_float+0xb6>
 800e980:	f04f 0900 	mov.w	r9, #0
 800e984:	f104 0a1a 	add.w	sl, r4, #26
 800e988:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e98a:	425b      	negs	r3, r3
 800e98c:	454b      	cmp	r3, r9
 800e98e:	dc01      	bgt.n	800e994 <_printf_float+0x2b4>
 800e990:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e992:	e794      	b.n	800e8be <_printf_float+0x1de>
 800e994:	2301      	movs	r3, #1
 800e996:	4652      	mov	r2, sl
 800e998:	4631      	mov	r1, r6
 800e99a:	4628      	mov	r0, r5
 800e99c:	47b8      	blx	r7
 800e99e:	3001      	adds	r0, #1
 800e9a0:	f43f aef9 	beq.w	800e796 <_printf_float+0xb6>
 800e9a4:	f109 0901 	add.w	r9, r9, #1
 800e9a8:	e7ee      	b.n	800e988 <_printf_float+0x2a8>
 800e9aa:	bf00      	nop
 800e9ac:	7fefffff 	.word	0x7fefffff
 800e9b0:	08011494 	.word	0x08011494
 800e9b4:	08011498 	.word	0x08011498
 800e9b8:	080114a0 	.word	0x080114a0
 800e9bc:	0801149c 	.word	0x0801149c
 800e9c0:	080114a4 	.word	0x080114a4
 800e9c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e9c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9c8:	429a      	cmp	r2, r3
 800e9ca:	bfa8      	it	ge
 800e9cc:	461a      	movge	r2, r3
 800e9ce:	2a00      	cmp	r2, #0
 800e9d0:	4691      	mov	r9, r2
 800e9d2:	dc37      	bgt.n	800ea44 <_printf_float+0x364>
 800e9d4:	f04f 0b00 	mov.w	fp, #0
 800e9d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9dc:	f104 021a 	add.w	r2, r4, #26
 800e9e0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e9e4:	ebaa 0309 	sub.w	r3, sl, r9
 800e9e8:	455b      	cmp	r3, fp
 800e9ea:	dc33      	bgt.n	800ea54 <_printf_float+0x374>
 800e9ec:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	db3b      	blt.n	800ea6c <_printf_float+0x38c>
 800e9f4:	6823      	ldr	r3, [r4, #0]
 800e9f6:	07da      	lsls	r2, r3, #31
 800e9f8:	d438      	bmi.n	800ea6c <_printf_float+0x38c>
 800e9fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e9fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e9fe:	eba2 030a 	sub.w	r3, r2, sl
 800ea02:	eba2 0901 	sub.w	r9, r2, r1
 800ea06:	4599      	cmp	r9, r3
 800ea08:	bfa8      	it	ge
 800ea0a:	4699      	movge	r9, r3
 800ea0c:	f1b9 0f00 	cmp.w	r9, #0
 800ea10:	dc34      	bgt.n	800ea7c <_printf_float+0x39c>
 800ea12:	f04f 0800 	mov.w	r8, #0
 800ea16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea1a:	f104 0a1a 	add.w	sl, r4, #26
 800ea1e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ea22:	1a9b      	subs	r3, r3, r2
 800ea24:	eba3 0309 	sub.w	r3, r3, r9
 800ea28:	4543      	cmp	r3, r8
 800ea2a:	f77f af7a 	ble.w	800e922 <_printf_float+0x242>
 800ea2e:	2301      	movs	r3, #1
 800ea30:	4652      	mov	r2, sl
 800ea32:	4631      	mov	r1, r6
 800ea34:	4628      	mov	r0, r5
 800ea36:	47b8      	blx	r7
 800ea38:	3001      	adds	r0, #1
 800ea3a:	f43f aeac 	beq.w	800e796 <_printf_float+0xb6>
 800ea3e:	f108 0801 	add.w	r8, r8, #1
 800ea42:	e7ec      	b.n	800ea1e <_printf_float+0x33e>
 800ea44:	4613      	mov	r3, r2
 800ea46:	4631      	mov	r1, r6
 800ea48:	4642      	mov	r2, r8
 800ea4a:	4628      	mov	r0, r5
 800ea4c:	47b8      	blx	r7
 800ea4e:	3001      	adds	r0, #1
 800ea50:	d1c0      	bne.n	800e9d4 <_printf_float+0x2f4>
 800ea52:	e6a0      	b.n	800e796 <_printf_float+0xb6>
 800ea54:	2301      	movs	r3, #1
 800ea56:	4631      	mov	r1, r6
 800ea58:	4628      	mov	r0, r5
 800ea5a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ea5c:	47b8      	blx	r7
 800ea5e:	3001      	adds	r0, #1
 800ea60:	f43f ae99 	beq.w	800e796 <_printf_float+0xb6>
 800ea64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ea66:	f10b 0b01 	add.w	fp, fp, #1
 800ea6a:	e7b9      	b.n	800e9e0 <_printf_float+0x300>
 800ea6c:	4631      	mov	r1, r6
 800ea6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea72:	4628      	mov	r0, r5
 800ea74:	47b8      	blx	r7
 800ea76:	3001      	adds	r0, #1
 800ea78:	d1bf      	bne.n	800e9fa <_printf_float+0x31a>
 800ea7a:	e68c      	b.n	800e796 <_printf_float+0xb6>
 800ea7c:	464b      	mov	r3, r9
 800ea7e:	4631      	mov	r1, r6
 800ea80:	4628      	mov	r0, r5
 800ea82:	eb08 020a 	add.w	r2, r8, sl
 800ea86:	47b8      	blx	r7
 800ea88:	3001      	adds	r0, #1
 800ea8a:	d1c2      	bne.n	800ea12 <_printf_float+0x332>
 800ea8c:	e683      	b.n	800e796 <_printf_float+0xb6>
 800ea8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ea90:	2a01      	cmp	r2, #1
 800ea92:	dc01      	bgt.n	800ea98 <_printf_float+0x3b8>
 800ea94:	07db      	lsls	r3, r3, #31
 800ea96:	d537      	bpl.n	800eb08 <_printf_float+0x428>
 800ea98:	2301      	movs	r3, #1
 800ea9a:	4642      	mov	r2, r8
 800ea9c:	4631      	mov	r1, r6
 800ea9e:	4628      	mov	r0, r5
 800eaa0:	47b8      	blx	r7
 800eaa2:	3001      	adds	r0, #1
 800eaa4:	f43f ae77 	beq.w	800e796 <_printf_float+0xb6>
 800eaa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eaac:	4631      	mov	r1, r6
 800eaae:	4628      	mov	r0, r5
 800eab0:	47b8      	blx	r7
 800eab2:	3001      	adds	r0, #1
 800eab4:	f43f ae6f 	beq.w	800e796 <_printf_float+0xb6>
 800eab8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eabc:	2200      	movs	r2, #0
 800eabe:	2300      	movs	r3, #0
 800eac0:	f7f1 ffae 	bl	8000a20 <__aeabi_dcmpeq>
 800eac4:	b9d8      	cbnz	r0, 800eafe <_printf_float+0x41e>
 800eac6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eac8:	f108 0201 	add.w	r2, r8, #1
 800eacc:	3b01      	subs	r3, #1
 800eace:	4631      	mov	r1, r6
 800ead0:	4628      	mov	r0, r5
 800ead2:	47b8      	blx	r7
 800ead4:	3001      	adds	r0, #1
 800ead6:	d10e      	bne.n	800eaf6 <_printf_float+0x416>
 800ead8:	e65d      	b.n	800e796 <_printf_float+0xb6>
 800eada:	2301      	movs	r3, #1
 800eadc:	464a      	mov	r2, r9
 800eade:	4631      	mov	r1, r6
 800eae0:	4628      	mov	r0, r5
 800eae2:	47b8      	blx	r7
 800eae4:	3001      	adds	r0, #1
 800eae6:	f43f ae56 	beq.w	800e796 <_printf_float+0xb6>
 800eaea:	f108 0801 	add.w	r8, r8, #1
 800eaee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eaf0:	3b01      	subs	r3, #1
 800eaf2:	4543      	cmp	r3, r8
 800eaf4:	dcf1      	bgt.n	800eada <_printf_float+0x3fa>
 800eaf6:	4653      	mov	r3, sl
 800eaf8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800eafc:	e6e0      	b.n	800e8c0 <_printf_float+0x1e0>
 800eafe:	f04f 0800 	mov.w	r8, #0
 800eb02:	f104 091a 	add.w	r9, r4, #26
 800eb06:	e7f2      	b.n	800eaee <_printf_float+0x40e>
 800eb08:	2301      	movs	r3, #1
 800eb0a:	4642      	mov	r2, r8
 800eb0c:	e7df      	b.n	800eace <_printf_float+0x3ee>
 800eb0e:	2301      	movs	r3, #1
 800eb10:	464a      	mov	r2, r9
 800eb12:	4631      	mov	r1, r6
 800eb14:	4628      	mov	r0, r5
 800eb16:	47b8      	blx	r7
 800eb18:	3001      	adds	r0, #1
 800eb1a:	f43f ae3c 	beq.w	800e796 <_printf_float+0xb6>
 800eb1e:	f108 0801 	add.w	r8, r8, #1
 800eb22:	68e3      	ldr	r3, [r4, #12]
 800eb24:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800eb26:	1a5b      	subs	r3, r3, r1
 800eb28:	4543      	cmp	r3, r8
 800eb2a:	dcf0      	bgt.n	800eb0e <_printf_float+0x42e>
 800eb2c:	e6fd      	b.n	800e92a <_printf_float+0x24a>
 800eb2e:	f04f 0800 	mov.w	r8, #0
 800eb32:	f104 0919 	add.w	r9, r4, #25
 800eb36:	e7f4      	b.n	800eb22 <_printf_float+0x442>

0800eb38 <_printf_common>:
 800eb38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb3c:	4616      	mov	r6, r2
 800eb3e:	4699      	mov	r9, r3
 800eb40:	688a      	ldr	r2, [r1, #8]
 800eb42:	690b      	ldr	r3, [r1, #16]
 800eb44:	4607      	mov	r7, r0
 800eb46:	4293      	cmp	r3, r2
 800eb48:	bfb8      	it	lt
 800eb4a:	4613      	movlt	r3, r2
 800eb4c:	6033      	str	r3, [r6, #0]
 800eb4e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb52:	460c      	mov	r4, r1
 800eb54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb58:	b10a      	cbz	r2, 800eb5e <_printf_common+0x26>
 800eb5a:	3301      	adds	r3, #1
 800eb5c:	6033      	str	r3, [r6, #0]
 800eb5e:	6823      	ldr	r3, [r4, #0]
 800eb60:	0699      	lsls	r1, r3, #26
 800eb62:	bf42      	ittt	mi
 800eb64:	6833      	ldrmi	r3, [r6, #0]
 800eb66:	3302      	addmi	r3, #2
 800eb68:	6033      	strmi	r3, [r6, #0]
 800eb6a:	6825      	ldr	r5, [r4, #0]
 800eb6c:	f015 0506 	ands.w	r5, r5, #6
 800eb70:	d106      	bne.n	800eb80 <_printf_common+0x48>
 800eb72:	f104 0a19 	add.w	sl, r4, #25
 800eb76:	68e3      	ldr	r3, [r4, #12]
 800eb78:	6832      	ldr	r2, [r6, #0]
 800eb7a:	1a9b      	subs	r3, r3, r2
 800eb7c:	42ab      	cmp	r3, r5
 800eb7e:	dc28      	bgt.n	800ebd2 <_printf_common+0x9a>
 800eb80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eb84:	1e13      	subs	r3, r2, #0
 800eb86:	6822      	ldr	r2, [r4, #0]
 800eb88:	bf18      	it	ne
 800eb8a:	2301      	movne	r3, #1
 800eb8c:	0692      	lsls	r2, r2, #26
 800eb8e:	d42d      	bmi.n	800ebec <_printf_common+0xb4>
 800eb90:	4649      	mov	r1, r9
 800eb92:	4638      	mov	r0, r7
 800eb94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eb98:	47c0      	blx	r8
 800eb9a:	3001      	adds	r0, #1
 800eb9c:	d020      	beq.n	800ebe0 <_printf_common+0xa8>
 800eb9e:	6823      	ldr	r3, [r4, #0]
 800eba0:	68e5      	ldr	r5, [r4, #12]
 800eba2:	f003 0306 	and.w	r3, r3, #6
 800eba6:	2b04      	cmp	r3, #4
 800eba8:	bf18      	it	ne
 800ebaa:	2500      	movne	r5, #0
 800ebac:	6832      	ldr	r2, [r6, #0]
 800ebae:	f04f 0600 	mov.w	r6, #0
 800ebb2:	68a3      	ldr	r3, [r4, #8]
 800ebb4:	bf08      	it	eq
 800ebb6:	1aad      	subeq	r5, r5, r2
 800ebb8:	6922      	ldr	r2, [r4, #16]
 800ebba:	bf08      	it	eq
 800ebbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	bfc4      	itt	gt
 800ebc4:	1a9b      	subgt	r3, r3, r2
 800ebc6:	18ed      	addgt	r5, r5, r3
 800ebc8:	341a      	adds	r4, #26
 800ebca:	42b5      	cmp	r5, r6
 800ebcc:	d11a      	bne.n	800ec04 <_printf_common+0xcc>
 800ebce:	2000      	movs	r0, #0
 800ebd0:	e008      	b.n	800ebe4 <_printf_common+0xac>
 800ebd2:	2301      	movs	r3, #1
 800ebd4:	4652      	mov	r2, sl
 800ebd6:	4649      	mov	r1, r9
 800ebd8:	4638      	mov	r0, r7
 800ebda:	47c0      	blx	r8
 800ebdc:	3001      	adds	r0, #1
 800ebde:	d103      	bne.n	800ebe8 <_printf_common+0xb0>
 800ebe0:	f04f 30ff 	mov.w	r0, #4294967295
 800ebe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebe8:	3501      	adds	r5, #1
 800ebea:	e7c4      	b.n	800eb76 <_printf_common+0x3e>
 800ebec:	2030      	movs	r0, #48	; 0x30
 800ebee:	18e1      	adds	r1, r4, r3
 800ebf0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ebf4:	1c5a      	adds	r2, r3, #1
 800ebf6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ebfa:	4422      	add	r2, r4
 800ebfc:	3302      	adds	r3, #2
 800ebfe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ec02:	e7c5      	b.n	800eb90 <_printf_common+0x58>
 800ec04:	2301      	movs	r3, #1
 800ec06:	4622      	mov	r2, r4
 800ec08:	4649      	mov	r1, r9
 800ec0a:	4638      	mov	r0, r7
 800ec0c:	47c0      	blx	r8
 800ec0e:	3001      	adds	r0, #1
 800ec10:	d0e6      	beq.n	800ebe0 <_printf_common+0xa8>
 800ec12:	3601      	adds	r6, #1
 800ec14:	e7d9      	b.n	800ebca <_printf_common+0x92>
	...

0800ec18 <_printf_i>:
 800ec18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec1c:	460c      	mov	r4, r1
 800ec1e:	7e27      	ldrb	r7, [r4, #24]
 800ec20:	4691      	mov	r9, r2
 800ec22:	2f78      	cmp	r7, #120	; 0x78
 800ec24:	4680      	mov	r8, r0
 800ec26:	469a      	mov	sl, r3
 800ec28:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ec2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ec2e:	d807      	bhi.n	800ec40 <_printf_i+0x28>
 800ec30:	2f62      	cmp	r7, #98	; 0x62
 800ec32:	d80a      	bhi.n	800ec4a <_printf_i+0x32>
 800ec34:	2f00      	cmp	r7, #0
 800ec36:	f000 80d9 	beq.w	800edec <_printf_i+0x1d4>
 800ec3a:	2f58      	cmp	r7, #88	; 0x58
 800ec3c:	f000 80a4 	beq.w	800ed88 <_printf_i+0x170>
 800ec40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ec44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec48:	e03a      	b.n	800ecc0 <_printf_i+0xa8>
 800ec4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec4e:	2b15      	cmp	r3, #21
 800ec50:	d8f6      	bhi.n	800ec40 <_printf_i+0x28>
 800ec52:	a001      	add	r0, pc, #4	; (adr r0, 800ec58 <_printf_i+0x40>)
 800ec54:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ec58:	0800ecb1 	.word	0x0800ecb1
 800ec5c:	0800ecc5 	.word	0x0800ecc5
 800ec60:	0800ec41 	.word	0x0800ec41
 800ec64:	0800ec41 	.word	0x0800ec41
 800ec68:	0800ec41 	.word	0x0800ec41
 800ec6c:	0800ec41 	.word	0x0800ec41
 800ec70:	0800ecc5 	.word	0x0800ecc5
 800ec74:	0800ec41 	.word	0x0800ec41
 800ec78:	0800ec41 	.word	0x0800ec41
 800ec7c:	0800ec41 	.word	0x0800ec41
 800ec80:	0800ec41 	.word	0x0800ec41
 800ec84:	0800edd3 	.word	0x0800edd3
 800ec88:	0800ecf5 	.word	0x0800ecf5
 800ec8c:	0800edb5 	.word	0x0800edb5
 800ec90:	0800ec41 	.word	0x0800ec41
 800ec94:	0800ec41 	.word	0x0800ec41
 800ec98:	0800edf5 	.word	0x0800edf5
 800ec9c:	0800ec41 	.word	0x0800ec41
 800eca0:	0800ecf5 	.word	0x0800ecf5
 800eca4:	0800ec41 	.word	0x0800ec41
 800eca8:	0800ec41 	.word	0x0800ec41
 800ecac:	0800edbd 	.word	0x0800edbd
 800ecb0:	680b      	ldr	r3, [r1, #0]
 800ecb2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ecb6:	1d1a      	adds	r2, r3, #4
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	600a      	str	r2, [r1, #0]
 800ecbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ecc0:	2301      	movs	r3, #1
 800ecc2:	e0a4      	b.n	800ee0e <_printf_i+0x1f6>
 800ecc4:	6825      	ldr	r5, [r4, #0]
 800ecc6:	6808      	ldr	r0, [r1, #0]
 800ecc8:	062e      	lsls	r6, r5, #24
 800ecca:	f100 0304 	add.w	r3, r0, #4
 800ecce:	d50a      	bpl.n	800ece6 <_printf_i+0xce>
 800ecd0:	6805      	ldr	r5, [r0, #0]
 800ecd2:	600b      	str	r3, [r1, #0]
 800ecd4:	2d00      	cmp	r5, #0
 800ecd6:	da03      	bge.n	800ece0 <_printf_i+0xc8>
 800ecd8:	232d      	movs	r3, #45	; 0x2d
 800ecda:	426d      	negs	r5, r5
 800ecdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ece0:	230a      	movs	r3, #10
 800ece2:	485e      	ldr	r0, [pc, #376]	; (800ee5c <_printf_i+0x244>)
 800ece4:	e019      	b.n	800ed1a <_printf_i+0x102>
 800ece6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ecea:	6805      	ldr	r5, [r0, #0]
 800ecec:	600b      	str	r3, [r1, #0]
 800ecee:	bf18      	it	ne
 800ecf0:	b22d      	sxthne	r5, r5
 800ecf2:	e7ef      	b.n	800ecd4 <_printf_i+0xbc>
 800ecf4:	680b      	ldr	r3, [r1, #0]
 800ecf6:	6825      	ldr	r5, [r4, #0]
 800ecf8:	1d18      	adds	r0, r3, #4
 800ecfa:	6008      	str	r0, [r1, #0]
 800ecfc:	0628      	lsls	r0, r5, #24
 800ecfe:	d501      	bpl.n	800ed04 <_printf_i+0xec>
 800ed00:	681d      	ldr	r5, [r3, #0]
 800ed02:	e002      	b.n	800ed0a <_printf_i+0xf2>
 800ed04:	0669      	lsls	r1, r5, #25
 800ed06:	d5fb      	bpl.n	800ed00 <_printf_i+0xe8>
 800ed08:	881d      	ldrh	r5, [r3, #0]
 800ed0a:	2f6f      	cmp	r7, #111	; 0x6f
 800ed0c:	bf0c      	ite	eq
 800ed0e:	2308      	moveq	r3, #8
 800ed10:	230a      	movne	r3, #10
 800ed12:	4852      	ldr	r0, [pc, #328]	; (800ee5c <_printf_i+0x244>)
 800ed14:	2100      	movs	r1, #0
 800ed16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ed1a:	6866      	ldr	r6, [r4, #4]
 800ed1c:	2e00      	cmp	r6, #0
 800ed1e:	bfa8      	it	ge
 800ed20:	6821      	ldrge	r1, [r4, #0]
 800ed22:	60a6      	str	r6, [r4, #8]
 800ed24:	bfa4      	itt	ge
 800ed26:	f021 0104 	bicge.w	r1, r1, #4
 800ed2a:	6021      	strge	r1, [r4, #0]
 800ed2c:	b90d      	cbnz	r5, 800ed32 <_printf_i+0x11a>
 800ed2e:	2e00      	cmp	r6, #0
 800ed30:	d04d      	beq.n	800edce <_printf_i+0x1b6>
 800ed32:	4616      	mov	r6, r2
 800ed34:	fbb5 f1f3 	udiv	r1, r5, r3
 800ed38:	fb03 5711 	mls	r7, r3, r1, r5
 800ed3c:	5dc7      	ldrb	r7, [r0, r7]
 800ed3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ed42:	462f      	mov	r7, r5
 800ed44:	42bb      	cmp	r3, r7
 800ed46:	460d      	mov	r5, r1
 800ed48:	d9f4      	bls.n	800ed34 <_printf_i+0x11c>
 800ed4a:	2b08      	cmp	r3, #8
 800ed4c:	d10b      	bne.n	800ed66 <_printf_i+0x14e>
 800ed4e:	6823      	ldr	r3, [r4, #0]
 800ed50:	07df      	lsls	r7, r3, #31
 800ed52:	d508      	bpl.n	800ed66 <_printf_i+0x14e>
 800ed54:	6923      	ldr	r3, [r4, #16]
 800ed56:	6861      	ldr	r1, [r4, #4]
 800ed58:	4299      	cmp	r1, r3
 800ed5a:	bfde      	ittt	le
 800ed5c:	2330      	movle	r3, #48	; 0x30
 800ed5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ed62:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ed66:	1b92      	subs	r2, r2, r6
 800ed68:	6122      	str	r2, [r4, #16]
 800ed6a:	464b      	mov	r3, r9
 800ed6c:	4621      	mov	r1, r4
 800ed6e:	4640      	mov	r0, r8
 800ed70:	f8cd a000 	str.w	sl, [sp]
 800ed74:	aa03      	add	r2, sp, #12
 800ed76:	f7ff fedf 	bl	800eb38 <_printf_common>
 800ed7a:	3001      	adds	r0, #1
 800ed7c:	d14c      	bne.n	800ee18 <_printf_i+0x200>
 800ed7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ed82:	b004      	add	sp, #16
 800ed84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed88:	4834      	ldr	r0, [pc, #208]	; (800ee5c <_printf_i+0x244>)
 800ed8a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ed8e:	680e      	ldr	r6, [r1, #0]
 800ed90:	6823      	ldr	r3, [r4, #0]
 800ed92:	f856 5b04 	ldr.w	r5, [r6], #4
 800ed96:	061f      	lsls	r7, r3, #24
 800ed98:	600e      	str	r6, [r1, #0]
 800ed9a:	d514      	bpl.n	800edc6 <_printf_i+0x1ae>
 800ed9c:	07d9      	lsls	r1, r3, #31
 800ed9e:	bf44      	itt	mi
 800eda0:	f043 0320 	orrmi.w	r3, r3, #32
 800eda4:	6023      	strmi	r3, [r4, #0]
 800eda6:	b91d      	cbnz	r5, 800edb0 <_printf_i+0x198>
 800eda8:	6823      	ldr	r3, [r4, #0]
 800edaa:	f023 0320 	bic.w	r3, r3, #32
 800edae:	6023      	str	r3, [r4, #0]
 800edb0:	2310      	movs	r3, #16
 800edb2:	e7af      	b.n	800ed14 <_printf_i+0xfc>
 800edb4:	6823      	ldr	r3, [r4, #0]
 800edb6:	f043 0320 	orr.w	r3, r3, #32
 800edba:	6023      	str	r3, [r4, #0]
 800edbc:	2378      	movs	r3, #120	; 0x78
 800edbe:	4828      	ldr	r0, [pc, #160]	; (800ee60 <_printf_i+0x248>)
 800edc0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800edc4:	e7e3      	b.n	800ed8e <_printf_i+0x176>
 800edc6:	065e      	lsls	r6, r3, #25
 800edc8:	bf48      	it	mi
 800edca:	b2ad      	uxthmi	r5, r5
 800edcc:	e7e6      	b.n	800ed9c <_printf_i+0x184>
 800edce:	4616      	mov	r6, r2
 800edd0:	e7bb      	b.n	800ed4a <_printf_i+0x132>
 800edd2:	680b      	ldr	r3, [r1, #0]
 800edd4:	6826      	ldr	r6, [r4, #0]
 800edd6:	1d1d      	adds	r5, r3, #4
 800edd8:	6960      	ldr	r0, [r4, #20]
 800edda:	600d      	str	r5, [r1, #0]
 800eddc:	0635      	lsls	r5, r6, #24
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	d501      	bpl.n	800ede6 <_printf_i+0x1ce>
 800ede2:	6018      	str	r0, [r3, #0]
 800ede4:	e002      	b.n	800edec <_printf_i+0x1d4>
 800ede6:	0671      	lsls	r1, r6, #25
 800ede8:	d5fb      	bpl.n	800ede2 <_printf_i+0x1ca>
 800edea:	8018      	strh	r0, [r3, #0]
 800edec:	2300      	movs	r3, #0
 800edee:	4616      	mov	r6, r2
 800edf0:	6123      	str	r3, [r4, #16]
 800edf2:	e7ba      	b.n	800ed6a <_printf_i+0x152>
 800edf4:	680b      	ldr	r3, [r1, #0]
 800edf6:	1d1a      	adds	r2, r3, #4
 800edf8:	600a      	str	r2, [r1, #0]
 800edfa:	681e      	ldr	r6, [r3, #0]
 800edfc:	2100      	movs	r1, #0
 800edfe:	4630      	mov	r0, r6
 800ee00:	6862      	ldr	r2, [r4, #4]
 800ee02:	f000 ff6f 	bl	800fce4 <memchr>
 800ee06:	b108      	cbz	r0, 800ee0c <_printf_i+0x1f4>
 800ee08:	1b80      	subs	r0, r0, r6
 800ee0a:	6060      	str	r0, [r4, #4]
 800ee0c:	6863      	ldr	r3, [r4, #4]
 800ee0e:	6123      	str	r3, [r4, #16]
 800ee10:	2300      	movs	r3, #0
 800ee12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee16:	e7a8      	b.n	800ed6a <_printf_i+0x152>
 800ee18:	4632      	mov	r2, r6
 800ee1a:	4649      	mov	r1, r9
 800ee1c:	4640      	mov	r0, r8
 800ee1e:	6923      	ldr	r3, [r4, #16]
 800ee20:	47d0      	blx	sl
 800ee22:	3001      	adds	r0, #1
 800ee24:	d0ab      	beq.n	800ed7e <_printf_i+0x166>
 800ee26:	6823      	ldr	r3, [r4, #0]
 800ee28:	079b      	lsls	r3, r3, #30
 800ee2a:	d413      	bmi.n	800ee54 <_printf_i+0x23c>
 800ee2c:	68e0      	ldr	r0, [r4, #12]
 800ee2e:	9b03      	ldr	r3, [sp, #12]
 800ee30:	4298      	cmp	r0, r3
 800ee32:	bfb8      	it	lt
 800ee34:	4618      	movlt	r0, r3
 800ee36:	e7a4      	b.n	800ed82 <_printf_i+0x16a>
 800ee38:	2301      	movs	r3, #1
 800ee3a:	4632      	mov	r2, r6
 800ee3c:	4649      	mov	r1, r9
 800ee3e:	4640      	mov	r0, r8
 800ee40:	47d0      	blx	sl
 800ee42:	3001      	adds	r0, #1
 800ee44:	d09b      	beq.n	800ed7e <_printf_i+0x166>
 800ee46:	3501      	adds	r5, #1
 800ee48:	68e3      	ldr	r3, [r4, #12]
 800ee4a:	9903      	ldr	r1, [sp, #12]
 800ee4c:	1a5b      	subs	r3, r3, r1
 800ee4e:	42ab      	cmp	r3, r5
 800ee50:	dcf2      	bgt.n	800ee38 <_printf_i+0x220>
 800ee52:	e7eb      	b.n	800ee2c <_printf_i+0x214>
 800ee54:	2500      	movs	r5, #0
 800ee56:	f104 0619 	add.w	r6, r4, #25
 800ee5a:	e7f5      	b.n	800ee48 <_printf_i+0x230>
 800ee5c:	080114a6 	.word	0x080114a6
 800ee60:	080114b7 	.word	0x080114b7

0800ee64 <_sbrk_r>:
 800ee64:	b538      	push	{r3, r4, r5, lr}
 800ee66:	2300      	movs	r3, #0
 800ee68:	4d05      	ldr	r5, [pc, #20]	; (800ee80 <_sbrk_r+0x1c>)
 800ee6a:	4604      	mov	r4, r0
 800ee6c:	4608      	mov	r0, r1
 800ee6e:	602b      	str	r3, [r5, #0]
 800ee70:	f7f3 fc06 	bl	8002680 <_sbrk>
 800ee74:	1c43      	adds	r3, r0, #1
 800ee76:	d102      	bne.n	800ee7e <_sbrk_r+0x1a>
 800ee78:	682b      	ldr	r3, [r5, #0]
 800ee7a:	b103      	cbz	r3, 800ee7e <_sbrk_r+0x1a>
 800ee7c:	6023      	str	r3, [r4, #0]
 800ee7e:	bd38      	pop	{r3, r4, r5, pc}
 800ee80:	20001fd0 	.word	0x20001fd0

0800ee84 <siprintf>:
 800ee84:	b40e      	push	{r1, r2, r3}
 800ee86:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ee8a:	b500      	push	{lr}
 800ee8c:	b09c      	sub	sp, #112	; 0x70
 800ee8e:	ab1d      	add	r3, sp, #116	; 0x74
 800ee90:	9002      	str	r0, [sp, #8]
 800ee92:	9006      	str	r0, [sp, #24]
 800ee94:	9107      	str	r1, [sp, #28]
 800ee96:	9104      	str	r1, [sp, #16]
 800ee98:	4808      	ldr	r0, [pc, #32]	; (800eebc <siprintf+0x38>)
 800ee9a:	4909      	ldr	r1, [pc, #36]	; (800eec0 <siprintf+0x3c>)
 800ee9c:	f853 2b04 	ldr.w	r2, [r3], #4
 800eea0:	9105      	str	r1, [sp, #20]
 800eea2:	6800      	ldr	r0, [r0, #0]
 800eea4:	a902      	add	r1, sp, #8
 800eea6:	9301      	str	r3, [sp, #4]
 800eea8:	f001 fb30 	bl	801050c <_svfiprintf_r>
 800eeac:	2200      	movs	r2, #0
 800eeae:	9b02      	ldr	r3, [sp, #8]
 800eeb0:	701a      	strb	r2, [r3, #0]
 800eeb2:	b01c      	add	sp, #112	; 0x70
 800eeb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800eeb8:	b003      	add	sp, #12
 800eeba:	4770      	bx	lr
 800eebc:	2000026c 	.word	0x2000026c
 800eec0:	ffff0208 	.word	0xffff0208

0800eec4 <_strtol_l.isra.0>:
 800eec4:	2b01      	cmp	r3, #1
 800eec6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eeca:	4686      	mov	lr, r0
 800eecc:	d001      	beq.n	800eed2 <_strtol_l.isra.0+0xe>
 800eece:	2b24      	cmp	r3, #36	; 0x24
 800eed0:	d906      	bls.n	800eee0 <_strtol_l.isra.0+0x1c>
 800eed2:	f7ff fa7f 	bl	800e3d4 <__errno>
 800eed6:	2316      	movs	r3, #22
 800eed8:	6003      	str	r3, [r0, #0]
 800eeda:	2000      	movs	r0, #0
 800eedc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eee0:	468c      	mov	ip, r1
 800eee2:	4e3a      	ldr	r6, [pc, #232]	; (800efcc <_strtol_l.isra.0+0x108>)
 800eee4:	4660      	mov	r0, ip
 800eee6:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800eeea:	5da5      	ldrb	r5, [r4, r6]
 800eeec:	f015 0508 	ands.w	r5, r5, #8
 800eef0:	d1f8      	bne.n	800eee4 <_strtol_l.isra.0+0x20>
 800eef2:	2c2d      	cmp	r4, #45	; 0x2d
 800eef4:	d133      	bne.n	800ef5e <_strtol_l.isra.0+0x9a>
 800eef6:	f04f 0801 	mov.w	r8, #1
 800eefa:	f89c 4000 	ldrb.w	r4, [ip]
 800eefe:	f100 0c02 	add.w	ip, r0, #2
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d05d      	beq.n	800efc2 <_strtol_l.isra.0+0xfe>
 800ef06:	2b10      	cmp	r3, #16
 800ef08:	d10c      	bne.n	800ef24 <_strtol_l.isra.0+0x60>
 800ef0a:	2c30      	cmp	r4, #48	; 0x30
 800ef0c:	d10a      	bne.n	800ef24 <_strtol_l.isra.0+0x60>
 800ef0e:	f89c 0000 	ldrb.w	r0, [ip]
 800ef12:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ef16:	2858      	cmp	r0, #88	; 0x58
 800ef18:	d14e      	bne.n	800efb8 <_strtol_l.isra.0+0xf4>
 800ef1a:	2310      	movs	r3, #16
 800ef1c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800ef20:	f10c 0c02 	add.w	ip, ip, #2
 800ef24:	2500      	movs	r5, #0
 800ef26:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800ef2a:	3f01      	subs	r7, #1
 800ef2c:	fbb7 f9f3 	udiv	r9, r7, r3
 800ef30:	4628      	mov	r0, r5
 800ef32:	fb03 7a19 	mls	sl, r3, r9, r7
 800ef36:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800ef3a:	2e09      	cmp	r6, #9
 800ef3c:	d818      	bhi.n	800ef70 <_strtol_l.isra.0+0xac>
 800ef3e:	4634      	mov	r4, r6
 800ef40:	42a3      	cmp	r3, r4
 800ef42:	dd24      	ble.n	800ef8e <_strtol_l.isra.0+0xca>
 800ef44:	2d00      	cmp	r5, #0
 800ef46:	db1f      	blt.n	800ef88 <_strtol_l.isra.0+0xc4>
 800ef48:	4581      	cmp	r9, r0
 800ef4a:	d31d      	bcc.n	800ef88 <_strtol_l.isra.0+0xc4>
 800ef4c:	d101      	bne.n	800ef52 <_strtol_l.isra.0+0x8e>
 800ef4e:	45a2      	cmp	sl, r4
 800ef50:	db1a      	blt.n	800ef88 <_strtol_l.isra.0+0xc4>
 800ef52:	2501      	movs	r5, #1
 800ef54:	fb00 4003 	mla	r0, r0, r3, r4
 800ef58:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800ef5c:	e7eb      	b.n	800ef36 <_strtol_l.isra.0+0x72>
 800ef5e:	2c2b      	cmp	r4, #43	; 0x2b
 800ef60:	bf08      	it	eq
 800ef62:	f89c 4000 	ldrbeq.w	r4, [ip]
 800ef66:	46a8      	mov	r8, r5
 800ef68:	bf08      	it	eq
 800ef6a:	f100 0c02 	addeq.w	ip, r0, #2
 800ef6e:	e7c8      	b.n	800ef02 <_strtol_l.isra.0+0x3e>
 800ef70:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800ef74:	2e19      	cmp	r6, #25
 800ef76:	d801      	bhi.n	800ef7c <_strtol_l.isra.0+0xb8>
 800ef78:	3c37      	subs	r4, #55	; 0x37
 800ef7a:	e7e1      	b.n	800ef40 <_strtol_l.isra.0+0x7c>
 800ef7c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800ef80:	2e19      	cmp	r6, #25
 800ef82:	d804      	bhi.n	800ef8e <_strtol_l.isra.0+0xca>
 800ef84:	3c57      	subs	r4, #87	; 0x57
 800ef86:	e7db      	b.n	800ef40 <_strtol_l.isra.0+0x7c>
 800ef88:	f04f 35ff 	mov.w	r5, #4294967295
 800ef8c:	e7e4      	b.n	800ef58 <_strtol_l.isra.0+0x94>
 800ef8e:	2d00      	cmp	r5, #0
 800ef90:	da08      	bge.n	800efa4 <_strtol_l.isra.0+0xe0>
 800ef92:	2322      	movs	r3, #34	; 0x22
 800ef94:	4638      	mov	r0, r7
 800ef96:	f8ce 3000 	str.w	r3, [lr]
 800ef9a:	2a00      	cmp	r2, #0
 800ef9c:	d09e      	beq.n	800eedc <_strtol_l.isra.0+0x18>
 800ef9e:	f10c 31ff 	add.w	r1, ip, #4294967295
 800efa2:	e007      	b.n	800efb4 <_strtol_l.isra.0+0xf0>
 800efa4:	f1b8 0f00 	cmp.w	r8, #0
 800efa8:	d000      	beq.n	800efac <_strtol_l.isra.0+0xe8>
 800efaa:	4240      	negs	r0, r0
 800efac:	2a00      	cmp	r2, #0
 800efae:	d095      	beq.n	800eedc <_strtol_l.isra.0+0x18>
 800efb0:	2d00      	cmp	r5, #0
 800efb2:	d1f4      	bne.n	800ef9e <_strtol_l.isra.0+0xda>
 800efb4:	6011      	str	r1, [r2, #0]
 800efb6:	e791      	b.n	800eedc <_strtol_l.isra.0+0x18>
 800efb8:	2430      	movs	r4, #48	; 0x30
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d1b2      	bne.n	800ef24 <_strtol_l.isra.0+0x60>
 800efbe:	2308      	movs	r3, #8
 800efc0:	e7b0      	b.n	800ef24 <_strtol_l.isra.0+0x60>
 800efc2:	2c30      	cmp	r4, #48	; 0x30
 800efc4:	d0a3      	beq.n	800ef0e <_strtol_l.isra.0+0x4a>
 800efc6:	230a      	movs	r3, #10
 800efc8:	e7ac      	b.n	800ef24 <_strtol_l.isra.0+0x60>
 800efca:	bf00      	nop
 800efcc:	080114c9 	.word	0x080114c9

0800efd0 <strtol>:
 800efd0:	4613      	mov	r3, r2
 800efd2:	460a      	mov	r2, r1
 800efd4:	4601      	mov	r1, r0
 800efd6:	4802      	ldr	r0, [pc, #8]	; (800efe0 <strtol+0x10>)
 800efd8:	6800      	ldr	r0, [r0, #0]
 800efda:	f7ff bf73 	b.w	800eec4 <_strtol_l.isra.0>
 800efde:	bf00      	nop
 800efe0:	2000026c 	.word	0x2000026c

0800efe4 <quorem>:
 800efe4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efe8:	6903      	ldr	r3, [r0, #16]
 800efea:	690c      	ldr	r4, [r1, #16]
 800efec:	4607      	mov	r7, r0
 800efee:	42a3      	cmp	r3, r4
 800eff0:	f2c0 8083 	blt.w	800f0fa <quorem+0x116>
 800eff4:	3c01      	subs	r4, #1
 800eff6:	f100 0514 	add.w	r5, r0, #20
 800effa:	f101 0814 	add.w	r8, r1, #20
 800effe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f002:	9301      	str	r3, [sp, #4]
 800f004:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f008:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f00c:	3301      	adds	r3, #1
 800f00e:	429a      	cmp	r2, r3
 800f010:	fbb2 f6f3 	udiv	r6, r2, r3
 800f014:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f018:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f01c:	d332      	bcc.n	800f084 <quorem+0xa0>
 800f01e:	f04f 0e00 	mov.w	lr, #0
 800f022:	4640      	mov	r0, r8
 800f024:	46ac      	mov	ip, r5
 800f026:	46f2      	mov	sl, lr
 800f028:	f850 2b04 	ldr.w	r2, [r0], #4
 800f02c:	b293      	uxth	r3, r2
 800f02e:	fb06 e303 	mla	r3, r6, r3, lr
 800f032:	0c12      	lsrs	r2, r2, #16
 800f034:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f038:	fb06 e202 	mla	r2, r6, r2, lr
 800f03c:	b29b      	uxth	r3, r3
 800f03e:	ebaa 0303 	sub.w	r3, sl, r3
 800f042:	f8dc a000 	ldr.w	sl, [ip]
 800f046:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f04a:	fa1f fa8a 	uxth.w	sl, sl
 800f04e:	4453      	add	r3, sl
 800f050:	fa1f fa82 	uxth.w	sl, r2
 800f054:	f8dc 2000 	ldr.w	r2, [ip]
 800f058:	4581      	cmp	r9, r0
 800f05a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f05e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f062:	b29b      	uxth	r3, r3
 800f064:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f068:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f06c:	f84c 3b04 	str.w	r3, [ip], #4
 800f070:	d2da      	bcs.n	800f028 <quorem+0x44>
 800f072:	f855 300b 	ldr.w	r3, [r5, fp]
 800f076:	b92b      	cbnz	r3, 800f084 <quorem+0xa0>
 800f078:	9b01      	ldr	r3, [sp, #4]
 800f07a:	3b04      	subs	r3, #4
 800f07c:	429d      	cmp	r5, r3
 800f07e:	461a      	mov	r2, r3
 800f080:	d32f      	bcc.n	800f0e2 <quorem+0xfe>
 800f082:	613c      	str	r4, [r7, #16]
 800f084:	4638      	mov	r0, r7
 800f086:	f001 f8cf 	bl	8010228 <__mcmp>
 800f08a:	2800      	cmp	r0, #0
 800f08c:	db25      	blt.n	800f0da <quorem+0xf6>
 800f08e:	4628      	mov	r0, r5
 800f090:	f04f 0c00 	mov.w	ip, #0
 800f094:	3601      	adds	r6, #1
 800f096:	f858 1b04 	ldr.w	r1, [r8], #4
 800f09a:	f8d0 e000 	ldr.w	lr, [r0]
 800f09e:	b28b      	uxth	r3, r1
 800f0a0:	ebac 0303 	sub.w	r3, ip, r3
 800f0a4:	fa1f f28e 	uxth.w	r2, lr
 800f0a8:	4413      	add	r3, r2
 800f0aa:	0c0a      	lsrs	r2, r1, #16
 800f0ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f0b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f0b4:	b29b      	uxth	r3, r3
 800f0b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f0ba:	45c1      	cmp	r9, r8
 800f0bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f0c0:	f840 3b04 	str.w	r3, [r0], #4
 800f0c4:	d2e7      	bcs.n	800f096 <quorem+0xb2>
 800f0c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f0ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f0ce:	b922      	cbnz	r2, 800f0da <quorem+0xf6>
 800f0d0:	3b04      	subs	r3, #4
 800f0d2:	429d      	cmp	r5, r3
 800f0d4:	461a      	mov	r2, r3
 800f0d6:	d30a      	bcc.n	800f0ee <quorem+0x10a>
 800f0d8:	613c      	str	r4, [r7, #16]
 800f0da:	4630      	mov	r0, r6
 800f0dc:	b003      	add	sp, #12
 800f0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0e2:	6812      	ldr	r2, [r2, #0]
 800f0e4:	3b04      	subs	r3, #4
 800f0e6:	2a00      	cmp	r2, #0
 800f0e8:	d1cb      	bne.n	800f082 <quorem+0x9e>
 800f0ea:	3c01      	subs	r4, #1
 800f0ec:	e7c6      	b.n	800f07c <quorem+0x98>
 800f0ee:	6812      	ldr	r2, [r2, #0]
 800f0f0:	3b04      	subs	r3, #4
 800f0f2:	2a00      	cmp	r2, #0
 800f0f4:	d1f0      	bne.n	800f0d8 <quorem+0xf4>
 800f0f6:	3c01      	subs	r4, #1
 800f0f8:	e7eb      	b.n	800f0d2 <quorem+0xee>
 800f0fa:	2000      	movs	r0, #0
 800f0fc:	e7ee      	b.n	800f0dc <quorem+0xf8>
	...

0800f100 <_dtoa_r>:
 800f100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f104:	4616      	mov	r6, r2
 800f106:	461f      	mov	r7, r3
 800f108:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f10a:	b099      	sub	sp, #100	; 0x64
 800f10c:	4605      	mov	r5, r0
 800f10e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f112:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800f116:	b974      	cbnz	r4, 800f136 <_dtoa_r+0x36>
 800f118:	2010      	movs	r0, #16
 800f11a:	f7ff f985 	bl	800e428 <malloc>
 800f11e:	4602      	mov	r2, r0
 800f120:	6268      	str	r0, [r5, #36]	; 0x24
 800f122:	b920      	cbnz	r0, 800f12e <_dtoa_r+0x2e>
 800f124:	21ea      	movs	r1, #234	; 0xea
 800f126:	4bae      	ldr	r3, [pc, #696]	; (800f3e0 <_dtoa_r+0x2e0>)
 800f128:	48ae      	ldr	r0, [pc, #696]	; (800f3e4 <_dtoa_r+0x2e4>)
 800f12a:	f001 faef 	bl	801070c <__assert_func>
 800f12e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f132:	6004      	str	r4, [r0, #0]
 800f134:	60c4      	str	r4, [r0, #12]
 800f136:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f138:	6819      	ldr	r1, [r3, #0]
 800f13a:	b151      	cbz	r1, 800f152 <_dtoa_r+0x52>
 800f13c:	685a      	ldr	r2, [r3, #4]
 800f13e:	2301      	movs	r3, #1
 800f140:	4093      	lsls	r3, r2
 800f142:	604a      	str	r2, [r1, #4]
 800f144:	608b      	str	r3, [r1, #8]
 800f146:	4628      	mov	r0, r5
 800f148:	f000 fe34 	bl	800fdb4 <_Bfree>
 800f14c:	2200      	movs	r2, #0
 800f14e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f150:	601a      	str	r2, [r3, #0]
 800f152:	1e3b      	subs	r3, r7, #0
 800f154:	bfaf      	iteee	ge
 800f156:	2300      	movge	r3, #0
 800f158:	2201      	movlt	r2, #1
 800f15a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f15e:	9305      	strlt	r3, [sp, #20]
 800f160:	bfa8      	it	ge
 800f162:	f8c8 3000 	strge.w	r3, [r8]
 800f166:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800f16a:	4b9f      	ldr	r3, [pc, #636]	; (800f3e8 <_dtoa_r+0x2e8>)
 800f16c:	bfb8      	it	lt
 800f16e:	f8c8 2000 	strlt.w	r2, [r8]
 800f172:	ea33 0309 	bics.w	r3, r3, r9
 800f176:	d119      	bne.n	800f1ac <_dtoa_r+0xac>
 800f178:	f242 730f 	movw	r3, #9999	; 0x270f
 800f17c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f17e:	6013      	str	r3, [r2, #0]
 800f180:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f184:	4333      	orrs	r3, r6
 800f186:	f000 8580 	beq.w	800fc8a <_dtoa_r+0xb8a>
 800f18a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f18c:	b953      	cbnz	r3, 800f1a4 <_dtoa_r+0xa4>
 800f18e:	4b97      	ldr	r3, [pc, #604]	; (800f3ec <_dtoa_r+0x2ec>)
 800f190:	e022      	b.n	800f1d8 <_dtoa_r+0xd8>
 800f192:	4b97      	ldr	r3, [pc, #604]	; (800f3f0 <_dtoa_r+0x2f0>)
 800f194:	9308      	str	r3, [sp, #32]
 800f196:	3308      	adds	r3, #8
 800f198:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f19a:	6013      	str	r3, [r2, #0]
 800f19c:	9808      	ldr	r0, [sp, #32]
 800f19e:	b019      	add	sp, #100	; 0x64
 800f1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1a4:	4b91      	ldr	r3, [pc, #580]	; (800f3ec <_dtoa_r+0x2ec>)
 800f1a6:	9308      	str	r3, [sp, #32]
 800f1a8:	3303      	adds	r3, #3
 800f1aa:	e7f5      	b.n	800f198 <_dtoa_r+0x98>
 800f1ac:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f1b0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800f1b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	f7f1 fc30 	bl	8000a20 <__aeabi_dcmpeq>
 800f1c0:	4680      	mov	r8, r0
 800f1c2:	b158      	cbz	r0, 800f1dc <_dtoa_r+0xdc>
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f1c8:	6013      	str	r3, [r2, #0]
 800f1ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	f000 8559 	beq.w	800fc84 <_dtoa_r+0xb84>
 800f1d2:	4888      	ldr	r0, [pc, #544]	; (800f3f4 <_dtoa_r+0x2f4>)
 800f1d4:	6018      	str	r0, [r3, #0]
 800f1d6:	1e43      	subs	r3, r0, #1
 800f1d8:	9308      	str	r3, [sp, #32]
 800f1da:	e7df      	b.n	800f19c <_dtoa_r+0x9c>
 800f1dc:	ab16      	add	r3, sp, #88	; 0x58
 800f1de:	9301      	str	r3, [sp, #4]
 800f1e0:	ab17      	add	r3, sp, #92	; 0x5c
 800f1e2:	9300      	str	r3, [sp, #0]
 800f1e4:	4628      	mov	r0, r5
 800f1e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f1ea:	f001 f8c9 	bl	8010380 <__d2b>
 800f1ee:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f1f2:	4682      	mov	sl, r0
 800f1f4:	2c00      	cmp	r4, #0
 800f1f6:	d07e      	beq.n	800f2f6 <_dtoa_r+0x1f6>
 800f1f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f1fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1fe:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800f202:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f206:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800f20a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800f20e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800f212:	2200      	movs	r2, #0
 800f214:	4b78      	ldr	r3, [pc, #480]	; (800f3f8 <_dtoa_r+0x2f8>)
 800f216:	f7f0 ffe3 	bl	80001e0 <__aeabi_dsub>
 800f21a:	a36b      	add	r3, pc, #428	; (adr r3, 800f3c8 <_dtoa_r+0x2c8>)
 800f21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f220:	f7f1 f996 	bl	8000550 <__aeabi_dmul>
 800f224:	a36a      	add	r3, pc, #424	; (adr r3, 800f3d0 <_dtoa_r+0x2d0>)
 800f226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f22a:	f7f0 ffdb 	bl	80001e4 <__adddf3>
 800f22e:	4606      	mov	r6, r0
 800f230:	4620      	mov	r0, r4
 800f232:	460f      	mov	r7, r1
 800f234:	f7f1 f922 	bl	800047c <__aeabi_i2d>
 800f238:	a367      	add	r3, pc, #412	; (adr r3, 800f3d8 <_dtoa_r+0x2d8>)
 800f23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23e:	f7f1 f987 	bl	8000550 <__aeabi_dmul>
 800f242:	4602      	mov	r2, r0
 800f244:	460b      	mov	r3, r1
 800f246:	4630      	mov	r0, r6
 800f248:	4639      	mov	r1, r7
 800f24a:	f7f0 ffcb 	bl	80001e4 <__adddf3>
 800f24e:	4606      	mov	r6, r0
 800f250:	460f      	mov	r7, r1
 800f252:	f7f1 fc2d 	bl	8000ab0 <__aeabi_d2iz>
 800f256:	2200      	movs	r2, #0
 800f258:	4681      	mov	r9, r0
 800f25a:	2300      	movs	r3, #0
 800f25c:	4630      	mov	r0, r6
 800f25e:	4639      	mov	r1, r7
 800f260:	f7f1 fbe8 	bl	8000a34 <__aeabi_dcmplt>
 800f264:	b148      	cbz	r0, 800f27a <_dtoa_r+0x17a>
 800f266:	4648      	mov	r0, r9
 800f268:	f7f1 f908 	bl	800047c <__aeabi_i2d>
 800f26c:	4632      	mov	r2, r6
 800f26e:	463b      	mov	r3, r7
 800f270:	f7f1 fbd6 	bl	8000a20 <__aeabi_dcmpeq>
 800f274:	b908      	cbnz	r0, 800f27a <_dtoa_r+0x17a>
 800f276:	f109 39ff 	add.w	r9, r9, #4294967295
 800f27a:	f1b9 0f16 	cmp.w	r9, #22
 800f27e:	d857      	bhi.n	800f330 <_dtoa_r+0x230>
 800f280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f284:	4b5d      	ldr	r3, [pc, #372]	; (800f3fc <_dtoa_r+0x2fc>)
 800f286:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800f28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28e:	f7f1 fbd1 	bl	8000a34 <__aeabi_dcmplt>
 800f292:	2800      	cmp	r0, #0
 800f294:	d04e      	beq.n	800f334 <_dtoa_r+0x234>
 800f296:	2300      	movs	r3, #0
 800f298:	f109 39ff 	add.w	r9, r9, #4294967295
 800f29c:	930f      	str	r3, [sp, #60]	; 0x3c
 800f29e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f2a0:	1b1c      	subs	r4, r3, r4
 800f2a2:	1e63      	subs	r3, r4, #1
 800f2a4:	9309      	str	r3, [sp, #36]	; 0x24
 800f2a6:	bf49      	itett	mi
 800f2a8:	f1c4 0301 	rsbmi	r3, r4, #1
 800f2ac:	2300      	movpl	r3, #0
 800f2ae:	9306      	strmi	r3, [sp, #24]
 800f2b0:	2300      	movmi	r3, #0
 800f2b2:	bf54      	ite	pl
 800f2b4:	9306      	strpl	r3, [sp, #24]
 800f2b6:	9309      	strmi	r3, [sp, #36]	; 0x24
 800f2b8:	f1b9 0f00 	cmp.w	r9, #0
 800f2bc:	db3c      	blt.n	800f338 <_dtoa_r+0x238>
 800f2be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2c0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f2c4:	444b      	add	r3, r9
 800f2c6:	9309      	str	r3, [sp, #36]	; 0x24
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	930a      	str	r3, [sp, #40]	; 0x28
 800f2cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f2ce:	2b09      	cmp	r3, #9
 800f2d0:	d86c      	bhi.n	800f3ac <_dtoa_r+0x2ac>
 800f2d2:	2b05      	cmp	r3, #5
 800f2d4:	bfc4      	itt	gt
 800f2d6:	3b04      	subgt	r3, #4
 800f2d8:	9322      	strgt	r3, [sp, #136]	; 0x88
 800f2da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f2dc:	bfc8      	it	gt
 800f2de:	2400      	movgt	r4, #0
 800f2e0:	f1a3 0302 	sub.w	r3, r3, #2
 800f2e4:	bfd8      	it	le
 800f2e6:	2401      	movle	r4, #1
 800f2e8:	2b03      	cmp	r3, #3
 800f2ea:	f200 808b 	bhi.w	800f404 <_dtoa_r+0x304>
 800f2ee:	e8df f003 	tbb	[pc, r3]
 800f2f2:	4f2d      	.short	0x4f2d
 800f2f4:	5b4d      	.short	0x5b4d
 800f2f6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800f2fa:	441c      	add	r4, r3
 800f2fc:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800f300:	2b20      	cmp	r3, #32
 800f302:	bfc3      	ittte	gt
 800f304:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f308:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800f30c:	fa09 f303 	lslgt.w	r3, r9, r3
 800f310:	f1c3 0320 	rsble	r3, r3, #32
 800f314:	bfc6      	itte	gt
 800f316:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f31a:	4318      	orrgt	r0, r3
 800f31c:	fa06 f003 	lslle.w	r0, r6, r3
 800f320:	f7f1 f89c 	bl	800045c <__aeabi_ui2d>
 800f324:	2301      	movs	r3, #1
 800f326:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800f32a:	3c01      	subs	r4, #1
 800f32c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f32e:	e770      	b.n	800f212 <_dtoa_r+0x112>
 800f330:	2301      	movs	r3, #1
 800f332:	e7b3      	b.n	800f29c <_dtoa_r+0x19c>
 800f334:	900f      	str	r0, [sp, #60]	; 0x3c
 800f336:	e7b2      	b.n	800f29e <_dtoa_r+0x19e>
 800f338:	9b06      	ldr	r3, [sp, #24]
 800f33a:	eba3 0309 	sub.w	r3, r3, r9
 800f33e:	9306      	str	r3, [sp, #24]
 800f340:	f1c9 0300 	rsb	r3, r9, #0
 800f344:	930a      	str	r3, [sp, #40]	; 0x28
 800f346:	2300      	movs	r3, #0
 800f348:	930e      	str	r3, [sp, #56]	; 0x38
 800f34a:	e7bf      	b.n	800f2cc <_dtoa_r+0x1cc>
 800f34c:	2300      	movs	r3, #0
 800f34e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f350:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f352:	2b00      	cmp	r3, #0
 800f354:	dc59      	bgt.n	800f40a <_dtoa_r+0x30a>
 800f356:	f04f 0b01 	mov.w	fp, #1
 800f35a:	465b      	mov	r3, fp
 800f35c:	f8cd b008 	str.w	fp, [sp, #8]
 800f360:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800f364:	2200      	movs	r2, #0
 800f366:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800f368:	6042      	str	r2, [r0, #4]
 800f36a:	2204      	movs	r2, #4
 800f36c:	f102 0614 	add.w	r6, r2, #20
 800f370:	429e      	cmp	r6, r3
 800f372:	6841      	ldr	r1, [r0, #4]
 800f374:	d94f      	bls.n	800f416 <_dtoa_r+0x316>
 800f376:	4628      	mov	r0, r5
 800f378:	f000 fcdc 	bl	800fd34 <_Balloc>
 800f37c:	9008      	str	r0, [sp, #32]
 800f37e:	2800      	cmp	r0, #0
 800f380:	d14d      	bne.n	800f41e <_dtoa_r+0x31e>
 800f382:	4602      	mov	r2, r0
 800f384:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f388:	4b1d      	ldr	r3, [pc, #116]	; (800f400 <_dtoa_r+0x300>)
 800f38a:	e6cd      	b.n	800f128 <_dtoa_r+0x28>
 800f38c:	2301      	movs	r3, #1
 800f38e:	e7de      	b.n	800f34e <_dtoa_r+0x24e>
 800f390:	2300      	movs	r3, #0
 800f392:	930b      	str	r3, [sp, #44]	; 0x2c
 800f394:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f396:	eb09 0b03 	add.w	fp, r9, r3
 800f39a:	f10b 0301 	add.w	r3, fp, #1
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	9302      	str	r3, [sp, #8]
 800f3a2:	bfb8      	it	lt
 800f3a4:	2301      	movlt	r3, #1
 800f3a6:	e7dd      	b.n	800f364 <_dtoa_r+0x264>
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	e7f2      	b.n	800f392 <_dtoa_r+0x292>
 800f3ac:	2401      	movs	r4, #1
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	940b      	str	r4, [sp, #44]	; 0x2c
 800f3b2:	9322      	str	r3, [sp, #136]	; 0x88
 800f3b4:	f04f 3bff 	mov.w	fp, #4294967295
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	2312      	movs	r3, #18
 800f3bc:	f8cd b008 	str.w	fp, [sp, #8]
 800f3c0:	9223      	str	r2, [sp, #140]	; 0x8c
 800f3c2:	e7cf      	b.n	800f364 <_dtoa_r+0x264>
 800f3c4:	f3af 8000 	nop.w
 800f3c8:	636f4361 	.word	0x636f4361
 800f3cc:	3fd287a7 	.word	0x3fd287a7
 800f3d0:	8b60c8b3 	.word	0x8b60c8b3
 800f3d4:	3fc68a28 	.word	0x3fc68a28
 800f3d8:	509f79fb 	.word	0x509f79fb
 800f3dc:	3fd34413 	.word	0x3fd34413
 800f3e0:	080115d6 	.word	0x080115d6
 800f3e4:	080115ed 	.word	0x080115ed
 800f3e8:	7ff00000 	.word	0x7ff00000
 800f3ec:	080115d2 	.word	0x080115d2
 800f3f0:	080115c9 	.word	0x080115c9
 800f3f4:	080114a5 	.word	0x080114a5
 800f3f8:	3ff80000 	.word	0x3ff80000
 800f3fc:	080116e8 	.word	0x080116e8
 800f400:	0801164c 	.word	0x0801164c
 800f404:	2301      	movs	r3, #1
 800f406:	930b      	str	r3, [sp, #44]	; 0x2c
 800f408:	e7d4      	b.n	800f3b4 <_dtoa_r+0x2b4>
 800f40a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800f40e:	465b      	mov	r3, fp
 800f410:	f8cd b008 	str.w	fp, [sp, #8]
 800f414:	e7a6      	b.n	800f364 <_dtoa_r+0x264>
 800f416:	3101      	adds	r1, #1
 800f418:	6041      	str	r1, [r0, #4]
 800f41a:	0052      	lsls	r2, r2, #1
 800f41c:	e7a6      	b.n	800f36c <_dtoa_r+0x26c>
 800f41e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f420:	9a08      	ldr	r2, [sp, #32]
 800f422:	601a      	str	r2, [r3, #0]
 800f424:	9b02      	ldr	r3, [sp, #8]
 800f426:	2b0e      	cmp	r3, #14
 800f428:	f200 80a8 	bhi.w	800f57c <_dtoa_r+0x47c>
 800f42c:	2c00      	cmp	r4, #0
 800f42e:	f000 80a5 	beq.w	800f57c <_dtoa_r+0x47c>
 800f432:	f1b9 0f00 	cmp.w	r9, #0
 800f436:	dd34      	ble.n	800f4a2 <_dtoa_r+0x3a2>
 800f438:	4a9a      	ldr	r2, [pc, #616]	; (800f6a4 <_dtoa_r+0x5a4>)
 800f43a:	f009 030f 	and.w	r3, r9, #15
 800f43e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f442:	f419 7f80 	tst.w	r9, #256	; 0x100
 800f446:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f44a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800f44e:	ea4f 1429 	mov.w	r4, r9, asr #4
 800f452:	d016      	beq.n	800f482 <_dtoa_r+0x382>
 800f454:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f458:	4b93      	ldr	r3, [pc, #588]	; (800f6a8 <_dtoa_r+0x5a8>)
 800f45a:	2703      	movs	r7, #3
 800f45c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f460:	f7f1 f9a0 	bl	80007a4 <__aeabi_ddiv>
 800f464:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f468:	f004 040f 	and.w	r4, r4, #15
 800f46c:	4e8e      	ldr	r6, [pc, #568]	; (800f6a8 <_dtoa_r+0x5a8>)
 800f46e:	b954      	cbnz	r4, 800f486 <_dtoa_r+0x386>
 800f470:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f474:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f478:	f7f1 f994 	bl	80007a4 <__aeabi_ddiv>
 800f47c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f480:	e029      	b.n	800f4d6 <_dtoa_r+0x3d6>
 800f482:	2702      	movs	r7, #2
 800f484:	e7f2      	b.n	800f46c <_dtoa_r+0x36c>
 800f486:	07e1      	lsls	r1, r4, #31
 800f488:	d508      	bpl.n	800f49c <_dtoa_r+0x39c>
 800f48a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f48e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f492:	f7f1 f85d 	bl	8000550 <__aeabi_dmul>
 800f496:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f49a:	3701      	adds	r7, #1
 800f49c:	1064      	asrs	r4, r4, #1
 800f49e:	3608      	adds	r6, #8
 800f4a0:	e7e5      	b.n	800f46e <_dtoa_r+0x36e>
 800f4a2:	f000 80a5 	beq.w	800f5f0 <_dtoa_r+0x4f0>
 800f4a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f4aa:	f1c9 0400 	rsb	r4, r9, #0
 800f4ae:	4b7d      	ldr	r3, [pc, #500]	; (800f6a4 <_dtoa_r+0x5a4>)
 800f4b0:	f004 020f 	and.w	r2, r4, #15
 800f4b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4bc:	f7f1 f848 	bl	8000550 <__aeabi_dmul>
 800f4c0:	2702      	movs	r7, #2
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f4c8:	4e77      	ldr	r6, [pc, #476]	; (800f6a8 <_dtoa_r+0x5a8>)
 800f4ca:	1124      	asrs	r4, r4, #4
 800f4cc:	2c00      	cmp	r4, #0
 800f4ce:	f040 8084 	bne.w	800f5da <_dtoa_r+0x4da>
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d1d2      	bne.n	800f47c <_dtoa_r+0x37c>
 800f4d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	f000 808b 	beq.w	800f5f4 <_dtoa_r+0x4f4>
 800f4de:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f4e2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800f4e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	4b6f      	ldr	r3, [pc, #444]	; (800f6ac <_dtoa_r+0x5ac>)
 800f4ee:	f7f1 faa1 	bl	8000a34 <__aeabi_dcmplt>
 800f4f2:	2800      	cmp	r0, #0
 800f4f4:	d07e      	beq.n	800f5f4 <_dtoa_r+0x4f4>
 800f4f6:	9b02      	ldr	r3, [sp, #8]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d07b      	beq.n	800f5f4 <_dtoa_r+0x4f4>
 800f4fc:	f1bb 0f00 	cmp.w	fp, #0
 800f500:	dd38      	ble.n	800f574 <_dtoa_r+0x474>
 800f502:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f506:	2200      	movs	r2, #0
 800f508:	4b69      	ldr	r3, [pc, #420]	; (800f6b0 <_dtoa_r+0x5b0>)
 800f50a:	f7f1 f821 	bl	8000550 <__aeabi_dmul>
 800f50e:	465c      	mov	r4, fp
 800f510:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f514:	f109 38ff 	add.w	r8, r9, #4294967295
 800f518:	3701      	adds	r7, #1
 800f51a:	4638      	mov	r0, r7
 800f51c:	f7f0 ffae 	bl	800047c <__aeabi_i2d>
 800f520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f524:	f7f1 f814 	bl	8000550 <__aeabi_dmul>
 800f528:	2200      	movs	r2, #0
 800f52a:	4b62      	ldr	r3, [pc, #392]	; (800f6b4 <_dtoa_r+0x5b4>)
 800f52c:	f7f0 fe5a 	bl	80001e4 <__adddf3>
 800f530:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800f534:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f538:	9611      	str	r6, [sp, #68]	; 0x44
 800f53a:	2c00      	cmp	r4, #0
 800f53c:	d15d      	bne.n	800f5fa <_dtoa_r+0x4fa>
 800f53e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f542:	2200      	movs	r2, #0
 800f544:	4b5c      	ldr	r3, [pc, #368]	; (800f6b8 <_dtoa_r+0x5b8>)
 800f546:	f7f0 fe4b 	bl	80001e0 <__aeabi_dsub>
 800f54a:	4602      	mov	r2, r0
 800f54c:	460b      	mov	r3, r1
 800f54e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f552:	4633      	mov	r3, r6
 800f554:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f556:	f7f1 fa8b 	bl	8000a70 <__aeabi_dcmpgt>
 800f55a:	2800      	cmp	r0, #0
 800f55c:	f040 829e 	bne.w	800fa9c <_dtoa_r+0x99c>
 800f560:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f564:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f566:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f56a:	f7f1 fa63 	bl	8000a34 <__aeabi_dcmplt>
 800f56e:	2800      	cmp	r0, #0
 800f570:	f040 8292 	bne.w	800fa98 <_dtoa_r+0x998>
 800f574:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800f578:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f57c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f57e:	2b00      	cmp	r3, #0
 800f580:	f2c0 8153 	blt.w	800f82a <_dtoa_r+0x72a>
 800f584:	f1b9 0f0e 	cmp.w	r9, #14
 800f588:	f300 814f 	bgt.w	800f82a <_dtoa_r+0x72a>
 800f58c:	4b45      	ldr	r3, [pc, #276]	; (800f6a4 <_dtoa_r+0x5a4>)
 800f58e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800f592:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f596:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800f59a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	f280 80db 	bge.w	800f758 <_dtoa_r+0x658>
 800f5a2:	9b02      	ldr	r3, [sp, #8]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	f300 80d7 	bgt.w	800f758 <_dtoa_r+0x658>
 800f5aa:	f040 8274 	bne.w	800fa96 <_dtoa_r+0x996>
 800f5ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	4b40      	ldr	r3, [pc, #256]	; (800f6b8 <_dtoa_r+0x5b8>)
 800f5b6:	f7f0 ffcb 	bl	8000550 <__aeabi_dmul>
 800f5ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5be:	f7f1 fa4d 	bl	8000a5c <__aeabi_dcmpge>
 800f5c2:	9c02      	ldr	r4, [sp, #8]
 800f5c4:	4626      	mov	r6, r4
 800f5c6:	2800      	cmp	r0, #0
 800f5c8:	f040 824a 	bne.w	800fa60 <_dtoa_r+0x960>
 800f5cc:	2331      	movs	r3, #49	; 0x31
 800f5ce:	9f08      	ldr	r7, [sp, #32]
 800f5d0:	f109 0901 	add.w	r9, r9, #1
 800f5d4:	f807 3b01 	strb.w	r3, [r7], #1
 800f5d8:	e246      	b.n	800fa68 <_dtoa_r+0x968>
 800f5da:	07e2      	lsls	r2, r4, #31
 800f5dc:	d505      	bpl.n	800f5ea <_dtoa_r+0x4ea>
 800f5de:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f5e2:	f7f0 ffb5 	bl	8000550 <__aeabi_dmul>
 800f5e6:	2301      	movs	r3, #1
 800f5e8:	3701      	adds	r7, #1
 800f5ea:	1064      	asrs	r4, r4, #1
 800f5ec:	3608      	adds	r6, #8
 800f5ee:	e76d      	b.n	800f4cc <_dtoa_r+0x3cc>
 800f5f0:	2702      	movs	r7, #2
 800f5f2:	e770      	b.n	800f4d6 <_dtoa_r+0x3d6>
 800f5f4:	46c8      	mov	r8, r9
 800f5f6:	9c02      	ldr	r4, [sp, #8]
 800f5f8:	e78f      	b.n	800f51a <_dtoa_r+0x41a>
 800f5fa:	9908      	ldr	r1, [sp, #32]
 800f5fc:	4b29      	ldr	r3, [pc, #164]	; (800f6a4 <_dtoa_r+0x5a4>)
 800f5fe:	4421      	add	r1, r4
 800f600:	9112      	str	r1, [sp, #72]	; 0x48
 800f602:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f604:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f608:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800f60c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f610:	2900      	cmp	r1, #0
 800f612:	d055      	beq.n	800f6c0 <_dtoa_r+0x5c0>
 800f614:	2000      	movs	r0, #0
 800f616:	4929      	ldr	r1, [pc, #164]	; (800f6bc <_dtoa_r+0x5bc>)
 800f618:	f7f1 f8c4 	bl	80007a4 <__aeabi_ddiv>
 800f61c:	463b      	mov	r3, r7
 800f61e:	4632      	mov	r2, r6
 800f620:	f7f0 fdde 	bl	80001e0 <__aeabi_dsub>
 800f624:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f628:	9f08      	ldr	r7, [sp, #32]
 800f62a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f62e:	f7f1 fa3f 	bl	8000ab0 <__aeabi_d2iz>
 800f632:	4604      	mov	r4, r0
 800f634:	f7f0 ff22 	bl	800047c <__aeabi_i2d>
 800f638:	4602      	mov	r2, r0
 800f63a:	460b      	mov	r3, r1
 800f63c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f640:	f7f0 fdce 	bl	80001e0 <__aeabi_dsub>
 800f644:	4602      	mov	r2, r0
 800f646:	460b      	mov	r3, r1
 800f648:	3430      	adds	r4, #48	; 0x30
 800f64a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f64e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f652:	f807 4b01 	strb.w	r4, [r7], #1
 800f656:	f7f1 f9ed 	bl	8000a34 <__aeabi_dcmplt>
 800f65a:	2800      	cmp	r0, #0
 800f65c:	d174      	bne.n	800f748 <_dtoa_r+0x648>
 800f65e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f662:	2000      	movs	r0, #0
 800f664:	4911      	ldr	r1, [pc, #68]	; (800f6ac <_dtoa_r+0x5ac>)
 800f666:	f7f0 fdbb 	bl	80001e0 <__aeabi_dsub>
 800f66a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f66e:	f7f1 f9e1 	bl	8000a34 <__aeabi_dcmplt>
 800f672:	2800      	cmp	r0, #0
 800f674:	f040 80b6 	bne.w	800f7e4 <_dtoa_r+0x6e4>
 800f678:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f67a:	429f      	cmp	r7, r3
 800f67c:	f43f af7a 	beq.w	800f574 <_dtoa_r+0x474>
 800f680:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f684:	2200      	movs	r2, #0
 800f686:	4b0a      	ldr	r3, [pc, #40]	; (800f6b0 <_dtoa_r+0x5b0>)
 800f688:	f7f0 ff62 	bl	8000550 <__aeabi_dmul>
 800f68c:	2200      	movs	r2, #0
 800f68e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f692:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f696:	4b06      	ldr	r3, [pc, #24]	; (800f6b0 <_dtoa_r+0x5b0>)
 800f698:	f7f0 ff5a 	bl	8000550 <__aeabi_dmul>
 800f69c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6a0:	e7c3      	b.n	800f62a <_dtoa_r+0x52a>
 800f6a2:	bf00      	nop
 800f6a4:	080116e8 	.word	0x080116e8
 800f6a8:	080116c0 	.word	0x080116c0
 800f6ac:	3ff00000 	.word	0x3ff00000
 800f6b0:	40240000 	.word	0x40240000
 800f6b4:	401c0000 	.word	0x401c0000
 800f6b8:	40140000 	.word	0x40140000
 800f6bc:	3fe00000 	.word	0x3fe00000
 800f6c0:	4630      	mov	r0, r6
 800f6c2:	4639      	mov	r1, r7
 800f6c4:	f7f0 ff44 	bl	8000550 <__aeabi_dmul>
 800f6c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f6ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f6ce:	9c08      	ldr	r4, [sp, #32]
 800f6d0:	9314      	str	r3, [sp, #80]	; 0x50
 800f6d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6d6:	f7f1 f9eb 	bl	8000ab0 <__aeabi_d2iz>
 800f6da:	9015      	str	r0, [sp, #84]	; 0x54
 800f6dc:	f7f0 fece 	bl	800047c <__aeabi_i2d>
 800f6e0:	4602      	mov	r2, r0
 800f6e2:	460b      	mov	r3, r1
 800f6e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6e8:	f7f0 fd7a 	bl	80001e0 <__aeabi_dsub>
 800f6ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f6ee:	4606      	mov	r6, r0
 800f6f0:	3330      	adds	r3, #48	; 0x30
 800f6f2:	f804 3b01 	strb.w	r3, [r4], #1
 800f6f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f6f8:	460f      	mov	r7, r1
 800f6fa:	429c      	cmp	r4, r3
 800f6fc:	f04f 0200 	mov.w	r2, #0
 800f700:	d124      	bne.n	800f74c <_dtoa_r+0x64c>
 800f702:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f706:	4bb3      	ldr	r3, [pc, #716]	; (800f9d4 <_dtoa_r+0x8d4>)
 800f708:	f7f0 fd6c 	bl	80001e4 <__adddf3>
 800f70c:	4602      	mov	r2, r0
 800f70e:	460b      	mov	r3, r1
 800f710:	4630      	mov	r0, r6
 800f712:	4639      	mov	r1, r7
 800f714:	f7f1 f9ac 	bl	8000a70 <__aeabi_dcmpgt>
 800f718:	2800      	cmp	r0, #0
 800f71a:	d162      	bne.n	800f7e2 <_dtoa_r+0x6e2>
 800f71c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f720:	2000      	movs	r0, #0
 800f722:	49ac      	ldr	r1, [pc, #688]	; (800f9d4 <_dtoa_r+0x8d4>)
 800f724:	f7f0 fd5c 	bl	80001e0 <__aeabi_dsub>
 800f728:	4602      	mov	r2, r0
 800f72a:	460b      	mov	r3, r1
 800f72c:	4630      	mov	r0, r6
 800f72e:	4639      	mov	r1, r7
 800f730:	f7f1 f980 	bl	8000a34 <__aeabi_dcmplt>
 800f734:	2800      	cmp	r0, #0
 800f736:	f43f af1d 	beq.w	800f574 <_dtoa_r+0x474>
 800f73a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800f73c:	1e7b      	subs	r3, r7, #1
 800f73e:	9314      	str	r3, [sp, #80]	; 0x50
 800f740:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800f744:	2b30      	cmp	r3, #48	; 0x30
 800f746:	d0f8      	beq.n	800f73a <_dtoa_r+0x63a>
 800f748:	46c1      	mov	r9, r8
 800f74a:	e03a      	b.n	800f7c2 <_dtoa_r+0x6c2>
 800f74c:	4ba2      	ldr	r3, [pc, #648]	; (800f9d8 <_dtoa_r+0x8d8>)
 800f74e:	f7f0 feff 	bl	8000550 <__aeabi_dmul>
 800f752:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f756:	e7bc      	b.n	800f6d2 <_dtoa_r+0x5d2>
 800f758:	9f08      	ldr	r7, [sp, #32]
 800f75a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f75e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f762:	f7f1 f81f 	bl	80007a4 <__aeabi_ddiv>
 800f766:	f7f1 f9a3 	bl	8000ab0 <__aeabi_d2iz>
 800f76a:	4604      	mov	r4, r0
 800f76c:	f7f0 fe86 	bl	800047c <__aeabi_i2d>
 800f770:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f774:	f7f0 feec 	bl	8000550 <__aeabi_dmul>
 800f778:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800f77c:	460b      	mov	r3, r1
 800f77e:	4602      	mov	r2, r0
 800f780:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f784:	f7f0 fd2c 	bl	80001e0 <__aeabi_dsub>
 800f788:	f807 6b01 	strb.w	r6, [r7], #1
 800f78c:	9e08      	ldr	r6, [sp, #32]
 800f78e:	9b02      	ldr	r3, [sp, #8]
 800f790:	1bbe      	subs	r6, r7, r6
 800f792:	42b3      	cmp	r3, r6
 800f794:	d13a      	bne.n	800f80c <_dtoa_r+0x70c>
 800f796:	4602      	mov	r2, r0
 800f798:	460b      	mov	r3, r1
 800f79a:	f7f0 fd23 	bl	80001e4 <__adddf3>
 800f79e:	4602      	mov	r2, r0
 800f7a0:	460b      	mov	r3, r1
 800f7a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f7a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f7aa:	f7f1 f961 	bl	8000a70 <__aeabi_dcmpgt>
 800f7ae:	bb58      	cbnz	r0, 800f808 <_dtoa_r+0x708>
 800f7b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f7b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7b8:	f7f1 f932 	bl	8000a20 <__aeabi_dcmpeq>
 800f7bc:	b108      	cbz	r0, 800f7c2 <_dtoa_r+0x6c2>
 800f7be:	07e1      	lsls	r1, r4, #31
 800f7c0:	d422      	bmi.n	800f808 <_dtoa_r+0x708>
 800f7c2:	4628      	mov	r0, r5
 800f7c4:	4651      	mov	r1, sl
 800f7c6:	f000 faf5 	bl	800fdb4 <_Bfree>
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	703b      	strb	r3, [r7, #0]
 800f7ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800f7d0:	f109 0001 	add.w	r0, r9, #1
 800f7d4:	6018      	str	r0, [r3, #0]
 800f7d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	f43f acdf 	beq.w	800f19c <_dtoa_r+0x9c>
 800f7de:	601f      	str	r7, [r3, #0]
 800f7e0:	e4dc      	b.n	800f19c <_dtoa_r+0x9c>
 800f7e2:	4627      	mov	r7, r4
 800f7e4:	463b      	mov	r3, r7
 800f7e6:	461f      	mov	r7, r3
 800f7e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f7ec:	2a39      	cmp	r2, #57	; 0x39
 800f7ee:	d107      	bne.n	800f800 <_dtoa_r+0x700>
 800f7f0:	9a08      	ldr	r2, [sp, #32]
 800f7f2:	429a      	cmp	r2, r3
 800f7f4:	d1f7      	bne.n	800f7e6 <_dtoa_r+0x6e6>
 800f7f6:	2230      	movs	r2, #48	; 0x30
 800f7f8:	9908      	ldr	r1, [sp, #32]
 800f7fa:	f108 0801 	add.w	r8, r8, #1
 800f7fe:	700a      	strb	r2, [r1, #0]
 800f800:	781a      	ldrb	r2, [r3, #0]
 800f802:	3201      	adds	r2, #1
 800f804:	701a      	strb	r2, [r3, #0]
 800f806:	e79f      	b.n	800f748 <_dtoa_r+0x648>
 800f808:	46c8      	mov	r8, r9
 800f80a:	e7eb      	b.n	800f7e4 <_dtoa_r+0x6e4>
 800f80c:	2200      	movs	r2, #0
 800f80e:	4b72      	ldr	r3, [pc, #456]	; (800f9d8 <_dtoa_r+0x8d8>)
 800f810:	f7f0 fe9e 	bl	8000550 <__aeabi_dmul>
 800f814:	4602      	mov	r2, r0
 800f816:	460b      	mov	r3, r1
 800f818:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f81c:	2200      	movs	r2, #0
 800f81e:	2300      	movs	r3, #0
 800f820:	f7f1 f8fe 	bl	8000a20 <__aeabi_dcmpeq>
 800f824:	2800      	cmp	r0, #0
 800f826:	d098      	beq.n	800f75a <_dtoa_r+0x65a>
 800f828:	e7cb      	b.n	800f7c2 <_dtoa_r+0x6c2>
 800f82a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f82c:	2a00      	cmp	r2, #0
 800f82e:	f000 80cd 	beq.w	800f9cc <_dtoa_r+0x8cc>
 800f832:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f834:	2a01      	cmp	r2, #1
 800f836:	f300 80af 	bgt.w	800f998 <_dtoa_r+0x898>
 800f83a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f83c:	2a00      	cmp	r2, #0
 800f83e:	f000 80a7 	beq.w	800f990 <_dtoa_r+0x890>
 800f842:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f846:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f848:	9f06      	ldr	r7, [sp, #24]
 800f84a:	9a06      	ldr	r2, [sp, #24]
 800f84c:	2101      	movs	r1, #1
 800f84e:	441a      	add	r2, r3
 800f850:	9206      	str	r2, [sp, #24]
 800f852:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f854:	4628      	mov	r0, r5
 800f856:	441a      	add	r2, r3
 800f858:	9209      	str	r2, [sp, #36]	; 0x24
 800f85a:	f000 fb65 	bl	800ff28 <__i2b>
 800f85e:	4606      	mov	r6, r0
 800f860:	2f00      	cmp	r7, #0
 800f862:	dd0c      	ble.n	800f87e <_dtoa_r+0x77e>
 800f864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f866:	2b00      	cmp	r3, #0
 800f868:	dd09      	ble.n	800f87e <_dtoa_r+0x77e>
 800f86a:	42bb      	cmp	r3, r7
 800f86c:	bfa8      	it	ge
 800f86e:	463b      	movge	r3, r7
 800f870:	9a06      	ldr	r2, [sp, #24]
 800f872:	1aff      	subs	r7, r7, r3
 800f874:	1ad2      	subs	r2, r2, r3
 800f876:	9206      	str	r2, [sp, #24]
 800f878:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f87a:	1ad3      	subs	r3, r2, r3
 800f87c:	9309      	str	r3, [sp, #36]	; 0x24
 800f87e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f880:	b1f3      	cbz	r3, 800f8c0 <_dtoa_r+0x7c0>
 800f882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f884:	2b00      	cmp	r3, #0
 800f886:	f000 80a9 	beq.w	800f9dc <_dtoa_r+0x8dc>
 800f88a:	2c00      	cmp	r4, #0
 800f88c:	dd10      	ble.n	800f8b0 <_dtoa_r+0x7b0>
 800f88e:	4631      	mov	r1, r6
 800f890:	4622      	mov	r2, r4
 800f892:	4628      	mov	r0, r5
 800f894:	f000 fc02 	bl	801009c <__pow5mult>
 800f898:	4652      	mov	r2, sl
 800f89a:	4601      	mov	r1, r0
 800f89c:	4606      	mov	r6, r0
 800f89e:	4628      	mov	r0, r5
 800f8a0:	f000 fb58 	bl	800ff54 <__multiply>
 800f8a4:	4680      	mov	r8, r0
 800f8a6:	4651      	mov	r1, sl
 800f8a8:	4628      	mov	r0, r5
 800f8aa:	f000 fa83 	bl	800fdb4 <_Bfree>
 800f8ae:	46c2      	mov	sl, r8
 800f8b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8b2:	1b1a      	subs	r2, r3, r4
 800f8b4:	d004      	beq.n	800f8c0 <_dtoa_r+0x7c0>
 800f8b6:	4651      	mov	r1, sl
 800f8b8:	4628      	mov	r0, r5
 800f8ba:	f000 fbef 	bl	801009c <__pow5mult>
 800f8be:	4682      	mov	sl, r0
 800f8c0:	2101      	movs	r1, #1
 800f8c2:	4628      	mov	r0, r5
 800f8c4:	f000 fb30 	bl	800ff28 <__i2b>
 800f8c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f8ca:	4604      	mov	r4, r0
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	f340 8087 	ble.w	800f9e0 <_dtoa_r+0x8e0>
 800f8d2:	461a      	mov	r2, r3
 800f8d4:	4601      	mov	r1, r0
 800f8d6:	4628      	mov	r0, r5
 800f8d8:	f000 fbe0 	bl	801009c <__pow5mult>
 800f8dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f8de:	4604      	mov	r4, r0
 800f8e0:	2b01      	cmp	r3, #1
 800f8e2:	f340 8080 	ble.w	800f9e6 <_dtoa_r+0x8e6>
 800f8e6:	f04f 0800 	mov.w	r8, #0
 800f8ea:	6923      	ldr	r3, [r4, #16]
 800f8ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f8f0:	6918      	ldr	r0, [r3, #16]
 800f8f2:	f000 facb 	bl	800fe8c <__hi0bits>
 800f8f6:	f1c0 0020 	rsb	r0, r0, #32
 800f8fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8fc:	4418      	add	r0, r3
 800f8fe:	f010 001f 	ands.w	r0, r0, #31
 800f902:	f000 8092 	beq.w	800fa2a <_dtoa_r+0x92a>
 800f906:	f1c0 0320 	rsb	r3, r0, #32
 800f90a:	2b04      	cmp	r3, #4
 800f90c:	f340 808a 	ble.w	800fa24 <_dtoa_r+0x924>
 800f910:	f1c0 001c 	rsb	r0, r0, #28
 800f914:	9b06      	ldr	r3, [sp, #24]
 800f916:	4407      	add	r7, r0
 800f918:	4403      	add	r3, r0
 800f91a:	9306      	str	r3, [sp, #24]
 800f91c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f91e:	4403      	add	r3, r0
 800f920:	9309      	str	r3, [sp, #36]	; 0x24
 800f922:	9b06      	ldr	r3, [sp, #24]
 800f924:	2b00      	cmp	r3, #0
 800f926:	dd05      	ble.n	800f934 <_dtoa_r+0x834>
 800f928:	4651      	mov	r1, sl
 800f92a:	461a      	mov	r2, r3
 800f92c:	4628      	mov	r0, r5
 800f92e:	f000 fc0f 	bl	8010150 <__lshift>
 800f932:	4682      	mov	sl, r0
 800f934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f936:	2b00      	cmp	r3, #0
 800f938:	dd05      	ble.n	800f946 <_dtoa_r+0x846>
 800f93a:	4621      	mov	r1, r4
 800f93c:	461a      	mov	r2, r3
 800f93e:	4628      	mov	r0, r5
 800f940:	f000 fc06 	bl	8010150 <__lshift>
 800f944:	4604      	mov	r4, r0
 800f946:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d070      	beq.n	800fa2e <_dtoa_r+0x92e>
 800f94c:	4621      	mov	r1, r4
 800f94e:	4650      	mov	r0, sl
 800f950:	f000 fc6a 	bl	8010228 <__mcmp>
 800f954:	2800      	cmp	r0, #0
 800f956:	da6a      	bge.n	800fa2e <_dtoa_r+0x92e>
 800f958:	2300      	movs	r3, #0
 800f95a:	4651      	mov	r1, sl
 800f95c:	220a      	movs	r2, #10
 800f95e:	4628      	mov	r0, r5
 800f960:	f000 fa4a 	bl	800fdf8 <__multadd>
 800f964:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f966:	4682      	mov	sl, r0
 800f968:	f109 39ff 	add.w	r9, r9, #4294967295
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	f000 8193 	beq.w	800fc98 <_dtoa_r+0xb98>
 800f972:	4631      	mov	r1, r6
 800f974:	2300      	movs	r3, #0
 800f976:	220a      	movs	r2, #10
 800f978:	4628      	mov	r0, r5
 800f97a:	f000 fa3d 	bl	800fdf8 <__multadd>
 800f97e:	f1bb 0f00 	cmp.w	fp, #0
 800f982:	4606      	mov	r6, r0
 800f984:	f300 8093 	bgt.w	800faae <_dtoa_r+0x9ae>
 800f988:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f98a:	2b02      	cmp	r3, #2
 800f98c:	dc57      	bgt.n	800fa3e <_dtoa_r+0x93e>
 800f98e:	e08e      	b.n	800faae <_dtoa_r+0x9ae>
 800f990:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f992:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f996:	e756      	b.n	800f846 <_dtoa_r+0x746>
 800f998:	9b02      	ldr	r3, [sp, #8]
 800f99a:	1e5c      	subs	r4, r3, #1
 800f99c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f99e:	42a3      	cmp	r3, r4
 800f9a0:	bfb7      	itett	lt
 800f9a2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f9a4:	1b1c      	subge	r4, r3, r4
 800f9a6:	1ae2      	sublt	r2, r4, r3
 800f9a8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800f9aa:	bfbe      	ittt	lt
 800f9ac:	940a      	strlt	r4, [sp, #40]	; 0x28
 800f9ae:	189b      	addlt	r3, r3, r2
 800f9b0:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f9b2:	9b02      	ldr	r3, [sp, #8]
 800f9b4:	bfb8      	it	lt
 800f9b6:	2400      	movlt	r4, #0
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	bfbb      	ittet	lt
 800f9bc:	9b06      	ldrlt	r3, [sp, #24]
 800f9be:	9a02      	ldrlt	r2, [sp, #8]
 800f9c0:	9f06      	ldrge	r7, [sp, #24]
 800f9c2:	1a9f      	sublt	r7, r3, r2
 800f9c4:	bfac      	ite	ge
 800f9c6:	9b02      	ldrge	r3, [sp, #8]
 800f9c8:	2300      	movlt	r3, #0
 800f9ca:	e73e      	b.n	800f84a <_dtoa_r+0x74a>
 800f9cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f9ce:	9f06      	ldr	r7, [sp, #24]
 800f9d0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800f9d2:	e745      	b.n	800f860 <_dtoa_r+0x760>
 800f9d4:	3fe00000 	.word	0x3fe00000
 800f9d8:	40240000 	.word	0x40240000
 800f9dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f9de:	e76a      	b.n	800f8b6 <_dtoa_r+0x7b6>
 800f9e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f9e2:	2b01      	cmp	r3, #1
 800f9e4:	dc19      	bgt.n	800fa1a <_dtoa_r+0x91a>
 800f9e6:	9b04      	ldr	r3, [sp, #16]
 800f9e8:	b9bb      	cbnz	r3, 800fa1a <_dtoa_r+0x91a>
 800f9ea:	9b05      	ldr	r3, [sp, #20]
 800f9ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f9f0:	b99b      	cbnz	r3, 800fa1a <_dtoa_r+0x91a>
 800f9f2:	9b05      	ldr	r3, [sp, #20]
 800f9f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f9f8:	0d1b      	lsrs	r3, r3, #20
 800f9fa:	051b      	lsls	r3, r3, #20
 800f9fc:	b183      	cbz	r3, 800fa20 <_dtoa_r+0x920>
 800f9fe:	f04f 0801 	mov.w	r8, #1
 800fa02:	9b06      	ldr	r3, [sp, #24]
 800fa04:	3301      	adds	r3, #1
 800fa06:	9306      	str	r3, [sp, #24]
 800fa08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa0a:	3301      	adds	r3, #1
 800fa0c:	9309      	str	r3, [sp, #36]	; 0x24
 800fa0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	f47f af6a 	bne.w	800f8ea <_dtoa_r+0x7ea>
 800fa16:	2001      	movs	r0, #1
 800fa18:	e76f      	b.n	800f8fa <_dtoa_r+0x7fa>
 800fa1a:	f04f 0800 	mov.w	r8, #0
 800fa1e:	e7f6      	b.n	800fa0e <_dtoa_r+0x90e>
 800fa20:	4698      	mov	r8, r3
 800fa22:	e7f4      	b.n	800fa0e <_dtoa_r+0x90e>
 800fa24:	f43f af7d 	beq.w	800f922 <_dtoa_r+0x822>
 800fa28:	4618      	mov	r0, r3
 800fa2a:	301c      	adds	r0, #28
 800fa2c:	e772      	b.n	800f914 <_dtoa_r+0x814>
 800fa2e:	9b02      	ldr	r3, [sp, #8]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	dc36      	bgt.n	800faa2 <_dtoa_r+0x9a2>
 800fa34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fa36:	2b02      	cmp	r3, #2
 800fa38:	dd33      	ble.n	800faa2 <_dtoa_r+0x9a2>
 800fa3a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800fa3e:	f1bb 0f00 	cmp.w	fp, #0
 800fa42:	d10d      	bne.n	800fa60 <_dtoa_r+0x960>
 800fa44:	4621      	mov	r1, r4
 800fa46:	465b      	mov	r3, fp
 800fa48:	2205      	movs	r2, #5
 800fa4a:	4628      	mov	r0, r5
 800fa4c:	f000 f9d4 	bl	800fdf8 <__multadd>
 800fa50:	4601      	mov	r1, r0
 800fa52:	4604      	mov	r4, r0
 800fa54:	4650      	mov	r0, sl
 800fa56:	f000 fbe7 	bl	8010228 <__mcmp>
 800fa5a:	2800      	cmp	r0, #0
 800fa5c:	f73f adb6 	bgt.w	800f5cc <_dtoa_r+0x4cc>
 800fa60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fa62:	9f08      	ldr	r7, [sp, #32]
 800fa64:	ea6f 0903 	mvn.w	r9, r3
 800fa68:	f04f 0800 	mov.w	r8, #0
 800fa6c:	4621      	mov	r1, r4
 800fa6e:	4628      	mov	r0, r5
 800fa70:	f000 f9a0 	bl	800fdb4 <_Bfree>
 800fa74:	2e00      	cmp	r6, #0
 800fa76:	f43f aea4 	beq.w	800f7c2 <_dtoa_r+0x6c2>
 800fa7a:	f1b8 0f00 	cmp.w	r8, #0
 800fa7e:	d005      	beq.n	800fa8c <_dtoa_r+0x98c>
 800fa80:	45b0      	cmp	r8, r6
 800fa82:	d003      	beq.n	800fa8c <_dtoa_r+0x98c>
 800fa84:	4641      	mov	r1, r8
 800fa86:	4628      	mov	r0, r5
 800fa88:	f000 f994 	bl	800fdb4 <_Bfree>
 800fa8c:	4631      	mov	r1, r6
 800fa8e:	4628      	mov	r0, r5
 800fa90:	f000 f990 	bl	800fdb4 <_Bfree>
 800fa94:	e695      	b.n	800f7c2 <_dtoa_r+0x6c2>
 800fa96:	2400      	movs	r4, #0
 800fa98:	4626      	mov	r6, r4
 800fa9a:	e7e1      	b.n	800fa60 <_dtoa_r+0x960>
 800fa9c:	46c1      	mov	r9, r8
 800fa9e:	4626      	mov	r6, r4
 800faa0:	e594      	b.n	800f5cc <_dtoa_r+0x4cc>
 800faa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800faa4:	f8dd b008 	ldr.w	fp, [sp, #8]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	f000 80fc 	beq.w	800fca6 <_dtoa_r+0xba6>
 800faae:	2f00      	cmp	r7, #0
 800fab0:	dd05      	ble.n	800fabe <_dtoa_r+0x9be>
 800fab2:	4631      	mov	r1, r6
 800fab4:	463a      	mov	r2, r7
 800fab6:	4628      	mov	r0, r5
 800fab8:	f000 fb4a 	bl	8010150 <__lshift>
 800fabc:	4606      	mov	r6, r0
 800fabe:	f1b8 0f00 	cmp.w	r8, #0
 800fac2:	d05c      	beq.n	800fb7e <_dtoa_r+0xa7e>
 800fac4:	4628      	mov	r0, r5
 800fac6:	6871      	ldr	r1, [r6, #4]
 800fac8:	f000 f934 	bl	800fd34 <_Balloc>
 800facc:	4607      	mov	r7, r0
 800face:	b928      	cbnz	r0, 800fadc <_dtoa_r+0x9dc>
 800fad0:	4602      	mov	r2, r0
 800fad2:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fad6:	4b7e      	ldr	r3, [pc, #504]	; (800fcd0 <_dtoa_r+0xbd0>)
 800fad8:	f7ff bb26 	b.w	800f128 <_dtoa_r+0x28>
 800fadc:	6932      	ldr	r2, [r6, #16]
 800fade:	f106 010c 	add.w	r1, r6, #12
 800fae2:	3202      	adds	r2, #2
 800fae4:	0092      	lsls	r2, r2, #2
 800fae6:	300c      	adds	r0, #12
 800fae8:	f000 f90a 	bl	800fd00 <memcpy>
 800faec:	2201      	movs	r2, #1
 800faee:	4639      	mov	r1, r7
 800faf0:	4628      	mov	r0, r5
 800faf2:	f000 fb2d 	bl	8010150 <__lshift>
 800faf6:	46b0      	mov	r8, r6
 800faf8:	4606      	mov	r6, r0
 800fafa:	9b08      	ldr	r3, [sp, #32]
 800fafc:	3301      	adds	r3, #1
 800fafe:	9302      	str	r3, [sp, #8]
 800fb00:	9b08      	ldr	r3, [sp, #32]
 800fb02:	445b      	add	r3, fp
 800fb04:	930a      	str	r3, [sp, #40]	; 0x28
 800fb06:	9b04      	ldr	r3, [sp, #16]
 800fb08:	f003 0301 	and.w	r3, r3, #1
 800fb0c:	9309      	str	r3, [sp, #36]	; 0x24
 800fb0e:	9b02      	ldr	r3, [sp, #8]
 800fb10:	4621      	mov	r1, r4
 800fb12:	4650      	mov	r0, sl
 800fb14:	f103 3bff 	add.w	fp, r3, #4294967295
 800fb18:	f7ff fa64 	bl	800efe4 <quorem>
 800fb1c:	4603      	mov	r3, r0
 800fb1e:	4641      	mov	r1, r8
 800fb20:	3330      	adds	r3, #48	; 0x30
 800fb22:	9004      	str	r0, [sp, #16]
 800fb24:	4650      	mov	r0, sl
 800fb26:	930b      	str	r3, [sp, #44]	; 0x2c
 800fb28:	f000 fb7e 	bl	8010228 <__mcmp>
 800fb2c:	4632      	mov	r2, r6
 800fb2e:	9006      	str	r0, [sp, #24]
 800fb30:	4621      	mov	r1, r4
 800fb32:	4628      	mov	r0, r5
 800fb34:	f000 fb94 	bl	8010260 <__mdiff>
 800fb38:	68c2      	ldr	r2, [r0, #12]
 800fb3a:	4607      	mov	r7, r0
 800fb3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb3e:	bb02      	cbnz	r2, 800fb82 <_dtoa_r+0xa82>
 800fb40:	4601      	mov	r1, r0
 800fb42:	4650      	mov	r0, sl
 800fb44:	f000 fb70 	bl	8010228 <__mcmp>
 800fb48:	4602      	mov	r2, r0
 800fb4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb4c:	4639      	mov	r1, r7
 800fb4e:	4628      	mov	r0, r5
 800fb50:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800fb54:	f000 f92e 	bl	800fdb4 <_Bfree>
 800fb58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fb5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fb5c:	9f02      	ldr	r7, [sp, #8]
 800fb5e:	ea43 0102 	orr.w	r1, r3, r2
 800fb62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb64:	430b      	orrs	r3, r1
 800fb66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb68:	d10d      	bne.n	800fb86 <_dtoa_r+0xa86>
 800fb6a:	2b39      	cmp	r3, #57	; 0x39
 800fb6c:	d027      	beq.n	800fbbe <_dtoa_r+0xabe>
 800fb6e:	9a06      	ldr	r2, [sp, #24]
 800fb70:	2a00      	cmp	r2, #0
 800fb72:	dd01      	ble.n	800fb78 <_dtoa_r+0xa78>
 800fb74:	9b04      	ldr	r3, [sp, #16]
 800fb76:	3331      	adds	r3, #49	; 0x31
 800fb78:	f88b 3000 	strb.w	r3, [fp]
 800fb7c:	e776      	b.n	800fa6c <_dtoa_r+0x96c>
 800fb7e:	4630      	mov	r0, r6
 800fb80:	e7b9      	b.n	800faf6 <_dtoa_r+0x9f6>
 800fb82:	2201      	movs	r2, #1
 800fb84:	e7e2      	b.n	800fb4c <_dtoa_r+0xa4c>
 800fb86:	9906      	ldr	r1, [sp, #24]
 800fb88:	2900      	cmp	r1, #0
 800fb8a:	db04      	blt.n	800fb96 <_dtoa_r+0xa96>
 800fb8c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800fb8e:	4301      	orrs	r1, r0
 800fb90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb92:	4301      	orrs	r1, r0
 800fb94:	d120      	bne.n	800fbd8 <_dtoa_r+0xad8>
 800fb96:	2a00      	cmp	r2, #0
 800fb98:	ddee      	ble.n	800fb78 <_dtoa_r+0xa78>
 800fb9a:	4651      	mov	r1, sl
 800fb9c:	2201      	movs	r2, #1
 800fb9e:	4628      	mov	r0, r5
 800fba0:	9302      	str	r3, [sp, #8]
 800fba2:	f000 fad5 	bl	8010150 <__lshift>
 800fba6:	4621      	mov	r1, r4
 800fba8:	4682      	mov	sl, r0
 800fbaa:	f000 fb3d 	bl	8010228 <__mcmp>
 800fbae:	2800      	cmp	r0, #0
 800fbb0:	9b02      	ldr	r3, [sp, #8]
 800fbb2:	dc02      	bgt.n	800fbba <_dtoa_r+0xaba>
 800fbb4:	d1e0      	bne.n	800fb78 <_dtoa_r+0xa78>
 800fbb6:	07da      	lsls	r2, r3, #31
 800fbb8:	d5de      	bpl.n	800fb78 <_dtoa_r+0xa78>
 800fbba:	2b39      	cmp	r3, #57	; 0x39
 800fbbc:	d1da      	bne.n	800fb74 <_dtoa_r+0xa74>
 800fbbe:	2339      	movs	r3, #57	; 0x39
 800fbc0:	f88b 3000 	strb.w	r3, [fp]
 800fbc4:	463b      	mov	r3, r7
 800fbc6:	461f      	mov	r7, r3
 800fbc8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800fbcc:	3b01      	subs	r3, #1
 800fbce:	2a39      	cmp	r2, #57	; 0x39
 800fbd0:	d050      	beq.n	800fc74 <_dtoa_r+0xb74>
 800fbd2:	3201      	adds	r2, #1
 800fbd4:	701a      	strb	r2, [r3, #0]
 800fbd6:	e749      	b.n	800fa6c <_dtoa_r+0x96c>
 800fbd8:	2a00      	cmp	r2, #0
 800fbda:	dd03      	ble.n	800fbe4 <_dtoa_r+0xae4>
 800fbdc:	2b39      	cmp	r3, #57	; 0x39
 800fbde:	d0ee      	beq.n	800fbbe <_dtoa_r+0xabe>
 800fbe0:	3301      	adds	r3, #1
 800fbe2:	e7c9      	b.n	800fb78 <_dtoa_r+0xa78>
 800fbe4:	9a02      	ldr	r2, [sp, #8]
 800fbe6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fbe8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fbec:	428a      	cmp	r2, r1
 800fbee:	d02a      	beq.n	800fc46 <_dtoa_r+0xb46>
 800fbf0:	4651      	mov	r1, sl
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	220a      	movs	r2, #10
 800fbf6:	4628      	mov	r0, r5
 800fbf8:	f000 f8fe 	bl	800fdf8 <__multadd>
 800fbfc:	45b0      	cmp	r8, r6
 800fbfe:	4682      	mov	sl, r0
 800fc00:	f04f 0300 	mov.w	r3, #0
 800fc04:	f04f 020a 	mov.w	r2, #10
 800fc08:	4641      	mov	r1, r8
 800fc0a:	4628      	mov	r0, r5
 800fc0c:	d107      	bne.n	800fc1e <_dtoa_r+0xb1e>
 800fc0e:	f000 f8f3 	bl	800fdf8 <__multadd>
 800fc12:	4680      	mov	r8, r0
 800fc14:	4606      	mov	r6, r0
 800fc16:	9b02      	ldr	r3, [sp, #8]
 800fc18:	3301      	adds	r3, #1
 800fc1a:	9302      	str	r3, [sp, #8]
 800fc1c:	e777      	b.n	800fb0e <_dtoa_r+0xa0e>
 800fc1e:	f000 f8eb 	bl	800fdf8 <__multadd>
 800fc22:	4631      	mov	r1, r6
 800fc24:	4680      	mov	r8, r0
 800fc26:	2300      	movs	r3, #0
 800fc28:	220a      	movs	r2, #10
 800fc2a:	4628      	mov	r0, r5
 800fc2c:	f000 f8e4 	bl	800fdf8 <__multadd>
 800fc30:	4606      	mov	r6, r0
 800fc32:	e7f0      	b.n	800fc16 <_dtoa_r+0xb16>
 800fc34:	f1bb 0f00 	cmp.w	fp, #0
 800fc38:	bfcc      	ite	gt
 800fc3a:	465f      	movgt	r7, fp
 800fc3c:	2701      	movle	r7, #1
 800fc3e:	f04f 0800 	mov.w	r8, #0
 800fc42:	9a08      	ldr	r2, [sp, #32]
 800fc44:	4417      	add	r7, r2
 800fc46:	4651      	mov	r1, sl
 800fc48:	2201      	movs	r2, #1
 800fc4a:	4628      	mov	r0, r5
 800fc4c:	9302      	str	r3, [sp, #8]
 800fc4e:	f000 fa7f 	bl	8010150 <__lshift>
 800fc52:	4621      	mov	r1, r4
 800fc54:	4682      	mov	sl, r0
 800fc56:	f000 fae7 	bl	8010228 <__mcmp>
 800fc5a:	2800      	cmp	r0, #0
 800fc5c:	dcb2      	bgt.n	800fbc4 <_dtoa_r+0xac4>
 800fc5e:	d102      	bne.n	800fc66 <_dtoa_r+0xb66>
 800fc60:	9b02      	ldr	r3, [sp, #8]
 800fc62:	07db      	lsls	r3, r3, #31
 800fc64:	d4ae      	bmi.n	800fbc4 <_dtoa_r+0xac4>
 800fc66:	463b      	mov	r3, r7
 800fc68:	461f      	mov	r7, r3
 800fc6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc6e:	2a30      	cmp	r2, #48	; 0x30
 800fc70:	d0fa      	beq.n	800fc68 <_dtoa_r+0xb68>
 800fc72:	e6fb      	b.n	800fa6c <_dtoa_r+0x96c>
 800fc74:	9a08      	ldr	r2, [sp, #32]
 800fc76:	429a      	cmp	r2, r3
 800fc78:	d1a5      	bne.n	800fbc6 <_dtoa_r+0xac6>
 800fc7a:	2331      	movs	r3, #49	; 0x31
 800fc7c:	f109 0901 	add.w	r9, r9, #1
 800fc80:	7013      	strb	r3, [r2, #0]
 800fc82:	e6f3      	b.n	800fa6c <_dtoa_r+0x96c>
 800fc84:	4b13      	ldr	r3, [pc, #76]	; (800fcd4 <_dtoa_r+0xbd4>)
 800fc86:	f7ff baa7 	b.w	800f1d8 <_dtoa_r+0xd8>
 800fc8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	f47f aa80 	bne.w	800f192 <_dtoa_r+0x92>
 800fc92:	4b11      	ldr	r3, [pc, #68]	; (800fcd8 <_dtoa_r+0xbd8>)
 800fc94:	f7ff baa0 	b.w	800f1d8 <_dtoa_r+0xd8>
 800fc98:	f1bb 0f00 	cmp.w	fp, #0
 800fc9c:	dc03      	bgt.n	800fca6 <_dtoa_r+0xba6>
 800fc9e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fca0:	2b02      	cmp	r3, #2
 800fca2:	f73f aecc 	bgt.w	800fa3e <_dtoa_r+0x93e>
 800fca6:	9f08      	ldr	r7, [sp, #32]
 800fca8:	4621      	mov	r1, r4
 800fcaa:	4650      	mov	r0, sl
 800fcac:	f7ff f99a 	bl	800efe4 <quorem>
 800fcb0:	9a08      	ldr	r2, [sp, #32]
 800fcb2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800fcb6:	f807 3b01 	strb.w	r3, [r7], #1
 800fcba:	1aba      	subs	r2, r7, r2
 800fcbc:	4593      	cmp	fp, r2
 800fcbe:	ddb9      	ble.n	800fc34 <_dtoa_r+0xb34>
 800fcc0:	4651      	mov	r1, sl
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	220a      	movs	r2, #10
 800fcc6:	4628      	mov	r0, r5
 800fcc8:	f000 f896 	bl	800fdf8 <__multadd>
 800fccc:	4682      	mov	sl, r0
 800fcce:	e7eb      	b.n	800fca8 <_dtoa_r+0xba8>
 800fcd0:	0801164c 	.word	0x0801164c
 800fcd4:	080114a4 	.word	0x080114a4
 800fcd8:	080115c9 	.word	0x080115c9

0800fcdc <_localeconv_r>:
 800fcdc:	4800      	ldr	r0, [pc, #0]	; (800fce0 <_localeconv_r+0x4>)
 800fcde:	4770      	bx	lr
 800fce0:	200003c0 	.word	0x200003c0

0800fce4 <memchr>:
 800fce4:	4603      	mov	r3, r0
 800fce6:	b510      	push	{r4, lr}
 800fce8:	b2c9      	uxtb	r1, r1
 800fcea:	4402      	add	r2, r0
 800fcec:	4293      	cmp	r3, r2
 800fcee:	4618      	mov	r0, r3
 800fcf0:	d101      	bne.n	800fcf6 <memchr+0x12>
 800fcf2:	2000      	movs	r0, #0
 800fcf4:	e003      	b.n	800fcfe <memchr+0x1a>
 800fcf6:	7804      	ldrb	r4, [r0, #0]
 800fcf8:	3301      	adds	r3, #1
 800fcfa:	428c      	cmp	r4, r1
 800fcfc:	d1f6      	bne.n	800fcec <memchr+0x8>
 800fcfe:	bd10      	pop	{r4, pc}

0800fd00 <memcpy>:
 800fd00:	440a      	add	r2, r1
 800fd02:	4291      	cmp	r1, r2
 800fd04:	f100 33ff 	add.w	r3, r0, #4294967295
 800fd08:	d100      	bne.n	800fd0c <memcpy+0xc>
 800fd0a:	4770      	bx	lr
 800fd0c:	b510      	push	{r4, lr}
 800fd0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd12:	4291      	cmp	r1, r2
 800fd14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fd18:	d1f9      	bne.n	800fd0e <memcpy+0xe>
 800fd1a:	bd10      	pop	{r4, pc}

0800fd1c <__malloc_lock>:
 800fd1c:	4801      	ldr	r0, [pc, #4]	; (800fd24 <__malloc_lock+0x8>)
 800fd1e:	f000 bd26 	b.w	801076e <__retarget_lock_acquire_recursive>
 800fd22:	bf00      	nop
 800fd24:	20001fd8 	.word	0x20001fd8

0800fd28 <__malloc_unlock>:
 800fd28:	4801      	ldr	r0, [pc, #4]	; (800fd30 <__malloc_unlock+0x8>)
 800fd2a:	f000 bd21 	b.w	8010770 <__retarget_lock_release_recursive>
 800fd2e:	bf00      	nop
 800fd30:	20001fd8 	.word	0x20001fd8

0800fd34 <_Balloc>:
 800fd34:	b570      	push	{r4, r5, r6, lr}
 800fd36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fd38:	4604      	mov	r4, r0
 800fd3a:	460d      	mov	r5, r1
 800fd3c:	b976      	cbnz	r6, 800fd5c <_Balloc+0x28>
 800fd3e:	2010      	movs	r0, #16
 800fd40:	f7fe fb72 	bl	800e428 <malloc>
 800fd44:	4602      	mov	r2, r0
 800fd46:	6260      	str	r0, [r4, #36]	; 0x24
 800fd48:	b920      	cbnz	r0, 800fd54 <_Balloc+0x20>
 800fd4a:	2166      	movs	r1, #102	; 0x66
 800fd4c:	4b17      	ldr	r3, [pc, #92]	; (800fdac <_Balloc+0x78>)
 800fd4e:	4818      	ldr	r0, [pc, #96]	; (800fdb0 <_Balloc+0x7c>)
 800fd50:	f000 fcdc 	bl	801070c <__assert_func>
 800fd54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd58:	6006      	str	r6, [r0, #0]
 800fd5a:	60c6      	str	r6, [r0, #12]
 800fd5c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fd5e:	68f3      	ldr	r3, [r6, #12]
 800fd60:	b183      	cbz	r3, 800fd84 <_Balloc+0x50>
 800fd62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd64:	68db      	ldr	r3, [r3, #12]
 800fd66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fd6a:	b9b8      	cbnz	r0, 800fd9c <_Balloc+0x68>
 800fd6c:	2101      	movs	r1, #1
 800fd6e:	fa01 f605 	lsl.w	r6, r1, r5
 800fd72:	1d72      	adds	r2, r6, #5
 800fd74:	4620      	mov	r0, r4
 800fd76:	0092      	lsls	r2, r2, #2
 800fd78:	f000 fb5e 	bl	8010438 <_calloc_r>
 800fd7c:	b160      	cbz	r0, 800fd98 <_Balloc+0x64>
 800fd7e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fd82:	e00e      	b.n	800fda2 <_Balloc+0x6e>
 800fd84:	2221      	movs	r2, #33	; 0x21
 800fd86:	2104      	movs	r1, #4
 800fd88:	4620      	mov	r0, r4
 800fd8a:	f000 fb55 	bl	8010438 <_calloc_r>
 800fd8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd90:	60f0      	str	r0, [r6, #12]
 800fd92:	68db      	ldr	r3, [r3, #12]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d1e4      	bne.n	800fd62 <_Balloc+0x2e>
 800fd98:	2000      	movs	r0, #0
 800fd9a:	bd70      	pop	{r4, r5, r6, pc}
 800fd9c:	6802      	ldr	r2, [r0, #0]
 800fd9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fda2:	2300      	movs	r3, #0
 800fda4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fda8:	e7f7      	b.n	800fd9a <_Balloc+0x66>
 800fdaa:	bf00      	nop
 800fdac:	080115d6 	.word	0x080115d6
 800fdb0:	0801165d 	.word	0x0801165d

0800fdb4 <_Bfree>:
 800fdb4:	b570      	push	{r4, r5, r6, lr}
 800fdb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fdb8:	4605      	mov	r5, r0
 800fdba:	460c      	mov	r4, r1
 800fdbc:	b976      	cbnz	r6, 800fddc <_Bfree+0x28>
 800fdbe:	2010      	movs	r0, #16
 800fdc0:	f7fe fb32 	bl	800e428 <malloc>
 800fdc4:	4602      	mov	r2, r0
 800fdc6:	6268      	str	r0, [r5, #36]	; 0x24
 800fdc8:	b920      	cbnz	r0, 800fdd4 <_Bfree+0x20>
 800fdca:	218a      	movs	r1, #138	; 0x8a
 800fdcc:	4b08      	ldr	r3, [pc, #32]	; (800fdf0 <_Bfree+0x3c>)
 800fdce:	4809      	ldr	r0, [pc, #36]	; (800fdf4 <_Bfree+0x40>)
 800fdd0:	f000 fc9c 	bl	801070c <__assert_func>
 800fdd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fdd8:	6006      	str	r6, [r0, #0]
 800fdda:	60c6      	str	r6, [r0, #12]
 800fddc:	b13c      	cbz	r4, 800fdee <_Bfree+0x3a>
 800fdde:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fde0:	6862      	ldr	r2, [r4, #4]
 800fde2:	68db      	ldr	r3, [r3, #12]
 800fde4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fde8:	6021      	str	r1, [r4, #0]
 800fdea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fdee:	bd70      	pop	{r4, r5, r6, pc}
 800fdf0:	080115d6 	.word	0x080115d6
 800fdf4:	0801165d 	.word	0x0801165d

0800fdf8 <__multadd>:
 800fdf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdfc:	4698      	mov	r8, r3
 800fdfe:	460c      	mov	r4, r1
 800fe00:	2300      	movs	r3, #0
 800fe02:	690e      	ldr	r6, [r1, #16]
 800fe04:	4607      	mov	r7, r0
 800fe06:	f101 0014 	add.w	r0, r1, #20
 800fe0a:	6805      	ldr	r5, [r0, #0]
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	b2a9      	uxth	r1, r5
 800fe10:	fb02 8101 	mla	r1, r2, r1, r8
 800fe14:	0c2d      	lsrs	r5, r5, #16
 800fe16:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800fe1a:	fb02 c505 	mla	r5, r2, r5, ip
 800fe1e:	b289      	uxth	r1, r1
 800fe20:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800fe24:	429e      	cmp	r6, r3
 800fe26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800fe2a:	f840 1b04 	str.w	r1, [r0], #4
 800fe2e:	dcec      	bgt.n	800fe0a <__multadd+0x12>
 800fe30:	f1b8 0f00 	cmp.w	r8, #0
 800fe34:	d022      	beq.n	800fe7c <__multadd+0x84>
 800fe36:	68a3      	ldr	r3, [r4, #8]
 800fe38:	42b3      	cmp	r3, r6
 800fe3a:	dc19      	bgt.n	800fe70 <__multadd+0x78>
 800fe3c:	6861      	ldr	r1, [r4, #4]
 800fe3e:	4638      	mov	r0, r7
 800fe40:	3101      	adds	r1, #1
 800fe42:	f7ff ff77 	bl	800fd34 <_Balloc>
 800fe46:	4605      	mov	r5, r0
 800fe48:	b928      	cbnz	r0, 800fe56 <__multadd+0x5e>
 800fe4a:	4602      	mov	r2, r0
 800fe4c:	21b5      	movs	r1, #181	; 0xb5
 800fe4e:	4b0d      	ldr	r3, [pc, #52]	; (800fe84 <__multadd+0x8c>)
 800fe50:	480d      	ldr	r0, [pc, #52]	; (800fe88 <__multadd+0x90>)
 800fe52:	f000 fc5b 	bl	801070c <__assert_func>
 800fe56:	6922      	ldr	r2, [r4, #16]
 800fe58:	f104 010c 	add.w	r1, r4, #12
 800fe5c:	3202      	adds	r2, #2
 800fe5e:	0092      	lsls	r2, r2, #2
 800fe60:	300c      	adds	r0, #12
 800fe62:	f7ff ff4d 	bl	800fd00 <memcpy>
 800fe66:	4621      	mov	r1, r4
 800fe68:	4638      	mov	r0, r7
 800fe6a:	f7ff ffa3 	bl	800fdb4 <_Bfree>
 800fe6e:	462c      	mov	r4, r5
 800fe70:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800fe74:	3601      	adds	r6, #1
 800fe76:	f8c3 8014 	str.w	r8, [r3, #20]
 800fe7a:	6126      	str	r6, [r4, #16]
 800fe7c:	4620      	mov	r0, r4
 800fe7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe82:	bf00      	nop
 800fe84:	0801164c 	.word	0x0801164c
 800fe88:	0801165d 	.word	0x0801165d

0800fe8c <__hi0bits>:
 800fe8c:	0c02      	lsrs	r2, r0, #16
 800fe8e:	0412      	lsls	r2, r2, #16
 800fe90:	4603      	mov	r3, r0
 800fe92:	b9ca      	cbnz	r2, 800fec8 <__hi0bits+0x3c>
 800fe94:	0403      	lsls	r3, r0, #16
 800fe96:	2010      	movs	r0, #16
 800fe98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800fe9c:	bf04      	itt	eq
 800fe9e:	021b      	lsleq	r3, r3, #8
 800fea0:	3008      	addeq	r0, #8
 800fea2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fea6:	bf04      	itt	eq
 800fea8:	011b      	lsleq	r3, r3, #4
 800feaa:	3004      	addeq	r0, #4
 800feac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800feb0:	bf04      	itt	eq
 800feb2:	009b      	lsleq	r3, r3, #2
 800feb4:	3002      	addeq	r0, #2
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	db05      	blt.n	800fec6 <__hi0bits+0x3a>
 800feba:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800febe:	f100 0001 	add.w	r0, r0, #1
 800fec2:	bf08      	it	eq
 800fec4:	2020      	moveq	r0, #32
 800fec6:	4770      	bx	lr
 800fec8:	2000      	movs	r0, #0
 800feca:	e7e5      	b.n	800fe98 <__hi0bits+0xc>

0800fecc <__lo0bits>:
 800fecc:	6803      	ldr	r3, [r0, #0]
 800fece:	4602      	mov	r2, r0
 800fed0:	f013 0007 	ands.w	r0, r3, #7
 800fed4:	d00b      	beq.n	800feee <__lo0bits+0x22>
 800fed6:	07d9      	lsls	r1, r3, #31
 800fed8:	d422      	bmi.n	800ff20 <__lo0bits+0x54>
 800feda:	0798      	lsls	r0, r3, #30
 800fedc:	bf49      	itett	mi
 800fede:	085b      	lsrmi	r3, r3, #1
 800fee0:	089b      	lsrpl	r3, r3, #2
 800fee2:	2001      	movmi	r0, #1
 800fee4:	6013      	strmi	r3, [r2, #0]
 800fee6:	bf5c      	itt	pl
 800fee8:	2002      	movpl	r0, #2
 800feea:	6013      	strpl	r3, [r2, #0]
 800feec:	4770      	bx	lr
 800feee:	b299      	uxth	r1, r3
 800fef0:	b909      	cbnz	r1, 800fef6 <__lo0bits+0x2a>
 800fef2:	2010      	movs	r0, #16
 800fef4:	0c1b      	lsrs	r3, r3, #16
 800fef6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fefa:	bf04      	itt	eq
 800fefc:	0a1b      	lsreq	r3, r3, #8
 800fefe:	3008      	addeq	r0, #8
 800ff00:	0719      	lsls	r1, r3, #28
 800ff02:	bf04      	itt	eq
 800ff04:	091b      	lsreq	r3, r3, #4
 800ff06:	3004      	addeq	r0, #4
 800ff08:	0799      	lsls	r1, r3, #30
 800ff0a:	bf04      	itt	eq
 800ff0c:	089b      	lsreq	r3, r3, #2
 800ff0e:	3002      	addeq	r0, #2
 800ff10:	07d9      	lsls	r1, r3, #31
 800ff12:	d403      	bmi.n	800ff1c <__lo0bits+0x50>
 800ff14:	085b      	lsrs	r3, r3, #1
 800ff16:	f100 0001 	add.w	r0, r0, #1
 800ff1a:	d003      	beq.n	800ff24 <__lo0bits+0x58>
 800ff1c:	6013      	str	r3, [r2, #0]
 800ff1e:	4770      	bx	lr
 800ff20:	2000      	movs	r0, #0
 800ff22:	4770      	bx	lr
 800ff24:	2020      	movs	r0, #32
 800ff26:	4770      	bx	lr

0800ff28 <__i2b>:
 800ff28:	b510      	push	{r4, lr}
 800ff2a:	460c      	mov	r4, r1
 800ff2c:	2101      	movs	r1, #1
 800ff2e:	f7ff ff01 	bl	800fd34 <_Balloc>
 800ff32:	4602      	mov	r2, r0
 800ff34:	b928      	cbnz	r0, 800ff42 <__i2b+0x1a>
 800ff36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ff3a:	4b04      	ldr	r3, [pc, #16]	; (800ff4c <__i2b+0x24>)
 800ff3c:	4804      	ldr	r0, [pc, #16]	; (800ff50 <__i2b+0x28>)
 800ff3e:	f000 fbe5 	bl	801070c <__assert_func>
 800ff42:	2301      	movs	r3, #1
 800ff44:	6144      	str	r4, [r0, #20]
 800ff46:	6103      	str	r3, [r0, #16]
 800ff48:	bd10      	pop	{r4, pc}
 800ff4a:	bf00      	nop
 800ff4c:	0801164c 	.word	0x0801164c
 800ff50:	0801165d 	.word	0x0801165d

0800ff54 <__multiply>:
 800ff54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff58:	4614      	mov	r4, r2
 800ff5a:	690a      	ldr	r2, [r1, #16]
 800ff5c:	6923      	ldr	r3, [r4, #16]
 800ff5e:	460d      	mov	r5, r1
 800ff60:	429a      	cmp	r2, r3
 800ff62:	bfbe      	ittt	lt
 800ff64:	460b      	movlt	r3, r1
 800ff66:	4625      	movlt	r5, r4
 800ff68:	461c      	movlt	r4, r3
 800ff6a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ff6e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ff72:	68ab      	ldr	r3, [r5, #8]
 800ff74:	6869      	ldr	r1, [r5, #4]
 800ff76:	eb0a 0709 	add.w	r7, sl, r9
 800ff7a:	42bb      	cmp	r3, r7
 800ff7c:	b085      	sub	sp, #20
 800ff7e:	bfb8      	it	lt
 800ff80:	3101      	addlt	r1, #1
 800ff82:	f7ff fed7 	bl	800fd34 <_Balloc>
 800ff86:	b930      	cbnz	r0, 800ff96 <__multiply+0x42>
 800ff88:	4602      	mov	r2, r0
 800ff8a:	f240 115d 	movw	r1, #349	; 0x15d
 800ff8e:	4b41      	ldr	r3, [pc, #260]	; (8010094 <__multiply+0x140>)
 800ff90:	4841      	ldr	r0, [pc, #260]	; (8010098 <__multiply+0x144>)
 800ff92:	f000 fbbb 	bl	801070c <__assert_func>
 800ff96:	f100 0614 	add.w	r6, r0, #20
 800ff9a:	4633      	mov	r3, r6
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ffa2:	4543      	cmp	r3, r8
 800ffa4:	d31e      	bcc.n	800ffe4 <__multiply+0x90>
 800ffa6:	f105 0c14 	add.w	ip, r5, #20
 800ffaa:	f104 0314 	add.w	r3, r4, #20
 800ffae:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ffb2:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ffb6:	9202      	str	r2, [sp, #8]
 800ffb8:	ebac 0205 	sub.w	r2, ip, r5
 800ffbc:	3a15      	subs	r2, #21
 800ffbe:	f022 0203 	bic.w	r2, r2, #3
 800ffc2:	3204      	adds	r2, #4
 800ffc4:	f105 0115 	add.w	r1, r5, #21
 800ffc8:	458c      	cmp	ip, r1
 800ffca:	bf38      	it	cc
 800ffcc:	2204      	movcc	r2, #4
 800ffce:	9201      	str	r2, [sp, #4]
 800ffd0:	9a02      	ldr	r2, [sp, #8]
 800ffd2:	9303      	str	r3, [sp, #12]
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	d808      	bhi.n	800ffea <__multiply+0x96>
 800ffd8:	2f00      	cmp	r7, #0
 800ffda:	dc55      	bgt.n	8010088 <__multiply+0x134>
 800ffdc:	6107      	str	r7, [r0, #16]
 800ffde:	b005      	add	sp, #20
 800ffe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffe4:	f843 2b04 	str.w	r2, [r3], #4
 800ffe8:	e7db      	b.n	800ffa2 <__multiply+0x4e>
 800ffea:	f8b3 a000 	ldrh.w	sl, [r3]
 800ffee:	f1ba 0f00 	cmp.w	sl, #0
 800fff2:	d020      	beq.n	8010036 <__multiply+0xe2>
 800fff4:	46b1      	mov	r9, r6
 800fff6:	2200      	movs	r2, #0
 800fff8:	f105 0e14 	add.w	lr, r5, #20
 800fffc:	f85e 4b04 	ldr.w	r4, [lr], #4
 8010000:	f8d9 b000 	ldr.w	fp, [r9]
 8010004:	b2a1      	uxth	r1, r4
 8010006:	fa1f fb8b 	uxth.w	fp, fp
 801000a:	fb0a b101 	mla	r1, sl, r1, fp
 801000e:	4411      	add	r1, r2
 8010010:	f8d9 2000 	ldr.w	r2, [r9]
 8010014:	0c24      	lsrs	r4, r4, #16
 8010016:	0c12      	lsrs	r2, r2, #16
 8010018:	fb0a 2404 	mla	r4, sl, r4, r2
 801001c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8010020:	b289      	uxth	r1, r1
 8010022:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010026:	45f4      	cmp	ip, lr
 8010028:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801002c:	f849 1b04 	str.w	r1, [r9], #4
 8010030:	d8e4      	bhi.n	800fffc <__multiply+0xa8>
 8010032:	9901      	ldr	r1, [sp, #4]
 8010034:	5072      	str	r2, [r6, r1]
 8010036:	9a03      	ldr	r2, [sp, #12]
 8010038:	3304      	adds	r3, #4
 801003a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801003e:	f1b9 0f00 	cmp.w	r9, #0
 8010042:	d01f      	beq.n	8010084 <__multiply+0x130>
 8010044:	46b6      	mov	lr, r6
 8010046:	f04f 0a00 	mov.w	sl, #0
 801004a:	6834      	ldr	r4, [r6, #0]
 801004c:	f105 0114 	add.w	r1, r5, #20
 8010050:	880a      	ldrh	r2, [r1, #0]
 8010052:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010056:	b2a4      	uxth	r4, r4
 8010058:	fb09 b202 	mla	r2, r9, r2, fp
 801005c:	4492      	add	sl, r2
 801005e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010062:	f84e 4b04 	str.w	r4, [lr], #4
 8010066:	f851 4b04 	ldr.w	r4, [r1], #4
 801006a:	f8be 2000 	ldrh.w	r2, [lr]
 801006e:	0c24      	lsrs	r4, r4, #16
 8010070:	fb09 2404 	mla	r4, r9, r4, r2
 8010074:	458c      	cmp	ip, r1
 8010076:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801007a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801007e:	d8e7      	bhi.n	8010050 <__multiply+0xfc>
 8010080:	9a01      	ldr	r2, [sp, #4]
 8010082:	50b4      	str	r4, [r6, r2]
 8010084:	3604      	adds	r6, #4
 8010086:	e7a3      	b.n	800ffd0 <__multiply+0x7c>
 8010088:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801008c:	2b00      	cmp	r3, #0
 801008e:	d1a5      	bne.n	800ffdc <__multiply+0x88>
 8010090:	3f01      	subs	r7, #1
 8010092:	e7a1      	b.n	800ffd8 <__multiply+0x84>
 8010094:	0801164c 	.word	0x0801164c
 8010098:	0801165d 	.word	0x0801165d

0801009c <__pow5mult>:
 801009c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100a0:	4615      	mov	r5, r2
 80100a2:	f012 0203 	ands.w	r2, r2, #3
 80100a6:	4606      	mov	r6, r0
 80100a8:	460f      	mov	r7, r1
 80100aa:	d007      	beq.n	80100bc <__pow5mult+0x20>
 80100ac:	4c25      	ldr	r4, [pc, #148]	; (8010144 <__pow5mult+0xa8>)
 80100ae:	3a01      	subs	r2, #1
 80100b0:	2300      	movs	r3, #0
 80100b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80100b6:	f7ff fe9f 	bl	800fdf8 <__multadd>
 80100ba:	4607      	mov	r7, r0
 80100bc:	10ad      	asrs	r5, r5, #2
 80100be:	d03d      	beq.n	801013c <__pow5mult+0xa0>
 80100c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80100c2:	b97c      	cbnz	r4, 80100e4 <__pow5mult+0x48>
 80100c4:	2010      	movs	r0, #16
 80100c6:	f7fe f9af 	bl	800e428 <malloc>
 80100ca:	4602      	mov	r2, r0
 80100cc:	6270      	str	r0, [r6, #36]	; 0x24
 80100ce:	b928      	cbnz	r0, 80100dc <__pow5mult+0x40>
 80100d0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80100d4:	4b1c      	ldr	r3, [pc, #112]	; (8010148 <__pow5mult+0xac>)
 80100d6:	481d      	ldr	r0, [pc, #116]	; (801014c <__pow5mult+0xb0>)
 80100d8:	f000 fb18 	bl	801070c <__assert_func>
 80100dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80100e0:	6004      	str	r4, [r0, #0]
 80100e2:	60c4      	str	r4, [r0, #12]
 80100e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80100e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80100ec:	b94c      	cbnz	r4, 8010102 <__pow5mult+0x66>
 80100ee:	f240 2171 	movw	r1, #625	; 0x271
 80100f2:	4630      	mov	r0, r6
 80100f4:	f7ff ff18 	bl	800ff28 <__i2b>
 80100f8:	2300      	movs	r3, #0
 80100fa:	4604      	mov	r4, r0
 80100fc:	f8c8 0008 	str.w	r0, [r8, #8]
 8010100:	6003      	str	r3, [r0, #0]
 8010102:	f04f 0900 	mov.w	r9, #0
 8010106:	07eb      	lsls	r3, r5, #31
 8010108:	d50a      	bpl.n	8010120 <__pow5mult+0x84>
 801010a:	4639      	mov	r1, r7
 801010c:	4622      	mov	r2, r4
 801010e:	4630      	mov	r0, r6
 8010110:	f7ff ff20 	bl	800ff54 <__multiply>
 8010114:	4680      	mov	r8, r0
 8010116:	4639      	mov	r1, r7
 8010118:	4630      	mov	r0, r6
 801011a:	f7ff fe4b 	bl	800fdb4 <_Bfree>
 801011e:	4647      	mov	r7, r8
 8010120:	106d      	asrs	r5, r5, #1
 8010122:	d00b      	beq.n	801013c <__pow5mult+0xa0>
 8010124:	6820      	ldr	r0, [r4, #0]
 8010126:	b938      	cbnz	r0, 8010138 <__pow5mult+0x9c>
 8010128:	4622      	mov	r2, r4
 801012a:	4621      	mov	r1, r4
 801012c:	4630      	mov	r0, r6
 801012e:	f7ff ff11 	bl	800ff54 <__multiply>
 8010132:	6020      	str	r0, [r4, #0]
 8010134:	f8c0 9000 	str.w	r9, [r0]
 8010138:	4604      	mov	r4, r0
 801013a:	e7e4      	b.n	8010106 <__pow5mult+0x6a>
 801013c:	4638      	mov	r0, r7
 801013e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010142:	bf00      	nop
 8010144:	080117b0 	.word	0x080117b0
 8010148:	080115d6 	.word	0x080115d6
 801014c:	0801165d 	.word	0x0801165d

08010150 <__lshift>:
 8010150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010154:	460c      	mov	r4, r1
 8010156:	4607      	mov	r7, r0
 8010158:	4691      	mov	r9, r2
 801015a:	6923      	ldr	r3, [r4, #16]
 801015c:	6849      	ldr	r1, [r1, #4]
 801015e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010162:	68a3      	ldr	r3, [r4, #8]
 8010164:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010168:	f108 0601 	add.w	r6, r8, #1
 801016c:	42b3      	cmp	r3, r6
 801016e:	db0b      	blt.n	8010188 <__lshift+0x38>
 8010170:	4638      	mov	r0, r7
 8010172:	f7ff fddf 	bl	800fd34 <_Balloc>
 8010176:	4605      	mov	r5, r0
 8010178:	b948      	cbnz	r0, 801018e <__lshift+0x3e>
 801017a:	4602      	mov	r2, r0
 801017c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010180:	4b27      	ldr	r3, [pc, #156]	; (8010220 <__lshift+0xd0>)
 8010182:	4828      	ldr	r0, [pc, #160]	; (8010224 <__lshift+0xd4>)
 8010184:	f000 fac2 	bl	801070c <__assert_func>
 8010188:	3101      	adds	r1, #1
 801018a:	005b      	lsls	r3, r3, #1
 801018c:	e7ee      	b.n	801016c <__lshift+0x1c>
 801018e:	2300      	movs	r3, #0
 8010190:	f100 0114 	add.w	r1, r0, #20
 8010194:	f100 0210 	add.w	r2, r0, #16
 8010198:	4618      	mov	r0, r3
 801019a:	4553      	cmp	r3, sl
 801019c:	db33      	blt.n	8010206 <__lshift+0xb6>
 801019e:	6920      	ldr	r0, [r4, #16]
 80101a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80101a4:	f104 0314 	add.w	r3, r4, #20
 80101a8:	f019 091f 	ands.w	r9, r9, #31
 80101ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80101b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80101b4:	d02b      	beq.n	801020e <__lshift+0xbe>
 80101b6:	468a      	mov	sl, r1
 80101b8:	2200      	movs	r2, #0
 80101ba:	f1c9 0e20 	rsb	lr, r9, #32
 80101be:	6818      	ldr	r0, [r3, #0]
 80101c0:	fa00 f009 	lsl.w	r0, r0, r9
 80101c4:	4302      	orrs	r2, r0
 80101c6:	f84a 2b04 	str.w	r2, [sl], #4
 80101ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80101ce:	459c      	cmp	ip, r3
 80101d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80101d4:	d8f3      	bhi.n	80101be <__lshift+0x6e>
 80101d6:	ebac 0304 	sub.w	r3, ip, r4
 80101da:	3b15      	subs	r3, #21
 80101dc:	f023 0303 	bic.w	r3, r3, #3
 80101e0:	3304      	adds	r3, #4
 80101e2:	f104 0015 	add.w	r0, r4, #21
 80101e6:	4584      	cmp	ip, r0
 80101e8:	bf38      	it	cc
 80101ea:	2304      	movcc	r3, #4
 80101ec:	50ca      	str	r2, [r1, r3]
 80101ee:	b10a      	cbz	r2, 80101f4 <__lshift+0xa4>
 80101f0:	f108 0602 	add.w	r6, r8, #2
 80101f4:	3e01      	subs	r6, #1
 80101f6:	4638      	mov	r0, r7
 80101f8:	4621      	mov	r1, r4
 80101fa:	612e      	str	r6, [r5, #16]
 80101fc:	f7ff fdda 	bl	800fdb4 <_Bfree>
 8010200:	4628      	mov	r0, r5
 8010202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010206:	f842 0f04 	str.w	r0, [r2, #4]!
 801020a:	3301      	adds	r3, #1
 801020c:	e7c5      	b.n	801019a <__lshift+0x4a>
 801020e:	3904      	subs	r1, #4
 8010210:	f853 2b04 	ldr.w	r2, [r3], #4
 8010214:	459c      	cmp	ip, r3
 8010216:	f841 2f04 	str.w	r2, [r1, #4]!
 801021a:	d8f9      	bhi.n	8010210 <__lshift+0xc0>
 801021c:	e7ea      	b.n	80101f4 <__lshift+0xa4>
 801021e:	bf00      	nop
 8010220:	0801164c 	.word	0x0801164c
 8010224:	0801165d 	.word	0x0801165d

08010228 <__mcmp>:
 8010228:	4603      	mov	r3, r0
 801022a:	690a      	ldr	r2, [r1, #16]
 801022c:	6900      	ldr	r0, [r0, #16]
 801022e:	b530      	push	{r4, r5, lr}
 8010230:	1a80      	subs	r0, r0, r2
 8010232:	d10d      	bne.n	8010250 <__mcmp+0x28>
 8010234:	3314      	adds	r3, #20
 8010236:	3114      	adds	r1, #20
 8010238:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801023c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010240:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010244:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010248:	4295      	cmp	r5, r2
 801024a:	d002      	beq.n	8010252 <__mcmp+0x2a>
 801024c:	d304      	bcc.n	8010258 <__mcmp+0x30>
 801024e:	2001      	movs	r0, #1
 8010250:	bd30      	pop	{r4, r5, pc}
 8010252:	42a3      	cmp	r3, r4
 8010254:	d3f4      	bcc.n	8010240 <__mcmp+0x18>
 8010256:	e7fb      	b.n	8010250 <__mcmp+0x28>
 8010258:	f04f 30ff 	mov.w	r0, #4294967295
 801025c:	e7f8      	b.n	8010250 <__mcmp+0x28>
	...

08010260 <__mdiff>:
 8010260:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010264:	460c      	mov	r4, r1
 8010266:	4606      	mov	r6, r0
 8010268:	4611      	mov	r1, r2
 801026a:	4620      	mov	r0, r4
 801026c:	4692      	mov	sl, r2
 801026e:	f7ff ffdb 	bl	8010228 <__mcmp>
 8010272:	1e05      	subs	r5, r0, #0
 8010274:	d111      	bne.n	801029a <__mdiff+0x3a>
 8010276:	4629      	mov	r1, r5
 8010278:	4630      	mov	r0, r6
 801027a:	f7ff fd5b 	bl	800fd34 <_Balloc>
 801027e:	4602      	mov	r2, r0
 8010280:	b928      	cbnz	r0, 801028e <__mdiff+0x2e>
 8010282:	f240 2132 	movw	r1, #562	; 0x232
 8010286:	4b3c      	ldr	r3, [pc, #240]	; (8010378 <__mdiff+0x118>)
 8010288:	483c      	ldr	r0, [pc, #240]	; (801037c <__mdiff+0x11c>)
 801028a:	f000 fa3f 	bl	801070c <__assert_func>
 801028e:	2301      	movs	r3, #1
 8010290:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010294:	4610      	mov	r0, r2
 8010296:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801029a:	bfa4      	itt	ge
 801029c:	4653      	movge	r3, sl
 801029e:	46a2      	movge	sl, r4
 80102a0:	4630      	mov	r0, r6
 80102a2:	f8da 1004 	ldr.w	r1, [sl, #4]
 80102a6:	bfa6      	itte	ge
 80102a8:	461c      	movge	r4, r3
 80102aa:	2500      	movge	r5, #0
 80102ac:	2501      	movlt	r5, #1
 80102ae:	f7ff fd41 	bl	800fd34 <_Balloc>
 80102b2:	4602      	mov	r2, r0
 80102b4:	b918      	cbnz	r0, 80102be <__mdiff+0x5e>
 80102b6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80102ba:	4b2f      	ldr	r3, [pc, #188]	; (8010378 <__mdiff+0x118>)
 80102bc:	e7e4      	b.n	8010288 <__mdiff+0x28>
 80102be:	f100 0814 	add.w	r8, r0, #20
 80102c2:	f8da 7010 	ldr.w	r7, [sl, #16]
 80102c6:	60c5      	str	r5, [r0, #12]
 80102c8:	f04f 0c00 	mov.w	ip, #0
 80102cc:	f10a 0514 	add.w	r5, sl, #20
 80102d0:	f10a 0010 	add.w	r0, sl, #16
 80102d4:	46c2      	mov	sl, r8
 80102d6:	6926      	ldr	r6, [r4, #16]
 80102d8:	f104 0914 	add.w	r9, r4, #20
 80102dc:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80102e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80102e4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80102e8:	f859 3b04 	ldr.w	r3, [r9], #4
 80102ec:	fa1f f18b 	uxth.w	r1, fp
 80102f0:	4461      	add	r1, ip
 80102f2:	fa1f fc83 	uxth.w	ip, r3
 80102f6:	0c1b      	lsrs	r3, r3, #16
 80102f8:	eba1 010c 	sub.w	r1, r1, ip
 80102fc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010300:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010304:	b289      	uxth	r1, r1
 8010306:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801030a:	454e      	cmp	r6, r9
 801030c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010310:	f84a 3b04 	str.w	r3, [sl], #4
 8010314:	d8e6      	bhi.n	80102e4 <__mdiff+0x84>
 8010316:	1b33      	subs	r3, r6, r4
 8010318:	3b15      	subs	r3, #21
 801031a:	f023 0303 	bic.w	r3, r3, #3
 801031e:	3415      	adds	r4, #21
 8010320:	3304      	adds	r3, #4
 8010322:	42a6      	cmp	r6, r4
 8010324:	bf38      	it	cc
 8010326:	2304      	movcc	r3, #4
 8010328:	441d      	add	r5, r3
 801032a:	4443      	add	r3, r8
 801032c:	461e      	mov	r6, r3
 801032e:	462c      	mov	r4, r5
 8010330:	4574      	cmp	r4, lr
 8010332:	d30e      	bcc.n	8010352 <__mdiff+0xf2>
 8010334:	f10e 0103 	add.w	r1, lr, #3
 8010338:	1b49      	subs	r1, r1, r5
 801033a:	f021 0103 	bic.w	r1, r1, #3
 801033e:	3d03      	subs	r5, #3
 8010340:	45ae      	cmp	lr, r5
 8010342:	bf38      	it	cc
 8010344:	2100      	movcc	r1, #0
 8010346:	4419      	add	r1, r3
 8010348:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 801034c:	b18b      	cbz	r3, 8010372 <__mdiff+0x112>
 801034e:	6117      	str	r7, [r2, #16]
 8010350:	e7a0      	b.n	8010294 <__mdiff+0x34>
 8010352:	f854 8b04 	ldr.w	r8, [r4], #4
 8010356:	fa1f f188 	uxth.w	r1, r8
 801035a:	4461      	add	r1, ip
 801035c:	1408      	asrs	r0, r1, #16
 801035e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8010362:	b289      	uxth	r1, r1
 8010364:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010368:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801036c:	f846 1b04 	str.w	r1, [r6], #4
 8010370:	e7de      	b.n	8010330 <__mdiff+0xd0>
 8010372:	3f01      	subs	r7, #1
 8010374:	e7e8      	b.n	8010348 <__mdiff+0xe8>
 8010376:	bf00      	nop
 8010378:	0801164c 	.word	0x0801164c
 801037c:	0801165d 	.word	0x0801165d

08010380 <__d2b>:
 8010380:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8010384:	2101      	movs	r1, #1
 8010386:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 801038a:	4690      	mov	r8, r2
 801038c:	461d      	mov	r5, r3
 801038e:	f7ff fcd1 	bl	800fd34 <_Balloc>
 8010392:	4604      	mov	r4, r0
 8010394:	b930      	cbnz	r0, 80103a4 <__d2b+0x24>
 8010396:	4602      	mov	r2, r0
 8010398:	f240 310a 	movw	r1, #778	; 0x30a
 801039c:	4b24      	ldr	r3, [pc, #144]	; (8010430 <__d2b+0xb0>)
 801039e:	4825      	ldr	r0, [pc, #148]	; (8010434 <__d2b+0xb4>)
 80103a0:	f000 f9b4 	bl	801070c <__assert_func>
 80103a4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80103a8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80103ac:	bb2d      	cbnz	r5, 80103fa <__d2b+0x7a>
 80103ae:	9301      	str	r3, [sp, #4]
 80103b0:	f1b8 0300 	subs.w	r3, r8, #0
 80103b4:	d026      	beq.n	8010404 <__d2b+0x84>
 80103b6:	4668      	mov	r0, sp
 80103b8:	9300      	str	r3, [sp, #0]
 80103ba:	f7ff fd87 	bl	800fecc <__lo0bits>
 80103be:	9900      	ldr	r1, [sp, #0]
 80103c0:	b1f0      	cbz	r0, 8010400 <__d2b+0x80>
 80103c2:	9a01      	ldr	r2, [sp, #4]
 80103c4:	f1c0 0320 	rsb	r3, r0, #32
 80103c8:	fa02 f303 	lsl.w	r3, r2, r3
 80103cc:	430b      	orrs	r3, r1
 80103ce:	40c2      	lsrs	r2, r0
 80103d0:	6163      	str	r3, [r4, #20]
 80103d2:	9201      	str	r2, [sp, #4]
 80103d4:	9b01      	ldr	r3, [sp, #4]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	bf14      	ite	ne
 80103da:	2102      	movne	r1, #2
 80103dc:	2101      	moveq	r1, #1
 80103de:	61a3      	str	r3, [r4, #24]
 80103e0:	6121      	str	r1, [r4, #16]
 80103e2:	b1c5      	cbz	r5, 8010416 <__d2b+0x96>
 80103e4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80103e8:	4405      	add	r5, r0
 80103ea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80103ee:	603d      	str	r5, [r7, #0]
 80103f0:	6030      	str	r0, [r6, #0]
 80103f2:	4620      	mov	r0, r4
 80103f4:	b002      	add	sp, #8
 80103f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80103fe:	e7d6      	b.n	80103ae <__d2b+0x2e>
 8010400:	6161      	str	r1, [r4, #20]
 8010402:	e7e7      	b.n	80103d4 <__d2b+0x54>
 8010404:	a801      	add	r0, sp, #4
 8010406:	f7ff fd61 	bl	800fecc <__lo0bits>
 801040a:	2101      	movs	r1, #1
 801040c:	9b01      	ldr	r3, [sp, #4]
 801040e:	6121      	str	r1, [r4, #16]
 8010410:	6163      	str	r3, [r4, #20]
 8010412:	3020      	adds	r0, #32
 8010414:	e7e5      	b.n	80103e2 <__d2b+0x62>
 8010416:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 801041a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801041e:	6038      	str	r0, [r7, #0]
 8010420:	6918      	ldr	r0, [r3, #16]
 8010422:	f7ff fd33 	bl	800fe8c <__hi0bits>
 8010426:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 801042a:	6031      	str	r1, [r6, #0]
 801042c:	e7e1      	b.n	80103f2 <__d2b+0x72>
 801042e:	bf00      	nop
 8010430:	0801164c 	.word	0x0801164c
 8010434:	0801165d 	.word	0x0801165d

08010438 <_calloc_r>:
 8010438:	b538      	push	{r3, r4, r5, lr}
 801043a:	fb02 f501 	mul.w	r5, r2, r1
 801043e:	4629      	mov	r1, r5
 8010440:	f7fe f856 	bl	800e4f0 <_malloc_r>
 8010444:	4604      	mov	r4, r0
 8010446:	b118      	cbz	r0, 8010450 <_calloc_r+0x18>
 8010448:	462a      	mov	r2, r5
 801044a:	2100      	movs	r1, #0
 801044c:	f7fd fffc 	bl	800e448 <memset>
 8010450:	4620      	mov	r0, r4
 8010452:	bd38      	pop	{r3, r4, r5, pc}

08010454 <__ssputs_r>:
 8010454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010458:	688e      	ldr	r6, [r1, #8]
 801045a:	4682      	mov	sl, r0
 801045c:	429e      	cmp	r6, r3
 801045e:	460c      	mov	r4, r1
 8010460:	4690      	mov	r8, r2
 8010462:	461f      	mov	r7, r3
 8010464:	d838      	bhi.n	80104d8 <__ssputs_r+0x84>
 8010466:	898a      	ldrh	r2, [r1, #12]
 8010468:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801046c:	d032      	beq.n	80104d4 <__ssputs_r+0x80>
 801046e:	6825      	ldr	r5, [r4, #0]
 8010470:	6909      	ldr	r1, [r1, #16]
 8010472:	3301      	adds	r3, #1
 8010474:	eba5 0901 	sub.w	r9, r5, r1
 8010478:	6965      	ldr	r5, [r4, #20]
 801047a:	444b      	add	r3, r9
 801047c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010480:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010484:	106d      	asrs	r5, r5, #1
 8010486:	429d      	cmp	r5, r3
 8010488:	bf38      	it	cc
 801048a:	461d      	movcc	r5, r3
 801048c:	0553      	lsls	r3, r2, #21
 801048e:	d531      	bpl.n	80104f4 <__ssputs_r+0xa0>
 8010490:	4629      	mov	r1, r5
 8010492:	f7fe f82d 	bl	800e4f0 <_malloc_r>
 8010496:	4606      	mov	r6, r0
 8010498:	b950      	cbnz	r0, 80104b0 <__ssputs_r+0x5c>
 801049a:	230c      	movs	r3, #12
 801049c:	f04f 30ff 	mov.w	r0, #4294967295
 80104a0:	f8ca 3000 	str.w	r3, [sl]
 80104a4:	89a3      	ldrh	r3, [r4, #12]
 80104a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104aa:	81a3      	strh	r3, [r4, #12]
 80104ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104b0:	464a      	mov	r2, r9
 80104b2:	6921      	ldr	r1, [r4, #16]
 80104b4:	f7ff fc24 	bl	800fd00 <memcpy>
 80104b8:	89a3      	ldrh	r3, [r4, #12]
 80104ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80104be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104c2:	81a3      	strh	r3, [r4, #12]
 80104c4:	6126      	str	r6, [r4, #16]
 80104c6:	444e      	add	r6, r9
 80104c8:	6026      	str	r6, [r4, #0]
 80104ca:	463e      	mov	r6, r7
 80104cc:	6165      	str	r5, [r4, #20]
 80104ce:	eba5 0509 	sub.w	r5, r5, r9
 80104d2:	60a5      	str	r5, [r4, #8]
 80104d4:	42be      	cmp	r6, r7
 80104d6:	d900      	bls.n	80104da <__ssputs_r+0x86>
 80104d8:	463e      	mov	r6, r7
 80104da:	4632      	mov	r2, r6
 80104dc:	4641      	mov	r1, r8
 80104de:	6820      	ldr	r0, [r4, #0]
 80104e0:	f000 f959 	bl	8010796 <memmove>
 80104e4:	68a3      	ldr	r3, [r4, #8]
 80104e6:	6822      	ldr	r2, [r4, #0]
 80104e8:	1b9b      	subs	r3, r3, r6
 80104ea:	4432      	add	r2, r6
 80104ec:	2000      	movs	r0, #0
 80104ee:	60a3      	str	r3, [r4, #8]
 80104f0:	6022      	str	r2, [r4, #0]
 80104f2:	e7db      	b.n	80104ac <__ssputs_r+0x58>
 80104f4:	462a      	mov	r2, r5
 80104f6:	f000 f968 	bl	80107ca <_realloc_r>
 80104fa:	4606      	mov	r6, r0
 80104fc:	2800      	cmp	r0, #0
 80104fe:	d1e1      	bne.n	80104c4 <__ssputs_r+0x70>
 8010500:	4650      	mov	r0, sl
 8010502:	6921      	ldr	r1, [r4, #16]
 8010504:	f7fd ffa8 	bl	800e458 <_free_r>
 8010508:	e7c7      	b.n	801049a <__ssputs_r+0x46>
	...

0801050c <_svfiprintf_r>:
 801050c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010510:	4698      	mov	r8, r3
 8010512:	898b      	ldrh	r3, [r1, #12]
 8010514:	4607      	mov	r7, r0
 8010516:	061b      	lsls	r3, r3, #24
 8010518:	460d      	mov	r5, r1
 801051a:	4614      	mov	r4, r2
 801051c:	b09d      	sub	sp, #116	; 0x74
 801051e:	d50e      	bpl.n	801053e <_svfiprintf_r+0x32>
 8010520:	690b      	ldr	r3, [r1, #16]
 8010522:	b963      	cbnz	r3, 801053e <_svfiprintf_r+0x32>
 8010524:	2140      	movs	r1, #64	; 0x40
 8010526:	f7fd ffe3 	bl	800e4f0 <_malloc_r>
 801052a:	6028      	str	r0, [r5, #0]
 801052c:	6128      	str	r0, [r5, #16]
 801052e:	b920      	cbnz	r0, 801053a <_svfiprintf_r+0x2e>
 8010530:	230c      	movs	r3, #12
 8010532:	603b      	str	r3, [r7, #0]
 8010534:	f04f 30ff 	mov.w	r0, #4294967295
 8010538:	e0d1      	b.n	80106de <_svfiprintf_r+0x1d2>
 801053a:	2340      	movs	r3, #64	; 0x40
 801053c:	616b      	str	r3, [r5, #20]
 801053e:	2300      	movs	r3, #0
 8010540:	9309      	str	r3, [sp, #36]	; 0x24
 8010542:	2320      	movs	r3, #32
 8010544:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010548:	2330      	movs	r3, #48	; 0x30
 801054a:	f04f 0901 	mov.w	r9, #1
 801054e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010552:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80106f8 <_svfiprintf_r+0x1ec>
 8010556:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801055a:	4623      	mov	r3, r4
 801055c:	469a      	mov	sl, r3
 801055e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010562:	b10a      	cbz	r2, 8010568 <_svfiprintf_r+0x5c>
 8010564:	2a25      	cmp	r2, #37	; 0x25
 8010566:	d1f9      	bne.n	801055c <_svfiprintf_r+0x50>
 8010568:	ebba 0b04 	subs.w	fp, sl, r4
 801056c:	d00b      	beq.n	8010586 <_svfiprintf_r+0x7a>
 801056e:	465b      	mov	r3, fp
 8010570:	4622      	mov	r2, r4
 8010572:	4629      	mov	r1, r5
 8010574:	4638      	mov	r0, r7
 8010576:	f7ff ff6d 	bl	8010454 <__ssputs_r>
 801057a:	3001      	adds	r0, #1
 801057c:	f000 80aa 	beq.w	80106d4 <_svfiprintf_r+0x1c8>
 8010580:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010582:	445a      	add	r2, fp
 8010584:	9209      	str	r2, [sp, #36]	; 0x24
 8010586:	f89a 3000 	ldrb.w	r3, [sl]
 801058a:	2b00      	cmp	r3, #0
 801058c:	f000 80a2 	beq.w	80106d4 <_svfiprintf_r+0x1c8>
 8010590:	2300      	movs	r3, #0
 8010592:	f04f 32ff 	mov.w	r2, #4294967295
 8010596:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801059a:	f10a 0a01 	add.w	sl, sl, #1
 801059e:	9304      	str	r3, [sp, #16]
 80105a0:	9307      	str	r3, [sp, #28]
 80105a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80105a6:	931a      	str	r3, [sp, #104]	; 0x68
 80105a8:	4654      	mov	r4, sl
 80105aa:	2205      	movs	r2, #5
 80105ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105b0:	4851      	ldr	r0, [pc, #324]	; (80106f8 <_svfiprintf_r+0x1ec>)
 80105b2:	f7ff fb97 	bl	800fce4 <memchr>
 80105b6:	9a04      	ldr	r2, [sp, #16]
 80105b8:	b9d8      	cbnz	r0, 80105f2 <_svfiprintf_r+0xe6>
 80105ba:	06d0      	lsls	r0, r2, #27
 80105bc:	bf44      	itt	mi
 80105be:	2320      	movmi	r3, #32
 80105c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80105c4:	0711      	lsls	r1, r2, #28
 80105c6:	bf44      	itt	mi
 80105c8:	232b      	movmi	r3, #43	; 0x2b
 80105ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80105ce:	f89a 3000 	ldrb.w	r3, [sl]
 80105d2:	2b2a      	cmp	r3, #42	; 0x2a
 80105d4:	d015      	beq.n	8010602 <_svfiprintf_r+0xf6>
 80105d6:	4654      	mov	r4, sl
 80105d8:	2000      	movs	r0, #0
 80105da:	f04f 0c0a 	mov.w	ip, #10
 80105de:	9a07      	ldr	r2, [sp, #28]
 80105e0:	4621      	mov	r1, r4
 80105e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105e6:	3b30      	subs	r3, #48	; 0x30
 80105e8:	2b09      	cmp	r3, #9
 80105ea:	d94e      	bls.n	801068a <_svfiprintf_r+0x17e>
 80105ec:	b1b0      	cbz	r0, 801061c <_svfiprintf_r+0x110>
 80105ee:	9207      	str	r2, [sp, #28]
 80105f0:	e014      	b.n	801061c <_svfiprintf_r+0x110>
 80105f2:	eba0 0308 	sub.w	r3, r0, r8
 80105f6:	fa09 f303 	lsl.w	r3, r9, r3
 80105fa:	4313      	orrs	r3, r2
 80105fc:	46a2      	mov	sl, r4
 80105fe:	9304      	str	r3, [sp, #16]
 8010600:	e7d2      	b.n	80105a8 <_svfiprintf_r+0x9c>
 8010602:	9b03      	ldr	r3, [sp, #12]
 8010604:	1d19      	adds	r1, r3, #4
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	9103      	str	r1, [sp, #12]
 801060a:	2b00      	cmp	r3, #0
 801060c:	bfbb      	ittet	lt
 801060e:	425b      	neglt	r3, r3
 8010610:	f042 0202 	orrlt.w	r2, r2, #2
 8010614:	9307      	strge	r3, [sp, #28]
 8010616:	9307      	strlt	r3, [sp, #28]
 8010618:	bfb8      	it	lt
 801061a:	9204      	strlt	r2, [sp, #16]
 801061c:	7823      	ldrb	r3, [r4, #0]
 801061e:	2b2e      	cmp	r3, #46	; 0x2e
 8010620:	d10c      	bne.n	801063c <_svfiprintf_r+0x130>
 8010622:	7863      	ldrb	r3, [r4, #1]
 8010624:	2b2a      	cmp	r3, #42	; 0x2a
 8010626:	d135      	bne.n	8010694 <_svfiprintf_r+0x188>
 8010628:	9b03      	ldr	r3, [sp, #12]
 801062a:	3402      	adds	r4, #2
 801062c:	1d1a      	adds	r2, r3, #4
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	9203      	str	r2, [sp, #12]
 8010632:	2b00      	cmp	r3, #0
 8010634:	bfb8      	it	lt
 8010636:	f04f 33ff 	movlt.w	r3, #4294967295
 801063a:	9305      	str	r3, [sp, #20]
 801063c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010708 <_svfiprintf_r+0x1fc>
 8010640:	2203      	movs	r2, #3
 8010642:	4650      	mov	r0, sl
 8010644:	7821      	ldrb	r1, [r4, #0]
 8010646:	f7ff fb4d 	bl	800fce4 <memchr>
 801064a:	b140      	cbz	r0, 801065e <_svfiprintf_r+0x152>
 801064c:	2340      	movs	r3, #64	; 0x40
 801064e:	eba0 000a 	sub.w	r0, r0, sl
 8010652:	fa03 f000 	lsl.w	r0, r3, r0
 8010656:	9b04      	ldr	r3, [sp, #16]
 8010658:	3401      	adds	r4, #1
 801065a:	4303      	orrs	r3, r0
 801065c:	9304      	str	r3, [sp, #16]
 801065e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010662:	2206      	movs	r2, #6
 8010664:	4825      	ldr	r0, [pc, #148]	; (80106fc <_svfiprintf_r+0x1f0>)
 8010666:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801066a:	f7ff fb3b 	bl	800fce4 <memchr>
 801066e:	2800      	cmp	r0, #0
 8010670:	d038      	beq.n	80106e4 <_svfiprintf_r+0x1d8>
 8010672:	4b23      	ldr	r3, [pc, #140]	; (8010700 <_svfiprintf_r+0x1f4>)
 8010674:	bb1b      	cbnz	r3, 80106be <_svfiprintf_r+0x1b2>
 8010676:	9b03      	ldr	r3, [sp, #12]
 8010678:	3307      	adds	r3, #7
 801067a:	f023 0307 	bic.w	r3, r3, #7
 801067e:	3308      	adds	r3, #8
 8010680:	9303      	str	r3, [sp, #12]
 8010682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010684:	4433      	add	r3, r6
 8010686:	9309      	str	r3, [sp, #36]	; 0x24
 8010688:	e767      	b.n	801055a <_svfiprintf_r+0x4e>
 801068a:	460c      	mov	r4, r1
 801068c:	2001      	movs	r0, #1
 801068e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010692:	e7a5      	b.n	80105e0 <_svfiprintf_r+0xd4>
 8010694:	2300      	movs	r3, #0
 8010696:	f04f 0c0a 	mov.w	ip, #10
 801069a:	4619      	mov	r1, r3
 801069c:	3401      	adds	r4, #1
 801069e:	9305      	str	r3, [sp, #20]
 80106a0:	4620      	mov	r0, r4
 80106a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80106a6:	3a30      	subs	r2, #48	; 0x30
 80106a8:	2a09      	cmp	r2, #9
 80106aa:	d903      	bls.n	80106b4 <_svfiprintf_r+0x1a8>
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d0c5      	beq.n	801063c <_svfiprintf_r+0x130>
 80106b0:	9105      	str	r1, [sp, #20]
 80106b2:	e7c3      	b.n	801063c <_svfiprintf_r+0x130>
 80106b4:	4604      	mov	r4, r0
 80106b6:	2301      	movs	r3, #1
 80106b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80106bc:	e7f0      	b.n	80106a0 <_svfiprintf_r+0x194>
 80106be:	ab03      	add	r3, sp, #12
 80106c0:	9300      	str	r3, [sp, #0]
 80106c2:	462a      	mov	r2, r5
 80106c4:	4638      	mov	r0, r7
 80106c6:	4b0f      	ldr	r3, [pc, #60]	; (8010704 <_svfiprintf_r+0x1f8>)
 80106c8:	a904      	add	r1, sp, #16
 80106ca:	f7fe f809 	bl	800e6e0 <_printf_float>
 80106ce:	1c42      	adds	r2, r0, #1
 80106d0:	4606      	mov	r6, r0
 80106d2:	d1d6      	bne.n	8010682 <_svfiprintf_r+0x176>
 80106d4:	89ab      	ldrh	r3, [r5, #12]
 80106d6:	065b      	lsls	r3, r3, #25
 80106d8:	f53f af2c 	bmi.w	8010534 <_svfiprintf_r+0x28>
 80106dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80106de:	b01d      	add	sp, #116	; 0x74
 80106e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106e4:	ab03      	add	r3, sp, #12
 80106e6:	9300      	str	r3, [sp, #0]
 80106e8:	462a      	mov	r2, r5
 80106ea:	4638      	mov	r0, r7
 80106ec:	4b05      	ldr	r3, [pc, #20]	; (8010704 <_svfiprintf_r+0x1f8>)
 80106ee:	a904      	add	r1, sp, #16
 80106f0:	f7fe fa92 	bl	800ec18 <_printf_i>
 80106f4:	e7eb      	b.n	80106ce <_svfiprintf_r+0x1c2>
 80106f6:	bf00      	nop
 80106f8:	080117bc 	.word	0x080117bc
 80106fc:	080117c6 	.word	0x080117c6
 8010700:	0800e6e1 	.word	0x0800e6e1
 8010704:	08010455 	.word	0x08010455
 8010708:	080117c2 	.word	0x080117c2

0801070c <__assert_func>:
 801070c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801070e:	4614      	mov	r4, r2
 8010710:	461a      	mov	r2, r3
 8010712:	4b09      	ldr	r3, [pc, #36]	; (8010738 <__assert_func+0x2c>)
 8010714:	4605      	mov	r5, r0
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	68d8      	ldr	r0, [r3, #12]
 801071a:	b14c      	cbz	r4, 8010730 <__assert_func+0x24>
 801071c:	4b07      	ldr	r3, [pc, #28]	; (801073c <__assert_func+0x30>)
 801071e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010722:	9100      	str	r1, [sp, #0]
 8010724:	462b      	mov	r3, r5
 8010726:	4906      	ldr	r1, [pc, #24]	; (8010740 <__assert_func+0x34>)
 8010728:	f000 f80e 	bl	8010748 <fiprintf>
 801072c:	f000 fa98 	bl	8010c60 <abort>
 8010730:	4b04      	ldr	r3, [pc, #16]	; (8010744 <__assert_func+0x38>)
 8010732:	461c      	mov	r4, r3
 8010734:	e7f3      	b.n	801071e <__assert_func+0x12>
 8010736:	bf00      	nop
 8010738:	2000026c 	.word	0x2000026c
 801073c:	080117cd 	.word	0x080117cd
 8010740:	080117da 	.word	0x080117da
 8010744:	08011808 	.word	0x08011808

08010748 <fiprintf>:
 8010748:	b40e      	push	{r1, r2, r3}
 801074a:	b503      	push	{r0, r1, lr}
 801074c:	4601      	mov	r1, r0
 801074e:	ab03      	add	r3, sp, #12
 8010750:	4805      	ldr	r0, [pc, #20]	; (8010768 <fiprintf+0x20>)
 8010752:	f853 2b04 	ldr.w	r2, [r3], #4
 8010756:	6800      	ldr	r0, [r0, #0]
 8010758:	9301      	str	r3, [sp, #4]
 801075a:	f000 f883 	bl	8010864 <_vfiprintf_r>
 801075e:	b002      	add	sp, #8
 8010760:	f85d eb04 	ldr.w	lr, [sp], #4
 8010764:	b003      	add	sp, #12
 8010766:	4770      	bx	lr
 8010768:	2000026c 	.word	0x2000026c

0801076c <__retarget_lock_init_recursive>:
 801076c:	4770      	bx	lr

0801076e <__retarget_lock_acquire_recursive>:
 801076e:	4770      	bx	lr

08010770 <__retarget_lock_release_recursive>:
 8010770:	4770      	bx	lr

08010772 <__ascii_mbtowc>:
 8010772:	b082      	sub	sp, #8
 8010774:	b901      	cbnz	r1, 8010778 <__ascii_mbtowc+0x6>
 8010776:	a901      	add	r1, sp, #4
 8010778:	b142      	cbz	r2, 801078c <__ascii_mbtowc+0x1a>
 801077a:	b14b      	cbz	r3, 8010790 <__ascii_mbtowc+0x1e>
 801077c:	7813      	ldrb	r3, [r2, #0]
 801077e:	600b      	str	r3, [r1, #0]
 8010780:	7812      	ldrb	r2, [r2, #0]
 8010782:	1e10      	subs	r0, r2, #0
 8010784:	bf18      	it	ne
 8010786:	2001      	movne	r0, #1
 8010788:	b002      	add	sp, #8
 801078a:	4770      	bx	lr
 801078c:	4610      	mov	r0, r2
 801078e:	e7fb      	b.n	8010788 <__ascii_mbtowc+0x16>
 8010790:	f06f 0001 	mvn.w	r0, #1
 8010794:	e7f8      	b.n	8010788 <__ascii_mbtowc+0x16>

08010796 <memmove>:
 8010796:	4288      	cmp	r0, r1
 8010798:	b510      	push	{r4, lr}
 801079a:	eb01 0402 	add.w	r4, r1, r2
 801079e:	d902      	bls.n	80107a6 <memmove+0x10>
 80107a0:	4284      	cmp	r4, r0
 80107a2:	4623      	mov	r3, r4
 80107a4:	d807      	bhi.n	80107b6 <memmove+0x20>
 80107a6:	1e43      	subs	r3, r0, #1
 80107a8:	42a1      	cmp	r1, r4
 80107aa:	d008      	beq.n	80107be <memmove+0x28>
 80107ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 80107b0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80107b4:	e7f8      	b.n	80107a8 <memmove+0x12>
 80107b6:	4601      	mov	r1, r0
 80107b8:	4402      	add	r2, r0
 80107ba:	428a      	cmp	r2, r1
 80107bc:	d100      	bne.n	80107c0 <memmove+0x2a>
 80107be:	bd10      	pop	{r4, pc}
 80107c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80107c4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80107c8:	e7f7      	b.n	80107ba <memmove+0x24>

080107ca <_realloc_r>:
 80107ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107cc:	4607      	mov	r7, r0
 80107ce:	4614      	mov	r4, r2
 80107d0:	460e      	mov	r6, r1
 80107d2:	b921      	cbnz	r1, 80107de <_realloc_r+0x14>
 80107d4:	4611      	mov	r1, r2
 80107d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80107da:	f7fd be89 	b.w	800e4f0 <_malloc_r>
 80107de:	b922      	cbnz	r2, 80107ea <_realloc_r+0x20>
 80107e0:	f7fd fe3a 	bl	800e458 <_free_r>
 80107e4:	4625      	mov	r5, r4
 80107e6:	4628      	mov	r0, r5
 80107e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107ea:	f000 fc5d 	bl	80110a8 <_malloc_usable_size_r>
 80107ee:	42a0      	cmp	r0, r4
 80107f0:	d20f      	bcs.n	8010812 <_realloc_r+0x48>
 80107f2:	4621      	mov	r1, r4
 80107f4:	4638      	mov	r0, r7
 80107f6:	f7fd fe7b 	bl	800e4f0 <_malloc_r>
 80107fa:	4605      	mov	r5, r0
 80107fc:	2800      	cmp	r0, #0
 80107fe:	d0f2      	beq.n	80107e6 <_realloc_r+0x1c>
 8010800:	4631      	mov	r1, r6
 8010802:	4622      	mov	r2, r4
 8010804:	f7ff fa7c 	bl	800fd00 <memcpy>
 8010808:	4631      	mov	r1, r6
 801080a:	4638      	mov	r0, r7
 801080c:	f7fd fe24 	bl	800e458 <_free_r>
 8010810:	e7e9      	b.n	80107e6 <_realloc_r+0x1c>
 8010812:	4635      	mov	r5, r6
 8010814:	e7e7      	b.n	80107e6 <_realloc_r+0x1c>

08010816 <__sfputc_r>:
 8010816:	6893      	ldr	r3, [r2, #8]
 8010818:	b410      	push	{r4}
 801081a:	3b01      	subs	r3, #1
 801081c:	2b00      	cmp	r3, #0
 801081e:	6093      	str	r3, [r2, #8]
 8010820:	da07      	bge.n	8010832 <__sfputc_r+0x1c>
 8010822:	6994      	ldr	r4, [r2, #24]
 8010824:	42a3      	cmp	r3, r4
 8010826:	db01      	blt.n	801082c <__sfputc_r+0x16>
 8010828:	290a      	cmp	r1, #10
 801082a:	d102      	bne.n	8010832 <__sfputc_r+0x1c>
 801082c:	bc10      	pop	{r4}
 801082e:	f000 b949 	b.w	8010ac4 <__swbuf_r>
 8010832:	6813      	ldr	r3, [r2, #0]
 8010834:	1c58      	adds	r0, r3, #1
 8010836:	6010      	str	r0, [r2, #0]
 8010838:	7019      	strb	r1, [r3, #0]
 801083a:	4608      	mov	r0, r1
 801083c:	bc10      	pop	{r4}
 801083e:	4770      	bx	lr

08010840 <__sfputs_r>:
 8010840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010842:	4606      	mov	r6, r0
 8010844:	460f      	mov	r7, r1
 8010846:	4614      	mov	r4, r2
 8010848:	18d5      	adds	r5, r2, r3
 801084a:	42ac      	cmp	r4, r5
 801084c:	d101      	bne.n	8010852 <__sfputs_r+0x12>
 801084e:	2000      	movs	r0, #0
 8010850:	e007      	b.n	8010862 <__sfputs_r+0x22>
 8010852:	463a      	mov	r2, r7
 8010854:	4630      	mov	r0, r6
 8010856:	f814 1b01 	ldrb.w	r1, [r4], #1
 801085a:	f7ff ffdc 	bl	8010816 <__sfputc_r>
 801085e:	1c43      	adds	r3, r0, #1
 8010860:	d1f3      	bne.n	801084a <__sfputs_r+0xa>
 8010862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010864 <_vfiprintf_r>:
 8010864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010868:	460d      	mov	r5, r1
 801086a:	4614      	mov	r4, r2
 801086c:	4698      	mov	r8, r3
 801086e:	4606      	mov	r6, r0
 8010870:	b09d      	sub	sp, #116	; 0x74
 8010872:	b118      	cbz	r0, 801087c <_vfiprintf_r+0x18>
 8010874:	6983      	ldr	r3, [r0, #24]
 8010876:	b90b      	cbnz	r3, 801087c <_vfiprintf_r+0x18>
 8010878:	f000 fb14 	bl	8010ea4 <__sinit>
 801087c:	4b89      	ldr	r3, [pc, #548]	; (8010aa4 <_vfiprintf_r+0x240>)
 801087e:	429d      	cmp	r5, r3
 8010880:	d11b      	bne.n	80108ba <_vfiprintf_r+0x56>
 8010882:	6875      	ldr	r5, [r6, #4]
 8010884:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010886:	07d9      	lsls	r1, r3, #31
 8010888:	d405      	bmi.n	8010896 <_vfiprintf_r+0x32>
 801088a:	89ab      	ldrh	r3, [r5, #12]
 801088c:	059a      	lsls	r2, r3, #22
 801088e:	d402      	bmi.n	8010896 <_vfiprintf_r+0x32>
 8010890:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010892:	f7ff ff6c 	bl	801076e <__retarget_lock_acquire_recursive>
 8010896:	89ab      	ldrh	r3, [r5, #12]
 8010898:	071b      	lsls	r3, r3, #28
 801089a:	d501      	bpl.n	80108a0 <_vfiprintf_r+0x3c>
 801089c:	692b      	ldr	r3, [r5, #16]
 801089e:	b9eb      	cbnz	r3, 80108dc <_vfiprintf_r+0x78>
 80108a0:	4629      	mov	r1, r5
 80108a2:	4630      	mov	r0, r6
 80108a4:	f000 f96e 	bl	8010b84 <__swsetup_r>
 80108a8:	b1c0      	cbz	r0, 80108dc <_vfiprintf_r+0x78>
 80108aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80108ac:	07dc      	lsls	r4, r3, #31
 80108ae:	d50e      	bpl.n	80108ce <_vfiprintf_r+0x6a>
 80108b0:	f04f 30ff 	mov.w	r0, #4294967295
 80108b4:	b01d      	add	sp, #116	; 0x74
 80108b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108ba:	4b7b      	ldr	r3, [pc, #492]	; (8010aa8 <_vfiprintf_r+0x244>)
 80108bc:	429d      	cmp	r5, r3
 80108be:	d101      	bne.n	80108c4 <_vfiprintf_r+0x60>
 80108c0:	68b5      	ldr	r5, [r6, #8]
 80108c2:	e7df      	b.n	8010884 <_vfiprintf_r+0x20>
 80108c4:	4b79      	ldr	r3, [pc, #484]	; (8010aac <_vfiprintf_r+0x248>)
 80108c6:	429d      	cmp	r5, r3
 80108c8:	bf08      	it	eq
 80108ca:	68f5      	ldreq	r5, [r6, #12]
 80108cc:	e7da      	b.n	8010884 <_vfiprintf_r+0x20>
 80108ce:	89ab      	ldrh	r3, [r5, #12]
 80108d0:	0598      	lsls	r0, r3, #22
 80108d2:	d4ed      	bmi.n	80108b0 <_vfiprintf_r+0x4c>
 80108d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80108d6:	f7ff ff4b 	bl	8010770 <__retarget_lock_release_recursive>
 80108da:	e7e9      	b.n	80108b0 <_vfiprintf_r+0x4c>
 80108dc:	2300      	movs	r3, #0
 80108de:	9309      	str	r3, [sp, #36]	; 0x24
 80108e0:	2320      	movs	r3, #32
 80108e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80108e6:	2330      	movs	r3, #48	; 0x30
 80108e8:	f04f 0901 	mov.w	r9, #1
 80108ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80108f0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8010ab0 <_vfiprintf_r+0x24c>
 80108f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80108f8:	4623      	mov	r3, r4
 80108fa:	469a      	mov	sl, r3
 80108fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010900:	b10a      	cbz	r2, 8010906 <_vfiprintf_r+0xa2>
 8010902:	2a25      	cmp	r2, #37	; 0x25
 8010904:	d1f9      	bne.n	80108fa <_vfiprintf_r+0x96>
 8010906:	ebba 0b04 	subs.w	fp, sl, r4
 801090a:	d00b      	beq.n	8010924 <_vfiprintf_r+0xc0>
 801090c:	465b      	mov	r3, fp
 801090e:	4622      	mov	r2, r4
 8010910:	4629      	mov	r1, r5
 8010912:	4630      	mov	r0, r6
 8010914:	f7ff ff94 	bl	8010840 <__sfputs_r>
 8010918:	3001      	adds	r0, #1
 801091a:	f000 80aa 	beq.w	8010a72 <_vfiprintf_r+0x20e>
 801091e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010920:	445a      	add	r2, fp
 8010922:	9209      	str	r2, [sp, #36]	; 0x24
 8010924:	f89a 3000 	ldrb.w	r3, [sl]
 8010928:	2b00      	cmp	r3, #0
 801092a:	f000 80a2 	beq.w	8010a72 <_vfiprintf_r+0x20e>
 801092e:	2300      	movs	r3, #0
 8010930:	f04f 32ff 	mov.w	r2, #4294967295
 8010934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010938:	f10a 0a01 	add.w	sl, sl, #1
 801093c:	9304      	str	r3, [sp, #16]
 801093e:	9307      	str	r3, [sp, #28]
 8010940:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010944:	931a      	str	r3, [sp, #104]	; 0x68
 8010946:	4654      	mov	r4, sl
 8010948:	2205      	movs	r2, #5
 801094a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801094e:	4858      	ldr	r0, [pc, #352]	; (8010ab0 <_vfiprintf_r+0x24c>)
 8010950:	f7ff f9c8 	bl	800fce4 <memchr>
 8010954:	9a04      	ldr	r2, [sp, #16]
 8010956:	b9d8      	cbnz	r0, 8010990 <_vfiprintf_r+0x12c>
 8010958:	06d1      	lsls	r1, r2, #27
 801095a:	bf44      	itt	mi
 801095c:	2320      	movmi	r3, #32
 801095e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010962:	0713      	lsls	r3, r2, #28
 8010964:	bf44      	itt	mi
 8010966:	232b      	movmi	r3, #43	; 0x2b
 8010968:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801096c:	f89a 3000 	ldrb.w	r3, [sl]
 8010970:	2b2a      	cmp	r3, #42	; 0x2a
 8010972:	d015      	beq.n	80109a0 <_vfiprintf_r+0x13c>
 8010974:	4654      	mov	r4, sl
 8010976:	2000      	movs	r0, #0
 8010978:	f04f 0c0a 	mov.w	ip, #10
 801097c:	9a07      	ldr	r2, [sp, #28]
 801097e:	4621      	mov	r1, r4
 8010980:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010984:	3b30      	subs	r3, #48	; 0x30
 8010986:	2b09      	cmp	r3, #9
 8010988:	d94e      	bls.n	8010a28 <_vfiprintf_r+0x1c4>
 801098a:	b1b0      	cbz	r0, 80109ba <_vfiprintf_r+0x156>
 801098c:	9207      	str	r2, [sp, #28]
 801098e:	e014      	b.n	80109ba <_vfiprintf_r+0x156>
 8010990:	eba0 0308 	sub.w	r3, r0, r8
 8010994:	fa09 f303 	lsl.w	r3, r9, r3
 8010998:	4313      	orrs	r3, r2
 801099a:	46a2      	mov	sl, r4
 801099c:	9304      	str	r3, [sp, #16]
 801099e:	e7d2      	b.n	8010946 <_vfiprintf_r+0xe2>
 80109a0:	9b03      	ldr	r3, [sp, #12]
 80109a2:	1d19      	adds	r1, r3, #4
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	9103      	str	r1, [sp, #12]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	bfbb      	ittet	lt
 80109ac:	425b      	neglt	r3, r3
 80109ae:	f042 0202 	orrlt.w	r2, r2, #2
 80109b2:	9307      	strge	r3, [sp, #28]
 80109b4:	9307      	strlt	r3, [sp, #28]
 80109b6:	bfb8      	it	lt
 80109b8:	9204      	strlt	r2, [sp, #16]
 80109ba:	7823      	ldrb	r3, [r4, #0]
 80109bc:	2b2e      	cmp	r3, #46	; 0x2e
 80109be:	d10c      	bne.n	80109da <_vfiprintf_r+0x176>
 80109c0:	7863      	ldrb	r3, [r4, #1]
 80109c2:	2b2a      	cmp	r3, #42	; 0x2a
 80109c4:	d135      	bne.n	8010a32 <_vfiprintf_r+0x1ce>
 80109c6:	9b03      	ldr	r3, [sp, #12]
 80109c8:	3402      	adds	r4, #2
 80109ca:	1d1a      	adds	r2, r3, #4
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	9203      	str	r2, [sp, #12]
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	bfb8      	it	lt
 80109d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80109d8:	9305      	str	r3, [sp, #20]
 80109da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010ac0 <_vfiprintf_r+0x25c>
 80109de:	2203      	movs	r2, #3
 80109e0:	4650      	mov	r0, sl
 80109e2:	7821      	ldrb	r1, [r4, #0]
 80109e4:	f7ff f97e 	bl	800fce4 <memchr>
 80109e8:	b140      	cbz	r0, 80109fc <_vfiprintf_r+0x198>
 80109ea:	2340      	movs	r3, #64	; 0x40
 80109ec:	eba0 000a 	sub.w	r0, r0, sl
 80109f0:	fa03 f000 	lsl.w	r0, r3, r0
 80109f4:	9b04      	ldr	r3, [sp, #16]
 80109f6:	3401      	adds	r4, #1
 80109f8:	4303      	orrs	r3, r0
 80109fa:	9304      	str	r3, [sp, #16]
 80109fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a00:	2206      	movs	r2, #6
 8010a02:	482c      	ldr	r0, [pc, #176]	; (8010ab4 <_vfiprintf_r+0x250>)
 8010a04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a08:	f7ff f96c 	bl	800fce4 <memchr>
 8010a0c:	2800      	cmp	r0, #0
 8010a0e:	d03f      	beq.n	8010a90 <_vfiprintf_r+0x22c>
 8010a10:	4b29      	ldr	r3, [pc, #164]	; (8010ab8 <_vfiprintf_r+0x254>)
 8010a12:	bb1b      	cbnz	r3, 8010a5c <_vfiprintf_r+0x1f8>
 8010a14:	9b03      	ldr	r3, [sp, #12]
 8010a16:	3307      	adds	r3, #7
 8010a18:	f023 0307 	bic.w	r3, r3, #7
 8010a1c:	3308      	adds	r3, #8
 8010a1e:	9303      	str	r3, [sp, #12]
 8010a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a22:	443b      	add	r3, r7
 8010a24:	9309      	str	r3, [sp, #36]	; 0x24
 8010a26:	e767      	b.n	80108f8 <_vfiprintf_r+0x94>
 8010a28:	460c      	mov	r4, r1
 8010a2a:	2001      	movs	r0, #1
 8010a2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a30:	e7a5      	b.n	801097e <_vfiprintf_r+0x11a>
 8010a32:	2300      	movs	r3, #0
 8010a34:	f04f 0c0a 	mov.w	ip, #10
 8010a38:	4619      	mov	r1, r3
 8010a3a:	3401      	adds	r4, #1
 8010a3c:	9305      	str	r3, [sp, #20]
 8010a3e:	4620      	mov	r0, r4
 8010a40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a44:	3a30      	subs	r2, #48	; 0x30
 8010a46:	2a09      	cmp	r2, #9
 8010a48:	d903      	bls.n	8010a52 <_vfiprintf_r+0x1ee>
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d0c5      	beq.n	80109da <_vfiprintf_r+0x176>
 8010a4e:	9105      	str	r1, [sp, #20]
 8010a50:	e7c3      	b.n	80109da <_vfiprintf_r+0x176>
 8010a52:	4604      	mov	r4, r0
 8010a54:	2301      	movs	r3, #1
 8010a56:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a5a:	e7f0      	b.n	8010a3e <_vfiprintf_r+0x1da>
 8010a5c:	ab03      	add	r3, sp, #12
 8010a5e:	9300      	str	r3, [sp, #0]
 8010a60:	462a      	mov	r2, r5
 8010a62:	4630      	mov	r0, r6
 8010a64:	4b15      	ldr	r3, [pc, #84]	; (8010abc <_vfiprintf_r+0x258>)
 8010a66:	a904      	add	r1, sp, #16
 8010a68:	f7fd fe3a 	bl	800e6e0 <_printf_float>
 8010a6c:	4607      	mov	r7, r0
 8010a6e:	1c78      	adds	r0, r7, #1
 8010a70:	d1d6      	bne.n	8010a20 <_vfiprintf_r+0x1bc>
 8010a72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010a74:	07d9      	lsls	r1, r3, #31
 8010a76:	d405      	bmi.n	8010a84 <_vfiprintf_r+0x220>
 8010a78:	89ab      	ldrh	r3, [r5, #12]
 8010a7a:	059a      	lsls	r2, r3, #22
 8010a7c:	d402      	bmi.n	8010a84 <_vfiprintf_r+0x220>
 8010a7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010a80:	f7ff fe76 	bl	8010770 <__retarget_lock_release_recursive>
 8010a84:	89ab      	ldrh	r3, [r5, #12]
 8010a86:	065b      	lsls	r3, r3, #25
 8010a88:	f53f af12 	bmi.w	80108b0 <_vfiprintf_r+0x4c>
 8010a8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010a8e:	e711      	b.n	80108b4 <_vfiprintf_r+0x50>
 8010a90:	ab03      	add	r3, sp, #12
 8010a92:	9300      	str	r3, [sp, #0]
 8010a94:	462a      	mov	r2, r5
 8010a96:	4630      	mov	r0, r6
 8010a98:	4b08      	ldr	r3, [pc, #32]	; (8010abc <_vfiprintf_r+0x258>)
 8010a9a:	a904      	add	r1, sp, #16
 8010a9c:	f7fe f8bc 	bl	800ec18 <_printf_i>
 8010aa0:	e7e4      	b.n	8010a6c <_vfiprintf_r+0x208>
 8010aa2:	bf00      	nop
 8010aa4:	08011834 	.word	0x08011834
 8010aa8:	08011854 	.word	0x08011854
 8010aac:	08011814 	.word	0x08011814
 8010ab0:	080117bc 	.word	0x080117bc
 8010ab4:	080117c6 	.word	0x080117c6
 8010ab8:	0800e6e1 	.word	0x0800e6e1
 8010abc:	08010841 	.word	0x08010841
 8010ac0:	080117c2 	.word	0x080117c2

08010ac4 <__swbuf_r>:
 8010ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ac6:	460e      	mov	r6, r1
 8010ac8:	4614      	mov	r4, r2
 8010aca:	4605      	mov	r5, r0
 8010acc:	b118      	cbz	r0, 8010ad6 <__swbuf_r+0x12>
 8010ace:	6983      	ldr	r3, [r0, #24]
 8010ad0:	b90b      	cbnz	r3, 8010ad6 <__swbuf_r+0x12>
 8010ad2:	f000 f9e7 	bl	8010ea4 <__sinit>
 8010ad6:	4b21      	ldr	r3, [pc, #132]	; (8010b5c <__swbuf_r+0x98>)
 8010ad8:	429c      	cmp	r4, r3
 8010ada:	d12b      	bne.n	8010b34 <__swbuf_r+0x70>
 8010adc:	686c      	ldr	r4, [r5, #4]
 8010ade:	69a3      	ldr	r3, [r4, #24]
 8010ae0:	60a3      	str	r3, [r4, #8]
 8010ae2:	89a3      	ldrh	r3, [r4, #12]
 8010ae4:	071a      	lsls	r2, r3, #28
 8010ae6:	d52f      	bpl.n	8010b48 <__swbuf_r+0x84>
 8010ae8:	6923      	ldr	r3, [r4, #16]
 8010aea:	b36b      	cbz	r3, 8010b48 <__swbuf_r+0x84>
 8010aec:	6923      	ldr	r3, [r4, #16]
 8010aee:	6820      	ldr	r0, [r4, #0]
 8010af0:	b2f6      	uxtb	r6, r6
 8010af2:	1ac0      	subs	r0, r0, r3
 8010af4:	6963      	ldr	r3, [r4, #20]
 8010af6:	4637      	mov	r7, r6
 8010af8:	4283      	cmp	r3, r0
 8010afa:	dc04      	bgt.n	8010b06 <__swbuf_r+0x42>
 8010afc:	4621      	mov	r1, r4
 8010afe:	4628      	mov	r0, r5
 8010b00:	f000 f93c 	bl	8010d7c <_fflush_r>
 8010b04:	bb30      	cbnz	r0, 8010b54 <__swbuf_r+0x90>
 8010b06:	68a3      	ldr	r3, [r4, #8]
 8010b08:	3001      	adds	r0, #1
 8010b0a:	3b01      	subs	r3, #1
 8010b0c:	60a3      	str	r3, [r4, #8]
 8010b0e:	6823      	ldr	r3, [r4, #0]
 8010b10:	1c5a      	adds	r2, r3, #1
 8010b12:	6022      	str	r2, [r4, #0]
 8010b14:	701e      	strb	r6, [r3, #0]
 8010b16:	6963      	ldr	r3, [r4, #20]
 8010b18:	4283      	cmp	r3, r0
 8010b1a:	d004      	beq.n	8010b26 <__swbuf_r+0x62>
 8010b1c:	89a3      	ldrh	r3, [r4, #12]
 8010b1e:	07db      	lsls	r3, r3, #31
 8010b20:	d506      	bpl.n	8010b30 <__swbuf_r+0x6c>
 8010b22:	2e0a      	cmp	r6, #10
 8010b24:	d104      	bne.n	8010b30 <__swbuf_r+0x6c>
 8010b26:	4621      	mov	r1, r4
 8010b28:	4628      	mov	r0, r5
 8010b2a:	f000 f927 	bl	8010d7c <_fflush_r>
 8010b2e:	b988      	cbnz	r0, 8010b54 <__swbuf_r+0x90>
 8010b30:	4638      	mov	r0, r7
 8010b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b34:	4b0a      	ldr	r3, [pc, #40]	; (8010b60 <__swbuf_r+0x9c>)
 8010b36:	429c      	cmp	r4, r3
 8010b38:	d101      	bne.n	8010b3e <__swbuf_r+0x7a>
 8010b3a:	68ac      	ldr	r4, [r5, #8]
 8010b3c:	e7cf      	b.n	8010ade <__swbuf_r+0x1a>
 8010b3e:	4b09      	ldr	r3, [pc, #36]	; (8010b64 <__swbuf_r+0xa0>)
 8010b40:	429c      	cmp	r4, r3
 8010b42:	bf08      	it	eq
 8010b44:	68ec      	ldreq	r4, [r5, #12]
 8010b46:	e7ca      	b.n	8010ade <__swbuf_r+0x1a>
 8010b48:	4621      	mov	r1, r4
 8010b4a:	4628      	mov	r0, r5
 8010b4c:	f000 f81a 	bl	8010b84 <__swsetup_r>
 8010b50:	2800      	cmp	r0, #0
 8010b52:	d0cb      	beq.n	8010aec <__swbuf_r+0x28>
 8010b54:	f04f 37ff 	mov.w	r7, #4294967295
 8010b58:	e7ea      	b.n	8010b30 <__swbuf_r+0x6c>
 8010b5a:	bf00      	nop
 8010b5c:	08011834 	.word	0x08011834
 8010b60:	08011854 	.word	0x08011854
 8010b64:	08011814 	.word	0x08011814

08010b68 <__ascii_wctomb>:
 8010b68:	4603      	mov	r3, r0
 8010b6a:	4608      	mov	r0, r1
 8010b6c:	b141      	cbz	r1, 8010b80 <__ascii_wctomb+0x18>
 8010b6e:	2aff      	cmp	r2, #255	; 0xff
 8010b70:	d904      	bls.n	8010b7c <__ascii_wctomb+0x14>
 8010b72:	228a      	movs	r2, #138	; 0x8a
 8010b74:	f04f 30ff 	mov.w	r0, #4294967295
 8010b78:	601a      	str	r2, [r3, #0]
 8010b7a:	4770      	bx	lr
 8010b7c:	2001      	movs	r0, #1
 8010b7e:	700a      	strb	r2, [r1, #0]
 8010b80:	4770      	bx	lr
	...

08010b84 <__swsetup_r>:
 8010b84:	4b32      	ldr	r3, [pc, #200]	; (8010c50 <__swsetup_r+0xcc>)
 8010b86:	b570      	push	{r4, r5, r6, lr}
 8010b88:	681d      	ldr	r5, [r3, #0]
 8010b8a:	4606      	mov	r6, r0
 8010b8c:	460c      	mov	r4, r1
 8010b8e:	b125      	cbz	r5, 8010b9a <__swsetup_r+0x16>
 8010b90:	69ab      	ldr	r3, [r5, #24]
 8010b92:	b913      	cbnz	r3, 8010b9a <__swsetup_r+0x16>
 8010b94:	4628      	mov	r0, r5
 8010b96:	f000 f985 	bl	8010ea4 <__sinit>
 8010b9a:	4b2e      	ldr	r3, [pc, #184]	; (8010c54 <__swsetup_r+0xd0>)
 8010b9c:	429c      	cmp	r4, r3
 8010b9e:	d10f      	bne.n	8010bc0 <__swsetup_r+0x3c>
 8010ba0:	686c      	ldr	r4, [r5, #4]
 8010ba2:	89a3      	ldrh	r3, [r4, #12]
 8010ba4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010ba8:	0719      	lsls	r1, r3, #28
 8010baa:	d42c      	bmi.n	8010c06 <__swsetup_r+0x82>
 8010bac:	06dd      	lsls	r5, r3, #27
 8010bae:	d411      	bmi.n	8010bd4 <__swsetup_r+0x50>
 8010bb0:	2309      	movs	r3, #9
 8010bb2:	6033      	str	r3, [r6, #0]
 8010bb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8010bbc:	81a3      	strh	r3, [r4, #12]
 8010bbe:	e03e      	b.n	8010c3e <__swsetup_r+0xba>
 8010bc0:	4b25      	ldr	r3, [pc, #148]	; (8010c58 <__swsetup_r+0xd4>)
 8010bc2:	429c      	cmp	r4, r3
 8010bc4:	d101      	bne.n	8010bca <__swsetup_r+0x46>
 8010bc6:	68ac      	ldr	r4, [r5, #8]
 8010bc8:	e7eb      	b.n	8010ba2 <__swsetup_r+0x1e>
 8010bca:	4b24      	ldr	r3, [pc, #144]	; (8010c5c <__swsetup_r+0xd8>)
 8010bcc:	429c      	cmp	r4, r3
 8010bce:	bf08      	it	eq
 8010bd0:	68ec      	ldreq	r4, [r5, #12]
 8010bd2:	e7e6      	b.n	8010ba2 <__swsetup_r+0x1e>
 8010bd4:	0758      	lsls	r0, r3, #29
 8010bd6:	d512      	bpl.n	8010bfe <__swsetup_r+0x7a>
 8010bd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010bda:	b141      	cbz	r1, 8010bee <__swsetup_r+0x6a>
 8010bdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010be0:	4299      	cmp	r1, r3
 8010be2:	d002      	beq.n	8010bea <__swsetup_r+0x66>
 8010be4:	4630      	mov	r0, r6
 8010be6:	f7fd fc37 	bl	800e458 <_free_r>
 8010bea:	2300      	movs	r3, #0
 8010bec:	6363      	str	r3, [r4, #52]	; 0x34
 8010bee:	89a3      	ldrh	r3, [r4, #12]
 8010bf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010bf4:	81a3      	strh	r3, [r4, #12]
 8010bf6:	2300      	movs	r3, #0
 8010bf8:	6063      	str	r3, [r4, #4]
 8010bfa:	6923      	ldr	r3, [r4, #16]
 8010bfc:	6023      	str	r3, [r4, #0]
 8010bfe:	89a3      	ldrh	r3, [r4, #12]
 8010c00:	f043 0308 	orr.w	r3, r3, #8
 8010c04:	81a3      	strh	r3, [r4, #12]
 8010c06:	6923      	ldr	r3, [r4, #16]
 8010c08:	b94b      	cbnz	r3, 8010c1e <__swsetup_r+0x9a>
 8010c0a:	89a3      	ldrh	r3, [r4, #12]
 8010c0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010c10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010c14:	d003      	beq.n	8010c1e <__swsetup_r+0x9a>
 8010c16:	4621      	mov	r1, r4
 8010c18:	4630      	mov	r0, r6
 8010c1a:	f000 fa05 	bl	8011028 <__smakebuf_r>
 8010c1e:	89a0      	ldrh	r0, [r4, #12]
 8010c20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010c24:	f010 0301 	ands.w	r3, r0, #1
 8010c28:	d00a      	beq.n	8010c40 <__swsetup_r+0xbc>
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	60a3      	str	r3, [r4, #8]
 8010c2e:	6963      	ldr	r3, [r4, #20]
 8010c30:	425b      	negs	r3, r3
 8010c32:	61a3      	str	r3, [r4, #24]
 8010c34:	6923      	ldr	r3, [r4, #16]
 8010c36:	b943      	cbnz	r3, 8010c4a <__swsetup_r+0xc6>
 8010c38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010c3c:	d1ba      	bne.n	8010bb4 <__swsetup_r+0x30>
 8010c3e:	bd70      	pop	{r4, r5, r6, pc}
 8010c40:	0781      	lsls	r1, r0, #30
 8010c42:	bf58      	it	pl
 8010c44:	6963      	ldrpl	r3, [r4, #20]
 8010c46:	60a3      	str	r3, [r4, #8]
 8010c48:	e7f4      	b.n	8010c34 <__swsetup_r+0xb0>
 8010c4a:	2000      	movs	r0, #0
 8010c4c:	e7f7      	b.n	8010c3e <__swsetup_r+0xba>
 8010c4e:	bf00      	nop
 8010c50:	2000026c 	.word	0x2000026c
 8010c54:	08011834 	.word	0x08011834
 8010c58:	08011854 	.word	0x08011854
 8010c5c:	08011814 	.word	0x08011814

08010c60 <abort>:
 8010c60:	2006      	movs	r0, #6
 8010c62:	b508      	push	{r3, lr}
 8010c64:	f000 fa50 	bl	8011108 <raise>
 8010c68:	2001      	movs	r0, #1
 8010c6a:	f7f1 fc96 	bl	800259a <_exit>
	...

08010c70 <__sflush_r>:
 8010c70:	898a      	ldrh	r2, [r1, #12]
 8010c72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c76:	4605      	mov	r5, r0
 8010c78:	0710      	lsls	r0, r2, #28
 8010c7a:	460c      	mov	r4, r1
 8010c7c:	d458      	bmi.n	8010d30 <__sflush_r+0xc0>
 8010c7e:	684b      	ldr	r3, [r1, #4]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	dc05      	bgt.n	8010c90 <__sflush_r+0x20>
 8010c84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	dc02      	bgt.n	8010c90 <__sflush_r+0x20>
 8010c8a:	2000      	movs	r0, #0
 8010c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010c92:	2e00      	cmp	r6, #0
 8010c94:	d0f9      	beq.n	8010c8a <__sflush_r+0x1a>
 8010c96:	2300      	movs	r3, #0
 8010c98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010c9c:	682f      	ldr	r7, [r5, #0]
 8010c9e:	602b      	str	r3, [r5, #0]
 8010ca0:	d032      	beq.n	8010d08 <__sflush_r+0x98>
 8010ca2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010ca4:	89a3      	ldrh	r3, [r4, #12]
 8010ca6:	075a      	lsls	r2, r3, #29
 8010ca8:	d505      	bpl.n	8010cb6 <__sflush_r+0x46>
 8010caa:	6863      	ldr	r3, [r4, #4]
 8010cac:	1ac0      	subs	r0, r0, r3
 8010cae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010cb0:	b10b      	cbz	r3, 8010cb6 <__sflush_r+0x46>
 8010cb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010cb4:	1ac0      	subs	r0, r0, r3
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	4602      	mov	r2, r0
 8010cba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010cbc:	4628      	mov	r0, r5
 8010cbe:	6a21      	ldr	r1, [r4, #32]
 8010cc0:	47b0      	blx	r6
 8010cc2:	1c43      	adds	r3, r0, #1
 8010cc4:	89a3      	ldrh	r3, [r4, #12]
 8010cc6:	d106      	bne.n	8010cd6 <__sflush_r+0x66>
 8010cc8:	6829      	ldr	r1, [r5, #0]
 8010cca:	291d      	cmp	r1, #29
 8010ccc:	d82c      	bhi.n	8010d28 <__sflush_r+0xb8>
 8010cce:	4a2a      	ldr	r2, [pc, #168]	; (8010d78 <__sflush_r+0x108>)
 8010cd0:	40ca      	lsrs	r2, r1
 8010cd2:	07d6      	lsls	r6, r2, #31
 8010cd4:	d528      	bpl.n	8010d28 <__sflush_r+0xb8>
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	6062      	str	r2, [r4, #4]
 8010cda:	6922      	ldr	r2, [r4, #16]
 8010cdc:	04d9      	lsls	r1, r3, #19
 8010cde:	6022      	str	r2, [r4, #0]
 8010ce0:	d504      	bpl.n	8010cec <__sflush_r+0x7c>
 8010ce2:	1c42      	adds	r2, r0, #1
 8010ce4:	d101      	bne.n	8010cea <__sflush_r+0x7a>
 8010ce6:	682b      	ldr	r3, [r5, #0]
 8010ce8:	b903      	cbnz	r3, 8010cec <__sflush_r+0x7c>
 8010cea:	6560      	str	r0, [r4, #84]	; 0x54
 8010cec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010cee:	602f      	str	r7, [r5, #0]
 8010cf0:	2900      	cmp	r1, #0
 8010cf2:	d0ca      	beq.n	8010c8a <__sflush_r+0x1a>
 8010cf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010cf8:	4299      	cmp	r1, r3
 8010cfa:	d002      	beq.n	8010d02 <__sflush_r+0x92>
 8010cfc:	4628      	mov	r0, r5
 8010cfe:	f7fd fbab 	bl	800e458 <_free_r>
 8010d02:	2000      	movs	r0, #0
 8010d04:	6360      	str	r0, [r4, #52]	; 0x34
 8010d06:	e7c1      	b.n	8010c8c <__sflush_r+0x1c>
 8010d08:	6a21      	ldr	r1, [r4, #32]
 8010d0a:	2301      	movs	r3, #1
 8010d0c:	4628      	mov	r0, r5
 8010d0e:	47b0      	blx	r6
 8010d10:	1c41      	adds	r1, r0, #1
 8010d12:	d1c7      	bne.n	8010ca4 <__sflush_r+0x34>
 8010d14:	682b      	ldr	r3, [r5, #0]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d0c4      	beq.n	8010ca4 <__sflush_r+0x34>
 8010d1a:	2b1d      	cmp	r3, #29
 8010d1c:	d001      	beq.n	8010d22 <__sflush_r+0xb2>
 8010d1e:	2b16      	cmp	r3, #22
 8010d20:	d101      	bne.n	8010d26 <__sflush_r+0xb6>
 8010d22:	602f      	str	r7, [r5, #0]
 8010d24:	e7b1      	b.n	8010c8a <__sflush_r+0x1a>
 8010d26:	89a3      	ldrh	r3, [r4, #12]
 8010d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d2c:	81a3      	strh	r3, [r4, #12]
 8010d2e:	e7ad      	b.n	8010c8c <__sflush_r+0x1c>
 8010d30:	690f      	ldr	r7, [r1, #16]
 8010d32:	2f00      	cmp	r7, #0
 8010d34:	d0a9      	beq.n	8010c8a <__sflush_r+0x1a>
 8010d36:	0793      	lsls	r3, r2, #30
 8010d38:	bf18      	it	ne
 8010d3a:	2300      	movne	r3, #0
 8010d3c:	680e      	ldr	r6, [r1, #0]
 8010d3e:	bf08      	it	eq
 8010d40:	694b      	ldreq	r3, [r1, #20]
 8010d42:	eba6 0807 	sub.w	r8, r6, r7
 8010d46:	600f      	str	r7, [r1, #0]
 8010d48:	608b      	str	r3, [r1, #8]
 8010d4a:	f1b8 0f00 	cmp.w	r8, #0
 8010d4e:	dd9c      	ble.n	8010c8a <__sflush_r+0x1a>
 8010d50:	4643      	mov	r3, r8
 8010d52:	463a      	mov	r2, r7
 8010d54:	4628      	mov	r0, r5
 8010d56:	6a21      	ldr	r1, [r4, #32]
 8010d58:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010d5a:	47b0      	blx	r6
 8010d5c:	2800      	cmp	r0, #0
 8010d5e:	dc06      	bgt.n	8010d6e <__sflush_r+0xfe>
 8010d60:	89a3      	ldrh	r3, [r4, #12]
 8010d62:	f04f 30ff 	mov.w	r0, #4294967295
 8010d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d6a:	81a3      	strh	r3, [r4, #12]
 8010d6c:	e78e      	b.n	8010c8c <__sflush_r+0x1c>
 8010d6e:	4407      	add	r7, r0
 8010d70:	eba8 0800 	sub.w	r8, r8, r0
 8010d74:	e7e9      	b.n	8010d4a <__sflush_r+0xda>
 8010d76:	bf00      	nop
 8010d78:	20400001 	.word	0x20400001

08010d7c <_fflush_r>:
 8010d7c:	b538      	push	{r3, r4, r5, lr}
 8010d7e:	690b      	ldr	r3, [r1, #16]
 8010d80:	4605      	mov	r5, r0
 8010d82:	460c      	mov	r4, r1
 8010d84:	b913      	cbnz	r3, 8010d8c <_fflush_r+0x10>
 8010d86:	2500      	movs	r5, #0
 8010d88:	4628      	mov	r0, r5
 8010d8a:	bd38      	pop	{r3, r4, r5, pc}
 8010d8c:	b118      	cbz	r0, 8010d96 <_fflush_r+0x1a>
 8010d8e:	6983      	ldr	r3, [r0, #24]
 8010d90:	b90b      	cbnz	r3, 8010d96 <_fflush_r+0x1a>
 8010d92:	f000 f887 	bl	8010ea4 <__sinit>
 8010d96:	4b14      	ldr	r3, [pc, #80]	; (8010de8 <_fflush_r+0x6c>)
 8010d98:	429c      	cmp	r4, r3
 8010d9a:	d11b      	bne.n	8010dd4 <_fflush_r+0x58>
 8010d9c:	686c      	ldr	r4, [r5, #4]
 8010d9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d0ef      	beq.n	8010d86 <_fflush_r+0xa>
 8010da6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010da8:	07d0      	lsls	r0, r2, #31
 8010daa:	d404      	bmi.n	8010db6 <_fflush_r+0x3a>
 8010dac:	0599      	lsls	r1, r3, #22
 8010dae:	d402      	bmi.n	8010db6 <_fflush_r+0x3a>
 8010db0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010db2:	f7ff fcdc 	bl	801076e <__retarget_lock_acquire_recursive>
 8010db6:	4628      	mov	r0, r5
 8010db8:	4621      	mov	r1, r4
 8010dba:	f7ff ff59 	bl	8010c70 <__sflush_r>
 8010dbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010dc0:	4605      	mov	r5, r0
 8010dc2:	07da      	lsls	r2, r3, #31
 8010dc4:	d4e0      	bmi.n	8010d88 <_fflush_r+0xc>
 8010dc6:	89a3      	ldrh	r3, [r4, #12]
 8010dc8:	059b      	lsls	r3, r3, #22
 8010dca:	d4dd      	bmi.n	8010d88 <_fflush_r+0xc>
 8010dcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010dce:	f7ff fccf 	bl	8010770 <__retarget_lock_release_recursive>
 8010dd2:	e7d9      	b.n	8010d88 <_fflush_r+0xc>
 8010dd4:	4b05      	ldr	r3, [pc, #20]	; (8010dec <_fflush_r+0x70>)
 8010dd6:	429c      	cmp	r4, r3
 8010dd8:	d101      	bne.n	8010dde <_fflush_r+0x62>
 8010dda:	68ac      	ldr	r4, [r5, #8]
 8010ddc:	e7df      	b.n	8010d9e <_fflush_r+0x22>
 8010dde:	4b04      	ldr	r3, [pc, #16]	; (8010df0 <_fflush_r+0x74>)
 8010de0:	429c      	cmp	r4, r3
 8010de2:	bf08      	it	eq
 8010de4:	68ec      	ldreq	r4, [r5, #12]
 8010de6:	e7da      	b.n	8010d9e <_fflush_r+0x22>
 8010de8:	08011834 	.word	0x08011834
 8010dec:	08011854 	.word	0x08011854
 8010df0:	08011814 	.word	0x08011814

08010df4 <std>:
 8010df4:	2300      	movs	r3, #0
 8010df6:	b510      	push	{r4, lr}
 8010df8:	4604      	mov	r4, r0
 8010dfa:	e9c0 3300 	strd	r3, r3, [r0]
 8010dfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010e02:	6083      	str	r3, [r0, #8]
 8010e04:	8181      	strh	r1, [r0, #12]
 8010e06:	6643      	str	r3, [r0, #100]	; 0x64
 8010e08:	81c2      	strh	r2, [r0, #14]
 8010e0a:	6183      	str	r3, [r0, #24]
 8010e0c:	4619      	mov	r1, r3
 8010e0e:	2208      	movs	r2, #8
 8010e10:	305c      	adds	r0, #92	; 0x5c
 8010e12:	f7fd fb19 	bl	800e448 <memset>
 8010e16:	4b05      	ldr	r3, [pc, #20]	; (8010e2c <std+0x38>)
 8010e18:	6224      	str	r4, [r4, #32]
 8010e1a:	6263      	str	r3, [r4, #36]	; 0x24
 8010e1c:	4b04      	ldr	r3, [pc, #16]	; (8010e30 <std+0x3c>)
 8010e1e:	62a3      	str	r3, [r4, #40]	; 0x28
 8010e20:	4b04      	ldr	r3, [pc, #16]	; (8010e34 <std+0x40>)
 8010e22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010e24:	4b04      	ldr	r3, [pc, #16]	; (8010e38 <std+0x44>)
 8010e26:	6323      	str	r3, [r4, #48]	; 0x30
 8010e28:	bd10      	pop	{r4, pc}
 8010e2a:	bf00      	nop
 8010e2c:	08011141 	.word	0x08011141
 8010e30:	08011163 	.word	0x08011163
 8010e34:	0801119b 	.word	0x0801119b
 8010e38:	080111bf 	.word	0x080111bf

08010e3c <_cleanup_r>:
 8010e3c:	4901      	ldr	r1, [pc, #4]	; (8010e44 <_cleanup_r+0x8>)
 8010e3e:	f000 b8af 	b.w	8010fa0 <_fwalk_reent>
 8010e42:	bf00      	nop
 8010e44:	08010d7d 	.word	0x08010d7d

08010e48 <__sfmoreglue>:
 8010e48:	b570      	push	{r4, r5, r6, lr}
 8010e4a:	2568      	movs	r5, #104	; 0x68
 8010e4c:	1e4a      	subs	r2, r1, #1
 8010e4e:	4355      	muls	r5, r2
 8010e50:	460e      	mov	r6, r1
 8010e52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010e56:	f7fd fb4b 	bl	800e4f0 <_malloc_r>
 8010e5a:	4604      	mov	r4, r0
 8010e5c:	b140      	cbz	r0, 8010e70 <__sfmoreglue+0x28>
 8010e5e:	2100      	movs	r1, #0
 8010e60:	e9c0 1600 	strd	r1, r6, [r0]
 8010e64:	300c      	adds	r0, #12
 8010e66:	60a0      	str	r0, [r4, #8]
 8010e68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010e6c:	f7fd faec 	bl	800e448 <memset>
 8010e70:	4620      	mov	r0, r4
 8010e72:	bd70      	pop	{r4, r5, r6, pc}

08010e74 <__sfp_lock_acquire>:
 8010e74:	4801      	ldr	r0, [pc, #4]	; (8010e7c <__sfp_lock_acquire+0x8>)
 8010e76:	f7ff bc7a 	b.w	801076e <__retarget_lock_acquire_recursive>
 8010e7a:	bf00      	nop
 8010e7c:	20001fdc 	.word	0x20001fdc

08010e80 <__sfp_lock_release>:
 8010e80:	4801      	ldr	r0, [pc, #4]	; (8010e88 <__sfp_lock_release+0x8>)
 8010e82:	f7ff bc75 	b.w	8010770 <__retarget_lock_release_recursive>
 8010e86:	bf00      	nop
 8010e88:	20001fdc 	.word	0x20001fdc

08010e8c <__sinit_lock_acquire>:
 8010e8c:	4801      	ldr	r0, [pc, #4]	; (8010e94 <__sinit_lock_acquire+0x8>)
 8010e8e:	f7ff bc6e 	b.w	801076e <__retarget_lock_acquire_recursive>
 8010e92:	bf00      	nop
 8010e94:	20001fd7 	.word	0x20001fd7

08010e98 <__sinit_lock_release>:
 8010e98:	4801      	ldr	r0, [pc, #4]	; (8010ea0 <__sinit_lock_release+0x8>)
 8010e9a:	f7ff bc69 	b.w	8010770 <__retarget_lock_release_recursive>
 8010e9e:	bf00      	nop
 8010ea0:	20001fd7 	.word	0x20001fd7

08010ea4 <__sinit>:
 8010ea4:	b510      	push	{r4, lr}
 8010ea6:	4604      	mov	r4, r0
 8010ea8:	f7ff fff0 	bl	8010e8c <__sinit_lock_acquire>
 8010eac:	69a3      	ldr	r3, [r4, #24]
 8010eae:	b11b      	cbz	r3, 8010eb8 <__sinit+0x14>
 8010eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010eb4:	f7ff bff0 	b.w	8010e98 <__sinit_lock_release>
 8010eb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010ebc:	6523      	str	r3, [r4, #80]	; 0x50
 8010ebe:	4b13      	ldr	r3, [pc, #76]	; (8010f0c <__sinit+0x68>)
 8010ec0:	4a13      	ldr	r2, [pc, #76]	; (8010f10 <__sinit+0x6c>)
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	62a2      	str	r2, [r4, #40]	; 0x28
 8010ec6:	42a3      	cmp	r3, r4
 8010ec8:	bf08      	it	eq
 8010eca:	2301      	moveq	r3, #1
 8010ecc:	4620      	mov	r0, r4
 8010ece:	bf08      	it	eq
 8010ed0:	61a3      	streq	r3, [r4, #24]
 8010ed2:	f000 f81f 	bl	8010f14 <__sfp>
 8010ed6:	6060      	str	r0, [r4, #4]
 8010ed8:	4620      	mov	r0, r4
 8010eda:	f000 f81b 	bl	8010f14 <__sfp>
 8010ede:	60a0      	str	r0, [r4, #8]
 8010ee0:	4620      	mov	r0, r4
 8010ee2:	f000 f817 	bl	8010f14 <__sfp>
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	2104      	movs	r1, #4
 8010eea:	60e0      	str	r0, [r4, #12]
 8010eec:	6860      	ldr	r0, [r4, #4]
 8010eee:	f7ff ff81 	bl	8010df4 <std>
 8010ef2:	2201      	movs	r2, #1
 8010ef4:	2109      	movs	r1, #9
 8010ef6:	68a0      	ldr	r0, [r4, #8]
 8010ef8:	f7ff ff7c 	bl	8010df4 <std>
 8010efc:	2202      	movs	r2, #2
 8010efe:	2112      	movs	r1, #18
 8010f00:	68e0      	ldr	r0, [r4, #12]
 8010f02:	f7ff ff77 	bl	8010df4 <std>
 8010f06:	2301      	movs	r3, #1
 8010f08:	61a3      	str	r3, [r4, #24]
 8010f0a:	e7d1      	b.n	8010eb0 <__sinit+0xc>
 8010f0c:	08011490 	.word	0x08011490
 8010f10:	08010e3d 	.word	0x08010e3d

08010f14 <__sfp>:
 8010f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f16:	4607      	mov	r7, r0
 8010f18:	f7ff ffac 	bl	8010e74 <__sfp_lock_acquire>
 8010f1c:	4b1e      	ldr	r3, [pc, #120]	; (8010f98 <__sfp+0x84>)
 8010f1e:	681e      	ldr	r6, [r3, #0]
 8010f20:	69b3      	ldr	r3, [r6, #24]
 8010f22:	b913      	cbnz	r3, 8010f2a <__sfp+0x16>
 8010f24:	4630      	mov	r0, r6
 8010f26:	f7ff ffbd 	bl	8010ea4 <__sinit>
 8010f2a:	3648      	adds	r6, #72	; 0x48
 8010f2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010f30:	3b01      	subs	r3, #1
 8010f32:	d503      	bpl.n	8010f3c <__sfp+0x28>
 8010f34:	6833      	ldr	r3, [r6, #0]
 8010f36:	b30b      	cbz	r3, 8010f7c <__sfp+0x68>
 8010f38:	6836      	ldr	r6, [r6, #0]
 8010f3a:	e7f7      	b.n	8010f2c <__sfp+0x18>
 8010f3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010f40:	b9d5      	cbnz	r5, 8010f78 <__sfp+0x64>
 8010f42:	4b16      	ldr	r3, [pc, #88]	; (8010f9c <__sfp+0x88>)
 8010f44:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010f48:	60e3      	str	r3, [r4, #12]
 8010f4a:	6665      	str	r5, [r4, #100]	; 0x64
 8010f4c:	f7ff fc0e 	bl	801076c <__retarget_lock_init_recursive>
 8010f50:	f7ff ff96 	bl	8010e80 <__sfp_lock_release>
 8010f54:	2208      	movs	r2, #8
 8010f56:	4629      	mov	r1, r5
 8010f58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010f5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010f60:	6025      	str	r5, [r4, #0]
 8010f62:	61a5      	str	r5, [r4, #24]
 8010f64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010f68:	f7fd fa6e 	bl	800e448 <memset>
 8010f6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010f70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010f74:	4620      	mov	r0, r4
 8010f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f78:	3468      	adds	r4, #104	; 0x68
 8010f7a:	e7d9      	b.n	8010f30 <__sfp+0x1c>
 8010f7c:	2104      	movs	r1, #4
 8010f7e:	4638      	mov	r0, r7
 8010f80:	f7ff ff62 	bl	8010e48 <__sfmoreglue>
 8010f84:	4604      	mov	r4, r0
 8010f86:	6030      	str	r0, [r6, #0]
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	d1d5      	bne.n	8010f38 <__sfp+0x24>
 8010f8c:	f7ff ff78 	bl	8010e80 <__sfp_lock_release>
 8010f90:	230c      	movs	r3, #12
 8010f92:	603b      	str	r3, [r7, #0]
 8010f94:	e7ee      	b.n	8010f74 <__sfp+0x60>
 8010f96:	bf00      	nop
 8010f98:	08011490 	.word	0x08011490
 8010f9c:	ffff0001 	.word	0xffff0001

08010fa0 <_fwalk_reent>:
 8010fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fa4:	4606      	mov	r6, r0
 8010fa6:	4688      	mov	r8, r1
 8010fa8:	2700      	movs	r7, #0
 8010faa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010fae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010fb2:	f1b9 0901 	subs.w	r9, r9, #1
 8010fb6:	d505      	bpl.n	8010fc4 <_fwalk_reent+0x24>
 8010fb8:	6824      	ldr	r4, [r4, #0]
 8010fba:	2c00      	cmp	r4, #0
 8010fbc:	d1f7      	bne.n	8010fae <_fwalk_reent+0xe>
 8010fbe:	4638      	mov	r0, r7
 8010fc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fc4:	89ab      	ldrh	r3, [r5, #12]
 8010fc6:	2b01      	cmp	r3, #1
 8010fc8:	d907      	bls.n	8010fda <_fwalk_reent+0x3a>
 8010fca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010fce:	3301      	adds	r3, #1
 8010fd0:	d003      	beq.n	8010fda <_fwalk_reent+0x3a>
 8010fd2:	4629      	mov	r1, r5
 8010fd4:	4630      	mov	r0, r6
 8010fd6:	47c0      	blx	r8
 8010fd8:	4307      	orrs	r7, r0
 8010fda:	3568      	adds	r5, #104	; 0x68
 8010fdc:	e7e9      	b.n	8010fb2 <_fwalk_reent+0x12>

08010fde <__swhatbuf_r>:
 8010fde:	b570      	push	{r4, r5, r6, lr}
 8010fe0:	460e      	mov	r6, r1
 8010fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fe6:	4614      	mov	r4, r2
 8010fe8:	2900      	cmp	r1, #0
 8010fea:	461d      	mov	r5, r3
 8010fec:	b096      	sub	sp, #88	; 0x58
 8010fee:	da07      	bge.n	8011000 <__swhatbuf_r+0x22>
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	602b      	str	r3, [r5, #0]
 8010ff4:	89b3      	ldrh	r3, [r6, #12]
 8010ff6:	061a      	lsls	r2, r3, #24
 8010ff8:	d410      	bmi.n	801101c <__swhatbuf_r+0x3e>
 8010ffa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010ffe:	e00e      	b.n	801101e <__swhatbuf_r+0x40>
 8011000:	466a      	mov	r2, sp
 8011002:	f000 f903 	bl	801120c <_fstat_r>
 8011006:	2800      	cmp	r0, #0
 8011008:	dbf2      	blt.n	8010ff0 <__swhatbuf_r+0x12>
 801100a:	9a01      	ldr	r2, [sp, #4]
 801100c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011010:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011014:	425a      	negs	r2, r3
 8011016:	415a      	adcs	r2, r3
 8011018:	602a      	str	r2, [r5, #0]
 801101a:	e7ee      	b.n	8010ffa <__swhatbuf_r+0x1c>
 801101c:	2340      	movs	r3, #64	; 0x40
 801101e:	2000      	movs	r0, #0
 8011020:	6023      	str	r3, [r4, #0]
 8011022:	b016      	add	sp, #88	; 0x58
 8011024:	bd70      	pop	{r4, r5, r6, pc}
	...

08011028 <__smakebuf_r>:
 8011028:	898b      	ldrh	r3, [r1, #12]
 801102a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801102c:	079d      	lsls	r5, r3, #30
 801102e:	4606      	mov	r6, r0
 8011030:	460c      	mov	r4, r1
 8011032:	d507      	bpl.n	8011044 <__smakebuf_r+0x1c>
 8011034:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011038:	6023      	str	r3, [r4, #0]
 801103a:	6123      	str	r3, [r4, #16]
 801103c:	2301      	movs	r3, #1
 801103e:	6163      	str	r3, [r4, #20]
 8011040:	b002      	add	sp, #8
 8011042:	bd70      	pop	{r4, r5, r6, pc}
 8011044:	466a      	mov	r2, sp
 8011046:	ab01      	add	r3, sp, #4
 8011048:	f7ff ffc9 	bl	8010fde <__swhatbuf_r>
 801104c:	9900      	ldr	r1, [sp, #0]
 801104e:	4605      	mov	r5, r0
 8011050:	4630      	mov	r0, r6
 8011052:	f7fd fa4d 	bl	800e4f0 <_malloc_r>
 8011056:	b948      	cbnz	r0, 801106c <__smakebuf_r+0x44>
 8011058:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801105c:	059a      	lsls	r2, r3, #22
 801105e:	d4ef      	bmi.n	8011040 <__smakebuf_r+0x18>
 8011060:	f023 0303 	bic.w	r3, r3, #3
 8011064:	f043 0302 	orr.w	r3, r3, #2
 8011068:	81a3      	strh	r3, [r4, #12]
 801106a:	e7e3      	b.n	8011034 <__smakebuf_r+0xc>
 801106c:	4b0d      	ldr	r3, [pc, #52]	; (80110a4 <__smakebuf_r+0x7c>)
 801106e:	62b3      	str	r3, [r6, #40]	; 0x28
 8011070:	89a3      	ldrh	r3, [r4, #12]
 8011072:	6020      	str	r0, [r4, #0]
 8011074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011078:	81a3      	strh	r3, [r4, #12]
 801107a:	9b00      	ldr	r3, [sp, #0]
 801107c:	6120      	str	r0, [r4, #16]
 801107e:	6163      	str	r3, [r4, #20]
 8011080:	9b01      	ldr	r3, [sp, #4]
 8011082:	b15b      	cbz	r3, 801109c <__smakebuf_r+0x74>
 8011084:	4630      	mov	r0, r6
 8011086:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801108a:	f000 f8d1 	bl	8011230 <_isatty_r>
 801108e:	b128      	cbz	r0, 801109c <__smakebuf_r+0x74>
 8011090:	89a3      	ldrh	r3, [r4, #12]
 8011092:	f023 0303 	bic.w	r3, r3, #3
 8011096:	f043 0301 	orr.w	r3, r3, #1
 801109a:	81a3      	strh	r3, [r4, #12]
 801109c:	89a0      	ldrh	r0, [r4, #12]
 801109e:	4305      	orrs	r5, r0
 80110a0:	81a5      	strh	r5, [r4, #12]
 80110a2:	e7cd      	b.n	8011040 <__smakebuf_r+0x18>
 80110a4:	08010e3d 	.word	0x08010e3d

080110a8 <_malloc_usable_size_r>:
 80110a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110ac:	1f18      	subs	r0, r3, #4
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	bfbc      	itt	lt
 80110b2:	580b      	ldrlt	r3, [r1, r0]
 80110b4:	18c0      	addlt	r0, r0, r3
 80110b6:	4770      	bx	lr

080110b8 <_raise_r>:
 80110b8:	291f      	cmp	r1, #31
 80110ba:	b538      	push	{r3, r4, r5, lr}
 80110bc:	4604      	mov	r4, r0
 80110be:	460d      	mov	r5, r1
 80110c0:	d904      	bls.n	80110cc <_raise_r+0x14>
 80110c2:	2316      	movs	r3, #22
 80110c4:	6003      	str	r3, [r0, #0]
 80110c6:	f04f 30ff 	mov.w	r0, #4294967295
 80110ca:	bd38      	pop	{r3, r4, r5, pc}
 80110cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80110ce:	b112      	cbz	r2, 80110d6 <_raise_r+0x1e>
 80110d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80110d4:	b94b      	cbnz	r3, 80110ea <_raise_r+0x32>
 80110d6:	4620      	mov	r0, r4
 80110d8:	f000 f830 	bl	801113c <_getpid_r>
 80110dc:	462a      	mov	r2, r5
 80110de:	4601      	mov	r1, r0
 80110e0:	4620      	mov	r0, r4
 80110e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80110e6:	f000 b817 	b.w	8011118 <_kill_r>
 80110ea:	2b01      	cmp	r3, #1
 80110ec:	d00a      	beq.n	8011104 <_raise_r+0x4c>
 80110ee:	1c59      	adds	r1, r3, #1
 80110f0:	d103      	bne.n	80110fa <_raise_r+0x42>
 80110f2:	2316      	movs	r3, #22
 80110f4:	6003      	str	r3, [r0, #0]
 80110f6:	2001      	movs	r0, #1
 80110f8:	e7e7      	b.n	80110ca <_raise_r+0x12>
 80110fa:	2400      	movs	r4, #0
 80110fc:	4628      	mov	r0, r5
 80110fe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011102:	4798      	blx	r3
 8011104:	2000      	movs	r0, #0
 8011106:	e7e0      	b.n	80110ca <_raise_r+0x12>

08011108 <raise>:
 8011108:	4b02      	ldr	r3, [pc, #8]	; (8011114 <raise+0xc>)
 801110a:	4601      	mov	r1, r0
 801110c:	6818      	ldr	r0, [r3, #0]
 801110e:	f7ff bfd3 	b.w	80110b8 <_raise_r>
 8011112:	bf00      	nop
 8011114:	2000026c 	.word	0x2000026c

08011118 <_kill_r>:
 8011118:	b538      	push	{r3, r4, r5, lr}
 801111a:	2300      	movs	r3, #0
 801111c:	4d06      	ldr	r5, [pc, #24]	; (8011138 <_kill_r+0x20>)
 801111e:	4604      	mov	r4, r0
 8011120:	4608      	mov	r0, r1
 8011122:	4611      	mov	r1, r2
 8011124:	602b      	str	r3, [r5, #0]
 8011126:	f7f1 fa28 	bl	800257a <_kill>
 801112a:	1c43      	adds	r3, r0, #1
 801112c:	d102      	bne.n	8011134 <_kill_r+0x1c>
 801112e:	682b      	ldr	r3, [r5, #0]
 8011130:	b103      	cbz	r3, 8011134 <_kill_r+0x1c>
 8011132:	6023      	str	r3, [r4, #0]
 8011134:	bd38      	pop	{r3, r4, r5, pc}
 8011136:	bf00      	nop
 8011138:	20001fd0 	.word	0x20001fd0

0801113c <_getpid_r>:
 801113c:	f7f1 ba16 	b.w	800256c <_getpid>

08011140 <__sread>:
 8011140:	b510      	push	{r4, lr}
 8011142:	460c      	mov	r4, r1
 8011144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011148:	f000 f894 	bl	8011274 <_read_r>
 801114c:	2800      	cmp	r0, #0
 801114e:	bfab      	itete	ge
 8011150:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011152:	89a3      	ldrhlt	r3, [r4, #12]
 8011154:	181b      	addge	r3, r3, r0
 8011156:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801115a:	bfac      	ite	ge
 801115c:	6563      	strge	r3, [r4, #84]	; 0x54
 801115e:	81a3      	strhlt	r3, [r4, #12]
 8011160:	bd10      	pop	{r4, pc}

08011162 <__swrite>:
 8011162:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011166:	461f      	mov	r7, r3
 8011168:	898b      	ldrh	r3, [r1, #12]
 801116a:	4605      	mov	r5, r0
 801116c:	05db      	lsls	r3, r3, #23
 801116e:	460c      	mov	r4, r1
 8011170:	4616      	mov	r6, r2
 8011172:	d505      	bpl.n	8011180 <__swrite+0x1e>
 8011174:	2302      	movs	r3, #2
 8011176:	2200      	movs	r2, #0
 8011178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801117c:	f000 f868 	bl	8011250 <_lseek_r>
 8011180:	89a3      	ldrh	r3, [r4, #12]
 8011182:	4632      	mov	r2, r6
 8011184:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011188:	81a3      	strh	r3, [r4, #12]
 801118a:	4628      	mov	r0, r5
 801118c:	463b      	mov	r3, r7
 801118e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011192:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011196:	f000 b817 	b.w	80111c8 <_write_r>

0801119a <__sseek>:
 801119a:	b510      	push	{r4, lr}
 801119c:	460c      	mov	r4, r1
 801119e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80111a2:	f000 f855 	bl	8011250 <_lseek_r>
 80111a6:	1c43      	adds	r3, r0, #1
 80111a8:	89a3      	ldrh	r3, [r4, #12]
 80111aa:	bf15      	itete	ne
 80111ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80111ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80111b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80111b6:	81a3      	strheq	r3, [r4, #12]
 80111b8:	bf18      	it	ne
 80111ba:	81a3      	strhne	r3, [r4, #12]
 80111bc:	bd10      	pop	{r4, pc}

080111be <__sclose>:
 80111be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80111c2:	f000 b813 	b.w	80111ec <_close_r>
	...

080111c8 <_write_r>:
 80111c8:	b538      	push	{r3, r4, r5, lr}
 80111ca:	4604      	mov	r4, r0
 80111cc:	4608      	mov	r0, r1
 80111ce:	4611      	mov	r1, r2
 80111d0:	2200      	movs	r2, #0
 80111d2:	4d05      	ldr	r5, [pc, #20]	; (80111e8 <_write_r+0x20>)
 80111d4:	602a      	str	r2, [r5, #0]
 80111d6:	461a      	mov	r2, r3
 80111d8:	f7f1 fa06 	bl	80025e8 <_write>
 80111dc:	1c43      	adds	r3, r0, #1
 80111de:	d102      	bne.n	80111e6 <_write_r+0x1e>
 80111e0:	682b      	ldr	r3, [r5, #0]
 80111e2:	b103      	cbz	r3, 80111e6 <_write_r+0x1e>
 80111e4:	6023      	str	r3, [r4, #0]
 80111e6:	bd38      	pop	{r3, r4, r5, pc}
 80111e8:	20001fd0 	.word	0x20001fd0

080111ec <_close_r>:
 80111ec:	b538      	push	{r3, r4, r5, lr}
 80111ee:	2300      	movs	r3, #0
 80111f0:	4d05      	ldr	r5, [pc, #20]	; (8011208 <_close_r+0x1c>)
 80111f2:	4604      	mov	r4, r0
 80111f4:	4608      	mov	r0, r1
 80111f6:	602b      	str	r3, [r5, #0]
 80111f8:	f7f1 fa12 	bl	8002620 <_close>
 80111fc:	1c43      	adds	r3, r0, #1
 80111fe:	d102      	bne.n	8011206 <_close_r+0x1a>
 8011200:	682b      	ldr	r3, [r5, #0]
 8011202:	b103      	cbz	r3, 8011206 <_close_r+0x1a>
 8011204:	6023      	str	r3, [r4, #0]
 8011206:	bd38      	pop	{r3, r4, r5, pc}
 8011208:	20001fd0 	.word	0x20001fd0

0801120c <_fstat_r>:
 801120c:	b538      	push	{r3, r4, r5, lr}
 801120e:	2300      	movs	r3, #0
 8011210:	4d06      	ldr	r5, [pc, #24]	; (801122c <_fstat_r+0x20>)
 8011212:	4604      	mov	r4, r0
 8011214:	4608      	mov	r0, r1
 8011216:	4611      	mov	r1, r2
 8011218:	602b      	str	r3, [r5, #0]
 801121a:	f7f1 fa0c 	bl	8002636 <_fstat>
 801121e:	1c43      	adds	r3, r0, #1
 8011220:	d102      	bne.n	8011228 <_fstat_r+0x1c>
 8011222:	682b      	ldr	r3, [r5, #0]
 8011224:	b103      	cbz	r3, 8011228 <_fstat_r+0x1c>
 8011226:	6023      	str	r3, [r4, #0]
 8011228:	bd38      	pop	{r3, r4, r5, pc}
 801122a:	bf00      	nop
 801122c:	20001fd0 	.word	0x20001fd0

08011230 <_isatty_r>:
 8011230:	b538      	push	{r3, r4, r5, lr}
 8011232:	2300      	movs	r3, #0
 8011234:	4d05      	ldr	r5, [pc, #20]	; (801124c <_isatty_r+0x1c>)
 8011236:	4604      	mov	r4, r0
 8011238:	4608      	mov	r0, r1
 801123a:	602b      	str	r3, [r5, #0]
 801123c:	f7f1 fa0a 	bl	8002654 <_isatty>
 8011240:	1c43      	adds	r3, r0, #1
 8011242:	d102      	bne.n	801124a <_isatty_r+0x1a>
 8011244:	682b      	ldr	r3, [r5, #0]
 8011246:	b103      	cbz	r3, 801124a <_isatty_r+0x1a>
 8011248:	6023      	str	r3, [r4, #0]
 801124a:	bd38      	pop	{r3, r4, r5, pc}
 801124c:	20001fd0 	.word	0x20001fd0

08011250 <_lseek_r>:
 8011250:	b538      	push	{r3, r4, r5, lr}
 8011252:	4604      	mov	r4, r0
 8011254:	4608      	mov	r0, r1
 8011256:	4611      	mov	r1, r2
 8011258:	2200      	movs	r2, #0
 801125a:	4d05      	ldr	r5, [pc, #20]	; (8011270 <_lseek_r+0x20>)
 801125c:	602a      	str	r2, [r5, #0]
 801125e:	461a      	mov	r2, r3
 8011260:	f7f1 fa02 	bl	8002668 <_lseek>
 8011264:	1c43      	adds	r3, r0, #1
 8011266:	d102      	bne.n	801126e <_lseek_r+0x1e>
 8011268:	682b      	ldr	r3, [r5, #0]
 801126a:	b103      	cbz	r3, 801126e <_lseek_r+0x1e>
 801126c:	6023      	str	r3, [r4, #0]
 801126e:	bd38      	pop	{r3, r4, r5, pc}
 8011270:	20001fd0 	.word	0x20001fd0

08011274 <_read_r>:
 8011274:	b538      	push	{r3, r4, r5, lr}
 8011276:	4604      	mov	r4, r0
 8011278:	4608      	mov	r0, r1
 801127a:	4611      	mov	r1, r2
 801127c:	2200      	movs	r2, #0
 801127e:	4d05      	ldr	r5, [pc, #20]	; (8011294 <_read_r+0x20>)
 8011280:	602a      	str	r2, [r5, #0]
 8011282:	461a      	mov	r2, r3
 8011284:	f7f1 f993 	bl	80025ae <_read>
 8011288:	1c43      	adds	r3, r0, #1
 801128a:	d102      	bne.n	8011292 <_read_r+0x1e>
 801128c:	682b      	ldr	r3, [r5, #0]
 801128e:	b103      	cbz	r3, 8011292 <_read_r+0x1e>
 8011290:	6023      	str	r3, [r4, #0]
 8011292:	bd38      	pop	{r3, r4, r5, pc}
 8011294:	20001fd0 	.word	0x20001fd0

08011298 <_init>:
 8011298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801129a:	bf00      	nop
 801129c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801129e:	bc08      	pop	{r3}
 80112a0:	469e      	mov	lr, r3
 80112a2:	4770      	bx	lr

080112a4 <_fini>:
 80112a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112a6:	bf00      	nop
 80112a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112aa:	bc08      	pop	{r3}
 80112ac:	469e      	mov	lr, r3
 80112ae:	4770      	bx	lr
