







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e36thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];
.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result;

.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<30>;
.reg .f32 %f<53>;
.reg .b32 %r<24>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r23, %r3, %r13, %r14;
setp.ge.u32	%p1, %r23, %r12;
@%p1 bra BB0_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r3;

BB0_2:
mul.lo.s32 %r16, %r23, %r1;
mul.lo.s32 %r17, %r23, %r2;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs25, [%rd8];

	{ cvt.f32.f16 %f5, %rs25;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs26, %f6;}


	
	{ cvt.f32.f16 %f7, %rs26;}


	mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs28, [%rd10];

	{ cvt.f32.f16 %f8, %rs28;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r18, %f1;
add.s32 %r19, %r18, -1059760811;
and.b32 %r20, %r19, -8388608;
sub.s32 %r21, %r18, %r20;
mov.b32 %f25, %r21;
cvt.rn.f32.s32	%f26, %r20;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r18, 2139095040;
@%p5 bra BB0_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB0_4:
mul.lo.s32 %r22, %r23, %r11;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs29, %f51;}


	mul.wide.u32 %rd11, %r22, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs29;
add.s32 %r23, %r6, %r23;
setp.lt.u32	%p7, %r23, %r12;
@%p7 bra BB0_2;

BB0_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<22>;
.reg .f32 %f<53>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r48, %r31, %r32, %r33;
setp.ge.u32	%p1, %r48, %r22;
@%p1 bra BB1_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB1_2:
mul.hi.u32 %r10, %r48, %r25;
mul.lo.s32 %r34, %r48, %r1;
mul.lo.s32 %r35, %r48, %r2;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f5, %rs17;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs18, %f6;}


	
	{ cvt.f32.f16 %f7, %rs18;}


	mul.wide.u32 %rd9, %r35, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f8, %rs20;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r36, %f1;
add.s32 %r37, %r36, -1059760811;
and.b32 %r38, %r37, -8388608;
sub.s32 %r39, %r36, %r38;
mov.b32 %f25, %r39;
cvt.rn.f32.s32	%f26, %r38;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r36, 2139095040;
@%p5 bra BB1_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB1_4:
add.s32 %r40, %r10, %r48;
shr.u32 %r41, %r40, %r26;
mul.lo.s32 %r42, %r41, %r28;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r24;
mad.lo.s32 %r45, %r23, %r41, %r44;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs21, %f51;}


	mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r31, %r48;
setp.lt.u32	%p7, %r48, %r22;
@%p7 bra BB1_2;

BB1_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<22>;
.reg .f32 %f<53>;
.reg .b32 %r<51>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot2;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd14, %r40, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r47, %r22, %r23, %r24;
setp.ge.u32	%p3, %r47, %r20;
@%p3 bra BB2_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r6, %r25, -1;
mul.wide.s32 %rd18, %r25, 4;
add.s64 %rd6, %rd1, %rd18;

BB2_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd25, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r28, [%rd25+4];
rem.u32 %r29, %r9, %r28;
ld.local.u32 %r30, [%rd25+104];
mad.lo.s32 %r50, %r30, %r29, %r50;
div.u32 %r12, %r9, %r28;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB2_5;

BB2_6:
mul.lo.s32 %r31, %r7, %r18;
mul.lo.s32 %r32, %r7, %r19;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r16, %r33, %r45, %r49;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd19, %r31, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f5, %rs17;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs18, %f6;}


	
	{ cvt.f32.f16 %f7, %rs18;}


	mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f8, %rs20;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r34, %f1;
add.s32 %r35, %r34, -1059760811;
and.b32 %r36, %r35, -8388608;
sub.s32 %r37, %r34, %r36;
mov.b32 %f25, %r37;
cvt.rn.f32.s32	%f26, %r36;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r34, 2139095040;
@%p9 bra BB2_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB2_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs21, %f51;}


	mul.wide.u32 %rd23, %r16, 2;
add.s64 %rd24, %rd10, %rd23;
st.u16 [%rd24], %rs21;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r22, %r7;
setp.lt.u32	%p11, %r47, %r20;
@%p11 bra BB2_4;

BB2_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<22>;
.reg .f32 %f<53>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB3_2:
mul.hi.u32 %r33, %r48, %r24;
add.s32 %r34, %r33, %r48;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r48, %r36;
mul.lo.s32 %r38, %r37, %r23;
mul.lo.s32 %r39, %r48, %r1;
mad.lo.s32 %r40, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f5, %rs17;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs18, %f6;}


	
	{ cvt.f32.f16 %f7, %rs18;}


	mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f8, %rs20;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r41, %f1;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f25, %r44;
cvt.rn.f32.s32	%f26, %r43;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r41, 2139095040;
@%p5 bra BB3_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB3_4:
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs21, %f51;}


	mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p7, %r48, %r21;
@%p7 bra BB3_2;

BB3_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB4_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB4_2:
mul.hi.u32 %r53, %r73, %r36;
add.s32 %r54, %r53, %r73;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r73, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r73, %r44;
mul.lo.s32 %r60, %r73, %r1;
mul.wide.u32 %rd7, %r60, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r61, %f1;
add.s32 %r62, %r61, -1059760811;
and.b32 %r63, %r62, -8388608;
sub.s32 %r64, %r61, %r63;
mov.b32 %f25, %r64;
cvt.rn.f32.s32	%f26, %r63;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r61, 2139095040;
@%p5 bra BB4_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB4_4:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r45;
mul.lo.s32 %r67, %r66, %r47;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r43;
mad.lo.s32 %r70, %r42, %r66, %r69;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs13;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p7, %r73, %r33;
@%p7 bra BB4_2;

BB4_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot5;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r72, %r42, %r43, %r44;
setp.ge.u32	%p3, %r72, %r32;
@%p3 bra BB5_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd18, %r45, 4;
add.s64 %rd6, %rd1, %rd18;

BB5_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r36;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r48, [%rd25+4];
rem.u32 %r49, %r14, %r48;
ld.local.u32 %r50, [%rd25+104];
mad.lo.s32 %r75, %r50, %r49, %r75;
div.u32 %r17, %r14, %r48;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB5_5;

BB5_6:
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r35;
mul.lo.s32 %r56, %r11, %r23;
mad.lo.s32 %r57, %r34, %r52, %r55;
ld.local.u32 %r58, [%rd1+108];
mad.lo.s32 %r21, %r58, %r70, %r74;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd19, %r56, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r59, %f1;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f25, %r62;
cvt.rn.f32.s32	%f26, %r61;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r59, 2139095040;
@%p9 bra BB5_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB5_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd23, %r21, 2;
add.s64 %rd24, %rd10, %rd23;
st.u16 [%rd24], %rs13;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r42, %r11;
setp.lt.u32	%p11, %r72, %r32;
@%p11 bra BB5_4;

BB5_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<22>;
.reg .f32 %f<53>;
.reg .b32 %r<51>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot6;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd13, %r40, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r47, %r3, %r23, %r24;
setp.ge.u32	%p3, %r47, %r21;
@%p3 bra BB6_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB6_4:
mov.u32 %r42, %r47;
mov.u32 %r9, %r42;
mov.u64 %rd25, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r41, %r8;
mov.u32 %r45, %r9;
mov.u32 %r46, %r9;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r11, %r46;
mov.u32 %r10, %r41;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r50, %r31, %r30, %r50;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r41, %r15;
mov.u32 %r45, %r14;
mov.u32 %r46, %r14;
mov.u32 %r49, %r50;
@%p5 bra BB6_5;

BB6_6:
mul.lo.s32 %r32, %r9, %r19;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r45, %r49;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r32, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f5, %rs17;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs18, %f6;}


	
	{ cvt.f32.f16 %f7, %rs18;}


	mul.wide.u32 %rd21, %r34, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f8, %rs20;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r35, %f1;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f25, %r38;
cvt.rn.f32.s32	%f26, %r37;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r35, 2139095040;
@%p9 bra BB6_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB6_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs21, %f51;}


	mul.lo.s32 %r39, %r9, %r20;
mul.wide.u32 %rd23, %r39, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs21;
add.s32 %r47, %r7, %r9;
setp.lt.u32	%p11, %r47, %r21;
@%p11 bra BB6_4;

BB6_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot7;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB7_10;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB7_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB7_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB7_6:
ld.local.u32 %r48, [%rd24+4];
rem.u32 %r49, %r72, %r48;
ld.local.u32 %r50, [%rd24+104];
mad.lo.s32 %r74, %r50, %r49, %r74;
div.u32 %r72, %r72, %r48;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB7_6;

BB7_7:
mov.u32 %r19, %r71;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r19, %r74;
ld.local.u64 %rd17, [%rd1];
mul.hi.u32 %r21, %r10, %r36;
mul.lo.s32 %r53, %r10, %r1;
mul.wide.u32 %rd18, %r53, 2;
add.s64 %rd19, %rd4, %rd18;
ld.global.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd20, %r52, 2;
add.s64 %rd21, %rd17, %rd20;
ld.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r54, %f1;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f25, %r57;
cvt.rn.f32.s32	%f26, %r56;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r54, 2139095040;
@%p9 bra BB7_9;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB7_9:
add.s32 %r58, %r21, %r10;
shr.u32 %r59, %r58, %r37;
mul.lo.s32 %r60, %r59, %r39;
sub.s32 %r61, %r10, %r60;
mul.lo.s32 %r62, %r61, %r35;
mad.lo.s32 %r63, %r34, %r59, %r62;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd22, %r63, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs13;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p11, %r73, %r32;
@%p11 bra BB7_4;

BB7_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot8[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<80>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot8;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd21, %r58, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r59, 0;
@%p1 bra BB8_4;

BB8_3:
mul.wide.s32 %rd25, %r59, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p4, %r59, 27;
@%p4 bra BB8_3;

BB8_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r72, %r34, %r35, %r36;
setp.ge.u32	%p5, %r72, %r31;
@%p5 bra BB8_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd29, %r37, 4;
add.s64 %rd9, %rd2, %rd29;

BB8_6:
mov.u32 %r62, %r72;
mov.u32 %r8, %r62;
mov.u64 %rd37, %rd9;
mov.u32 %r39, 0;
mov.u32 %r79, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r60, %r7;
mov.u32 %r70, %r8;
mov.u32 %r71, %r8;
mov.u32 %r78, %r39;
@%p6 bra BB8_8;

BB8_7:
mov.u32 %r10, %r71;
mov.u32 %r9, %r60;
ld.local.u32 %r40, [%rd37+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd37+104];
mad.lo.s32 %r79, %r42, %r41, %r79;
div.u32 %r13, %r10, %r40;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r60, %r14;
mov.u32 %r70, %r13;
mov.u32 %r71, %r13;
mov.u32 %r73, %r79;
mov.u32 %r78, %r73;
@%p7 bra BB8_7;

BB8_8:
mov.u32 %r16, %r78;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r17, %r44, %r70, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r61, %r18, -1;
setp.lt.s32	%p8, %r61, 1;
mov.u32 %r68, %r8;
mov.u32 %r76, %r39;
@%p8 bra BB8_11;

mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd38, %rd3, %rd30;
mov.u32 %r77, 0;
mov.u32 %r69, %r8;

BB8_10:
ld.local.u32 %r47, [%rd38+4];
rem.u32 %r48, %r69, %r47;
ld.local.u32 %r49, [%rd38+104];
mad.lo.s32 %r77, %r49, %r48, %r77;
div.u32 %r69, %r69, %r47;
add.s64 %rd38, %rd38, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p9, %r61, 0;
mov.u32 %r68, %r69;
mov.u32 %r76, %r77;
@%p9 bra BB8_10;

BB8_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r28, %r50, %r68, %r76;
ld.local.u64 %rd17, [%rd3];
mul.lo.s32 %r51, %r8, %r1;
mul.wide.u32 %rd31, %r51, 2;
add.s64 %rd32, %rd8, %rd31;
ld.global.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd34, %rd13, %rd33;
ld.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p10, %f11, 0fC2D20000;
setp.gt.f32	%p11, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f7F800000, %f21, %p11;
setp.lt.f32	%p12, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p12;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r52, %f1;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f25, %r55;
cvt.rn.f32.s32	%f26, %r54;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p13, %r52, 2139095040;
@%p13 bra BB8_13;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB8_13:
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p14;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd35, %r28, 2;
add.s64 %rd36, %rd17, %rd35;
st.u16 [%rd36], %rs13;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r72, %r57, %r34, %r8;
setp.lt.u32	%p15, %r72, %r31;
@%p15 bra BB8_6;

BB8_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<22>;
.reg .f32 %f<53>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB9_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB9_2:
mul.hi.u32 %r33, %r48, %r24;
add.s32 %r34, %r33, %r48;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r48, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.lo.s32 %r40, %r48, %r1;
mul.wide.u32 %rd7, %r39, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f5, %rs17;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs18, %f6;}


	
	{ cvt.f32.f16 %f7, %rs18;}


	mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f8, %rs20;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r41, %f1;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f25, %r44;
cvt.rn.f32.s32	%f26, %r43;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r41, 2139095040;
@%p5 bra BB9_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB9_4:
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs21, %f51;}


	mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p7, %r48, %r21;
@%p7 bra BB9_2;

BB9_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB10_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB10_2:
mul.hi.u32 %r53, %r73, %r36;
add.s32 %r54, %r53, %r73;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r73, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r73, %r44;
mul.lo.s32 %r60, %r73, %r1;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r61, %f1;
add.s32 %r62, %r61, -1059760811;
and.b32 %r63, %r62, -8388608;
sub.s32 %r64, %r61, %r63;
mov.b32 %f25, %r64;
cvt.rn.f32.s32	%f26, %r63;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r61, 2139095040;
@%p5 bra BB10_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB10_4:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r45;
mul.lo.s32 %r67, %r66, %r47;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r43;
mad.lo.s32 %r70, %r42, %r66, %r69;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs13;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p7, %r73, %r33;
@%p7 bra BB10_2;

BB10_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot11;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB11_2;

BB11_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB11_1;

BB11_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r72, %r42, %r43, %r44;
setp.ge.u32	%p3, %r72, %r32;
@%p3 bra BB11_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd18, %r45, 4;
add.s64 %rd6, %rd1, %rd18;

BB11_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r36;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB11_6;

BB11_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r48, [%rd25+4];
rem.u32 %r49, %r14, %r48;
ld.local.u32 %r50, [%rd25+104];
mad.lo.s32 %r75, %r50, %r49, %r75;
div.u32 %r17, %r14, %r48;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB11_5;

BB11_6:
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
mul.lo.s32 %r57, %r11, %r31;
ld.local.u32 %r58, [%rd1+108];
mad.lo.s32 %r21, %r58, %r70, %r74;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd19, %r56, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r59, %f1;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f25, %r62;
cvt.rn.f32.s32	%f26, %r61;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r59, 2139095040;
@%p9 bra BB11_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB11_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd23, %r21, 2;
add.s64 %rd24, %rd10, %rd23;
st.u16 [%rd24], %rs13;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r42, %r11;
setp.lt.u32	%p11, %r72, %r32;
@%p11 bra BB11_4;

BB11_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB12_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB12_2:
mul.hi.u32 %r52, %r73, %r35;
add.s32 %r53, %r52, %r73;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r73, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.hi.u32 %r59, %r73, %r43;
add.s32 %r60, %r59, %r73;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r73, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r66, %f1;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f25, %r69;
cvt.rn.f32.s32	%f26, %r68;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r66, 2139095040;
@%p5 bra BB12_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB12_4:
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs13;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p7, %r73, %r32;
@%p7 bra BB12_2;

BB12_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r98, %r69, %r70, %r71;
setp.ge.u32	%p1, %r98, %r44;
@%p1 bra BB13_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB13_2:
mul.hi.u32 %r72, %r98, %r47;
add.s32 %r73, %r72, %r98;
shr.u32 %r74, %r73, %r48;
mul.lo.s32 %r75, %r74, %r50;
sub.s32 %r76, %r98, %r75;
mul.lo.s32 %r77, %r76, %r46;
mad.lo.s32 %r78, %r45, %r74, %r77;
mul.hi.u32 %r79, %r98, %r55;
add.s32 %r80, %r79, %r98;
shr.u32 %r81, %r80, %r56;
mul.lo.s32 %r82, %r81, %r58;
sub.s32 %r83, %r98, %r82;
mul.lo.s32 %r84, %r83, %r54;
mad.lo.s32 %r85, %r53, %r81, %r84;
mul.hi.u32 %r18, %r98, %r63;
mul.wide.u32 %rd7, %r78, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs1, [%rd8];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd9, %r85, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs4, [%rd10];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r86, %f1;
add.s32 %r87, %r86, -1059760811;
and.b32 %r88, %r87, -8388608;
sub.s32 %r89, %r86, %r88;
mov.b32 %f25, %r89;
cvt.rn.f32.s32	%f26, %r88;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r86, 2139095040;
@%p5 bra BB13_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB13_4:
add.s32 %r90, %r18, %r98;
shr.u32 %r91, %r90, %r64;
mul.lo.s32 %r92, %r91, %r66;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r62;
mad.lo.s32 %r95, %r61, %r91, %r94;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd11, %r95, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs5;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r69, %r98;
setp.lt.u32	%p7, %r98, %r44;
@%p7 bra BB13_2;

BB13_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot14;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB14_2;

BB14_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB14_1;

BB14_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r97, %r63, %r64, %r65;
setp.ge.u32	%p3, %r97, %r45;
@%p3 bra BB14_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r66, 4;
add.s64 %rd7, %rd1, %rd18;

BB14_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB14_6;

BB14_5:
mov.u32 %r20, %r96;
mov.u32 %r19, %r91;
ld.local.u32 %r69, [%rd25+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd25+104];
mad.lo.s32 %r100, %r71, %r70, %r100;
div.u32 %r23, %r20, %r69;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r91, %r24;
mov.u32 %r95, %r23;
mov.u32 %r96, %r23;
mov.u32 %r99, %r100;
@%p5 bra BB14_5;

BB14_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mad.lo.s32 %r27, %r15, %r95, %r99;
mul.wide.u32 %rd19, %r77, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd21, %r83, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r84, %f1;
add.s32 %r85, %r84, -1059760811;
and.b32 %r86, %r85, -8388608;
sub.s32 %r87, %r84, %r86;
mov.b32 %f25, %r87;
cvt.rn.f32.s32	%f26, %r86;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r84, 2139095040;
@%p9 bra BB14_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB14_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd23, %r27, 2;
add.s64 %rd24, %rd6, %rd23;
st.u16 [%rd24], %rs5;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r63, %r16;
setp.lt.u32	%p11, %r97, %r45;
@%p11 bra BB14_4;

BB14_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot15;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB15_2;

BB15_1:
mul.wide.s32 %rd13, %r65, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB15_1;

BB15_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB15_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB15_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB15_6;

BB15_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB15_5;

BB15_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r70, %r74;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r58, %f1;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f25, %r61;
cvt.rn.f32.s32	%f26, %r60;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r58, 2139095040;
@%p9 bra BB15_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB15_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.lo.s32 %r62, %r11, %r30;
mul.wide.u32 %rd23, %r62, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs13;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p11, %r72, %r31;
@%p11 bra BB15_4;

BB15_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot16;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r97, %r62, %r63, %r64;
setp.ge.u32	%p3, %r97, %r44;
@%p3 bra BB16_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB16_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB16_6;

BB16_5:
mov.u32 %r19, %r96;
mov.u32 %r18, %r91;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r19, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r100, %r70, %r69, %r100;
div.u32 %r22, %r19, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r91, %r23;
mov.u32 %r95, %r22;
mov.u32 %r96, %r22;
mov.u32 %r99, %r100;
@%p5 bra BB16_5;

BB16_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mad.lo.s32 %r77, %r15, %r95, %r99;
mul.hi.u32 %r26, %r16, %r56;
mul.wide.u32 %rd19, %r76, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd21, %r77, 2;
add.s64 %rd22, %rd6, %rd21;
ld.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r78, %f1;
add.s32 %r79, %r78, -1059760811;
and.b32 %r80, %r79, -8388608;
sub.s32 %r81, %r78, %r80;
mov.b32 %f25, %r81;
cvt.rn.f32.s32	%f26, %r80;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r78, 2139095040;
@%p9 bra BB16_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB16_8:
add.s32 %r82, %r26, %r16;
shr.u32 %r83, %r82, %r57;
mul.lo.s32 %r84, %r83, %r59;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r55;
mad.lo.s32 %r87, %r54, %r83, %r86;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd23, %r87, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs5;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r62, %r16;
setp.lt.u32	%p11, %r97, %r44;
@%p11 bra BB16_4;

BB16_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<104>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot17;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd23, %r82, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r83, 0;
@%p1 bra BB17_4;

BB17_3:
mul.wide.s32 %rd27, %r83, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB17_3;

BB17_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB17_13;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd12, %rd3, %rd32;

BB17_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd39, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB17_8;

BB17_7:
mov.u32 %r18, %r95;
mov.u32 %r17, %r84;
ld.local.u32 %r62, [%rd39+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd39+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r21, %r18, %r62;
add.s64 %rd39, %rd39, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r84, %r22;
mov.u32 %r94, %r21;
mov.u32 %r95, %r21;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB17_7;

BB17_8:
mov.u32 %r24, %r102;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
cvt.u64.u32	%rd16, %r72;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r25, %r12, %r94, %r24;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB17_10;

BB17_9:
mov.u32 %r26, %r85;
ld.local.u32 %r73, [%rd40+4];
rem.u32 %r74, %r93, %r73;
ld.local.u32 %r75, [%rd40+104];
mad.lo.s32 %r101, %r75, %r74, %r101;
div.u32 %r93, %r93, %r73;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB17_9;

BB17_10:
mad.lo.s32 %r34, %r14, %r92, %r100;
shl.b64 %rd33, %rd16, 1;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs1, [%rd34];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd35, %r25, 2;
add.s64 %rd36, %rd9, %rd35;
ld.u16 %rs4, [%rd36];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p10, %f11, 0fC2D20000;
setp.gt.f32	%p11, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f7F800000, %f21, %p11;
setp.lt.f32	%p12, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p12;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r76, %f1;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f25, %r79;
cvt.rn.f32.s32	%f26, %r78;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p13, %r76, 2139095040;
@%p13 bra BB17_12;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB17_12:
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p14;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd37, %r34, 2;
add.s64 %rd38, %rd10, %rd37;
st.u16 [%rd38], %rs5;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p15, %r96, %r44;
@%p15 bra BB17_6;

BB17_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<22>;
.reg .f32 %f<53>;
.reg .b32 %r<51>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot18;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd13, %r40, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r47, %r4, %r23, %r24;
setp.ge.u32	%p3, %r47, %r21;
@%p3 bra BB18_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB18_4:
mov.u32 %r42, %r47;
mov.u32 %r9, %r42;
mov.u64 %rd25, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r41, %r8;
mov.u32 %r45, %r9;
mov.u32 %r46, %r9;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r11, %r46;
mov.u32 %r10, %r41;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r50, %r31, %r30, %r50;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r41, %r15;
mov.u32 %r45, %r14;
mov.u32 %r46, %r14;
mov.u32 %r49, %r50;
@%p5 bra BB18_5;

BB18_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r45, %r49;
mul.lo.s32 %r34, %r9, %r1;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r33, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f5, %rs17;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs18, %f6;}


	
	{ cvt.f32.f16 %f7, %rs18;}


	mul.wide.u32 %rd21, %r34, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f8, %rs20;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r35, %f1;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f25, %r38;
cvt.rn.f32.s32	%f26, %r37;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r35, 2139095040;
@%p9 bra BB18_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB18_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs21, %f51;}


	mul.lo.s32 %r39, %r9, %r20;
mul.wide.u32 %rd23, %r39, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs21;
add.s32 %r47, %r7, %r9;
setp.lt.u32	%p11, %r47, %r21;
@%p11 bra BB18_4;

BB18_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot19[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<74>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot19;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd12, %r65, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r72, %r42, %r43, %r44;
setp.ge.u32	%p3, %r72, %r32;
@%p3 bra BB19_10;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB19_4:
mov.u32 %r67, %r72;
mov.u32 %r10, %r67;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r66, %r11, -1;
mov.u32 %r73, 0;
setp.lt.s32	%p4, %r66, 1;
mov.u32 %r70, %r10;
@%p4 bra BB19_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r73, 0;
mov.u32 %r71, %r10;

BB19_6:
ld.local.u32 %r47, [%rd24+4];
rem.u32 %r48, %r71, %r47;
ld.local.u32 %r49, [%rd24+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r71, %r71, %r47;
add.s64 %rd24, %rd24, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p5, %r66, 0;
mov.u32 %r69, %r71;
mov.u32 %r70, %r69;
@%p5 bra BB19_6;

BB19_7:
mov.u32 %r19, %r70;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r19, %r73;
mul.hi.u32 %r21, %r10, %r36;
mul.lo.s32 %r52, %r10, %r1;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r51, 2;
add.s64 %rd19, %rd17, %rd18;
ld.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd20, %r52, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r53, %f1;
add.s32 %r54, %r53, -1059760811;
and.b32 %r55, %r54, -8388608;
sub.s32 %r56, %r53, %r55;
mov.b32 %f25, %r56;
cvt.rn.f32.s32	%f26, %r55;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r53, 2139095040;
@%p9 bra BB19_9;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB19_9:
add.s32 %r57, %r21, %r10;
shr.u32 %r58, %r57, %r37;
mul.lo.s32 %r59, %r58, %r39;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r35;
mad.lo.s32 %r62, %r34, %r58, %r61;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd22, %r62, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs13;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r42, %r10;
setp.lt.u32	%p11, %r72, %r32;
@%p11 bra BB19_4;

BB19_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<80>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot20;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB20_2;

BB20_1:
mul.wide.s32 %rd21, %r58, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB20_1;

BB20_2:
mov.u32 %r59, 0;
@%p1 bra BB20_4;

BB20_3:
mul.wide.s32 %rd25, %r59, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p4, %r59, 27;
@%p4 bra BB20_3;

BB20_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r72, %r34, %r35, %r36;
setp.ge.u32	%p5, %r72, %r31;
@%p5 bra BB20_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd29, %r37, 4;
add.s64 %rd9, %rd2, %rd29;

BB20_6:
mov.u32 %r62, %r72;
mov.u32 %r8, %r62;
mov.u64 %rd37, %rd9;
mov.u32 %r39, 0;
mov.u32 %r79, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r60, %r7;
mov.u32 %r70, %r8;
mov.u32 %r71, %r8;
mov.u32 %r78, %r39;
@%p6 bra BB20_8;

BB20_7:
mov.u32 %r10, %r71;
mov.u32 %r9, %r60;
ld.local.u32 %r40, [%rd37+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd37+104];
mad.lo.s32 %r79, %r42, %r41, %r79;
div.u32 %r13, %r10, %r40;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r60, %r14;
mov.u32 %r70, %r13;
mov.u32 %r71, %r13;
mov.u32 %r73, %r79;
mov.u32 %r78, %r73;
@%p7 bra BB20_7;

BB20_8:
mov.u32 %r16, %r78;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r17, %r44, %r70, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r61, %r18, -1;
setp.lt.s32	%p8, %r61, 1;
mov.u32 %r68, %r8;
mov.u32 %r76, %r39;
@%p8 bra BB20_11;

mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd38, %rd3, %rd30;
mov.u32 %r77, 0;
mov.u32 %r69, %r8;

BB20_10:
ld.local.u32 %r47, [%rd38+4];
rem.u32 %r48, %r69, %r47;
ld.local.u32 %r49, [%rd38+104];
mad.lo.s32 %r77, %r49, %r48, %r77;
div.u32 %r69, %r69, %r47;
add.s64 %rd38, %rd38, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p9, %r61, 0;
mov.u32 %r68, %r69;
mov.u32 %r76, %r77;
@%p9 bra BB20_10;

BB20_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r28, %r50, %r68, %r76;
ld.local.u64 %rd17, [%rd3];
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd32, %rd13, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.lo.s32 %r51, %r8, %r1;
mul.wide.u32 %rd33, %r51, 2;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p10, %f11, 0fC2D20000;
setp.gt.f32	%p11, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f7F800000, %f21, %p11;
setp.lt.f32	%p12, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p12;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r52, %f1;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f25, %r55;
cvt.rn.f32.s32	%f26, %r54;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p13, %r52, 2139095040;
@%p13 bra BB20_13;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB20_13:
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p14;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd35, %r28, 2;
add.s64 %rd36, %rd17, %rd35;
st.u16 [%rd36], %rs13;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r72, %r57, %r34, %r8;
setp.lt.u32	%p15, %r72, %r31;
@%p15 bra BB20_6;

BB20_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot21[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot21;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB21_2;

BB21_1:
mul.wide.s32 %rd13, %r65, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB21_1;

BB21_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r72, %r40, %r41, %r42;
setp.ge.u32	%p3, %r72, %r30;
@%p3 bra BB21_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB21_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB21_6;

BB21_5:
mov.u32 %r13, %r71;
mov.u32 %r12, %r66;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r75, %r48, %r47, %r75;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r66, %r17;
mov.u32 %r70, %r16;
mov.u32 %r71, %r16;
mov.u32 %r74, %r75;
@%p5 bra BB21_5;

BB21_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r70, %r74;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r58, %f1;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f25, %r61;
cvt.rn.f32.s32	%f26, %r60;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r58, 2139095040;
@%p9 bra BB21_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB21_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.lo.s32 %r62, %r11, %r29;
mul.wide.u32 %rd23, %r62, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs13;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r40, %r11;
setp.lt.u32	%p11, %r72, %r30;
@%p11 bra BB21_4;

BB21_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot22;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r97, %r61, %r62, %r63;
setp.ge.u32	%p3, %r97, %r43;
@%p3 bra BB22_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB22_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB22_6;

BB22_5:
mov.u32 %r18, %r96;
mov.u32 %r17, %r91;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r18, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r100, %r69, %r68, %r100;
div.u32 %r21, %r18, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r91, %r22;
mov.u32 %r95, %r21;
mov.u32 %r96, %r21;
mov.u32 %r99, %r100;
@%p5 bra BB22_5;

BB22_6:
mad.lo.s32 %r70, %r15, %r95, %r99;
mul.hi.u32 %r71, %r16, %r47;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r48;
mul.lo.s32 %r74, %r73, %r50;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r46;
mad.lo.s32 %r77, %r45, %r73, %r76;
mul.hi.u32 %r25, %r16, %r55;
mul.wide.u32 %rd19, %r70, 2;
add.s64 %rd20, %rd6, %rd19;
ld.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd21, %r77, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p6, %f11, 0fC2D20000;
setp.gt.f32	%p7, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f7F800000, %f21, %p7;
setp.lt.f32	%p8, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p8;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r78, %f1;
add.s32 %r79, %r78, -1059760811;
and.b32 %r80, %r79, -8388608;
sub.s32 %r81, %r78, %r80;
mov.b32 %f25, %r81;
cvt.rn.f32.s32	%f26, %r80;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p9, %r78, 2139095040;
@%p9 bra BB22_8;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB22_8:
add.s32 %r82, %r25, %r16;
shr.u32 %r83, %r82, %r56;
mul.lo.s32 %r84, %r83, %r58;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r54;
mad.lo.s32 %r87, %r53, %r83, %r86;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p10;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd23, %r87, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs5;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r61, %r16;
setp.lt.u32	%p11, %r97, %r43;
@%p11 bra BB22_4;

BB22_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot23;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB23_2;

BB23_1:
mul.wide.s32 %rd22, %r82, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB23_1;

BB23_2:
mov.u32 %r83, 0;
@%p1 bra BB23_4;

BB23_3:
mul.wide.s32 %rd26, %r83, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB23_3;

BB23_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB23_13;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r58, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r59, 4;
add.s64 %rd12, %rd3, %rd31;

BB23_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd38, %rd11;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB23_8;

BB23_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r62, [%rd38+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd38+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r20, %r17, %r62;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB23_7;

BB23_8:
mov.u32 %r23, %r102;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB23_10;

BB23_9:
mov.u32 %r26, %r85;
ld.local.u32 %r67, [%rd39+4];
rem.u32 %r68, %r93, %r67;
ld.local.u32 %r69, [%rd39+104];
mad.lo.s32 %r101, %r69, %r68, %r101;
div.u32 %r93, %r93, %r67;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB23_9;

BB23_10:
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mad.lo.s32 %r34, %r14, %r92, %r100;
mul.wide.u32 %rd32, %r24, 2;
add.s64 %rd33, %rd9, %rd32;
ld.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd34, %r75, 2;
add.s64 %rd35, %rd8, %rd34;
ld.global.u16 %rs4, [%rd35];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p10, %f11, 0fC2D20000;
setp.gt.f32	%p11, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f7F800000, %f21, %p11;
setp.lt.f32	%p12, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p12;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r76, %f1;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f25, %r79;
cvt.rn.f32.s32	%f26, %r78;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p13, %r76, 2139095040;
@%p13 bra BB23_12;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB23_12:
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p14;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd36, %r34, 2;
add.s64 %rd37, %rd10, %rd36;
st.u16 [%rd37], %rs5;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p15, %r96, %r44;
@%p15 bra BB23_6;

BB23_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot24[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<14>;
.reg .f32 %f<53>;
.reg .b32 %r<80>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot24;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB24_2;

BB24_1:
mul.wide.s32 %rd20, %r58, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB24_1;

BB24_2:
mov.u32 %r59, 0;
@%p1 bra BB24_4;

BB24_3:
mul.wide.s32 %rd24, %r59, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p4, %r59, 27;
@%p4 bra BB24_3;

BB24_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r72, %r33, %r34, %r35;
setp.ge.u32	%p5, %r72, %r30;
@%p5 bra BB24_14;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB24_6:
mov.u32 %r62, %r72;
mov.u32 %r8, %r62;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r79, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r60, %r7;
mov.u32 %r70, %r8;
mov.u32 %r71, %r8;
mov.u32 %r78, %r38;
@%p6 bra BB24_8;

BB24_7:
mov.u32 %r10, %r71;
mov.u32 %r9, %r60;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r79, %r41, %r40, %r79;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r60, %r14;
mov.u32 %r70, %r13;
mov.u32 %r71, %r13;
mov.u32 %r73, %r79;
mov.u32 %r78, %r73;
@%p7 bra BB24_7;

BB24_8:
mov.u32 %r16, %r78;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r70, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r61, %r18, -1;
setp.lt.s32	%p8, %r61, 1;
mov.u32 %r68, %r8;
mov.u32 %r76, %r38;
@%p8 bra BB24_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r77, 0;
mov.u32 %r69, %r8;

BB24_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r69, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r77, %r48, %r47, %r77;
div.u32 %r69, %r69, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p9, %r61, 0;
mov.u32 %r68, %r69;
mov.u32 %r76, %r77;
@%p9 bra BB24_10;

BB24_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r68, %r76;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd32, %rd13, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f5, %rs9;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs10, %f6;}


	
	{ cvt.f32.f16 %f7, %rs10;}


	mul.wide.u32 %rd33, %r50, 2;
add.s64 %rd34, %rd30, %rd33;
ld.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p10, %f11, 0fC2D20000;
setp.gt.f32	%p11, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f7F800000, %f21, %p11;
setp.lt.f32	%p12, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p12;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r51, %f1;
add.s32 %r52, %r51, -1059760811;
and.b32 %r53, %r52, -8388608;
sub.s32 %r54, %r51, %r53;
mov.b32 %f25, %r54;
cvt.rn.f32.s32	%f26, %r53;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p13, %r51, 2139095040;
@%p13 bra BB24_13;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB24_13:
mul.lo.s32 %r55, %r8, %r29;
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p14;

	{ cvt.rn.f16.f32 %rs13, %f51;}


	mul.wide.u32 %rd35, %r55, 2;
add.s64 %rd36, %rd8, %rd35;
st.global.u16 [%rd36], %rs13;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r72, %r57, %r33, %r8;
setp.lt.u32	%p15, %r72, %r30;
@%p15 bra BB24_6;

BB24_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot25[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot25;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd22, %r82, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r83, 0;
@%p1 bra BB25_4;

BB25_3:
mul.wide.s32 %rd26, %r83, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB25_3;

BB25_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r96, %r54, %r55, %r56;
setp.ge.u32	%p5, %r96, %r43;
@%p5 bra BB25_13;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB25_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r103, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r60;
@%p6 bra BB25_8;

BB25_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r103, %r63, %r62, %r103;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB25_7;

BB25_8:
mov.u32 %r23, %r102;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mov.u32 %r101, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r60;
@%p8 bra BB25_10;

BB25_9:
mov.u32 %r25, %r85;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r93, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r101, %r68, %r67, %r101;
div.u32 %r93, %r93, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r85, %r30;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB25_9;

BB25_10:
mad.lo.s32 %r69, %r14, %r92, %r100;
mul.hi.u32 %r33, %r15, %r47;
mul.wide.u32 %rd32, %r24, 2;
add.s64 %rd33, %rd9, %rd32;
ld.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd34, %r69, 2;
add.s64 %rd35, %rd10, %rd34;
ld.u16 %rs4, [%rd35];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p10, %f11, 0fC2D20000;
setp.gt.f32	%p11, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f7F800000, %f21, %p11;
setp.lt.f32	%p12, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p12;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r70, %f1;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f25, %r73;
cvt.rn.f32.s32	%f26, %r72;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p13, %r70, 2139095040;
@%p13 bra BB25_12;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB25_12:
add.s32 %r74, %r33, %r15;
shr.u32 %r75, %r74, %r48;
mul.lo.s32 %r76, %r75, %r50;
sub.s32 %r77, %r15, %r76;
mul.lo.s32 %r78, %r77, %r46;
mad.lo.s32 %r79, %r45, %r75, %r78;
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p14;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd36, %r79, 2;
add.s64 %rd37, %rd8, %rd36;
st.global.u16 [%rd37], %rs5;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r54, %r15;
setp.lt.u32	%p15, %r96, %r43;
@%p15 bra BB25_6;

BB25_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot26[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<107>;
.reg .b64 %rd<56>;


mov.u64 %rd55, __local_depot26;
cvta.local.u64 %SP, %rd55;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r74, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd31, %r74, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p2, %r74, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r75, 0;
@%p1 bra BB26_4;

BB26_3:
mul.wide.s32 %rd35, %r75, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r75, %r75, 1;
setp.lt.u32	%p4, %r75, 27;
@%p4 bra BB26_3;

BB26_4:
mov.u32 %r76, 0;
@%p1 bra BB26_6;

BB26_5:
mul.wide.s32 %rd39, %r76, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r76, %r76, 1;
setp.lt.u32	%p6, %r76, 27;
@%p6 bra BB26_5;

BB26_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r95, %r47, %r48, %r49;
setp.ge.u32	%p7, %r95, %r43;
@%p7 bra BB26_17;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r50, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r51, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r52, 4;
add.s64 %rd17, %rd5, %rd45;

BB26_8:
mov.u32 %r80, %r95;
mov.u32 %r14, %r80;
mov.u64 %rd52, %rd15;
mov.u32 %r54, 0;
mov.u32 %r106, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r77, %r8;
mov.u32 %r93, %r14;
mov.u32 %r94, %r14;
mov.u32 %r105, %r54;
@%p8 bra BB26_10;

BB26_9:
mov.u32 %r16, %r94;
mov.u32 %r15, %r77;
ld.local.u32 %r55, [%rd52+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd52+104];
mad.lo.s32 %r106, %r57, %r56, %r106;
div.u32 %r19, %r16, %r55;
add.s64 %rd52, %rd52, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r77, %r20;
mov.u32 %r93, %r19;
mov.u32 %r94, %r19;
mov.u32 %r96, %r106;
mov.u32 %r105, %r96;
@%p9 bra BB26_9;

BB26_10:
mov.u32 %r22, %r105;
mov.u64 %rd53, %rd16;
mad.lo.s32 %r23, %r9, %r93, %r22;
mov.u32 %r104, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r78, %r10;
mov.u32 %r92, %r14;
mov.u32 %r91, %r14;
mov.u32 %r103, %r54;
@%p10 bra BB26_12;

BB26_11:
mov.u32 %r24, %r78;
ld.local.u32 %r60, [%rd53+4];
rem.u32 %r61, %r92, %r60;
ld.local.u32 %r62, [%rd53+104];
mad.lo.s32 %r104, %r62, %r61, %r104;
div.u32 %r92, %r92, %r60;
add.s64 %rd53, %rd53, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r78, %r29;
mov.u32 %r91, %r92;
mov.u32 %r103, %r104;
@%p11 bra BB26_11;

BB26_12:
cvt.u64.u32	%rd24, %r23;
mov.u64 %rd54, %rd17;
mad.lo.s32 %r32, %r11, %r91, %r103;
mov.u32 %r102, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r79, %r12;
mov.u32 %r90, %r14;
mov.u32 %r89, %r14;
mov.u32 %r101, %r54;
@%p12 bra BB26_14;

BB26_13:
mov.u32 %r33, %r79;
ld.local.u32 %r65, [%rd54+4];
rem.u32 %r66, %r90, %r65;
ld.local.u32 %r67, [%rd54+104];
mad.lo.s32 %r102, %r67, %r66, %r102;
div.u32 %r90, %r90, %r65;
add.s64 %rd54, %rd54, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r79, %r38;
mov.u32 %r89, %r90;
mov.u32 %r101, %r102;
@%p13 bra BB26_13;

BB26_14:
mad.lo.s32 %r41, %r13, %r89, %r101;
shl.b64 %rd46, %rd24, 1;
add.s64 %rd47, %rd12, %rd46;
ld.u16 %rs1, [%rd47];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.wide.u32 %rd48, %r32, 2;
add.s64 %rd49, %rd13, %rd48;
ld.u16 %rs4, [%rd49];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p14, %f11, 0fC2D20000;
setp.gt.f32	%p15, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p14;
selp.f32	%f22, 0f7F800000, %f21, %p15;
setp.lt.f32	%p16, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p16;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p16;
mov.b32 %r68, %f1;
add.s32 %r69, %r68, -1059760811;
and.b32 %r70, %r69, -8388608;
sub.s32 %r71, %r68, %r70;
mov.b32 %f25, %r71;
cvt.rn.f32.s32	%f26, %r70;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p17, %r68, 2139095040;
@%p17 bra BB26_16;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB26_16:
setp.eq.f32	%p18, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p18;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	mul.wide.u32 %rd50, %r41, 2;
add.s64 %rd51, %rd14, %rd50;
st.u16 [%rd51], %rs5;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r95, %r73, %r47, %r14;
setp.lt.u32	%p19, %r95, %r43;
@%p19 bra BB26_8;

BB26_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<9>;
.reg .b64 %rd<32>;


ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd3, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB27_5;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd3;

BB27_2:
mul.lo.s64 %rd22, %rd31, %rd1;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs1, [%rd24];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	mul.lo.s64 %rd25, %rd31, %rd2;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
ld.global.u16 %rs4, [%rd27];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p2, %f11, 0fC2D20000;
setp.gt.f32	%p3, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f7F800000, %f21, %p3;
setp.lt.f32	%p4, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p4;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r5, %f1;
add.s32 %r6, %r5, -1059760811;
and.b32 %r7, %r6, -8388608;
sub.s32 %r8, %r5, %r7;
mov.b32 %f25, %r8;
cvt.rn.f32.s32	%f26, %r7;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p5, %r5, 2139095040;
@%p5 bra BB27_4;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB27_4:
mul.lo.s64 %rd28, %rd31, %rd17;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p6;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
st.global.u16 [%rd30], %rs5;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p7, %rd31, %rd18;
@%p7 bra BB27_2;

BB27_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot28[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<23>;
.reg .b16 %rs<6>;
.reg .f32 %f<53>;
.reg .b32 %r<49>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot28;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd76, %r43, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 52;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r44, 0;
@%p1 bra BB28_4;

BB28_3:
mul.wide.s32 %rd80, %r44, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p4, %r44, 52;
@%p4 bra BB28_3;

BB28_4:
mov.u32 %r45, 0;
@%p1 bra BB28_6;

BB28_5:
mul.wide.s32 %rd84, %r45, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p6, %r45, 52;
@%p6 bra BB28_5;

BB28_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd148, %rd88, %rd89;
setp.ge.u64	%p7, %rd148, %rd72;
@%p7 bra BB28_26;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd90, %r22, 8;
add.s64 %rd19, %rd3, %rd90;
mul.wide.s32 %rd91, %r23, 8;
add.s64 %rd20, %rd4, %rd91;
mul.wide.s32 %rd92, %r24, 8;
add.s64 %rd21, %rd5, %rd92;

BB28_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd94, 0;
mov.u64 %rd159, %rd94;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r46, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd94;
@%p8 bra BB28_13;

BB28_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r46;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd95, %rd25, %rd27;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p9, %rd96, 0;
@%p9 bra BB28_11;
bra.uni BB28_10;

BB28_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB28_12;

BB28_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB28_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd97, [%rd121+200];
mul.lo.s64 %rd98, %rd97, %rd122;
add.s64 %rd159, %rd98, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r46, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB28_9;

BB28_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd101, %rd13, %rd145;
add.s64 %rd39, %rd101, %rd37;
mov.u64 %rd157, %rd94;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r47, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd94;
@%p11 bra BB28_18;

BB28_14:
mov.u32 %r12, %r47;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd102, %rd143, %rd43;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p12, %rd103, 0;
@%p12 bra BB28_16;
bra.uni BB28_15;

BB28_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB28_17;

BB28_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB28_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd104, [%rd123+200];
mul.lo.s64 %rd105, %rd104, %rd124;
add.s64 %rd157, %rd105, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r47, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB28_14;

BB28_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd108, %rd15, %rd142;
add.s64 %rd55, %rd108, %rd156;
mov.u64 %rd155, %rd94;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r48, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd94;
@%p14 bra BB28_23;

BB28_19:
mov.u32 %r14, %r48;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd109, %rd140, %rd59;
and.b64 %rd110, %rd109, -4294967296;
setp.eq.s64	%p15, %rd110, 0;
@%p15 bra BB28_21;
bra.uni BB28_20;

BB28_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB28_22;

BB28_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB28_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd111, [%rd125+200];
mul.lo.s64 %rd112, %rd111, %rd126;
add.s64 %rd155, %rd112, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r48, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB28_19;

BB28_23:
mul.lo.s64 %rd113, %rd17, %rd139;
add.s64 %rd70, %rd113, %rd154;
shl.b64 %rd114, %rd39, 1;
add.s64 %rd115, %rd14, %rd114;
ld.u16 %rs1, [%rd115];

	{ cvt.f32.f16 %f5, %rs1;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs2, %f6;}


	
	{ cvt.f32.f16 %f7, %rs2;}


	shl.b64 %rd116, %rd55, 1;
add.s64 %rd117, %rd16, %rd116;
ld.u16 %rs4, [%rd117];

	{ cvt.f32.f16 %f8, %rs4;}


	mul.f32 %f11, %f7, %f8;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f9,%f10;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
setp.lt.f32	%p17, %f11, 0fC2D20000;
setp.gt.f32	%p18, %f11, 0f42D20000;
fma.rn.f32 %f20, %f9, %f19, 0f3F800000;
selp.f32	%f21, 0f3F800000, %f20, %p17;
selp.f32	%f22, 0f7F800000, %f21, %p18;
setp.lt.f32	%p19, %f22, 0f00800000;
mul.f32 %f23, %f22, 0f4B000000;
selp.f32	%f1, %f23, %f22, %p19;
selp.f32	%f24, 0fC1B80000, 0f00000000, %p19;
mov.b32 %r37, %f1;
add.s32 %r38, %r37, -1059760811;
and.b32 %r39, %r38, -8388608;
sub.s32 %r40, %r37, %r39;
mov.b32 %f25, %r40;
cvt.rn.f32.s32	%f26, %r39;
mov.f32 %f27, 0f34000000;
fma.rn.f32 %f28, %f26, %f27, %f24;
add.f32 %f29, %f25, 0fBF800000;
mov.f32 %f30, 0f3E1039F6;
mov.f32 %f31, 0fBE055027;
fma.rn.f32 %f32, %f31, %f29, %f30;
mov.f32 %f33, 0fBDF8CDCC;
fma.rn.f32 %f34, %f32, %f29, %f33;
mov.f32 %f35, 0f3E0F2955;
fma.rn.f32 %f36, %f34, %f29, %f35;
mov.f32 %f37, 0fBE2AD8B9;
fma.rn.f32 %f38, %f36, %f29, %f37;
mov.f32 %f39, 0f3E4CED0B;
fma.rn.f32 %f40, %f38, %f29, %f39;
mov.f32 %f41, 0fBE7FFF22;
fma.rn.f32 %f42, %f40, %f29, %f41;
mov.f32 %f43, 0f3EAAAA78;
fma.rn.f32 %f44, %f42, %f29, %f43;
mov.f32 %f45, 0fBF000000;
fma.rn.f32 %f46, %f44, %f29, %f45;
mul.f32 %f47, %f46, %f29;
fma.rn.f32 %f48, %f47, %f29, %f29;
mov.f32 %f49, 0f3F317218;
fma.rn.f32 %f52, %f28, %f49, %f48;
setp.lt.u32	%p20, %r37, 2139095040;
@%p20 bra BB28_25;

mov.f32 %f50, 0f7F800000;
fma.rn.f32 %f52, %f1, %f50, %f50;

BB28_25:
setp.eq.f32	%p21, %f1, 0f00000000;
selp.f32	%f51, 0fFF800000, %f52, %p21;

	{ cvt.rn.f16.f32 %rs5, %f51;}


	shl.b64 %rd118, %rd70, 1;
add.s64 %rd119, %rd18, %rd118;
st.u16 [%rd119], %rs5;
mov.u32 %r41, %nctaid.x;
mul.wide.u32 %rd120, %r41, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p22, %rd148, %rd72;
@%p22 bra BB28_8;

BB28_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<33>;
.reg .f32 %f<25>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r3, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB29_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r3;

BB29_2:
mul.lo.s32 %r16, %r19, %r1;
mul.lo.s32 %r17, %r19, %r2;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs25, [%rd8];

	{ cvt.f32.f16 %f1, %rs25;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs26, %f2;}


	
	{ cvt.f32.f16 %f3, %rs26;}


	mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs28, [%rd10];

	{ cvt.f32.f16 %f4, %rs28;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs29, [%rd10];

	{ cvt.f32.f16 %f7, %rs29;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs30, %f8;}


	
	{ cvt.f32.f16 %f9, %rs30;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs32, %f10;}


	mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs32;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p4, %r19, %r12;
@%p4 bra BB29_2;

BB29_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<25>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB30_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB30_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r1;
mul.lo.s32 %r44, %r48, %r2;
mad.lo.s32 %r45, %r22, %r39, %r42;
mul.wide.u32 %rd7, %r43, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.wide.u32 %rd9, %r44, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f4, %rs20;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs21, [%rd10];

	{ cvt.f32.f16 %f7, %rs21;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs22, %f8;}


	
	{ cvt.f32.f16 %f9, %rs22;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs24;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB30_2;

BB30_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot31[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<25>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot31;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB31_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB31_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB31_6;

BB31_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB31_5;

BB31_6:
mul.lo.s32 %r32, %r9, %r20;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r35, %r9, %r1;
mul.wide.u32 %rd19, %r35, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f4, %rs20;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs21, [%rd22];

	{ cvt.f32.f16 %f7, %rs21;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs22, %f8;}


	
	{ cvt.f32.f16 %f9, %rs22;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	mul.wide.u32 %rd23, %r34, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs24;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB31_4;

BB31_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<25>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB32_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB32_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r1;
mad.lo.s32 %r44, %r22, %r39, %r42;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd7, %r43, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.wide.u32 %rd9, %r44, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f4, %rs20;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs21, [%rd10];

	{ cvt.f32.f16 %f7, %rs21;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs22, %f8;}


	
	{ cvt.f32.f16 %f9, %rs22;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs24;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB32_2;

BB32_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB33_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB33_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mul.lo.s32 %r69, %r73, %r1;
mad.lo.s32 %r70, %r41, %r65, %r68;
mul.wide.u32 %rd7, %r69, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd9, %r62, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs13, [%rd10];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB33_2;

BB33_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot34[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot34;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB34_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB34_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB34_6;

BB34_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB34_5;

BB34_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r58, %r11, %r1;
mul.wide.u32 %rd19, %r58, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd21, %r55, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs13, [%rd22];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd23, %r57, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB34_4;

BB34_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot35[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<25>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot35;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB35_2;

BB35_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB35_1;

BB35_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB35_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB35_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB35_6;

BB35_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB35_5;

BB35_6:
mul.lo.s32 %r32, %r9, %r19;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd19, %r32, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.wide.u32 %rd21, %r34, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f4, %rs20;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.u16 %rs21, [%rd22];

	{ cvt.f32.f16 %f7, %rs21;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs22, %f8;}


	
	{ cvt.f32.f16 %f9, %rs22;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	mul.wide.u32 %rd23, %r35, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs24;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB35_4;

BB35_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot36[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot36;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r73, %r41, %r42, %r43;
setp.ge.u32	%p3, %r73, %r31;
@%p3 bra BB36_8;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB36_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB36_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB36_6:
ld.local.u32 %r51, [%rd24+4];
rem.u32 %r52, %r72, %r51;
ld.local.u32 %r53, [%rd24+104];
mad.lo.s32 %r74, %r53, %r52, %r74;
div.u32 %r72, %r72, %r51;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB36_6;

BB36_7:
mov.u32 %r19, %r71;
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r19, %r74;
ld.local.u64 %rd17, [%rd1];
mul.hi.u32 %r56, %r10, %r35;
add.s32 %r57, %r56, %r10;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.lo.s32 %r63, %r10, %r1;
mul.wide.u32 %rd18, %r63, 2;
add.s64 %rd19, %rd4, %rd18;
ld.global.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd17, %rd20;
ld.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.u16 %rs13, [%rd21];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd22, %r62, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs16;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r41, %r10;
setp.lt.u32	%p8, %r73, %r31;
@%p8 bra BB36_4;

BB36_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot37[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot37;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB37_2;

BB37_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB37_1;

BB37_2:
mov.u32 %r55, 0;
@%p1 bra BB37_4;

BB37_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB37_3;

BB37_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB37_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB37_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB37_8;

BB37_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB37_7;

BB37_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB37_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB37_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB37_10;

BB37_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd30, [%rd3];
mul.lo.s32 %r51, %r8, %r1;
mul.wide.u32 %rd31, %r51, 2;
add.s64 %rd32, %rd8, %rd31;
ld.global.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd34, %rd13, %rd33;
ld.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p10, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p10;
setp.gt.f32	%p11, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p11;
ld.u16 %rs13, [%rd34];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd35, %r50, 2;
add.s64 %rd36, %rd30, %rd35;
st.u16 [%rd36], %rs16;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB37_6;

BB37_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<25>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB38_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB38_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
mul.lo.s32 %r44, %r48, %r1;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd7, %r43, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.wide.u32 %rd9, %r44, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f4, %rs20;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs21, [%rd10];

	{ cvt.f32.f16 %f7, %rs21;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs22, %f8;}


	
	{ cvt.f32.f16 %f9, %rs22;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs24;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB38_2;

BB38_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB39_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB39_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mul.lo.s32 %r69, %r73, %r1;
mad.lo.s32 %r70, %r41, %r65, %r68;
mul.wide.u32 %rd7, %r62, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd9, %r69, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs13, [%rd10];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB39_2;

BB39_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot40[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot40;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB40_2;

BB40_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB40_1;

BB40_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB40_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB40_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB40_6;

BB40_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB40_5;

BB40_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.lo.s32 %r58, %r11, %r1;
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs13, [%rd22];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd23, %r57, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB40_4;

BB40_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB41_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB41_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd7, %r62, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd9, %r69, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs13, [%rd10];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB41_2;

BB41_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB42_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB42_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
mad.lo.s32 %r95, %r60, %r91, %r94;
mul.wide.u32 %rd7, %r81, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs1, [%rd8];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd9, %r88, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs4, [%rd10];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs5, [%rd10];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd11, %r95, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs8;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p4, %r98, %r43;
@%p4 bra BB42_2;

BB42_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot43[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot43;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB43_2;

BB43_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB43_1;

BB43_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB43_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB43_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB43_6;

BB43_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB43_5;

BB43_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd19, %r76, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd21, %r82, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs5, [%rd22];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd6, %rd23;
st.u16 [%rd24], %rs8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p8, %r93, %r44;
@%p8 bra BB43_4;

BB43_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot44[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot44;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB44_2;

BB44_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB44_1;

BB44_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB44_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB44_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB44_6;

BB44_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB44_5;

BB44_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.u16 %rs13, [%rd22];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB44_4;

BB44_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot45;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB45_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB45_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB45_6;

BB45_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB45_5;

BB45_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd19, %r75, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd21, %r76, 2;
add.s64 %rd22, %rd6, %rd21;
ld.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.u16 %rs5, [%rd22];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p8, %r93, %r43;
@%p8 bra BB45_4;

BB45_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot46[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<100>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot46;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB46_2;

BB46_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB46_1;

BB46_2:
mov.u32 %r79, 0;
@%p1 bra BB46_4;

BB46_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB46_3;

BB46_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB46_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd12, %rd3, %rd32;

BB46_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd39, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB46_8;

BB46_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd39+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd39+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd39, %rd39, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB46_7;

BB46_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
cvt.u64.u32	%rd16, %r71;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB46_10;

BB46_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd40+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd40+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB46_9;

BB46_10:
mad.lo.s32 %r75, %r14, %r88, %r96;
shl.b64 %rd33, %rd16, 1;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs1, [%rd34];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd35, %r25, 2;
add.s64 %rd36, %rd9, %rd35;
ld.u16 %rs4, [%rd36];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p10, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p10;
setp.gt.f32	%p11, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p11;
ld.u16 %rs5, [%rd36];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd37, %r75, 2;
add.s64 %rd38, %rd10, %rd37;
st.u16 [%rd38], %rs8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB46_6;

BB46_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<25>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot47;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB47_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB47_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB47_6;

BB47_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB47_5;

BB47_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
mul.lo.s32 %r34, %r9, %r1;
mul.lo.s32 %r35, %r9, %r20;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r33, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.wide.u32 %rd21, %r34, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f4, %rs20;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs21, [%rd22];

	{ cvt.f32.f16 %f7, %rs21;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs22, %f8;}


	
	{ cvt.f32.f16 %f9, %rs22;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	mul.wide.u32 %rd23, %r35, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs24;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB47_4;

BB47_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot48[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot48;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r73, %r41, %r42, %r43;
setp.ge.u32	%p3, %r73, %r31;
@%p3 bra BB48_8;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB48_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB48_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB48_6:
ld.local.u32 %r51, [%rd24+4];
rem.u32 %r52, %r72, %r51;
ld.local.u32 %r53, [%rd24+104];
mad.lo.s32 %r74, %r53, %r52, %r74;
div.u32 %r72, %r72, %r51;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB48_6;

BB48_7:
mov.u32 %r19, %r71;
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r19, %r74;
mul.hi.u32 %r56, %r10, %r35;
add.s32 %r57, %r56, %r10;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r34;
mul.lo.s32 %r62, %r10, %r1;
mad.lo.s32 %r63, %r33, %r58, %r61;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd17, %rd18;
ld.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd20, %r62, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs13, [%rd21];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd22, %r63, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs16;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r41, %r10;
setp.lt.u32	%p8, %r73, %r31;
@%p8 bra BB48_4;

BB48_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot49[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot49;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB49_2;

BB49_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB49_1;

BB49_2:
mov.u32 %r55, 0;
@%p1 bra BB49_4;

BB49_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB49_3;

BB49_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB49_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB49_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB49_8;

BB49_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB49_7;

BB49_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB49_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB49_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB49_10;

BB49_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd32, %rd13, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.lo.s32 %r51, %r8, %r1;
mul.wide.u32 %rd33, %r51, 2;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p10, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p10;
setp.gt.f32	%p11, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p11;
ld.global.u16 %rs13, [%rd34];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd35, %r50, 2;
add.s64 %rd36, %rd30, %rd35;
st.u16 [%rd36], %rs16;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB49_6;

BB49_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot50[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot50;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB50_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB50_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB50_6;

BB50_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB50_5;

BB50_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.lo.s32 %r58, %r11, %r29;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs13, [%rd22];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB50_4;

BB50_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot51[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot51;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB51_2;

BB51_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB51_1;

BB51_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB51_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r63, 4;
add.s64 %rd7, %rd1, %rd18;

BB51_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB51_6;

BB51_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd25+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd25+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB51_5;

BB51_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd19, %r69, 2;
add.s64 %rd20, %rd6, %rd19;
ld.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd21, %r76, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p7;
ld.global.u16 %rs5, [%rd22];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB51_4;

BB51_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot52[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot52;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB52_2;

BB52_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB52_1;

BB52_2:
mov.u32 %r79, 0;
@%p1 bra BB52_4;

BB52_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB52_3;

BB52_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB52_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB52_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB52_8;

BB52_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB52_7;

BB52_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB52_10;

BB52_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB52_9;

BB52_10:
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd32, %r24, 2;
add.s64 %rd33, %rd9, %rd32;
ld.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd34, %r74, 2;
add.s64 %rd35, %rd8, %rd34;
ld.global.u16 %rs4, [%rd35];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p10, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p10;
setp.gt.f32	%p11, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p11;
ld.global.u16 %rs5, [%rd35];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd36, %r75, 2;
add.s64 %rd37, %rd10, %rd36;
st.u16 [%rd37], %rs8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB52_6;

BB52_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot53[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<25>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot53;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB53_2;

BB53_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB53_1;

BB53_2:
mov.u32 %r55, 0;
@%p1 bra BB53_4;

BB53_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB53_3;

BB53_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB53_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB53_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB53_8;

BB53_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB53_7;

BB53_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB53_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB53_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB53_10;

BB53_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd30, [%rd3];
mul.lo.s32 %r51, %r8, %r29;
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd32, %rd13, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.wide.u32 %rd33, %r50, 2;
add.s64 %rd34, %rd30, %rd33;
ld.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f4, %rs12;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p10, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p10;
setp.gt.f32	%p11, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p11;
ld.u16 %rs13, [%rd34];

	{ cvt.f32.f16 %f7, %rs13;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs14, %f8;}


	
	{ cvt.f32.f16 %f9, %rs14;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd8, %rd35;
st.global.u16 [%rd36], %rs16;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB53_6;

BB53_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot54[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot54;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB54_2;

BB54_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB54_1;

BB54_2:
mov.u32 %r79, 0;
@%p1 bra BB54_4;

BB54_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB54_3;

BB54_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB54_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r56, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd12, %rd3, %rd31;

BB54_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB54_8;

BB54_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd38+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd38+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB54_7;

BB54_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB54_10;

BB54_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd39+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd39+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB54_9;

BB54_10:
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd32, %r24, 2;
add.s64 %rd33, %rd9, %rd32;
ld.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd34, %r68, 2;
add.s64 %rd35, %rd10, %rd34;
ld.u16 %rs4, [%rd35];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p10, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p10;
setp.gt.f32	%p11, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p11;
ld.u16 %rs5, [%rd35];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd36, %r75, 2;
add.s64 %rd37, %rd8, %rd36;
st.global.u16 [%rd37], %rs8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB54_6;

BB54_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot55[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<103>;
.reg .b64 %rd<56>;


mov.u64 %rd55, __local_depot55;
cvta.local.u64 %SP, %rd55;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r71, 0;
@%p1 bra BB55_4;

BB55_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB55_3;

BB55_4:
mov.u32 %r72, 0;
@%p1 bra BB55_6;

BB55_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB55_5;

BB55_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB55_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r49, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r50, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r51, 4;
add.s64 %rd17, %rd5, %rd45;

BB55_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd52, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB55_10;

BB55_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd52+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd52+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd52, %rd52, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB55_9;

BB55_10:
mov.u32 %r22, %r101;
mov.u64 %rd53, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB55_12;

BB55_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd53+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd53+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd53, %rd53, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB55_11;

BB55_12:
cvt.u64.u32	%rd24, %r23;
mov.u64 %rd54, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB55_14;

BB55_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd54+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd54+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd54, %rd54, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB55_13;

BB55_14:
mad.lo.s32 %r67, %r13, %r85, %r97;
shl.b64 %rd46, %rd24, 1;
add.s64 %rd47, %rd12, %rd46;
ld.u16 %rs1, [%rd47];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.wide.u32 %rd48, %r32, 2;
add.s64 %rd49, %rd13, %rd48;
ld.u16 %rs4, [%rd49];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p14, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p14;
setp.gt.f32	%p15, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p15;
ld.u16 %rs5, [%rd49];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.wide.u32 %rd50, %r67, 2;
add.s64 %rd51, %rd14, %rd50;
st.u16 [%rd51], %rs8;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p16, %r91, %r42;
@%p16 bra BB55_8;

BB55_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd3, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB56_3;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd3;

BB56_2:
mul.lo.s64 %rd22, %rd31, %rd1;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs1, [%rd24];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.lo.s64 %rd25, %rd31, %rd2;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
ld.global.u16 %rs4, [%rd27];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p3;
ld.global.u16 %rs5, [%rd27];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
st.global.u16 [%rd30], %rs8;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p4, %rd31, %rd18;
@%p4 bra BB56_2;

BB56_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot57[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<25>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot57;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd71, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd72, %SP, 416;
cvta.to.local.u64 %rd3, %rd72;
add.u64 %rd73, %SP, 832;
cvta.to.local.u64 %rd4, %rd73;
add.u64 %rd74, %SP, 0;
cvta.to.local.u64 %rd5, %rd74;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd75, %r39, 8;
add.s64 %rd76, %rd6, %rd75;
ld.param.u64 %rd77, [%rd76];
add.s64 %rd78, %rd3, %rd75;
st.local.u64 [%rd78], %rd77;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r40, 0;
@%p1 bra BB57_4;

BB57_3:
mul.wide.s32 %rd79, %r40, 8;
add.s64 %rd80, %rd1, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd4, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB57_3;

BB57_4:
mov.u32 %r41, 0;
@%p1 bra BB57_6;

BB57_5:
mul.wide.s32 %rd83, %r41, 8;
add.s64 %rd84, %rd2, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd5, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB57_5;

BB57_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd87, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd88, %r21;
add.s64 %rd148, %rd87, %rd88;
setp.ge.u64	%p7, %rd148, %rd71;
@%p7 bra BB57_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd89, %r22, 8;
add.s64 %rd19, %rd3, %rd89;
mul.wide.s32 %rd90, %r23, 8;
add.s64 %rd20, %rd4, %rd90;
mul.wide.s32 %rd91, %r24, 8;
add.s64 %rd21, %rd5, %rd91;

BB57_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd93, 0;
mov.u64 %rd159, %rd93;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd93;
@%p8 bra BB57_13;

BB57_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd94, %rd25, %rd27;
and.b64 %rd95, %rd94, -4294967296;
setp.eq.s64	%p9, %rd95, 0;
@%p9 bra BB57_11;
bra.uni BB57_10;

BB57_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB57_12;

BB57_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB57_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd96, [%rd121+200];
mul.lo.s64 %rd97, %rd96, %rd122;
add.s64 %rd159, %rd97, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB57_9;

BB57_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd100, %rd13, %rd145;
add.s64 %rd39, %rd100, %rd37;
mov.u64 %rd157, %rd93;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd93;
@%p11 bra BB57_18;

BB57_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd101, %rd143, %rd43;
and.b64 %rd102, %rd101, -4294967296;
setp.eq.s64	%p12, %rd102, 0;
@%p12 bra BB57_16;
bra.uni BB57_15;

BB57_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB57_17;

BB57_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB57_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd103, [%rd123+200];
mul.lo.s64 %rd104, %rd103, %rd124;
add.s64 %rd157, %rd104, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB57_14;

BB57_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd107, %rd15, %rd142;
add.s64 %rd55, %rd107, %rd156;
mov.u64 %rd155, %rd93;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd93;
@%p14 bra BB57_23;

BB57_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd108, %rd140, %rd59;
and.b64 %rd109, %rd108, -4294967296;
setp.eq.s64	%p15, %rd109, 0;
@%p15 bra BB57_21;
bra.uni BB57_20;

BB57_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB57_22;

BB57_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB57_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd110, [%rd125+200];
mul.lo.s64 %rd111, %rd110, %rd126;
add.s64 %rd155, %rd111, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB57_19;

BB57_23:
mul.lo.s64 %rd112, %rd17, %rd139;
add.s64 %rd113, %rd112, %rd154;
shl.b64 %rd114, %rd39, 1;
add.s64 %rd115, %rd14, %rd114;
ld.u16 %rs1, [%rd115];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	shl.b64 %rd116, %rd55, 1;
add.s64 %rd117, %rd16, %rd116;
ld.u16 %rs4, [%rd117];

	{ cvt.f32.f16 %f4, %rs4;}


	mul.f32 %f11, %f3, %f4;
mul.f32 %f12, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBF317200;
fma.rn.f32 %f15, %f13, %f14, %f11;
mov.f32 %f16, 0fB5BFBE8E;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f6, %f17, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f18, %f13, 0f00000000;
ex2.approx.f32 %f19, %f18;
mul.f32 %f20, %f5, %f19;
setp.lt.f32	%p17, %f11, 0fC2D20000;
selp.f32	%f21, 0f00000000, %f20, %p17;
setp.gt.f32	%p18, %f11, 0f42D20000;
selp.f32	%f22, 0f7F800000, %f21, %p18;
ld.u16 %rs5, [%rd117];

	{ cvt.f32.f16 %f7, %rs5;}


	neg.f32 %f8, %f7;

	{ cvt.rn.f16.f32 %rs6, %f8;}


	
	{ cvt.f32.f16 %f9, %rs6;}


	mul.f32 %f23, %f22, %f9;
add.f32 %f24, %f22, 0f3F800000;
div.rn.f32 %f10, %f23, %f24;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	shl.b64 %rd118, %rd113, 1;
add.s64 %rd119, %rd18, %rd118;
st.u16 [%rd119], %rs8;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p19, %rd148, %rd71;
@%p19 bra BB57_8;

BB57_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<25>;
.reg .f32 %f<52>;
.reg .b32 %r<24>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r23, %r3, %r13, %r14;
setp.ge.u32	%p1, %r23, %r12;
@%p1 bra BB58_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r3;

BB58_2:
mul.lo.s32 %r16, %r23, %r1;
mul.wide.u32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r23, %r2;
mul.wide.u32 %rd9, %r17, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r18, %f1;
add.s32 %r19, %r18, -1059760811;
and.b32 %r20, %r19, -8388608;
sub.s32 %r21, %r18, %r20;
mov.b32 %f24, %r21;
cvt.rn.f32.s32	%f25, %r20;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r18, 2139095040;
@%p5 bra BB58_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB58_4:
mul.lo.s32 %r22, %r23, %r11;
mul.wide.u32 %rd11, %r22, 4;
add.s64 %rd12, %rd3, %rd11;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
st.global.f32 [%rd12], %f50;
add.s32 %r23, %r6, %r23;
setp.lt.u32	%p7, %r23, %r12;
@%p7 bra BB58_2;

BB58_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<52>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r48, %r31, %r32, %r33;
setp.ge.u32	%p1, %r48, %r22;
@%p1 bra BB59_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB59_2:
mul.lo.s32 %r34, %r48, %r1;
mul.wide.u32 %rd7, %r34, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r35, %r48, %r2;
mul.wide.u32 %rd9, %r35, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r10, %r48, %r25;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r36, %f1;
add.s32 %r37, %r36, -1059760811;
and.b32 %r38, %r37, -8388608;
sub.s32 %r39, %r36, %r38;
mov.b32 %f24, %r39;
cvt.rn.f32.s32	%f25, %r38;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r36, 2139095040;
@%p5 bra BB59_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB59_4:
add.s32 %r40, %r10, %r48;
shr.u32 %r41, %r40, %r26;
mul.lo.s32 %r42, %r41, %r28;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r24;
mad.lo.s32 %r45, %r23, %r41, %r44;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd3, %rd11;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
st.global.f32 [%rd12], %f50;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r31, %r48;
setp.lt.u32	%p7, %r48, %r22;
@%p7 bra BB59_2;

BB59_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot60[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<52>;
.reg .b32 %r<51>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot60;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB60_2;

BB60_1:
mul.wide.s32 %rd14, %r40, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB60_1;

BB60_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r47, %r21, %r22, %r23;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB60_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB60_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd25, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB60_6;

BB60_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB60_5;

BB60_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd19, %r30, 4;
add.s64 %rd20, %rd4, %rd19;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd21, %r31, 4;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r45, %r49;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd10, %rd23, %rd24;
ld.global.f32 %f7, [%rd22];
ld.global.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r34, %f1;
add.s32 %r35, %r34, -1059760811;
and.b32 %r36, %r35, -8388608;
sub.s32 %r37, %r34, %r36;
mov.b32 %f24, %r37;
cvt.rn.f32.s32	%f25, %r36;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r34, 2139095040;
@%p9 bra BB60_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB60_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.f32 [%rd10], %f50;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r21, %r7;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB60_4;

BB60_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<52>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB61_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB61_2:
mul.lo.s32 %r33, %r48, %r1;
mul.wide.u32 %rd7, %r33, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r34, %r48, %r24;
add.s32 %r35, %r34, %r48;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r48, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd9, %r40, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r41, %f1;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f24, %r44;
cvt.rn.f32.s32	%f25, %r43;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r41, 2139095040;
@%p5 bra BB61_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB61_4:
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f50;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p7, %r48, %r21;
@%p7 bra BB61_2;

BB61_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB62_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB62_2:
mul.lo.s32 %r53, %r73, %r1;
mul.wide.u32 %rd7, %r53, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r54, %r73, %r36;
add.s32 %r55, %r54, %r73;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r73, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd9, %r60, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r14, %r73, %r44;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r61, %f1;
add.s32 %r62, %r61, -1059760811;
and.b32 %r63, %r62, -8388608;
sub.s32 %r64, %r61, %r63;
mov.b32 %f24, %r64;
cvt.rn.f32.s32	%f25, %r63;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r61, 2139095040;
@%p5 bra BB62_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB62_4:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r45;
mul.lo.s32 %r67, %r66, %r47;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r43;
mad.lo.s32 %r70, %r42, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
st.global.f32 [%rd12], %f50;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p7, %r73, %r33;
@%p7 bra BB62_2;

BB62_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot63[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot63;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB63_2;

BB63_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB63_1;

BB63_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB63_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB63_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB63_6;

BB63_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB63_5;

BB63_6:
mul.lo.s32 %r50, %r11, %r22;
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r36;
mul.lo.s32 %r53, %r52, %r38;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r34;
mad.lo.s32 %r56, %r33, %r52, %r55;
mul.wide.u32 %rd21, %r56, 4;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r70, %r74;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd10, %rd23, %rd24;
ld.global.f32 %f7, [%rd22];
ld.global.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r59, %f1;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f24, %r62;
cvt.rn.f32.s32	%f25, %r61;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r59, 2139095040;
@%p9 bra BB63_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB63_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.f32 [%rd10], %f50;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p11, %r72, %r31;
@%p11 bra BB63_4;

BB63_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot64[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<52>;
.reg .b32 %r<51>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot64;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB64_2;

BB64_1:
mul.wide.s32 %rd13, %r40, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB64_1;

BB64_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r47, %r21, %r22, %r23;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB64_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB64_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd25, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB64_6;

BB64_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB64_5;

BB64_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 4;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r45, %r49;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r32, 4;
add.s64 %rd22, %rd20, %rd21;
ld.f32 %f7, [%rd22];
ld.global.f32 %f8, [%rd19];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r33, %f1;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f24, %r36;
cvt.rn.f32.s32	%f25, %r35;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r33, 2139095040;
@%p9 bra BB64_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB64_8:
mul.lo.s32 %r37, %r7, %r18;
mul.wide.u32 %rd23, %r37, 4;
add.s64 %rd24, %rd5, %rd23;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.global.f32 [%rd24], %f50;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r21, %r7;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB64_4;

BB64_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot65;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB65_10;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB65_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB65_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB65_6:
ld.local.u32 %r48, [%rd24+4];
rem.u32 %r49, %r72, %r48;
ld.local.u32 %r50, [%rd24+104];
mad.lo.s32 %r74, %r50, %r49, %r74;
div.u32 %r72, %r72, %r48;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB65_6;

BB65_7:
mov.u32 %r19, %r71;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r19, %r74;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r52, 4;
add.s64 %rd19, %rd17, %rd18;
mul.hi.u32 %r21, %r10, %r36;
mul.lo.s32 %r53, %r10, %r1;
mul.wide.u32 %rd20, %r53, 4;
add.s64 %rd21, %rd4, %rd20;
ld.f32 %f7, [%rd19];
ld.global.f32 %f8, [%rd21];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r54, %f1;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f24, %r57;
cvt.rn.f32.s32	%f25, %r56;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r54, 2139095040;
@%p9 bra BB65_9;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB65_9:
add.s32 %r58, %r21, %r10;
shr.u32 %r59, %r58, %r37;
mul.lo.s32 %r60, %r59, %r39;
sub.s32 %r61, %r10, %r60;
mul.lo.s32 %r62, %r61, %r35;
mad.lo.s32 %r63, %r34, %r59, %r62;
mul.wide.u32 %rd22, %r63, 4;
add.s64 %rd23, %rd5, %rd22;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.global.f32 [%rd23], %f50;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p11, %r73, %r32;
@%p11 bra BB65_4;

BB65_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot66[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<80>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot66;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd22, %r58, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r59, 0;
@%p1 bra BB66_4;

BB66_3:
mul.wide.s32 %rd26, %r59, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p4, %r59, 27;
@%p4 bra BB66_3;

BB66_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r72, %r32, %r33, %r34;
setp.ge.u32	%p5, %r72, %r29;
@%p5 bra BB66_14;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd9, %rd2, %rd30;

BB66_6:
mov.u32 %r62, %r72;
mov.u32 %r8, %r62;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r79, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r60, %r7;
mov.u32 %r70, %r8;
mov.u32 %r71, %r8;
mov.u32 %r78, %r37;
@%p6 bra BB66_8;

BB66_7:
mov.u32 %r10, %r71;
mov.u32 %r9, %r60;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r79, %r40, %r39, %r79;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r60, %r14;
mov.u32 %r70, %r13;
mov.u32 %r71, %r13;
mov.u32 %r73, %r79;
mov.u32 %r78, %r73;
@%p7 bra BB66_7;

BB66_8:
mov.u32 %r16, %r78;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd31, %r42, 4;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r70, %r16;
ld.local.u64 %rd32, [%rd2];
mul.wide.u32 %rd33, %r44, 4;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r61, %r17, -1;
setp.lt.s32	%p8, %r61, 1;
mov.u32 %r68, %r8;
mov.u32 %r76, %r37;
@%p8 bra BB66_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd38, %rd3, %rd34;
mov.u32 %r77, 0;
mov.u32 %r69, %r8;

BB66_10:
ld.local.u32 %r47, [%rd38+4];
rem.u32 %r48, %r69, %r47;
ld.local.u32 %r49, [%rd38+104];
mad.lo.s32 %r77, %r49, %r48, %r77;
div.u32 %r69, %r69, %r47;
add.s64 %rd38, %rd38, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p9, %r61, 0;
mov.u32 %r68, %r69;
mov.u32 %r76, %r77;
@%p9 bra BB66_10;

BB66_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r68, %r76;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r51, 4;
add.s64 %rd18, %rd35, %rd36;
ld.f32 %f7, [%rd14];
ld.global.f32 %f8, [%rd13];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p10, %f9, 0f42D20000;
setp.lt.f32	%p11, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p10;
selp.f32	%f21, 0f7F800000, %f20, %p11;
setp.lt.f32	%p12, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p12;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r52, %f1;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f24, %r55;
cvt.rn.f32.s32	%f25, %r54;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p13, %r52, 2139095040;
@%p13 bra BB66_13;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB66_13:
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p14;
st.f32 [%rd18], %f50;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r72, %r57, %r32, %r8;
setp.lt.u32	%p15, %r72, %r29;
@%p15 bra BB66_6;

BB66_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<52>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB67_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB67_2:
mul.hi.u32 %r33, %r48, %r24;
add.s32 %r34, %r33, %r48;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r48, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 4;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r40, %r48, %r1;
mul.wide.u32 %rd9, %r40, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r41, %f1;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f24, %r44;
cvt.rn.f32.s32	%f25, %r43;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r41, 2139095040;
@%p5 bra BB67_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB67_4:
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f50;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p7, %r48, %r21;
@%p7 bra BB67_2;

BB67_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB68_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB68_2:
mul.hi.u32 %r53, %r73, %r36;
add.s32 %r54, %r53, %r73;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r73, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 4;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r60, %r73, %r1;
mul.wide.u32 %rd9, %r60, 4;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r14, %r73, %r44;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r61, %f1;
add.s32 %r62, %r61, -1059760811;
and.b32 %r63, %r62, -8388608;
sub.s32 %r64, %r61, %r63;
mov.b32 %f24, %r64;
cvt.rn.f32.s32	%f25, %r63;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r61, 2139095040;
@%p5 bra BB68_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB68_4:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r45;
mul.lo.s32 %r67, %r66, %r47;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r43;
mad.lo.s32 %r70, %r42, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
st.global.f32 [%rd12], %f50;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p7, %r73, %r33;
@%p7 bra BB68_2;

BB68_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot69[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot69;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB69_2;

BB69_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB69_1;

BB69_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB69_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB69_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB69_6;

BB69_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB69_5;

BB69_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 4;
add.s64 %rd20, %rd5, %rd19;
mul.lo.s32 %r56, %r11, %r30;
mul.wide.u32 %rd21, %r56, 4;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r70, %r74;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd10, %rd23, %rd24;
ld.global.f32 %f7, [%rd22];
ld.global.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r59, %f1;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f24, %r62;
cvt.rn.f32.s32	%f25, %r61;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r59, 2139095040;
@%p9 bra BB69_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB69_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.f32 [%rd10], %f50;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p11, %r72, %r31;
@%p11 bra BB69_4;

BB69_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB70_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB70_2:
mul.hi.u32 %r52, %r73, %r35;
add.s32 %r53, %r52, %r73;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r73, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r73, %r43;
add.s32 %r60, %r59, %r73;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r73, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r66, %f1;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f24, %r69;
cvt.rn.f32.s32	%f25, %r68;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r66, 2139095040;
@%p5 bra BB70_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB70_4:
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f50;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p7, %r73, %r32;
@%p7 bra BB70_2;

BB70_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<52>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r98, %r69, %r70, %r71;
setp.ge.u32	%p1, %r98, %r44;
@%p1 bra BB71_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB71_2:
mul.hi.u32 %r72, %r98, %r47;
add.s32 %r73, %r72, %r98;
shr.u32 %r74, %r73, %r48;
mul.lo.s32 %r75, %r74, %r50;
sub.s32 %r76, %r98, %r75;
mul.lo.s32 %r77, %r76, %r46;
mad.lo.s32 %r78, %r45, %r74, %r77;
mul.wide.u32 %rd7, %r78, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r79, %r98, %r55;
add.s32 %r80, %r79, %r98;
shr.u32 %r81, %r80, %r56;
mul.lo.s32 %r82, %r81, %r58;
sub.s32 %r83, %r98, %r82;
mul.lo.s32 %r84, %r83, %r54;
mad.lo.s32 %r85, %r53, %r81, %r84;
mul.wide.u32 %rd9, %r85, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r18, %r98, %r63;
ld.global.f32 %f7, [%rd10];
ld.global.f32 %f8, [%rd8];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r86, %f1;
add.s32 %r87, %r86, -1059760811;
and.b32 %r88, %r87, -8388608;
sub.s32 %r89, %r86, %r88;
mov.b32 %f24, %r89;
cvt.rn.f32.s32	%f25, %r88;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r86, 2139095040;
@%p5 bra BB71_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB71_4:
add.s32 %r90, %r18, %r98;
shr.u32 %r91, %r90, %r64;
mul.lo.s32 %r92, %r91, %r66;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r62;
mad.lo.s32 %r95, %r61, %r91, %r94;
mul.wide.u32 %rd11, %r95, 4;
add.s64 %rd12, %rd3, %rd11;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
st.global.f32 [%rd12], %f50;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r69, %r98;
setp.lt.u32	%p7, %r98, %r44;
@%p7 bra BB71_2;

BB71_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot72[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<52>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot72;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r97, %r63, %r64, %r65;
setp.ge.u32	%p3, %r97, %r45;
@%p3 bra BB72_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r66, 4;
add.s64 %rd7, %rd1, %rd18;

BB72_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB72_6;

BB72_5:
mov.u32 %r20, %r96;
mov.u32 %r19, %r91;
ld.local.u32 %r69, [%rd25+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd25+104];
mad.lo.s32 %r100, %r71, %r70, %r100;
div.u32 %r23, %r20, %r69;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r91, %r24;
mov.u32 %r95, %r23;
mov.u32 %r96, %r23;
mov.u32 %r99, %r100;
@%p5 bra BB72_5;

BB72_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd19, %r77, 4;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd21, %r83, 4;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r27, %r15, %r95, %r99;
ld.global.f32 %f7, [%rd22];
ld.global.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r84, %f1;
add.s32 %r85, %r84, -1059760811;
and.b32 %r86, %r85, -8388608;
sub.s32 %r87, %r84, %r86;
mov.b32 %f24, %r87;
cvt.rn.f32.s32	%f25, %r86;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r84, 2139095040;
@%p9 bra BB72_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB72_8:
mul.wide.u32 %rd23, %r27, 4;
add.s64 %rd24, %rd6, %rd23;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.f32 [%rd24], %f50;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r63, %r16;
setp.lt.u32	%p11, %r97, %r45;
@%p11 bra BB72_4;

BB72_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot73[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot73;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB73_2;

BB73_1:
mul.wide.s32 %rd13, %r65, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB73_1;

BB73_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB73_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB73_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB73_6;

BB73_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB73_5;

BB73_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r70, %r74;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd20, %rd21;
ld.f32 %f7, [%rd22];
ld.global.f32 %f8, [%rd19];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r58, %f1;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f24, %r61;
cvt.rn.f32.s32	%f25, %r60;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r58, 2139095040;
@%p9 bra BB73_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB73_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
mul.lo.s32 %r62, %r11, %r30;
mul.wide.u32 %rd23, %r62, 4;
add.s64 %rd24, %rd4, %rd23;
st.global.f32 [%rd24], %f50;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p11, %r72, %r31;
@%p11 bra BB73_4;

BB73_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot74[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<52>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot74;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r97, %r62, %r63, %r64;
setp.ge.u32	%p3, %r97, %r44;
@%p3 bra BB74_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB74_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB74_6;

BB74_5:
mov.u32 %r19, %r96;
mov.u32 %r18, %r91;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r19, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r100, %r70, %r69, %r100;
div.u32 %r22, %r19, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r91, %r23;
mov.u32 %r95, %r22;
mov.u32 %r96, %r22;
mov.u32 %r99, %r100;
@%p5 bra BB74_5;

BB74_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd19, %r76, 4;
add.s64 %rd20, %rd4, %rd19;
mad.lo.s32 %r77, %r15, %r95, %r99;
mul.wide.u32 %rd21, %r77, 4;
add.s64 %rd22, %rd6, %rd21;
mul.hi.u32 %r26, %r16, %r56;
ld.f32 %f7, [%rd22];
ld.global.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r78, %f1;
add.s32 %r79, %r78, -1059760811;
and.b32 %r80, %r79, -8388608;
sub.s32 %r81, %r78, %r80;
mov.b32 %f24, %r81;
cvt.rn.f32.s32	%f25, %r80;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r78, 2139095040;
@%p9 bra BB74_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB74_8:
add.s32 %r82, %r26, %r16;
shr.u32 %r83, %r82, %r57;
mul.lo.s32 %r84, %r83, %r59;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r55;
mad.lo.s32 %r87, %r54, %r83, %r86;
mul.wide.u32 %rd23, %r87, 4;
add.s64 %rd24, %rd5, %rd23;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.global.f32 [%rd24], %f50;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r62, %r16;
setp.lt.u32	%p11, %r97, %r44;
@%p11 bra BB74_4;

BB74_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot75[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<52>;
.reg .b32 %r<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot75;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd23, %r82, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r83, 0;
@%p1 bra BB75_4;

BB75_3:
mul.wide.s32 %rd27, %r83, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB75_3;

BB75_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB75_13;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd12, %rd3, %rd32;

BB75_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd38, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB75_8;

BB75_7:
mov.u32 %r18, %r95;
mov.u32 %r17, %r84;
ld.local.u32 %r62, [%rd38+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd38+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r21, %r18, %r62;
add.s64 %rd38, %rd38, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r84, %r22;
mov.u32 %r94, %r21;
mov.u32 %r95, %r21;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB75_7;

BB75_8:
mov.u32 %r24, %r102;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
mul.wide.u32 %rd33, %r72, 4;
add.s64 %rd16, %rd8, %rd33;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r25, %r12, %r94, %r24;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB75_10;

BB75_9:
mov.u32 %r26, %r85;
ld.local.u32 %r73, [%rd39+4];
rem.u32 %r74, %r93, %r73;
ld.local.u32 %r75, [%rd39+104];
mad.lo.s32 %r101, %r75, %r74, %r101;
div.u32 %r93, %r93, %r73;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB75_9;

BB75_10:
mul.wide.u32 %rd34, %r25, 4;
add.s64 %rd35, %rd9, %rd34;
mad.lo.s32 %r34, %r14, %r92, %r100;
ld.f32 %f7, [%rd35];
ld.global.f32 %f8, [%rd16];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p10, %f9, 0f42D20000;
setp.lt.f32	%p11, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p10;
selp.f32	%f21, 0f7F800000, %f20, %p11;
setp.lt.f32	%p12, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p12;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r76, %f1;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f24, %r79;
cvt.rn.f32.s32	%f25, %r78;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p13, %r76, 2139095040;
@%p13 bra BB75_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB75_12:
mul.wide.u32 %rd36, %r34, 4;
add.s64 %rd37, %rd10, %rd36;
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p14;
st.f32 [%rd37], %f50;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p15, %r96, %r44;
@%p15 bra BB75_6;

BB75_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot76[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<52>;
.reg .b32 %r<51>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot76;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB76_2;

BB76_1:
mul.wide.s32 %rd13, %r40, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB76_1;

BB76_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r47, %r21, %r22, %r23;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB76_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB76_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd25, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB76_6;

BB76_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB76_5;

BB76_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r31, 4;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r32, %r7, %r1;
mul.wide.u32 %rd21, %r32, 4;
add.s64 %rd22, %rd4, %rd21;
ld.global.f32 %f7, [%rd22];
ld.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r33, %f1;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f24, %r36;
cvt.rn.f32.s32	%f25, %r35;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r33, 2139095040;
@%p9 bra BB76_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB76_8:
mul.lo.s32 %r37, %r7, %r18;
mul.wide.u32 %rd23, %r37, 4;
add.s64 %rd24, %rd5, %rd23;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.global.f32 [%rd24], %f50;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r21, %r7;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB76_4;

BB76_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot77[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<74>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot77;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd12, %r65, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r72, %r42, %r43, %r44;
setp.ge.u32	%p3, %r72, %r32;
@%p3 bra BB77_10;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB77_4:
mov.u32 %r67, %r72;
mov.u32 %r10, %r67;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r66, %r11, -1;
mov.u32 %r73, 0;
setp.lt.s32	%p4, %r66, 1;
mov.u32 %r70, %r10;
@%p4 bra BB77_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r73, 0;
mov.u32 %r71, %r10;

BB77_6:
ld.local.u32 %r47, [%rd24+4];
rem.u32 %r48, %r71, %r47;
ld.local.u32 %r49, [%rd24+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r71, %r71, %r47;
add.s64 %rd24, %rd24, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p5, %r66, 0;
mov.u32 %r69, %r71;
mov.u32 %r70, %r69;
@%p5 bra BB77_6;

BB77_7:
mov.u32 %r19, %r70;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r19, %r73;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r51, 4;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r52, %r10, %r1;
mul.wide.u32 %rd20, %r52, 4;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r21, %r10, %r36;
ld.global.f32 %f7, [%rd21];
ld.f32 %f8, [%rd19];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r53, %f1;
add.s32 %r54, %r53, -1059760811;
and.b32 %r55, %r54, -8388608;
sub.s32 %r56, %r53, %r55;
mov.b32 %f24, %r56;
cvt.rn.f32.s32	%f25, %r55;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r53, 2139095040;
@%p9 bra BB77_9;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB77_9:
add.s32 %r57, %r21, %r10;
shr.u32 %r58, %r57, %r37;
mul.lo.s32 %r59, %r58, %r39;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r35;
mad.lo.s32 %r62, %r34, %r58, %r61;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd23, %rd5, %rd22;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.global.f32 [%rd23], %f50;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r42, %r10;
setp.lt.u32	%p11, %r72, %r32;
@%p11 bra BB77_4;

BB77_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot78[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<80>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot78;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB78_2;

BB78_1:
mul.wide.s32 %rd21, %r58, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB78_1;

BB78_2:
mov.u32 %r59, 0;
@%p1 bra BB78_4;

BB78_3:
mul.wide.s32 %rd25, %r59, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p4, %r59, 27;
@%p4 bra BB78_3;

BB78_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r72, %r32, %r33, %r34;
setp.ge.u32	%p5, %r72, %r29;
@%p5 bra BB78_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB78_6:
mov.u32 %r62, %r72;
mov.u32 %r8, %r62;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r79, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r60, %r7;
mov.u32 %r70, %r8;
mov.u32 %r71, %r8;
mov.u32 %r78, %r37;
@%p6 bra BB78_8;

BB78_7:
mov.u32 %r10, %r71;
mov.u32 %r9, %r60;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r79, %r40, %r39, %r79;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r60, %r14;
mov.u32 %r70, %r13;
mov.u32 %r71, %r13;
mov.u32 %r73, %r79;
mov.u32 %r78, %r73;
@%p7 bra BB78_7;

BB78_8:
mov.u32 %r16, %r78;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r70, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r43, 4;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r61, %r17, -1;
setp.lt.s32	%p8, %r61, 1;
mov.u32 %r68, %r8;
mov.u32 %r76, %r37;
@%p8 bra BB78_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd38, %rd3, %rd32;
mov.u32 %r77, 0;
mov.u32 %r69, %r8;

BB78_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r69, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r77, %r48, %r47, %r77;
div.u32 %r69, %r69, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p9, %r61, 0;
mov.u32 %r68, %r69;
mov.u32 %r76, %r77;
@%p9 bra BB78_10;

BB78_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 4;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r68, %r76;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r51, 4;
add.s64 %rd17, %rd35, %rd36;
ld.global.f32 %f7, [%rd34];
ld.f32 %f8, [%rd13];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p10, %f9, 0f42D20000;
setp.lt.f32	%p11, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p10;
selp.f32	%f21, 0f7F800000, %f20, %p11;
setp.lt.f32	%p12, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p12;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r52, %f1;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f24, %r55;
cvt.rn.f32.s32	%f25, %r54;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p13, %r52, 2139095040;
@%p13 bra BB78_13;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB78_13:
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p14;
st.f32 [%rd17], %f50;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r72, %r57, %r32, %r8;
setp.lt.u32	%p15, %r72, %r29;
@%p15 bra BB78_6;

BB78_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot79[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot79;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd13, %r65, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB79_1;

BB79_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r72, %r40, %r41, %r42;
setp.ge.u32	%p3, %r72, %r30;
@%p3 bra BB79_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB79_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB79_6;

BB79_5:
mov.u32 %r13, %r71;
mov.u32 %r12, %r66;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r75, %r48, %r47, %r75;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r66, %r17;
mov.u32 %r70, %r16;
mov.u32 %r71, %r16;
mov.u32 %r74, %r75;
@%p5 bra BB79_5;

BB79_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r70, %r74;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd5, %rd21;
ld.global.f32 %f7, [%rd22];
ld.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r58, %f1;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f24, %r61;
cvt.rn.f32.s32	%f25, %r60;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r58, 2139095040;
@%p9 bra BB79_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB79_8:
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
mul.lo.s32 %r62, %r11, %r29;
mul.wide.u32 %rd23, %r62, 4;
add.s64 %rd24, %rd4, %rd23;
st.global.f32 [%rd24], %f50;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r40, %r11;
setp.lt.u32	%p11, %r72, %r30;
@%p11 bra BB79_4;

BB79_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot80[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<52>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot80;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB80_2;

BB80_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB80_1;

BB80_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r97, %r61, %r62, %r63;
setp.ge.u32	%p3, %r97, %r43;
@%p3 bra BB80_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB80_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB80_6;

BB80_5:
mov.u32 %r18, %r96;
mov.u32 %r17, %r91;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r18, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r100, %r69, %r68, %r100;
div.u32 %r21, %r18, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r91, %r22;
mov.u32 %r95, %r21;
mov.u32 %r96, %r21;
mov.u32 %r99, %r100;
@%p5 bra BB80_5;

BB80_6:
mad.lo.s32 %r70, %r15, %r95, %r99;
mul.wide.u32 %rd19, %r70, 4;
add.s64 %rd20, %rd6, %rd19;
mul.hi.u32 %r71, %r16, %r47;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r48;
mul.lo.s32 %r74, %r73, %r50;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r46;
mad.lo.s32 %r77, %r45, %r73, %r76;
mul.wide.u32 %rd21, %r77, 4;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r25, %r16, %r55;
ld.global.f32 %f7, [%rd22];
ld.f32 %f8, [%rd20];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p6, %f9, 0f42D20000;
setp.lt.f32	%p7, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p6;
selp.f32	%f21, 0f7F800000, %f20, %p7;
setp.lt.f32	%p8, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p8;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p8;
mov.b32 %r78, %f1;
add.s32 %r79, %r78, -1059760811;
and.b32 %r80, %r79, -8388608;
sub.s32 %r81, %r78, %r80;
mov.b32 %f24, %r81;
cvt.rn.f32.s32	%f25, %r80;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p9, %r78, 2139095040;
@%p9 bra BB80_8;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB80_8:
add.s32 %r82, %r25, %r16;
shr.u32 %r83, %r82, %r56;
mul.lo.s32 %r84, %r83, %r58;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r54;
mad.lo.s32 %r87, %r53, %r83, %r86;
mul.wide.u32 %rd23, %r87, 4;
add.s64 %rd24, %rd5, %rd23;
setp.eq.f32	%p10, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p10;
st.global.f32 [%rd24], %f50;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r61, %r16;
setp.lt.u32	%p11, %r97, %r43;
@%p11 bra BB80_4;

BB80_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot81[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<52>;
.reg .b32 %r<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot81;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB81_2;

BB81_1:
mul.wide.s32 %rd22, %r82, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB81_1;

BB81_2:
mov.u32 %r83, 0;
@%p1 bra BB81_4;

BB81_3:
mul.wide.s32 %rd26, %r83, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB81_3;

BB81_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB81_13;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r58, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r59, 4;
add.s64 %rd12, %rd3, %rd31;

BB81_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd38, %rd11;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB81_8;

BB81_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r62, [%rd38+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd38+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r20, %r17, %r62;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB81_7;

BB81_8:
mov.u32 %r23, %r102;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB81_10;

BB81_9:
mov.u32 %r26, %r85;
ld.local.u32 %r67, [%rd39+4];
rem.u32 %r68, %r93, %r67;
ld.local.u32 %r69, [%rd39+104];
mad.lo.s32 %r101, %r69, %r68, %r101;
div.u32 %r93, %r93, %r67;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB81_9;

BB81_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd34, %r75, 4;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r34, %r14, %r92, %r100;
ld.global.f32 %f7, [%rd35];
ld.f32 %f8, [%rd33];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p10, %f9, 0f42D20000;
setp.lt.f32	%p11, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p10;
selp.f32	%f21, 0f7F800000, %f20, %p11;
setp.lt.f32	%p12, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p12;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r76, %f1;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f24, %r79;
cvt.rn.f32.s32	%f25, %r78;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p13, %r76, 2139095040;
@%p13 bra BB81_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB81_12:
mul.wide.u32 %rd36, %r34, 4;
add.s64 %rd37, %rd10, %rd36;
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p14;
st.f32 [%rd37], %f50;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p15, %r96, %r44;
@%p15 bra BB81_6;

BB81_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot82[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<52>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot82;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd20, %r57, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r58, 0;
@%p1 bra BB82_4;

BB82_3:
mul.wide.s32 %rd24, %r58, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB82_3;

BB82_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB82_14;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB82_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB82_8;

BB82_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB82_7;

BB82_8:
mov.u32 %r16, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 4;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB82_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB82_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB82_10;

BB82_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r67, %r75;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r49, 4;
add.s64 %rd34, %rd32, %rd33;
ld.f32 %f7, [%rd34];
ld.f32 %f8, [%rd13];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p10, %f9, 0f42D20000;
setp.lt.f32	%p11, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p10;
selp.f32	%f21, 0f7F800000, %f20, %p11;
setp.lt.f32	%p12, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p12;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r50, %f1;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f24, %r53;
cvt.rn.f32.s32	%f25, %r52;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p13, %r50, 2139095040;
@%p13 bra BB82_13;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB82_13:
mul.lo.s32 %r54, %r8, %r28;
mul.wide.u32 %rd35, %r54, 4;
add.s64 %rd36, %rd8, %rd35;
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p14;
st.global.f32 [%rd36], %f50;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p15, %r71, %r29;
@%p15 bra BB82_6;

BB82_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot83[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<52>;
.reg .b32 %r<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot83;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB83_2;

BB83_1:
mul.wide.s32 %rd22, %r82, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB83_1;

BB83_2:
mov.u32 %r83, 0;
@%p1 bra BB83_4;

BB83_3:
mul.wide.s32 %rd26, %r83, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB83_3;

BB83_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r96, %r54, %r55, %r56;
setp.ge.u32	%p5, %r96, %r43;
@%p5 bra BB83_13;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB83_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r103, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r60;
@%p6 bra BB83_8;

BB83_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r103, %r63, %r62, %r103;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB83_7;

BB83_8:
mov.u32 %r23, %r102;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mov.u32 %r101, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r60;
@%p8 bra BB83_10;

BB83_9:
mov.u32 %r25, %r85;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r93, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r101, %r68, %r67, %r101;
div.u32 %r93, %r93, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r85, %r30;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB83_9;

BB83_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
mad.lo.s32 %r69, %r14, %r92, %r100;
mul.wide.u32 %rd34, %r69, 4;
add.s64 %rd35, %rd10, %rd34;
mul.hi.u32 %r33, %r15, %r47;
ld.f32 %f7, [%rd35];
ld.f32 %f8, [%rd33];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p10, %f9, 0f42D20000;
setp.lt.f32	%p11, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p10;
selp.f32	%f21, 0f7F800000, %f20, %p11;
setp.lt.f32	%p12, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p12;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r70, %f1;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f24, %r73;
cvt.rn.f32.s32	%f25, %r72;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p13, %r70, 2139095040;
@%p13 bra BB83_12;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB83_12:
add.s32 %r74, %r33, %r15;
shr.u32 %r75, %r74, %r48;
mul.lo.s32 %r76, %r75, %r50;
sub.s32 %r77, %r15, %r76;
mul.lo.s32 %r78, %r77, %r46;
mad.lo.s32 %r79, %r45, %r75, %r78;
mul.wide.u32 %rd36, %r79, 4;
add.s64 %rd37, %rd8, %rd36;
setp.eq.f32	%p14, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p14;
st.global.f32 [%rd37], %f50;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r54, %r15;
setp.lt.u32	%p15, %r96, %r43;
@%p15 bra BB83_6;

BB83_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot84[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<52>;
.reg .b32 %r<107>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot84;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r74, 0;
mov.pred %p1, 0;
@%p1 bra BB84_2;

BB84_1:
mul.wide.s32 %rd31, %r74, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p2, %r74, 27;
@%p2 bra BB84_1;

BB84_2:
mov.u32 %r75, 0;
@%p1 bra BB84_4;

BB84_3:
mul.wide.s32 %rd35, %r75, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r75, %r75, 1;
setp.lt.u32	%p4, %r75, 27;
@%p4 bra BB84_3;

BB84_4:
mov.u32 %r76, 0;
@%p1 bra BB84_6;

BB84_5:
mul.wide.s32 %rd39, %r76, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r76, %r76, 1;
setp.lt.u32	%p6, %r76, 27;
@%p6 bra BB84_5;

BB84_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r95, %r47, %r48, %r49;
setp.ge.u32	%p7, %r95, %r43;
@%p7 bra BB84_17;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r50, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r51, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r52, 4;
add.s64 %rd17, %rd5, %rd45;

BB84_8:
mov.u32 %r80, %r95;
mov.u32 %r14, %r80;
mov.u64 %rd51, %rd15;
mov.u32 %r54, 0;
mov.u32 %r106, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r77, %r8;
mov.u32 %r93, %r14;
mov.u32 %r94, %r14;
mov.u32 %r105, %r54;
@%p8 bra BB84_10;

BB84_9:
mov.u32 %r16, %r94;
mov.u32 %r15, %r77;
ld.local.u32 %r55, [%rd51+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd51+104];
mad.lo.s32 %r106, %r57, %r56, %r106;
div.u32 %r19, %r16, %r55;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r77, %r20;
mov.u32 %r93, %r19;
mov.u32 %r94, %r19;
mov.u32 %r96, %r106;
mov.u32 %r105, %r96;
@%p9 bra BB84_9;

BB84_10:
mov.u32 %r22, %r105;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r23, %r9, %r93, %r22;
mov.u32 %r104, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r78, %r10;
mov.u32 %r92, %r14;
mov.u32 %r91, %r14;
mov.u32 %r103, %r54;
@%p10 bra BB84_12;

BB84_11:
mov.u32 %r24, %r78;
ld.local.u32 %r60, [%rd52+4];
rem.u32 %r61, %r92, %r60;
ld.local.u32 %r62, [%rd52+104];
mad.lo.s32 %r104, %r62, %r61, %r104;
div.u32 %r92, %r92, %r60;
add.s64 %rd52, %rd52, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r78, %r29;
mov.u32 %r91, %r92;
mov.u32 %r103, %r104;
@%p11 bra BB84_11;

BB84_12:
mul.wide.u32 %rd46, %r23, 4;
add.s64 %rd24, %rd12, %rd46;
mov.u64 %rd53, %rd17;
mad.lo.s32 %r32, %r11, %r91, %r103;
mov.u32 %r102, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r79, %r12;
mov.u32 %r90, %r14;
mov.u32 %r89, %r14;
mov.u32 %r101, %r54;
@%p12 bra BB84_14;

BB84_13:
mov.u32 %r33, %r79;
ld.local.u32 %r65, [%rd53+4];
rem.u32 %r66, %r90, %r65;
ld.local.u32 %r67, [%rd53+104];
mad.lo.s32 %r102, %r67, %r66, %r102;
div.u32 %r90, %r90, %r65;
add.s64 %rd53, %rd53, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r79, %r38;
mov.u32 %r89, %r90;
mov.u32 %r101, %r102;
@%p13 bra BB84_13;

BB84_14:
mul.wide.u32 %rd47, %r32, 4;
add.s64 %rd48, %rd13, %rd47;
mad.lo.s32 %r41, %r13, %r89, %r101;
ld.f32 %f7, [%rd48];
ld.f32 %f8, [%rd24];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p14, %f9, 0f42D20000;
setp.lt.f32	%p15, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p14;
selp.f32	%f21, 0f7F800000, %f20, %p15;
setp.lt.f32	%p16, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p16;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p16;
mov.b32 %r68, %f1;
add.s32 %r69, %r68, -1059760811;
and.b32 %r70, %r69, -8388608;
sub.s32 %r71, %r68, %r70;
mov.b32 %f24, %r71;
cvt.rn.f32.s32	%f25, %r70;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p17, %r68, 2139095040;
@%p17 bra BB84_16;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB84_16:
mul.wide.u32 %rd49, %r41, 4;
add.s64 %rd50, %rd14, %rd49;
setp.eq.f32	%p18, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p18;
st.f32 [%rd50], %f50;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r95, %r73, %r47, %r14;
setp.lt.u32	%p19, %r95, %r43;
@%p19 bra BB84_8;

BB84_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<52>;
.reg .b32 %r<9>;
.reg .b64 %rd<32>;


ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd3, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB85_5;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd3;

BB85_2:
mul.lo.s64 %rd22, %rd31, %rd1;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd5, %rd23;
mul.lo.s64 %rd25, %rd31, %rd2;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd6, %rd26;
ld.global.f32 %f7, [%rd27];
ld.global.f32 %f8, [%rd24];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p2, %f9, 0f42D20000;
setp.lt.f32	%p3, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p2;
selp.f32	%f21, 0f7F800000, %f20, %p3;
setp.lt.f32	%p4, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p4;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p4;
mov.b32 %r5, %f1;
add.s32 %r6, %r5, -1059760811;
and.b32 %r7, %r6, -8388608;
sub.s32 %r8, %r5, %r7;
mov.b32 %f24, %r8;
cvt.rn.f32.s32	%f25, %r7;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p5, %r5, 2139095040;
@%p5 bra BB85_4;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB85_4:
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd7, %rd29;
setp.eq.f32	%p6, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p6;
st.global.f32 [%rd30], %f50;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p7, %rd31, %rd18;
@%p7 bra BB85_2;

BB85_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot86[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<23>;
.reg .f32 %f<52>;
.reg .b32 %r<49>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot86;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd77, %r43, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 52;
@%p2 bra BB86_1;

BB86_2:
mov.u32 %r44, 0;
@%p1 bra BB86_4;

BB86_3:
mul.wide.s32 %rd81, %r44, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p4, %r44, 52;
@%p4 bra BB86_3;

BB86_4:
mov.u32 %r45, 0;
@%p1 bra BB86_6;

BB86_5:
mul.wide.s32 %rd85, %r45, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p6, %r45, 52;
@%p6 bra BB86_5;

BB86_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd89, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd90, %r21;
add.s64 %rd148, %rd89, %rd90;
setp.ge.u64	%p7, %rd148, %rd73;
@%p7 bra BB86_26;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd91, %r22, 8;
add.s64 %rd19, %rd3, %rd91;
mul.wide.s32 %rd92, %r23, 8;
add.s64 %rd20, %rd4, %rd92;
mul.wide.s32 %rd93, %r24, 8;
add.s64 %rd21, %rd5, %rd93;

BB86_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd95, 0;
mov.u64 %rd159, %rd95;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r46, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd95;
@%p8 bra BB86_13;

BB86_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r46;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd96, %rd25, %rd27;
and.b64 %rd97, %rd96, -4294967296;
setp.eq.s64	%p9, %rd97, 0;
@%p9 bra BB86_11;
bra.uni BB86_10;

BB86_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB86_12;

BB86_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB86_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd98, [%rd121+200];
mul.lo.s64 %rd99, %rd98, %rd122;
add.s64 %rd159, %rd99, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r46, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB86_9;

BB86_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd102, %rd13, %rd145;
add.s64 %rd39, %rd102, %rd37;
mov.u64 %rd157, %rd95;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r47, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd95;
@%p11 bra BB86_18;

BB86_14:
mov.u32 %r12, %r47;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd103, %rd143, %rd43;
and.b64 %rd104, %rd103, -4294967296;
setp.eq.s64	%p12, %rd104, 0;
@%p12 bra BB86_16;
bra.uni BB86_15;

BB86_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB86_17;

BB86_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB86_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd105, [%rd123+200];
mul.lo.s64 %rd106, %rd105, %rd124;
add.s64 %rd157, %rd106, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r47, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB86_14;

BB86_18:
shl.b64 %rd109, %rd39, 2;
add.s64 %rd54, %rd14, %rd109;
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd110, %rd15, %rd142;
add.s64 %rd56, %rd110, %rd156;
mov.u64 %rd155, %rd95;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r48, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd95;
@%p14 bra BB86_23;

BB86_19:
mov.u32 %r14, %r48;
ld.local.u64 %rd60, [%rd125];
or.b64 %rd111, %rd140, %rd60;
and.b64 %rd112, %rd111, -4294967296;
setp.eq.s64	%p15, %rd112, 0;
@%p15 bra BB86_21;
bra.uni BB86_20;

BB86_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB86_22;

BB86_20:
div.u64 %rd141, %rd140, %rd60;
rem.u64 %rd126, %rd140, %rd60;

BB86_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd113, [%rd125+200];
mul.lo.s64 %rd114, %rd113, %rd126;
add.s64 %rd155, %rd114, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r48, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB86_19;

BB86_23:
shl.b64 %rd115, %rd56, 2;
add.s64 %rd116, %rd16, %rd115;
mul.lo.s64 %rd117, %rd17, %rd139;
add.s64 %rd71, %rd117, %rd154;
ld.f32 %f7, [%rd116];
ld.f32 %f8, [%rd54];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.gt.f32	%p17, %f9, 0f42D20000;
setp.lt.f32	%p18, %f9, 0fC2D20000;
fma.rn.f32 %f19, %f5, %f18, 0f3F800000;
selp.f32	%f20, 0f3F800000, %f19, %p17;
selp.f32	%f21, 0f7F800000, %f20, %p18;
setp.lt.f32	%p19, %f21, 0f00800000;
mul.f32 %f22, %f21, 0f4B000000;
selp.f32	%f1, %f22, %f21, %p19;
selp.f32	%f23, 0fC1B80000, 0f00000000, %p19;
mov.b32 %r37, %f1;
add.s32 %r38, %r37, -1059760811;
and.b32 %r39, %r38, -8388608;
sub.s32 %r40, %r37, %r39;
mov.b32 %f24, %r40;
cvt.rn.f32.s32	%f25, %r39;
mov.f32 %f26, 0f34000000;
fma.rn.f32 %f27, %f25, %f26, %f23;
add.f32 %f28, %f24, 0fBF800000;
mov.f32 %f29, 0f3E1039F6;
mov.f32 %f30, 0fBE055027;
fma.rn.f32 %f31, %f30, %f28, %f29;
mov.f32 %f32, 0fBDF8CDCC;
fma.rn.f32 %f33, %f31, %f28, %f32;
mov.f32 %f34, 0f3E0F2955;
fma.rn.f32 %f35, %f33, %f28, %f34;
mov.f32 %f36, 0fBE2AD8B9;
fma.rn.f32 %f37, %f35, %f28, %f36;
mov.f32 %f38, 0f3E4CED0B;
fma.rn.f32 %f39, %f37, %f28, %f38;
mov.f32 %f40, 0fBE7FFF22;
fma.rn.f32 %f41, %f39, %f28, %f40;
mov.f32 %f42, 0f3EAAAA78;
fma.rn.f32 %f43, %f41, %f28, %f42;
mov.f32 %f44, 0fBF000000;
fma.rn.f32 %f45, %f43, %f28, %f44;
mul.f32 %f46, %f45, %f28;
fma.rn.f32 %f47, %f46, %f28, %f28;
mov.f32 %f48, 0f3F317218;
fma.rn.f32 %f51, %f27, %f48, %f47;
setp.lt.u32	%p20, %r37, 2139095040;
@%p20 bra BB86_25;

mov.f32 %f49, 0f7F800000;
fma.rn.f32 %f51, %f1, %f49, %f49;

BB86_25:
shl.b64 %rd118, %rd71, 2;
add.s64 %rd119, %rd18, %rd118;
setp.eq.f32	%p21, %f1, 0f00000000;
selp.f32	%f50, 0fFF800000, %f51, %p21;
st.f32 [%rd119], %f50;
mov.u32 %r41, %nctaid.x;
mul.wide.u32 %rd120, %r41, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p22, %rd148, %rd73;
@%p22 bra BB86_8;

BB86_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<22>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r3, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB87_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r3;

BB87_2:
mul.lo.s32 %r16, %r19, %r1;
mul.wide.u32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r2;
mul.wide.u32 %rd9, %r17, 4;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p4, %r19, %r12;
@%p4 bra BB87_2;

BB87_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<22>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB88_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB88_2:
mul.lo.s32 %r37, %r48, %r1;
mul.wide.u32 %rd7, %r37, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r38, %r48, %r2;
mul.wide.u32 %rd9, %r38, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r39, %r48, %r24;
add.s32 %r40, %r39, %r48;
shr.u32 %r41, %r40, %r25;
mul.lo.s32 %r42, %r41, %r27;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r23;
mad.lo.s32 %r45, %r22, %r41, %r44;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB88_2;

BB88_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot89[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<22>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot89;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB89_2;

BB89_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB89_1;

BB89_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB89_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB89_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB89_6;

BB89_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB89_5;

BB89_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 4;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
mul.wide.u32 %rd23, %r33, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.f32 %f3, [%rd21];
ld.global.f32 %f4, [%rd19];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd24], %f21;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB89_4;

BB89_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<22>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB90_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB90_2:
mul.lo.s32 %r37, %r48, %r1;
mul.wide.u32 %rd7, %r37, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r38, %r48, %r24;
add.s32 %r39, %r38, %r48;
shr.u32 %r40, %r39, %r25;
mul.lo.s32 %r41, %r40, %r27;
sub.s32 %r42, %r48, %r41;
mul.lo.s32 %r43, %r42, %r23;
mad.lo.s32 %r44, %r22, %r40, %r43;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB90_2;

BB90_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB91_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB91_2:
mul.lo.s32 %r56, %r73, %r1;
mul.wide.u32 %rd7, %r56, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r57, %r73, %r35;
add.s32 %r58, %r57, %r73;
shr.u32 %r59, %r58, %r36;
mul.lo.s32 %r60, %r59, %r38;
sub.s32 %r61, %r73, %r60;
mul.lo.s32 %r62, %r61, %r34;
mad.lo.s32 %r63, %r33, %r59, %r62;
mul.wide.u32 %rd9, %r63, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB91_2;

BB91_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot92[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot92;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB92_2;

BB92_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB92_1;

BB92_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB92_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB92_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB92_6;

BB92_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB92_5;

BB92_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd20, %rd21;
mul.lo.s32 %r58, %r11, %r1;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.f32 %f3, [%rd19];
ld.global.f32 %f4, [%rd24];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd22], %f21;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB92_4;

BB92_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot93[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<22>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot93;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB93_2;

BB93_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB93_1;

BB93_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB93_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB93_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB93_6;

BB93_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB93_5;

BB93_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 4;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r34, 4;
add.s64 %rd22, %rd20, %rd21;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd23, %r35, 4;
add.s64 %rd24, %rd5, %rd23;
ld.f32 %f3, [%rd22];
ld.global.f32 %f4, [%rd19];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd24], %f21;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB93_4;

BB93_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot94[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot94;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB94_2;

BB94_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB94_1;

BB94_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r73, %r41, %r42, %r43;
setp.ge.u32	%p3, %r73, %r31;
@%p3 bra BB94_8;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB94_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB94_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB94_6:
ld.local.u32 %r51, [%rd24+4];
rem.u32 %r52, %r72, %r51;
ld.local.u32 %r53, [%rd24+104];
mad.lo.s32 %r74, %r53, %r52, %r74;
div.u32 %r72, %r72, %r51;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB94_6;

BB94_7:
mov.u32 %r19, %r71;
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r19, %r74;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd17, %rd18;
mul.hi.u32 %r56, %r10, %r35;
add.s32 %r57, %r56, %r10;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd20, %r62, 4;
add.s64 %rd21, %rd5, %rd20;
mul.lo.s32 %r63, %r10, %r1;
mul.wide.u32 %rd22, %r63, 4;
add.s64 %rd23, %rd4, %rd22;
ld.f32 %f3, [%rd19];
ld.global.f32 %f4, [%rd23];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd21], %f21;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r41, %r10;
setp.lt.u32	%p8, %r73, %r31;
@%p8 bra BB94_4;

BB94_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot95[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot95;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB95_2;

BB95_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB95_1;

BB95_2:
mov.u32 %r55, 0;
@%p1 bra BB95_4;

BB95_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB95_3;

BB95_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB95_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB95_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB95_8;

BB95_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB95_7;

BB95_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 4;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
mul.wide.u32 %rd32, %r44, 4;
add.s64 %rd14, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB95_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd38, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB95_10:
ld.local.u32 %r47, [%rd38+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd38+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB95_10;

BB95_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 4;
add.s64 %rd36, %rd34, %rd35;
ld.f32 %f3, [%rd14];
ld.global.f32 %f4, [%rd13];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p10, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p10;
setp.lt.f32	%p11, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p11;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd36], %f21;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p12, %r68, %r29;
@%p12 bra BB95_6;

BB95_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<22>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB96_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB96_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
mul.wide.u32 %rd7, %r43, 4;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r44, %r48, %r1;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB96_2;

BB96_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB97_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB97_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd7, %r62, 4;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r63, %r73, %r1;
mul.wide.u32 %rd9, %r63, 4;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB97_2;

BB97_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot98[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot98;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB98_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB98_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB98_6;

BB98_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB98_5;

BB98_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd20, %rd21;
mul.lo.s32 %r58, %r11, %r1;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.f32 %f3, [%rd24];
ld.global.f32 %f4, [%rd19];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd22], %f21;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB98_4;

BB98_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB99_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB99_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd7, %r62, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.wide.u32 %rd9, %r69, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB99_2;

BB99_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .f32 %f<22>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB100_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB100_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.wide.u32 %rd7, %r81, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.wide.u32 %rd9, %r88, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
mad.lo.s32 %r95, %r60, %r91, %r94;
mul.wide.u32 %rd11, %r95, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
ld.global.f32 %f4, [%rd8];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd12], %f21;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p4, %r98, %r43;
@%p4 bra BB100_2;

BB100_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot101[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<22>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot101;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB101_2;

BB101_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB101_1;

BB101_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB101_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB101_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB101_6;

BB101_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB101_5;

BB101_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd19, %r76, 4;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd21, %r82, 4;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd6, %rd23;
ld.global.f32 %f3, [%rd22];
ld.global.f32 %f4, [%rd20];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd24], %f21;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p8, %r93, %r44;
@%p8 bra BB101_4;

BB101_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot102[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot102;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB102_2;

BB102_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB102_1;

BB102_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB102_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB102_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB102_6;

BB102_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB102_5;

BB102_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd20, %rd21;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
ld.f32 %f3, [%rd22];
ld.global.f32 %f4, [%rd19];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd24], %f21;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB102_4;

BB102_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot103[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<22>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot103;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB103_2;

BB103_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB103_1;

BB103_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB103_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB103_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB103_6;

BB103_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB103_5;

BB103_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd19, %r75, 4;
add.s64 %rd20, %rd4, %rd19;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd6, %rd21;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd5, %rd23;
ld.f32 %f3, [%rd22];
ld.global.f32 %f4, [%rd20];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd24], %f21;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p8, %r93, %r43;
@%p8 bra BB103_4;

BB103_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot104[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<22>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot104;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB104_2;

BB104_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB104_1;

BB104_2:
mov.u32 %r79, 0;
@%p1 bra BB104_4;

BB104_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB104_3;

BB104_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB104_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd12, %rd3, %rd32;

BB104_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB104_8;

BB104_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB104_7;

BB104_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd33, %r71, 4;
add.s64 %rd16, %rd8, %rd33;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB104_10;

BB104_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd39+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd39+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB104_9;

BB104_10:
mul.wide.u32 %rd34, %r25, 4;
add.s64 %rd35, %rd9, %rd34;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd10, %rd36;
ld.f32 %f3, [%rd35];
ld.global.f32 %f4, [%rd16];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p10, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p10;
setp.lt.f32	%p11, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p11;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd37], %f21;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB104_6;

BB104_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot105[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<22>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot105;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB105_2;

BB105_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB105_1;

BB105_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB105_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB105_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB105_6;

BB105_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB105_5;

BB105_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r33, 4;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r34, %r9, %r1;
mul.wide.u32 %rd21, %r34, 4;
add.s64 %rd22, %rd4, %rd21;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd23, %r35, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f3, [%rd22];
ld.f32 %f4, [%rd20];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd24], %f21;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB105_4;

BB105_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot106[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot106;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB106_2;

BB106_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB106_1;

BB106_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r73, %r41, %r42, %r43;
setp.ge.u32	%p3, %r73, %r31;
@%p3 bra BB106_8;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB106_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB106_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB106_6:
ld.local.u32 %r51, [%rd24+4];
rem.u32 %r52, %r72, %r51;
ld.local.u32 %r53, [%rd24+104];
mad.lo.s32 %r74, %r53, %r52, %r74;
div.u32 %r72, %r72, %r51;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB106_6;

BB106_7:
mov.u32 %r19, %r71;
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r19, %r74;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r56, %r10, %r1;
mul.wide.u32 %rd20, %r56, 4;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r57, %r10, %r35;
add.s32 %r58, %r57, %r10;
shr.u32 %r59, %r58, %r36;
mul.lo.s32 %r60, %r59, %r38;
sub.s32 %r61, %r10, %r60;
mul.lo.s32 %r62, %r61, %r34;
mad.lo.s32 %r63, %r33, %r59, %r62;
mul.wide.u32 %rd22, %r63, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f3, [%rd21];
ld.f32 %f4, [%rd19];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd23], %f21;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r41, %r10;
setp.lt.u32	%p8, %r73, %r31;
@%p8 bra BB106_4;

BB106_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot107[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot107;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB107_2;

BB107_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB107_1;

BB107_2:
mov.u32 %r55, 0;
@%p1 bra BB107_4;

BB107_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB107_3;

BB107_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB107_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB107_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB107_8;

BB107_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB107_7;

BB107_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 4;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB107_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB107_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB107_10;

BB107_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd32, %r49, 4;
add.s64 %rd33, %rd8, %rd32;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.f32 %f3, [%rd33];
ld.f32 %f4, [%rd13];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p10, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p10;
setp.lt.f32	%p11, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p11;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd36], %f21;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p12, %r68, %r29;
@%p12 bra BB107_6;

BB107_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot108[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot108;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB108_2;

BB108_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB108_1;

BB108_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB108_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB108_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB108_6;

BB108_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB108_5;

BB108_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd5, %rd21;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.f32 %f3, [%rd22];
ld.f32 %f4, [%rd20];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd24], %f21;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB108_4;

BB108_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot109[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<22>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot109;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB109_2;

BB109_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB109_1;

BB109_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB109_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r63, 4;
add.s64 %rd7, %rd1, %rd18;

BB109_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB109_6;

BB109_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd25+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd25+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB109_5;

BB109_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd19, %r69, 4;
add.s64 %rd20, %rd6, %rd19;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f3, [%rd22];
ld.f32 %f4, [%rd20];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p6, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p6;
setp.lt.f32	%p7, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p7;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd24], %f21;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB109_4;

BB109_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot110[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<22>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot110;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r79, 0;
@%p1 bra BB110_4;

BB110_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB110_3;

BB110_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB110_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB110_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB110_8;

BB110_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB110_7;

BB110_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB110_10;

BB110_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB110_9;

BB110_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd34, %r74, 4;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd10, %rd36;
ld.global.f32 %f3, [%rd35];
ld.f32 %f4, [%rd33];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p10, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p10;
setp.lt.f32	%p11, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p11;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd37], %f21;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB110_6;

BB110_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot111[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<22>;
.reg .b32 %r<75>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot111;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r54, 0;
@%p1 bra BB111_4;

BB111_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB111_3;

BB111_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB111_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB111_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB111_8;

BB111_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB111_7;

BB111_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 4;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB111_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB111_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB111_10;

BB111_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r49, 4;
add.s64 %rd34, %rd32, %rd33;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd35, %r50, 4;
add.s64 %rd36, %rd8, %rd35;
ld.f32 %f3, [%rd34];
ld.f32 %f4, [%rd13];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p10, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p10;
setp.lt.f32	%p11, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p11;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd36], %f21;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p12, %r67, %r29;
@%p12 bra BB111_6;

BB111_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot112[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<22>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot112;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB112_2;

BB112_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB112_1;

BB112_2:
mov.u32 %r79, 0;
@%p1 bra BB112_4;

BB112_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB112_3;

BB112_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB112_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r56, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd12, %rd3, %rd31;

BB112_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB112_8;

BB112_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd38+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd38+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB112_7;

BB112_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB112_10;

BB112_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd39+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd39+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB112_9;

BB112_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd34, %r68, 4;
add.s64 %rd35, %rd10, %rd34;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd8, %rd36;
ld.f32 %f3, [%rd35];
ld.f32 %f4, [%rd33];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p10, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p10;
setp.lt.f32	%p11, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p11;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd37], %f21;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB112_6;

BB112_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot113[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .f32 %f<22>;
.reg .b32 %r<103>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot113;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB113_2;

BB113_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB113_1;

BB113_2:
mov.u32 %r71, 0;
@%p1 bra BB113_4;

BB113_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB113_3;

BB113_4:
mov.u32 %r72, 0;
@%p1 bra BB113_6;

BB113_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB113_5;

BB113_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB113_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r49, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r50, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r51, 4;
add.s64 %rd17, %rd5, %rd45;

BB113_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd51, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB113_10;

BB113_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd51+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd51+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB113_9;

BB113_10:
mov.u32 %r22, %r101;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB113_12;

BB113_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd52+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd52+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd52, %rd52, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB113_11;

BB113_12:
mul.wide.u32 %rd46, %r23, 4;
add.s64 %rd24, %rd12, %rd46;
mov.u64 %rd53, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB113_14;

BB113_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd53+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd53+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd53, %rd53, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB113_13;

BB113_14:
mul.wide.u32 %rd47, %r32, 4;
add.s64 %rd48, %rd13, %rd47;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd49, %r67, 4;
add.s64 %rd50, %rd14, %rd49;
ld.f32 %f3, [%rd48];
ld.f32 %f4, [%rd24];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p14, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p14;
setp.lt.f32	%p15, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p15;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd50], %f21;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p16, %r91, %r42;
@%p16 bra BB113_8;

BB113_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .f32 %f<22>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd3, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB114_3;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd3;

BB114_2:
mul.lo.s64 %rd22, %rd31, %rd1;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd5, %rd23;
mul.lo.s64 %rd25, %rd31, %rd2;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd6, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd7, %rd29;
ld.global.f32 %f3, [%rd27];
ld.global.f32 %f4, [%rd24];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p2, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p2;
setp.lt.f32	%p3, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p3;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.global.f32 [%rd30], %f21;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p4, %rd31, %rd18;
@%p4 bra BB114_2;

BB114_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot115[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<22>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot115;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB115_2;

BB115_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB115_1;

BB115_2:
mov.u32 %r40, 0;
@%p1 bra BB115_4;

BB115_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB115_3;

BB115_4:
mov.u32 %r41, 0;
@%p1 bra BB115_6;

BB115_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB115_5;

BB115_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd148, %rd88, %rd89;
setp.ge.u64	%p7, %rd148, %rd72;
@%p7 bra BB115_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd90, %r22, 8;
add.s64 %rd19, %rd3, %rd90;
mul.wide.s32 %rd91, %r23, 8;
add.s64 %rd20, %rd4, %rd91;
mul.wide.s32 %rd92, %r24, 8;
add.s64 %rd21, %rd5, %rd92;

BB115_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd94, 0;
mov.u64 %rd159, %rd94;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd94;
@%p8 bra BB115_13;

BB115_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd95, %rd25, %rd27;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p9, %rd96, 0;
@%p9 bra BB115_11;
bra.uni BB115_10;

BB115_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB115_12;

BB115_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB115_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd97, [%rd121+200];
mul.lo.s64 %rd98, %rd97, %rd122;
add.s64 %rd159, %rd98, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB115_9;

BB115_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd101, %rd13, %rd145;
add.s64 %rd39, %rd101, %rd37;
mov.u64 %rd157, %rd94;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd94;
@%p11 bra BB115_18;

BB115_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd102, %rd143, %rd43;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p12, %rd103, 0;
@%p12 bra BB115_16;
bra.uni BB115_15;

BB115_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB115_17;

BB115_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB115_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd104, [%rd123+200];
mul.lo.s64 %rd105, %rd104, %rd124;
add.s64 %rd157, %rd105, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB115_14;

BB115_18:
shl.b64 %rd108, %rd39, 2;
add.s64 %rd54, %rd14, %rd108;
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd109, %rd15, %rd142;
add.s64 %rd56, %rd109, %rd156;
mov.u64 %rd155, %rd94;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd94;
@%p14 bra BB115_23;

BB115_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd125];
or.b64 %rd110, %rd140, %rd60;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p15, %rd111, 0;
@%p15 bra BB115_21;
bra.uni BB115_20;

BB115_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB115_22;

BB115_20:
div.u64 %rd141, %rd140, %rd60;
rem.u64 %rd126, %rd140, %rd60;

BB115_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd112, [%rd125+200];
mul.lo.s64 %rd113, %rd112, %rd126;
add.s64 %rd155, %rd113, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB115_19;

BB115_23:
shl.b64 %rd114, %rd56, 2;
add.s64 %rd115, %rd16, %rd114;
mul.lo.s64 %rd116, %rd17, %rd139;
add.s64 %rd117, %rd116, %rd154;
shl.b64 %rd118, %rd117, 2;
add.s64 %rd119, %rd18, %rd118;
ld.f32 %f3, [%rd115];
ld.f32 %f4, [%rd54];
mul.f32 %f5, %f4, %f3;
neg.f32 %f6, %f5;
mul.f32 %f7, %f5, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f8, %f7;
mov.f32 %f9, 0fBF317200;
fma.rn.f32 %f10, %f8, %f9, %f6;
mov.f32 %f11, 0fB5BFBE8E;
fma.rn.f32 %f12, %f8, %f11, %f10;
mul.f32 %f2, %f12, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f13, %f8, 0f00000000;
ex2.approx.f32 %f14, %f13;
mul.f32 %f15, %f1, %f14;
setp.gt.f32	%p17, %f5, 0f42D20000;
selp.f32	%f16, 0f00000000, %f15, %p17;
setp.lt.f32	%p18, %f5, 0fC2D20000;
selp.f32	%f17, 0f7F800000, %f16, %p18;
mul.f32 %f18, %f3, %f17;
neg.f32 %f19, %f18;
add.f32 %f20, %f17, 0f3F800000;
div.rn.f32 %f21, %f19, %f20;
st.f32 [%rd119], %f21;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p19, %rd148, %rd72;
@%p19 bra BB115_8;

BB115_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<25>;
.reg .f32 %f<4>;
.reg .b32 %r<62>;
.reg .f64 %fd<103>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r57, %r24, %r25, %r26;
setp.ge.u32	%p1, %r57, %r23;
@%p1 bra BB116_13;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB116_2:
mul.lo.s32 %r27, %r57, %r1;
mul.wide.u32 %rd7, %r27, 8;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r28, %r57, %r2;
mul.wide.u32 %rd9, %r28, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r8}, %fd48;
}
shl.b32 %r29, %r6, 20;
add.s32 %r30, %r8, %r29;
mov.b64 %fd99, {%r7, %r30};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r31}, %fd17;
}
mov.b32 %f2, %r31;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB116_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd99, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB116_5;

shr.u32 %r32, %r6, 31;
add.s32 %r33, %r6, %r32;
shr.s32 %r34, %r33, 1;
shl.b32 %r35, %r34, 20;
add.s32 %r36, %r35, %r8;
mov.b64 %fd51, {%r7, %r36};
sub.s32 %r37, %r6, %r34;
shl.b32 %r38, %r37, 20;
add.s32 %r39, %r38, 1072693248;
mov.u32 %r40, 0;
mov.b64 %fd52, {%r40, %r39};
mul.f64 %fd99, %fd51, %fd52;

BB116_5:
add.f64 %fd100, %fd99, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r59, %temp}, %fd100;
}
mov.u32 %r60, -1023;
setp.gt.s32	%p5, %r58, 1048575;
@%p5 bra BB116_7;

mul.f64 %fd100, %fd100, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r59, %temp}, %fd100;
}
mov.u32 %r60, -1077;

BB116_7:
add.s32 %r43, %r58, -1;
setp.lt.u32	%p6, %r43, 2146435071;
@%p6 bra BB116_9;
bra.uni BB116_8;

BB116_9:
shr.u32 %r45, %r58, 20;
add.s32 %r61, %r60, %r45;
and.b32 %r46, %r58, -2146435073;
or.b32 %r47, %r46, 1072693248;
mov.b64 %fd101, {%r59, %r47};
setp.lt.s32	%p8, %r47, 1073127583;
@%p8 bra BB116_11;

{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd101;
}
add.s32 %r50, %r49, -1048576;
mov.b64 %fd101, {%r48, %r50};
add.s32 %r61, %r61, 1;

BB116_11:
add.f64 %fd56, %fd101, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd46;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd101, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r51, %r61, -2147483648;
mov.u32 %r52, 1127219200;
mov.b64 %fd88, {%r51, %r52};
mov.u32 %r53, -2147483648;
mov.b64 %fd89, {%r53, %r52};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd102, %fd92, %fd98;
bra.uni BB116_12;

BB116_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd100, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd100;
}
mov.b32 %f3, %r44;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd102, 0dFFF0000000000000, %fd54, %p7;

BB116_12:
mul.lo.s32 %r54, %r57, %r22;
mul.wide.u32 %rd11, %r54, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd102;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r57, %r56, %r24, %r57;
setp.lt.u32	%p9, %r57, %r23;
@%p9 bra BB116_2;

BB116_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<4>;
.reg .b32 %r<88>;
.reg .f64 %fd<104>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r83, %r44, %r45, %r46;
setp.ge.u32	%p1, %r83, %r35;
@%p1 bra BB117_13;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB117_2:
mul.lo.s32 %r47, %r83, %r1;
mul.wide.u32 %rd7, %r47, 8;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r48, %r83, %r2;
mul.wide.u32 %rd9, %r48, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd48;
}
shl.b32 %r49, %r11, 20;
add.s32 %r50, %r13, %r49;
mov.b64 %fd100, {%r12, %r50};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r51}, %fd17;
}
mov.b32 %f2, %r51;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB117_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB117_5;

shr.u32 %r52, %r11, 31;
add.s32 %r53, %r11, %r52;
shr.s32 %r54, %r53, 1;
shl.b32 %r55, %r54, 20;
add.s32 %r56, %r55, %r13;
mov.b64 %fd51, {%r12, %r56};
sub.s32 %r57, %r11, %r54;
shl.b32 %r58, %r57, 20;
add.s32 %r59, %r58, 1072693248;
mov.u32 %r60, 0;
mov.b64 %fd52, {%r60, %r59};
mul.f64 %fd100, %fd51, %fd52;

BB117_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd101;
}
mov.u32 %r86, -1023;
setp.gt.s32	%p5, %r84, 1048575;
@%p5 bra BB117_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd101;
}
mov.u32 %r86, -1077;

BB117_7:
add.s32 %r63, %r84, -1;
setp.lt.u32	%p6, %r63, 2146435071;
@%p6 bra BB117_9;
bra.uni BB117_8;

BB117_9:
shr.u32 %r65, %r84, 20;
add.s32 %r87, %r86, %r65;
and.b32 %r66, %r84, -2146435073;
or.b32 %r67, %r66, 1072693248;
mov.b64 %fd102, {%r85, %r67};
setp.lt.s32	%p8, %r67, 1073127583;
@%p8 bra BB117_11;

{
.reg .b32 %temp; 
mov.b64 {%r68, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r69}, %fd102;
}
add.s32 %r70, %r69, -1048576;
mov.b64 %fd102, {%r68, %r70};
add.s32 %r87, %r87, 1;

BB117_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r71, %r87, -2147483648;
mov.u32 %r72, 1127219200;
mov.b64 %fd88, {%r71, %r72};
mov.u32 %r73, -2147483648;
mov.b64 %fd89, {%r73, %r72};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB117_12;

BB117_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r64}, %fd101;
}
mov.b32 %f3, %r64;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB117_12:
mul.hi.u32 %r82, %r83, %r38;
add.s32 %r74, %r82, %r83;
shr.u32 %r75, %r74, %r39;
mul.lo.s32 %r76, %r75, %r41;
sub.s32 %r77, %r83, %r76;
mul.lo.s32 %r78, %r77, %r37;
mad.lo.s32 %r79, %r36, %r75, %r78;
mul.wide.u32 %rd11, %r79, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd103;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r83, %r81, %r44, %r83;
setp.lt.u32	%p9, %r83, %r35;
@%p9 bra BB117_2;

BB117_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot118[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<4>;
.reg .b32 %r<89>;
.reg .f64 %fd<104>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot118;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r74, 0;
mov.pred %p1, 0;
@%p1 bra BB118_2;

BB118_1:
mul.wide.s32 %rd14, %r74, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p2, %r74, 27;
@%p2 bra BB118_1;

BB118_2:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r81, %r34, %r35, %r36;
setp.ge.u32	%p3, %r81, %r32;
@%p3 bra BB118_17;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r37, [%rd1+208];
add.s32 %r6, %r37, -1;
mul.wide.s32 %rd18, %r37, 4;
add.s64 %rd6, %rd1, %rd18;

BB118_4:
mov.u32 %r76, %r81;
mov.u32 %r7, %r76;
mov.u64 %rd25, %rd6;
mov.u32 %r83, 0;
mov.u32 %r84, %r83;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r75, %r6;
mov.u32 %r79, %r7;
mov.u32 %r80, %r7;
@%p4 bra BB118_6;

BB118_5:
mov.u32 %r9, %r80;
mov.u32 %r8, %r75;
ld.local.u32 %r40, [%rd25+4];
rem.u32 %r41, %r9, %r40;
ld.local.u32 %r42, [%rd25+104];
mad.lo.s32 %r84, %r42, %r41, %r84;
div.u32 %r12, %r9, %r40;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r75, %r13;
mov.u32 %r79, %r12;
mov.u32 %r80, %r12;
mov.u32 %r83, %r84;
@%p5 bra BB118_5;

BB118_6:
mul.lo.s32 %r43, %r7, %r30;
mul.wide.u32 %rd19, %r43, 8;
add.s64 %rd20, %rd4, %rd19;
mul.lo.s32 %r44, %r7, %r31;
mul.wide.u32 %rd21, %r44, 8;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r45, [%rd1+108];
mad.lo.s32 %r46, %r45, %r79, %r83;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r46, 8;
add.s64 %rd10, %rd23, %rd24;
ld.global.f64 %fd15, [%rd22];
ld.global.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd48;
}
shl.b32 %r47, %r16, 20;
add.s32 %r48, %r18, %r47;
mov.b64 %fd100, {%r17, %r48};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd17;
}
mov.b32 %f2, %r49;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB118_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB118_9;

shr.u32 %r50, %r16, 31;
add.s32 %r51, %r16, %r50;
shr.s32 %r52, %r51, 1;
shl.b32 %r53, %r52, 20;
add.s32 %r54, %r53, %r18;
mov.b64 %fd51, {%r17, %r54};
sub.s32 %r55, %r16, %r52;
shl.b32 %r56, %r55, 20;
add.s32 %r57, %r56, 1072693248;
mov.u32 %r58, 0;
mov.b64 %fd52, {%r58, %r57};
mul.f64 %fd100, %fd51, %fd52;

BB118_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd101;
}
mov.u32 %r87, -1023;
setp.gt.s32	%p9, %r85, 1048575;
@%p9 bra BB118_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd101;
}
mov.u32 %r87, -1077;

BB118_11:
add.s32 %r61, %r85, -1;
setp.lt.u32	%p10, %r61, 2146435071;
@%p10 bra BB118_13;
bra.uni BB118_12;

BB118_13:
shr.u32 %r63, %r85, 20;
add.s32 %r88, %r87, %r63;
and.b32 %r64, %r85, -2146435073;
or.b32 %r65, %r64, 1072693248;
mov.b64 %fd102, {%r86, %r65};
setp.lt.s32	%p12, %r65, 1073127583;
@%p12 bra BB118_15;

{
.reg .b32 %temp; 
mov.b64 {%r66, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r67}, %fd102;
}
add.s32 %r68, %r67, -1048576;
mov.b64 %fd102, {%r66, %r68};
add.s32 %r88, %r88, 1;

BB118_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r69, %r88, -2147483648;
mov.u32 %r70, 1127219200;
mov.b64 %fd88, {%r69, %r70};
mov.u32 %r71, -2147483648;
mov.b64 %fd89, {%r71, %r70};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB118_16;

BB118_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r62}, %fd101;
}
mov.b32 %f3, %r62;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB118_16:
st.f64 [%rd10], %fd103;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r81, %r73, %r34, %r7;
setp.lt.u32	%p13, %r81, %r32;
@%p13 bra BB118_4;

BB118_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<4>;
.reg .b32 %r<88>;
.reg .f64 %fd<104>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r83, %r43, %r44, %r45;
setp.ge.u32	%p1, %r83, %r34;
@%p1 bra BB119_13;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB119_2:
ld.param.u32 %r82, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s32 %r46, %r83, %r82;
mul.wide.u32 %rd7, %r46, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r47, %r83, %r37;
add.s32 %r48, %r47, %r83;
shr.u32 %r49, %r48, %r38;
mul.lo.s32 %r50, %r49, %r40;
sub.s32 %r51, %r83, %r50;
mul.lo.s32 %r52, %r51, %r36;
mad.lo.s32 %r53, %r35, %r49, %r52;
mul.wide.u32 %rd9, %r53, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd48;
}
shl.b32 %r54, %r10, 20;
add.s32 %r55, %r12, %r54;
mov.b64 %fd100, {%r11, %r55};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd17;
}
mov.b32 %f2, %r56;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB119_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB119_5;

shr.u32 %r57, %r10, 31;
add.s32 %r58, %r10, %r57;
shr.s32 %r59, %r58, 1;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, %r12;
mov.b64 %fd51, {%r11, %r61};
sub.s32 %r62, %r10, %r59;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, 1072693248;
mov.u32 %r65, 0;
mov.b64 %fd52, {%r65, %r64};
mul.f64 %fd100, %fd51, %fd52;

BB119_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd101;
}
mov.u32 %r86, -1023;
setp.gt.s32	%p5, %r84, 1048575;
@%p5 bra BB119_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd101;
}
mov.u32 %r86, -1077;

BB119_7:
add.s32 %r68, %r84, -1;
setp.lt.u32	%p6, %r68, 2146435071;
@%p6 bra BB119_9;
bra.uni BB119_8;

BB119_9:
shr.u32 %r70, %r84, 20;
add.s32 %r87, %r86, %r70;
and.b32 %r71, %r84, -2146435073;
or.b32 %r72, %r71, 1072693248;
mov.b64 %fd102, {%r85, %r72};
setp.lt.s32	%p8, %r72, 1073127583;
@%p8 bra BB119_11;

{
.reg .b32 %temp; 
mov.b64 {%r73, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd102;
}
add.s32 %r75, %r74, -1048576;
mov.b64 %fd102, {%r73, %r75};
add.s32 %r87, %r87, 1;

BB119_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r76, %r87, -2147483648;
mov.u32 %r77, 1127219200;
mov.b64 %fd88, {%r76, %r77};
mov.u32 %r78, -2147483648;
mov.b64 %fd89, {%r78, %r77};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB119_12;

BB119_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r69}, %fd101;
}
mov.b32 %f3, %r69;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB119_12:
mul.lo.s32 %r79, %r83, %r33;
mul.wide.u32 %rd11, %r79, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd103;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r83, %r81, %r43, %r83;
setp.lt.u32	%p9, %r83, %r34;
@%p9 bra BB119_2;

BB119_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<116>;
.reg .f64 %fd<104>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r111, %r63, %r64, %r65;
setp.ge.u32	%p1, %r111, %r46;
@%p1 bra BB120_13;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB120_2:
ld.param.u32 %r110, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s32 %r66, %r111, %r110;
mul.wide.u32 %rd7, %r66, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r67, %r111, %r49;
add.s32 %r68, %r67, %r111;
shr.u32 %r69, %r68, %r50;
mul.lo.s32 %r70, %r69, %r52;
sub.s32 %r71, %r111, %r70;
mul.lo.s32 %r72, %r71, %r48;
mad.lo.s32 %r73, %r47, %r69, %r72;
mul.wide.u32 %rd9, %r73, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd48;
}
shl.b32 %r74, %r15, 20;
add.s32 %r75, %r17, %r74;
mov.b64 %fd100, {%r16, %r75};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd17;
}
mov.b32 %f2, %r76;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB120_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB120_5;

shr.u32 %r77, %r15, 31;
add.s32 %r78, %r15, %r77;
shr.s32 %r79, %r78, 1;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, %r17;
mov.b64 %fd51, {%r16, %r81};
sub.s32 %r82, %r15, %r79;
shl.b32 %r83, %r82, 20;
add.s32 %r84, %r83, 1072693248;
mov.u32 %r85, 0;
mov.b64 %fd52, {%r85, %r84};
mul.f64 %fd100, %fd51, %fd52;

BB120_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1023;
setp.gt.s32	%p5, %r112, 1048575;
@%p5 bra BB120_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1077;

BB120_7:
add.s32 %r88, %r112, -1;
setp.lt.u32	%p6, %r88, 2146435071;
@%p6 bra BB120_9;
bra.uni BB120_8;

BB120_9:
shr.u32 %r90, %r112, 20;
add.s32 %r115, %r114, %r90;
and.b32 %r91, %r112, -2146435073;
or.b32 %r92, %r91, 1072693248;
mov.b64 %fd102, {%r113, %r92};
setp.lt.s32	%p8, %r92, 1073127583;
@%p8 bra BB120_11;

{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd102;
}
add.s32 %r95, %r94, -1048576;
mov.b64 %fd102, {%r93, %r95};
add.s32 %r115, %r115, 1;

BB120_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r96, %r115, -2147483648;
mov.u32 %r97, 1127219200;
mov.b64 %fd88, {%r96, %r97};
mov.u32 %r98, -2147483648;
mov.b64 %fd89, {%r98, %r97};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB120_12;

BB120_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r89}, %fd101;
}
mov.b32 %f3, %r89;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB120_12:
ld.param.u32 %r109, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r108, %ntid.x;
mul.hi.u32 %r107, %r111, %r57;
add.s32 %r99, %r107, %r111;
shr.u32 %r100, %r99, %r58;
mul.lo.s32 %r101, %r100, %r60;
sub.s32 %r102, %r111, %r101;
mul.lo.s32 %r103, %r102, %r56;
mad.lo.s32 %r104, %r55, %r100, %r103;
mul.wide.u32 %rd11, %r104, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd103;
mov.u32 %r106, %nctaid.x;
mad.lo.s32 %r111, %r106, %r108, %r111;
setp.lt.u32	%p9, %r111, %r109;
@%p9 bra BB120_2;

BB120_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot121[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<116>;
.reg .f64 %fd<104>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot121;
cvta.local.u64 %SP, %rd28;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r101, 0;
mov.pred %p1, 0;
@%p1 bra BB121_2;

BB121_1:
mul.wide.s32 %rd14, %r101, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p2, %r101, 27;
@%p2 bra BB121_1;

BB121_2:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r108, %r54, %r55, %r56;
setp.ge.u32	%p3, %r108, %r44;
@%p3 bra BB121_17;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r57, [%rd1+208];
add.s32 %r10, %r57, -1;
mul.wide.s32 %rd18, %r57, 4;
add.s64 %rd6, %rd1, %rd18;

BB121_4:
mov.u32 %r103, %r108;
mov.u32 %r11, %r103;
mov.u64 %rd27, %rd6;
mul.hi.u32 %r12, %r11, %r48;
mov.u32 %r110, 0;
mov.u32 %r111, %r110;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r102, %r10;
mov.u32 %r106, %r11;
mov.u32 %r107, %r11;
@%p4 bra BB121_6;

BB121_5:
mov.u32 %r14, %r107;
mov.u32 %r13, %r102;
ld.local.u32 %r60, [%rd27+4];
rem.u32 %r61, %r14, %r60;
ld.local.u32 %r62, [%rd27+104];
mad.lo.s32 %r111, %r62, %r61, %r111;
div.u32 %r17, %r14, %r60;
add.s64 %rd27, %rd27, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r102, %r18;
mov.u32 %r106, %r17;
mov.u32 %r107, %r17;
mov.u32 %r110, %r111;
@%p5 bra BB121_5;

BB121_6:
ld.param.u32 %r100, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd25, %rd26;
mul.lo.s32 %r63, %r11, %r100;
mul.wide.u32 %rd19, %r63, 8;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r64, %r12, %r11;
shr.u32 %r65, %r64, %r49;
mul.lo.s32 %r66, %r65, %r51;
sub.s32 %r67, %r11, %r66;
mul.lo.s32 %r68, %r67, %r47;
mad.lo.s32 %r69, %r46, %r65, %r68;
mul.wide.u32 %rd21, %r69, 8;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r70, [%rd25+108];
mad.lo.s32 %r71, %r70, %r106, %r110;
ld.local.u64 %rd23, [%rd25];
mul.wide.u32 %rd24, %r71, 8;
add.s64 %rd10, %rd23, %rd24;
ld.global.f64 %fd15, [%rd22];
ld.global.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd48;
}
shl.b32 %r72, %r21, 20;
add.s32 %r73, %r23, %r72;
mov.b64 %fd100, {%r22, %r73};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd17;
}
mov.b32 %f2, %r74;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB121_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB121_9;

shr.u32 %r75, %r21, 31;
add.s32 %r76, %r21, %r75;
shr.s32 %r77, %r76, 1;
shl.b32 %r78, %r77, 20;
add.s32 %r79, %r78, %r23;
mov.b64 %fd51, {%r22, %r79};
sub.s32 %r80, %r21, %r77;
shl.b32 %r81, %r80, 20;
add.s32 %r82, %r81, 1072693248;
mov.u32 %r83, 0;
mov.b64 %fd52, {%r83, %r82};
mul.f64 %fd100, %fd51, %fd52;

BB121_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1023;
setp.gt.s32	%p9, %r112, 1048575;
@%p9 bra BB121_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1077;

BB121_11:
add.s32 %r86, %r112, -1;
setp.lt.u32	%p10, %r86, 2146435071;
@%p10 bra BB121_13;
bra.uni BB121_12;

BB121_13:
shr.u32 %r88, %r112, 20;
add.s32 %r115, %r114, %r88;
and.b32 %r89, %r112, -2146435073;
or.b32 %r90, %r89, 1072693248;
mov.b64 %fd102, {%r113, %r90};
setp.lt.s32	%p12, %r90, 1073127583;
@%p12 bra BB121_15;

{
.reg .b32 %temp; 
mov.b64 {%r91, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd102;
}
add.s32 %r93, %r92, -1048576;
mov.b64 %fd102, {%r91, %r93};
add.s32 %r115, %r115, 1;

BB121_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r94, %r115, -2147483648;
mov.u32 %r95, 1127219200;
mov.b64 %fd88, {%r94, %r95};
mov.u32 %r96, -2147483648;
mov.b64 %fd89, {%r96, %r95};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB121_16;

BB121_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd101;
}
mov.b32 %f3, %r87;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB121_16:
ld.param.u32 %r99, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
st.f64 [%rd10], %fd103;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r108, %r98, %r54, %r11;
setp.lt.u32	%p13, %r108, %r99;
@%p13 bra BB121_4;

BB121_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot122[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<4>;
.reg .b32 %r<89>;
.reg .f64 %fd<103>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot122;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r74, 0;
mov.pred %p1, 0;
@%p1 bra BB122_2;

BB122_1:
mul.wide.s32 %rd13, %r74, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p2, %r74, 27;
@%p2 bra BB122_1;

BB122_2:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r81, %r34, %r35, %r36;
setp.ge.u32	%p3, %r81, %r32;
@%p3 bra BB122_17;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r37, [%rd1+208];
add.s32 %r6, %r37, -1;
mul.wide.s32 %rd17, %r37, 4;
add.s64 %rd6, %rd1, %rd17;

BB122_4:
mov.u32 %r76, %r81;
mov.u32 %r7, %r76;
mov.u64 %rd25, %rd6;
mov.u32 %r83, 0;
mov.u32 %r84, %r83;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r75, %r6;
mov.u32 %r79, %r7;
mov.u32 %r80, %r7;
@%p4 bra BB122_6;

BB122_5:
mov.u32 %r9, %r80;
mov.u32 %r8, %r75;
ld.local.u32 %r40, [%rd25+4];
rem.u32 %r41, %r9, %r40;
ld.local.u32 %r42, [%rd25+104];
mad.lo.s32 %r84, %r42, %r41, %r84;
div.u32 %r12, %r9, %r40;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r75, %r13;
mov.u32 %r79, %r12;
mov.u32 %r80, %r12;
mov.u32 %r83, %r84;
@%p5 bra BB122_5;

BB122_6:
mul.lo.s32 %r43, %r7, %r30;
mul.wide.u32 %rd18, %r43, 8;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r44, [%rd1+108];
mad.lo.s32 %r45, %r44, %r79, %r83;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r45, 8;
add.s64 %rd22, %rd20, %rd21;
ld.f64 %fd15, [%rd22];
ld.global.f64 %fd16, [%rd19];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd48;
}
shl.b32 %r46, %r16, 20;
add.s32 %r47, %r18, %r46;
mov.b64 %fd99, {%r17, %r47};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r48}, %fd17;
}
mov.b32 %f2, %r48;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB122_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd99, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB122_9;

shr.u32 %r49, %r16, 31;
add.s32 %r50, %r16, %r49;
shr.s32 %r51, %r50, 1;
shl.b32 %r52, %r51, 20;
add.s32 %r53, %r52, %r18;
mov.b64 %fd51, {%r17, %r53};
sub.s32 %r54, %r16, %r51;
shl.b32 %r55, %r54, 20;
add.s32 %r56, %r55, 1072693248;
mov.u32 %r57, 0;
mov.b64 %fd52, {%r57, %r56};
mul.f64 %fd99, %fd51, %fd52;

BB122_9:
add.f64 %fd100, %fd99, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd100;
}
mov.u32 %r87, -1023;
setp.gt.s32	%p9, %r85, 1048575;
@%p9 bra BB122_11;

mul.f64 %fd100, %fd100, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd100;
}
mov.u32 %r87, -1077;

BB122_11:
add.s32 %r60, %r85, -1;
setp.lt.u32	%p10, %r60, 2146435071;
@%p10 bra BB122_13;
bra.uni BB122_12;

BB122_13:
shr.u32 %r62, %r85, 20;
add.s32 %r88, %r87, %r62;
and.b32 %r63, %r85, -2146435073;
or.b32 %r64, %r63, 1072693248;
mov.b64 %fd101, {%r86, %r64};
setp.lt.s32	%p12, %r64, 1073127583;
@%p12 bra BB122_15;

{
.reg .b32 %temp; 
mov.b64 {%r65, %temp}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd101;
}
add.s32 %r67, %r66, -1048576;
mov.b64 %fd101, {%r65, %r67};
add.s32 %r88, %r88, 1;

BB122_15:
add.f64 %fd56, %fd101, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd46;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd101, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r68, %r88, -2147483648;
mov.u32 %r69, 1127219200;
mov.b64 %fd88, {%r68, %r69};
mov.u32 %r70, -2147483648;
mov.b64 %fd89, {%r70, %r69};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd102, %fd92, %fd98;
bra.uni BB122_16;

BB122_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd100, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r61}, %fd100;
}
mov.b32 %f3, %r61;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd102, 0dFFF0000000000000, %fd54, %p11;

BB122_16:
mul.lo.s32 %r71, %r7, %r31;
mul.wide.u32 %rd23, %r71, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd102;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r81, %r73, %r34, %r7;
setp.lt.u32	%p13, %r81, %r32;
@%p13 bra BB122_4;

BB122_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot123[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<112>;
.reg .f64 %fd<104>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot123;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r99, 0;
mov.pred %p1, 0;
@%p1 bra BB123_2;

BB123_1:
mul.wide.s32 %rd12, %r99, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r99, %r99, 1;
setp.lt.u32	%p2, %r99, 27;
@%p2 bra BB123_1;

BB123_2:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r106, %r55, %r56, %r57;
setp.ge.u32	%p3, %r106, %r45;
@%p3 bra BB123_18;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB123_4:
mov.u32 %r101, %r106;
mov.u32 %r10, %r101;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r100, %r11, -1;
mov.u32 %r107, 0;
setp.lt.s32	%p4, %r100, 1;
mov.u32 %r104, %r10;
@%p4 bra BB123_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r107, 0;
mov.u32 %r105, %r10;

BB123_6:
ld.local.u32 %r60, [%rd24+4];
rem.u32 %r61, %r105, %r60;
ld.local.u32 %r62, [%rd24+104];
mad.lo.s32 %r107, %r62, %r61, %r107;
div.u32 %r105, %r105, %r60;
add.s64 %rd24, %rd24, -4;
add.s32 %r100, %r100, -1;
setp.gt.s32	%p5, %r100, 0;
mov.u32 %r103, %r105;
mov.u32 %r104, %r103;
@%p5 bra BB123_6;

BB123_7:
mov.u32 %r19, %r104;
mul.lo.s32 %r63, %r10, %r36;
mul.wide.u32 %rd17, %r63, 8;
add.s64 %rd18, %rd4, %rd17;
ld.local.u32 %r64, [%rd1+108];
mad.lo.s32 %r65, %r64, %r19, %r107;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r65, 8;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r21, %r10, %r49;
ld.f64 %fd15, [%rd21];
ld.global.f64 %fd16, [%rd18];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r24}, %fd48;
}
shl.b32 %r66, %r22, 20;
add.s32 %r67, %r24, %r66;
mov.b64 %fd100, {%r23, %r67};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd17;
}
mov.b32 %f2, %r68;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB123_10;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB123_10;

shr.u32 %r69, %r22, 31;
add.s32 %r70, %r22, %r69;
shr.s32 %r71, %r70, 1;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, %r24;
mov.b64 %fd51, {%r23, %r73};
sub.s32 %r74, %r22, %r71;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, 1072693248;
mov.u32 %r77, 0;
mov.b64 %fd52, {%r77, %r76};
mul.f64 %fd100, %fd51, %fd52;

BB123_10:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r108}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r109, %temp}, %fd101;
}
mov.u32 %r110, -1023;
setp.gt.s32	%p9, %r108, 1048575;
@%p9 bra BB123_12;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r108}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r109, %temp}, %fd101;
}
mov.u32 %r110, -1077;

BB123_12:
add.s32 %r80, %r108, -1;
setp.lt.u32	%p10, %r80, 2146435071;
@%p10 bra BB123_14;
bra.uni BB123_13;

BB123_14:
shr.u32 %r82, %r108, 20;
add.s32 %r111, %r110, %r82;
and.b32 %r83, %r108, -2146435073;
or.b32 %r84, %r83, 1072693248;
mov.b64 %fd102, {%r109, %r84};
setp.lt.s32	%p12, %r84, 1073127583;
@%p12 bra BB123_16;

{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd102;
}
add.s32 %r87, %r86, -1048576;
mov.b64 %fd102, {%r85, %r87};
add.s32 %r111, %r111, 1;

BB123_16:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r88, %r111, -2147483648;
mov.u32 %r89, 1127219200;
mov.b64 %fd88, {%r88, %r89};
mov.u32 %r90, -2147483648;
mov.b64 %fd89, {%r90, %r89};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB123_17;

BB123_13:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd101;
}
mov.b32 %f3, %r81;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB123_17:
add.s32 %r91, %r21, %r10;
shr.u32 %r92, %r91, %r50;
mul.lo.s32 %r93, %r92, %r52;
sub.s32 %r94, %r10, %r93;
mul.lo.s32 %r95, %r94, %r48;
mad.lo.s32 %r96, %r47, %r92, %r95;
mul.wide.u32 %rd22, %r96, 8;
add.s64 %rd23, %rd5, %rd22;
st.global.f64 [%rd23], %fd103;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r106, %r98, %r55, %r10;
setp.lt.u32	%p13, %r106, %r45;
@%p13 bra BB123_4;

BB123_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot124[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<117>;
.reg .f64 %fd<103>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot124;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r91, 0;
mov.pred %p1, 0;
@%p1 bra BB124_2;

BB124_1:
mul.wide.s32 %rd22, %r91, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r91, %r91, 1;
setp.lt.u32	%p2, %r91, 27;
@%p2 bra BB124_1;

BB124_2:
mov.u32 %r92, 0;
@%p1 bra BB124_4;

BB124_3:
mul.wide.s32 %rd26, %r92, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r92, %r92, 1;
setp.lt.u32	%p4, %r92, 27;
@%p4 bra BB124_3;

BB124_4:
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r105, %r45, %r46, %r47;
setp.ge.u32	%p5, %r105, %r42;
@%p5 bra BB124_22;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r48, [%rd2+208];
add.s32 %r7, %r48, -1;
mul.wide.s32 %rd30, %r48, 4;
add.s64 %rd9, %rd2, %rd30;

BB124_6:
mov.u32 %r95, %r105;
mov.u32 %r8, %r95;
mov.u64 %rd37, %rd9;
mov.u32 %r50, 0;
mov.u32 %r112, %r50;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r93, %r7;
mov.u32 %r103, %r8;
mov.u32 %r104, %r8;
mov.u32 %r111, %r50;
@%p6 bra BB124_8;

BB124_7:
mov.u32 %r10, %r104;
mov.u32 %r9, %r93;
ld.local.u32 %r51, [%rd37+4];
rem.u32 %r52, %r10, %r51;
ld.local.u32 %r53, [%rd37+104];
mad.lo.s32 %r112, %r53, %r52, %r112;
div.u32 %r13, %r10, %r51;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r93, %r14;
mov.u32 %r103, %r13;
mov.u32 %r104, %r13;
mov.u32 %r106, %r112;
mov.u32 %r111, %r106;
@%p7 bra BB124_7;

BB124_8:
mov.u32 %r16, %r111;
mul.lo.s32 %r55, %r8, %r41;
mul.wide.u32 %rd31, %r55, 8;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r56, [%rd2+108];
mad.lo.s32 %r57, %r56, %r103, %r16;
ld.local.u64 %rd32, [%rd2];
mul.wide.u32 %rd33, %r57, 8;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r94, %r17, -1;
setp.lt.s32	%p8, %r94, 1;
mov.u32 %r101, %r8;
mov.u32 %r109, %r50;
@%p8 bra BB124_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd38, %rd3, %rd34;
mov.u32 %r110, 0;
mov.u32 %r102, %r8;

BB124_10:
ld.local.u32 %r59, [%rd38+4];
rem.u32 %r60, %r102, %r59;
ld.local.u32 %r61, [%rd38+104];
mad.lo.s32 %r110, %r61, %r60, %r110;
div.u32 %r102, %r102, %r59;
add.s64 %rd38, %rd38, -4;
add.s32 %r94, %r94, -1;
setp.gt.s32	%p9, %r94, 0;
mov.u32 %r101, %r102;
mov.u32 %r109, %r110;
@%p9 bra BB124_10;

BB124_11:
ld.local.u32 %r62, [%rd3+108];
mad.lo.s32 %r63, %r62, %r101, %r109;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r63, 8;
add.s64 %rd18, %rd35, %rd36;
ld.f64 %fd15, [%rd14];
ld.global.f64 %fd16, [%rd13];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd48;
}
shl.b32 %r64, %r27, 20;
add.s32 %r65, %r29, %r64;
mov.b64 %fd99, {%r28, %r65};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd17;
}
mov.b32 %f2, %r66;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB124_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd99, 0d0000000000000000, %fd50, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB124_14;

shr.u32 %r67, %r27, 31;
add.s32 %r68, %r27, %r67;
shr.s32 %r69, %r68, 1;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, %r29;
mov.b64 %fd51, {%r28, %r71};
sub.s32 %r72, %r27, %r69;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, 1072693248;
mov.u32 %r75, 0;
mov.b64 %fd52, {%r75, %r74};
mul.f64 %fd99, %fd51, %fd52;

BB124_14:
add.f64 %fd100, %fd99, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r114, %temp}, %fd100;
}
mov.u32 %r115, -1023;
setp.gt.s32	%p13, %r113, 1048575;
@%p13 bra BB124_16;

mul.f64 %fd100, %fd100, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r114, %temp}, %fd100;
}
mov.u32 %r115, -1077;

BB124_16:
add.s32 %r78, %r113, -1;
setp.lt.u32	%p14, %r78, 2146435071;
@%p14 bra BB124_18;
bra.uni BB124_17;

BB124_18:
shr.u32 %r80, %r113, 20;
add.s32 %r116, %r115, %r80;
and.b32 %r81, %r113, -2146435073;
or.b32 %r82, %r81, 1072693248;
mov.b64 %fd101, {%r114, %r82};
setp.lt.s32	%p16, %r82, 1073127583;
@%p16 bra BB124_20;

{
.reg .b32 %temp; 
mov.b64 {%r83, %temp}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
add.s32 %r85, %r84, -1048576;
mov.b64 %fd101, {%r83, %r85};
add.s32 %r116, %r116, 1;

BB124_20:
add.f64 %fd56, %fd101, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd46;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd101, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r86, %r116, -2147483648;
mov.u32 %r87, 1127219200;
mov.b64 %fd88, {%r86, %r87};
mov.u32 %r88, -2147483648;
mov.b64 %fd89, {%r88, %r87};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd102, %fd92, %fd98;
bra.uni BB124_21;

BB124_17:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd100, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r79}, %fd100;
}
mov.b32 %f3, %r79;
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f64	%fd102, 0dFFF0000000000000, %fd54, %p15;

BB124_21:
st.f64 [%rd18], %fd102;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r105, %r90, %r45, %r8;
setp.lt.u32	%p17, %r105, %r42;
@%p17 bra BB124_6;

BB124_22:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<4>;
.reg .b32 %r<88>;
.reg .f64 %fd<104>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r83, %r43, %r44, %r45;
setp.ge.u32	%p1, %r83, %r34;
@%p1 bra BB125_13;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB125_2:
ld.param.u32 %r82, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.hi.u32 %r46, %r83, %r37;
add.s32 %r47, %r46, %r83;
shr.u32 %r48, %r47, %r38;
mul.lo.s32 %r49, %r48, %r40;
sub.s32 %r50, %r83, %r49;
mul.lo.s32 %r51, %r50, %r36;
mad.lo.s32 %r52, %r35, %r48, %r51;
mul.wide.u32 %rd7, %r52, 8;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r53, %r83, %r82;
mul.wide.u32 %rd9, %r53, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd48;
}
shl.b32 %r54, %r10, 20;
add.s32 %r55, %r12, %r54;
mov.b64 %fd100, {%r11, %r55};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd17;
}
mov.b32 %f2, %r56;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB125_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB125_5;

shr.u32 %r57, %r10, 31;
add.s32 %r58, %r10, %r57;
shr.s32 %r59, %r58, 1;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, %r12;
mov.b64 %fd51, {%r11, %r61};
sub.s32 %r62, %r10, %r59;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, 1072693248;
mov.u32 %r65, 0;
mov.b64 %fd52, {%r65, %r64};
mul.f64 %fd100, %fd51, %fd52;

BB125_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd101;
}
mov.u32 %r86, -1023;
setp.gt.s32	%p5, %r84, 1048575;
@%p5 bra BB125_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd101;
}
mov.u32 %r86, -1077;

BB125_7:
add.s32 %r68, %r84, -1;
setp.lt.u32	%p6, %r68, 2146435071;
@%p6 bra BB125_9;
bra.uni BB125_8;

BB125_9:
shr.u32 %r70, %r84, 20;
add.s32 %r87, %r86, %r70;
and.b32 %r71, %r84, -2146435073;
or.b32 %r72, %r71, 1072693248;
mov.b64 %fd102, {%r85, %r72};
setp.lt.s32	%p8, %r72, 1073127583;
@%p8 bra BB125_11;

{
.reg .b32 %temp; 
mov.b64 {%r73, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd102;
}
add.s32 %r75, %r74, -1048576;
mov.b64 %fd102, {%r73, %r75};
add.s32 %r87, %r87, 1;

BB125_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r76, %r87, -2147483648;
mov.u32 %r77, 1127219200;
mov.b64 %fd88, {%r76, %r77};
mov.u32 %r78, -2147483648;
mov.b64 %fd89, {%r78, %r77};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB125_12;

BB125_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r69}, %fd101;
}
mov.b32 %f3, %r69;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB125_12:
mul.lo.s32 %r79, %r83, %r33;
mul.wide.u32 %rd11, %r79, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd103;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r83, %r81, %r43, %r83;
setp.lt.u32	%p9, %r83, %r34;
@%p9 bra BB125_2;

BB125_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<116>;
.reg .f64 %fd<104>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r111, %r63, %r64, %r65;
setp.ge.u32	%p1, %r111, %r46;
@%p1 bra BB126_13;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB126_2:
ld.param.u32 %r110, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.hi.u32 %r66, %r111, %r49;
add.s32 %r67, %r66, %r111;
shr.u32 %r68, %r67, %r50;
mul.lo.s32 %r69, %r68, %r52;
sub.s32 %r70, %r111, %r69;
mul.lo.s32 %r71, %r70, %r48;
mad.lo.s32 %r72, %r47, %r68, %r71;
mul.wide.u32 %rd7, %r72, 8;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r73, %r111, %r110;
mul.wide.u32 %rd9, %r73, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd48;
}
shl.b32 %r74, %r15, 20;
add.s32 %r75, %r17, %r74;
mov.b64 %fd100, {%r16, %r75};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd17;
}
mov.b32 %f2, %r76;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB126_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB126_5;

shr.u32 %r77, %r15, 31;
add.s32 %r78, %r15, %r77;
shr.s32 %r79, %r78, 1;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, %r17;
mov.b64 %fd51, {%r16, %r81};
sub.s32 %r82, %r15, %r79;
shl.b32 %r83, %r82, 20;
add.s32 %r84, %r83, 1072693248;
mov.u32 %r85, 0;
mov.b64 %fd52, {%r85, %r84};
mul.f64 %fd100, %fd51, %fd52;

BB126_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1023;
setp.gt.s32	%p5, %r112, 1048575;
@%p5 bra BB126_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1077;

BB126_7:
add.s32 %r88, %r112, -1;
setp.lt.u32	%p6, %r88, 2146435071;
@%p6 bra BB126_9;
bra.uni BB126_8;

BB126_9:
shr.u32 %r90, %r112, 20;
add.s32 %r115, %r114, %r90;
and.b32 %r91, %r112, -2146435073;
or.b32 %r92, %r91, 1072693248;
mov.b64 %fd102, {%r113, %r92};
setp.lt.s32	%p8, %r92, 1073127583;
@%p8 bra BB126_11;

{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd102;
}
add.s32 %r95, %r94, -1048576;
mov.b64 %fd102, {%r93, %r95};
add.s32 %r115, %r115, 1;

BB126_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r96, %r115, -2147483648;
mov.u32 %r97, 1127219200;
mov.b64 %fd88, {%r96, %r97};
mov.u32 %r98, -2147483648;
mov.b64 %fd89, {%r98, %r97};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB126_12;

BB126_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r89}, %fd101;
}
mov.b32 %f3, %r89;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB126_12:
ld.param.u32 %r109, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r108, %ntid.x;
mul.hi.u32 %r107, %r111, %r57;
add.s32 %r99, %r107, %r111;
shr.u32 %r100, %r99, %r58;
mul.lo.s32 %r101, %r100, %r60;
sub.s32 %r102, %r111, %r101;
mul.lo.s32 %r103, %r102, %r56;
mad.lo.s32 %r104, %r55, %r100, %r103;
mul.wide.u32 %rd11, %r104, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd103;
mov.u32 %r106, %nctaid.x;
mad.lo.s32 %r111, %r106, %r108, %r111;
setp.lt.u32	%p9, %r111, %r109;
@%p9 bra BB126_2;

BB126_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot127[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<116>;
.reg .f64 %fd<104>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot127;
cvta.local.u64 %SP, %rd28;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r101, 0;
mov.pred %p1, 0;
@%p1 bra BB127_2;

BB127_1:
mul.wide.s32 %rd14, %r101, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p2, %r101, 27;
@%p2 bra BB127_1;

BB127_2:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r108, %r54, %r55, %r56;
setp.ge.u32	%p3, %r108, %r44;
@%p3 bra BB127_17;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r57, [%rd1+208];
add.s32 %r10, %r57, -1;
mul.wide.s32 %rd18, %r57, 4;
add.s64 %rd6, %rd1, %rd18;

BB127_4:
mov.u32 %r103, %r108;
mov.u32 %r11, %r103;
mov.u64 %rd27, %rd6;
mul.hi.u32 %r12, %r11, %r48;
mov.u32 %r110, 0;
mov.u32 %r111, %r110;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r102, %r10;
mov.u32 %r106, %r11;
mov.u32 %r107, %r11;
@%p4 bra BB127_6;

BB127_5:
mov.u32 %r14, %r107;
mov.u32 %r13, %r102;
ld.local.u32 %r60, [%rd27+4];
rem.u32 %r61, %r14, %r60;
ld.local.u32 %r62, [%rd27+104];
mad.lo.s32 %r111, %r62, %r61, %r111;
div.u32 %r17, %r14, %r60;
add.s64 %rd27, %rd27, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r102, %r18;
mov.u32 %r106, %r17;
mov.u32 %r107, %r17;
mov.u32 %r110, %r111;
@%p5 bra BB127_5;

BB127_6:
ld.param.u32 %r100, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd25, %rd26;
add.s32 %r63, %r12, %r11;
shr.u32 %r64, %r63, %r49;
mul.lo.s32 %r65, %r64, %r51;
sub.s32 %r66, %r11, %r65;
mul.lo.s32 %r67, %r66, %r47;
mad.lo.s32 %r68, %r46, %r64, %r67;
mul.wide.u32 %rd19, %r68, 8;
add.s64 %rd20, %rd5, %rd19;
mul.lo.s32 %r69, %r11, %r100;
mul.wide.u32 %rd21, %r69, 8;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r70, [%rd25+108];
mad.lo.s32 %r71, %r70, %r106, %r110;
ld.local.u64 %rd23, [%rd25];
mul.wide.u32 %rd24, %r71, 8;
add.s64 %rd10, %rd23, %rd24;
ld.global.f64 %fd15, [%rd22];
ld.global.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd48;
}
shl.b32 %r72, %r21, 20;
add.s32 %r73, %r23, %r72;
mov.b64 %fd100, {%r22, %r73};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd17;
}
mov.b32 %f2, %r74;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB127_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB127_9;

shr.u32 %r75, %r21, 31;
add.s32 %r76, %r21, %r75;
shr.s32 %r77, %r76, 1;
shl.b32 %r78, %r77, 20;
add.s32 %r79, %r78, %r23;
mov.b64 %fd51, {%r22, %r79};
sub.s32 %r80, %r21, %r77;
shl.b32 %r81, %r80, 20;
add.s32 %r82, %r81, 1072693248;
mov.u32 %r83, 0;
mov.b64 %fd52, {%r83, %r82};
mul.f64 %fd100, %fd51, %fd52;

BB127_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1023;
setp.gt.s32	%p9, %r112, 1048575;
@%p9 bra BB127_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1077;

BB127_11:
add.s32 %r86, %r112, -1;
setp.lt.u32	%p10, %r86, 2146435071;
@%p10 bra BB127_13;
bra.uni BB127_12;

BB127_13:
shr.u32 %r88, %r112, 20;
add.s32 %r115, %r114, %r88;
and.b32 %r89, %r112, -2146435073;
or.b32 %r90, %r89, 1072693248;
mov.b64 %fd102, {%r113, %r90};
setp.lt.s32	%p12, %r90, 1073127583;
@%p12 bra BB127_15;

{
.reg .b32 %temp; 
mov.b64 {%r91, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd102;
}
add.s32 %r93, %r92, -1048576;
mov.b64 %fd102, {%r91, %r93};
add.s32 %r115, %r115, 1;

BB127_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r94, %r115, -2147483648;
mov.u32 %r95, 1127219200;
mov.b64 %fd88, {%r94, %r95};
mov.u32 %r96, -2147483648;
mov.b64 %fd89, {%r96, %r95};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB127_16;

BB127_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd101;
}
mov.b32 %f3, %r87;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB127_16:
ld.param.u32 %r99, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
st.f64 [%rd10], %fd103;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r108, %r98, %r54, %r11;
setp.lt.u32	%p13, %r108, %r99;
@%p13 bra BB127_4;

BB127_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<115>;
.reg .f64 %fd<104>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r110, %r62, %r63, %r64;
setp.ge.u32	%p1, %r110, %r45;
@%p1 bra BB128_13;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB128_2:
mul.hi.u32 %r65, %r110, %r48;
add.s32 %r66, %r65, %r110;
shr.u32 %r67, %r66, %r49;
mul.lo.s32 %r68, %r67, %r51;
sub.s32 %r69, %r110, %r68;
mul.lo.s32 %r70, %r69, %r47;
mad.lo.s32 %r71, %r46, %r67, %r70;
mul.wide.u32 %rd7, %r71, 8;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r72, %r110, %r56;
add.s32 %r73, %r72, %r110;
shr.u32 %r74, %r73, %r57;
mul.lo.s32 %r75, %r74, %r59;
sub.s32 %r76, %r110, %r75;
mul.lo.s32 %r77, %r76, %r55;
mad.lo.s32 %r78, %r54, %r74, %r77;
mul.wide.u32 %rd9, %r78, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r16}, %fd48;
}
shl.b32 %r79, %r14, 20;
add.s32 %r80, %r16, %r79;
mov.b64 %fd100, {%r15, %r80};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd17;
}
mov.b32 %f2, %r81;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB128_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB128_5;

shr.u32 %r82, %r14, 31;
add.s32 %r83, %r14, %r82;
shr.s32 %r84, %r83, 1;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, %r16;
mov.b64 %fd51, {%r15, %r86};
sub.s32 %r87, %r14, %r84;
shl.b32 %r88, %r87, 20;
add.s32 %r89, %r88, 1072693248;
mov.u32 %r90, 0;
mov.b64 %fd52, {%r90, %r89};
mul.f64 %fd100, %fd51, %fd52;

BB128_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r111}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r112, %temp}, %fd101;
}
mov.u32 %r113, -1023;
setp.gt.s32	%p5, %r111, 1048575;
@%p5 bra BB128_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r111}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r112, %temp}, %fd101;
}
mov.u32 %r113, -1077;

BB128_7:
add.s32 %r93, %r111, -1;
setp.lt.u32	%p6, %r93, 2146435071;
@%p6 bra BB128_9;
bra.uni BB128_8;

BB128_9:
shr.u32 %r95, %r111, 20;
add.s32 %r114, %r113, %r95;
and.b32 %r96, %r111, -2146435073;
or.b32 %r97, %r96, 1072693248;
mov.b64 %fd102, {%r112, %r97};
setp.lt.s32	%p8, %r97, 1073127583;
@%p8 bra BB128_11;

{
.reg .b32 %temp; 
mov.b64 {%r98, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r99}, %fd102;
}
add.s32 %r100, %r99, -1048576;
mov.b64 %fd102, {%r98, %r100};
add.s32 %r114, %r114, 1;

BB128_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r101, %r114, -2147483648;
mov.u32 %r102, 1127219200;
mov.b64 %fd88, {%r101, %r102};
mov.u32 %r103, -2147483648;
mov.b64 %fd89, {%r103, %r102};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB128_12;

BB128_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd101;
}
mov.b32 %f3, %r94;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB128_12:
ld.param.u32 %r109, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r108, %ntid.x;
ld.param.u32 %r107, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.lo.s32 %r104, %r110, %r107;
mul.wide.u32 %rd11, %r104, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd103;
mov.u32 %r106, %nctaid.x;
mad.lo.s32 %r110, %r106, %r108, %r110;
setp.lt.u32	%p9, %r110, %r109;
@%p9 bra BB128_2;

BB128_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .f32 %f<4>;
.reg .b32 %r<140>;
.reg .f64 %fd<104>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r70, %r71}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r74, %r75}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r76, %r77}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r78, %r79}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r57, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r82, %ntid.x;
mov.u32 %r83, %ctaid.x;
mov.u32 %r84, %tid.x;
mad.lo.s32 %r135, %r82, %r83, %r84;
setp.ge.u32	%p1, %r135, %r57;
@%p1 bra BB129_13;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB129_2:
mul.hi.u32 %r85, %r135, %r60;
add.s32 %r86, %r85, %r135;
shr.u32 %r87, %r86, %r61;
mul.lo.s32 %r88, %r87, %r63;
sub.s32 %r89, %r135, %r88;
mul.lo.s32 %r90, %r89, %r59;
mad.lo.s32 %r91, %r58, %r87, %r90;
mul.wide.u32 %rd7, %r91, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r92, %r135, %r68;
add.s32 %r93, %r92, %r135;
shr.u32 %r94, %r93, %r69;
mul.lo.s32 %r95, %r94, %r71;
sub.s32 %r96, %r135, %r95;
mul.lo.s32 %r97, %r96, %r67;
mad.lo.s32 %r98, %r66, %r94, %r97;
mul.wide.u32 %rd9, %r98, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd15, [%rd10];
ld.global.f64 %fd16, [%rd8];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd48;
}
shl.b32 %r99, %r19, 20;
add.s32 %r100, %r21, %r99;
mov.b64 %fd100, {%r20, %r100};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd17;
}
mov.b32 %f2, %r101;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB129_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB129_5;

shr.u32 %r102, %r19, 31;
add.s32 %r103, %r19, %r102;
shr.s32 %r104, %r103, 1;
shl.b32 %r105, %r104, 20;
add.s32 %r106, %r105, %r21;
mov.b64 %fd51, {%r20, %r106};
sub.s32 %r107, %r19, %r104;
shl.b32 %r108, %r107, 20;
add.s32 %r109, %r108, 1072693248;
mov.u32 %r110, 0;
mov.b64 %fd52, {%r110, %r109};
mul.f64 %fd100, %fd51, %fd52;

BB129_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r136}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r137, %temp}, %fd101;
}
mov.u32 %r138, -1023;
setp.gt.s32	%p5, %r136, 1048575;
@%p5 bra BB129_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r136}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r137, %temp}, %fd101;
}
mov.u32 %r138, -1077;

BB129_7:
add.s32 %r113, %r136, -1;
setp.lt.u32	%p6, %r113, 2146435071;
@%p6 bra BB129_9;
bra.uni BB129_8;

BB129_9:
shr.u32 %r115, %r136, 20;
add.s32 %r139, %r138, %r115;
and.b32 %r116, %r136, -2146435073;
or.b32 %r117, %r116, 1072693248;
mov.b64 %fd102, {%r137, %r117};
setp.lt.s32	%p8, %r117, 1073127583;
@%p8 bra BB129_11;

{
.reg .b32 %temp; 
mov.b64 {%r118, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd102;
}
add.s32 %r120, %r119, -1048576;
mov.b64 %fd102, {%r118, %r120};
add.s32 %r139, %r139, 1;

BB129_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r121, %r139, -2147483648;
mov.u32 %r122, 1127219200;
mov.b64 %fd88, {%r121, %r122};
mov.u32 %r123, -2147483648;
mov.b64 %fd89, {%r123, %r122};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB129_12;

BB129_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r114}, %fd101;
}
mov.b32 %f3, %r114;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB129_12:
ld.param.u32 %r134, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r133, %ntid.x;
mul.hi.u32 %r132, %r135, %r76;
add.s32 %r124, %r132, %r135;
shr.u32 %r125, %r124, %r77;
mul.lo.s32 %r126, %r125, %r79;
sub.s32 %r127, %r135, %r126;
mul.lo.s32 %r128, %r127, %r75;
mad.lo.s32 %r129, %r74, %r125, %r128;
mul.wide.u32 %rd11, %r129, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd103;
mov.u32 %r131, %nctaid.x;
mad.lo.s32 %r135, %r131, %r133, %r135;
setp.lt.u32	%p9, %r135, %r134;
@%p9 bra BB129_2;

BB129_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot130[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<4>;
.reg .b32 %r<142>;
.reg .f64 %fd<104>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot130;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r70, %r71}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r72, %r73}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r58, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r127, 0;
mov.pred %p1, 0;
@%p1 bra BB130_2;

BB130_1:
mul.wide.s32 %rd14, %r127, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r127, %r127, 1;
setp.lt.u32	%p2, %r127, 27;
@%p2 bra BB130_1;

BB130_2:
mov.u32 %r76, %ntid.x;
mov.u32 %r77, %ctaid.x;
mov.u32 %r78, %tid.x;
mad.lo.s32 %r134, %r76, %r77, %r78;
setp.ge.u32	%p3, %r134, %r58;
@%p3 bra BB130_17;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r79, [%rd1+208];
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r79, 4;
add.s64 %rd7, %rd1, %rd18;

BB130_4:
mov.u32 %r129, %r134;
mov.u32 %r16, %r129;
add.s32 %r128, %r79, -1;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r62;
mul.hi.u32 %r18, %r16, %r70;
mov.u32 %r136, 0;
mov.u32 %r137, %r136;
setp.lt.s32	%p4, %r128, 1;
mov.u32 %r132, %r16;
mov.u32 %r133, %r16;
@%p4 bra BB130_6;

BB130_5:
mov.u32 %r20, %r133;
ld.local.u32 %r82, [%rd25+4];
rem.u32 %r83, %r20, %r82;
ld.local.u32 %r84, [%rd25+104];
mad.lo.s32 %r137, %r84, %r83, %r137;
div.u32 %r23, %r20, %r82;
add.s64 %rd25, %rd25, -4;
add.s32 %r128, %r128, -1;
setp.gt.s32	%p5, %r128, 0;
mov.u32 %r132, %r23;
mov.u32 %r133, %r23;
mov.u32 %r136, %r137;
@%p5 bra BB130_5;

BB130_6:
add.s32 %r85, %r17, %r16;
shr.u32 %r86, %r85, %r63;
mul.lo.s32 %r87, %r86, %r65;
sub.s32 %r88, %r16, %r87;
mul.lo.s32 %r89, %r88, %r61;
mad.lo.s32 %r90, %r60, %r86, %r89;
mul.wide.u32 %rd19, %r90, 8;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r91, %r18, %r16;
shr.u32 %r92, %r91, %r71;
mul.lo.s32 %r93, %r92, %r73;
sub.s32 %r94, %r16, %r93;
mul.lo.s32 %r95, %r94, %r69;
mad.lo.s32 %r96, %r68, %r92, %r95;
mul.wide.u32 %rd21, %r96, 8;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r27, %r15, %r132, %r136;
ld.global.f64 %fd15, [%rd22];
ld.global.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r29, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r30}, %fd48;
}
shl.b32 %r97, %r28, 20;
add.s32 %r98, %r30, %r97;
mov.b64 %fd100, {%r29, %r98};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r99}, %fd17;
}
mov.b32 %f2, %r99;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB130_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB130_9;

shr.u32 %r100, %r28, 31;
add.s32 %r101, %r28, %r100;
shr.s32 %r102, %r101, 1;
shl.b32 %r103, %r102, 20;
add.s32 %r104, %r103, %r30;
mov.b64 %fd51, {%r29, %r104};
sub.s32 %r105, %r28, %r102;
shl.b32 %r106, %r105, 20;
add.s32 %r107, %r106, 1072693248;
mov.u32 %r108, 0;
mov.b64 %fd52, {%r108, %r107};
mul.f64 %fd100, %fd51, %fd52;

BB130_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r138}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r139, %temp}, %fd101;
}
mov.u32 %r140, -1023;
setp.gt.s32	%p9, %r138, 1048575;
@%p9 bra BB130_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r138}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r139, %temp}, %fd101;
}
mov.u32 %r140, -1077;

BB130_11:
add.s32 %r111, %r138, -1;
setp.lt.u32	%p10, %r111, 2146435071;
@%p10 bra BB130_13;
bra.uni BB130_12;

BB130_13:
shr.u32 %r113, %r138, 20;
add.s32 %r141, %r140, %r113;
and.b32 %r114, %r138, -2146435073;
or.b32 %r115, %r114, 1072693248;
mov.b64 %fd102, {%r139, %r115};
setp.lt.s32	%p12, %r115, 1073127583;
@%p12 bra BB130_15;

{
.reg .b32 %temp; 
mov.b64 {%r116, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r117}, %fd102;
}
add.s32 %r118, %r117, -1048576;
mov.b64 %fd102, {%r116, %r118};
add.s32 %r141, %r141, 1;

BB130_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r119, %r141, -2147483648;
mov.u32 %r120, 1127219200;
mov.b64 %fd88, {%r119, %r120};
mov.u32 %r121, -2147483648;
mov.b64 %fd89, {%r121, %r120};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB130_16;

BB130_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
mov.b32 %f3, %r112;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB130_16:
mov.u32 %r125, %ntid.x;
ld.param.u32 %r124, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd23, %r27, 8;
add.s64 %rd24, %rd6, %rd23;
st.f64 [%rd24], %fd103;
mov.u32 %r123, %nctaid.x;
mad.lo.s32 %r134, %r123, %r125, %r16;
setp.lt.u32	%p13, %r134, %r124;
@%p13 bra BB130_4;

BB130_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot131[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<116>;
.reg .f64 %fd<104>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot131;
cvta.local.u64 %SP, %rd28;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r101, 0;
mov.pred %p1, 0;
@%p1 bra BB131_2;

BB131_1:
mul.wide.s32 %rd13, %r101, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p2, %r101, 27;
@%p2 bra BB131_1;

BB131_2:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r108, %r54, %r55, %r56;
setp.ge.u32	%p3, %r108, %r44;
@%p3 bra BB131_17;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r57, [%rd1+208];
add.s32 %r10, %r57, -1;
mul.wide.s32 %rd17, %r57, 4;
add.s64 %rd6, %rd1, %rd17;

BB131_4:
mov.u32 %r103, %r108;
mov.u32 %r11, %r103;
mov.u64 %rd27, %rd6;
mul.hi.u32 %r12, %r11, %r48;
mov.u32 %r110, 0;
mov.u32 %r111, %r110;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r102, %r10;
mov.u32 %r106, %r11;
mov.u32 %r107, %r11;
@%p4 bra BB131_6;

BB131_5:
mov.u32 %r14, %r107;
mov.u32 %r13, %r102;
ld.local.u32 %r60, [%rd27+4];
rem.u32 %r61, %r14, %r60;
ld.local.u32 %r62, [%rd27+104];
mad.lo.s32 %r111, %r62, %r61, %r111;
div.u32 %r17, %r14, %r60;
add.s64 %rd27, %rd27, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r102, %r18;
mov.u32 %r106, %r17;
mov.u32 %r107, %r17;
mov.u32 %r110, %r111;
@%p5 bra BB131_5;

BB131_6:
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd25, %rd26;
add.s32 %r63, %r12, %r11;
shr.u32 %r64, %r63, %r49;
mul.lo.s32 %r65, %r64, %r51;
sub.s32 %r66, %r11, %r65;
mul.lo.s32 %r67, %r66, %r47;
mad.lo.s32 %r68, %r46, %r64, %r67;
mul.wide.u32 %rd18, %r68, 8;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r69, [%rd25+108];
mad.lo.s32 %r70, %r69, %r106, %r110;
ld.local.u64 %rd20, [%rd25];
mul.wide.u32 %rd21, %r70, 8;
add.s64 %rd22, %rd20, %rd21;
ld.f64 %fd15, [%rd22];
ld.global.f64 %fd16, [%rd19];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd48;
}
shl.b32 %r71, %r21, 20;
add.s32 %r72, %r23, %r71;
mov.b64 %fd100, {%r22, %r72};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd17;
}
mov.b32 %f2, %r73;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB131_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB131_9;

shr.u32 %r74, %r21, 31;
add.s32 %r75, %r21, %r74;
shr.s32 %r76, %r75, 1;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, %r23;
mov.b64 %fd51, {%r22, %r78};
sub.s32 %r79, %r21, %r76;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, 1072693248;
mov.u32 %r82, 0;
mov.b64 %fd52, {%r82, %r81};
mul.f64 %fd100, %fd51, %fd52;

BB131_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1023;
setp.gt.s32	%p9, %r112, 1048575;
@%p9 bra BB131_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1077;

BB131_11:
add.s32 %r85, %r112, -1;
setp.lt.u32	%p10, %r85, 2146435071;
@%p10 bra BB131_13;
bra.uni BB131_12;

BB131_13:
shr.u32 %r87, %r112, 20;
add.s32 %r115, %r114, %r87;
and.b32 %r88, %r112, -2146435073;
or.b32 %r89, %r88, 1072693248;
mov.b64 %fd102, {%r113, %r89};
setp.lt.s32	%p12, %r89, 1073127583;
@%p12 bra BB131_15;

{
.reg .b32 %temp; 
mov.b64 {%r90, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r91}, %fd102;
}
add.s32 %r92, %r91, -1048576;
mov.b64 %fd102, {%r90, %r92};
add.s32 %r115, %r115, 1;

BB131_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r93, %r115, -2147483648;
mov.u32 %r94, 1127219200;
mov.b64 %fd88, {%r93, %r94};
mov.u32 %r95, -2147483648;
mov.b64 %fd89, {%r95, %r94};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB131_16;

BB131_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd101;
}
mov.b32 %f3, %r86;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB131_16:
ld.param.u32 %r100, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r99, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.lo.s32 %r96, %r11, %r100;
mul.wide.u32 %rd23, %r96, 8;
add.s64 %rd24, %rd4, %rd23;
st.global.f64 [%rd24], %fd103;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r108, %r98, %r54, %r11;
setp.lt.u32	%p13, %r108, %r99;
@%p13 bra BB131_4;

BB131_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot132[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<4>;
.reg .b32 %r<142>;
.reg .f64 %fd<104>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot132;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r69, %r70}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r71, %r72}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r57, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r127, 0;
mov.pred %p1, 0;
@%p1 bra BB132_2;

BB132_1:
mul.wide.s32 %rd14, %r127, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r127, %r127, 1;
setp.lt.u32	%p2, %r127, 27;
@%p2 bra BB132_1;

BB132_2:
mov.u32 %r75, %ntid.x;
mov.u32 %r76, %ctaid.x;
mov.u32 %r77, %tid.x;
mad.lo.s32 %r134, %r75, %r76, %r77;
setp.ge.u32	%p3, %r134, %r57;
@%p3 bra BB132_17;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r78, [%rd1+208];
add.s32 %r14, %r78, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r78, 4;
add.s64 %rd7, %rd1, %rd18;

BB132_4:
mov.u32 %r129, %r134;
mov.u32 %r16, %r129;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r61;
mov.u32 %r136, 0;
mov.u32 %r137, %r136;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r128, %r14;
mov.u32 %r132, %r16;
mov.u32 %r133, %r16;
@%p4 bra BB132_6;

BB132_5:
mov.u32 %r19, %r133;
mov.u32 %r18, %r128;
ld.local.u32 %r81, [%rd25+4];
rem.u32 %r82, %r19, %r81;
ld.local.u32 %r83, [%rd25+104];
mad.lo.s32 %r137, %r83, %r82, %r137;
div.u32 %r22, %r19, %r81;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r128, %r23;
mov.u32 %r132, %r22;
mov.u32 %r133, %r22;
mov.u32 %r136, %r137;
@%p5 bra BB132_5;

BB132_6:
add.s32 %r84, %r17, %r16;
shr.u32 %r85, %r84, %r62;
mul.lo.s32 %r86, %r85, %r64;
sub.s32 %r87, %r16, %r86;
mul.lo.s32 %r88, %r87, %r60;
mad.lo.s32 %r89, %r59, %r85, %r88;
mul.wide.u32 %rd19, %r89, 8;
add.s64 %rd20, %rd4, %rd19;
mad.lo.s32 %r90, %r15, %r132, %r136;
mul.wide.u32 %rd21, %r90, 8;
add.s64 %rd22, %rd6, %rd21;
ld.f64 %fd15, [%rd22];
ld.global.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd48;
}
shl.b32 %r91, %r27, 20;
add.s32 %r92, %r29, %r91;
mov.b64 %fd100, {%r28, %r92};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd17;
}
mov.b32 %f2, %r93;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB132_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB132_9;

shr.u32 %r94, %r27, 31;
add.s32 %r95, %r27, %r94;
shr.s32 %r96, %r95, 1;
shl.b32 %r97, %r96, 20;
add.s32 %r98, %r97, %r29;
mov.b64 %fd51, {%r28, %r98};
sub.s32 %r99, %r27, %r96;
shl.b32 %r100, %r99, 20;
add.s32 %r101, %r100, 1072693248;
mov.u32 %r102, 0;
mov.b64 %fd52, {%r102, %r101};
mul.f64 %fd100, %fd51, %fd52;

BB132_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r138}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r139, %temp}, %fd101;
}
mov.u32 %r140, -1023;
setp.gt.s32	%p9, %r138, 1048575;
@%p9 bra BB132_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r138}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r139, %temp}, %fd101;
}
mov.u32 %r140, -1077;

BB132_11:
add.s32 %r105, %r138, -1;
setp.lt.u32	%p10, %r105, 2146435071;
@%p10 bra BB132_13;
bra.uni BB132_12;

BB132_13:
shr.u32 %r107, %r138, 20;
add.s32 %r141, %r140, %r107;
and.b32 %r108, %r138, -2146435073;
or.b32 %r109, %r108, 1072693248;
mov.b64 %fd102, {%r139, %r109};
setp.lt.s32	%p12, %r109, 1073127583;
@%p12 bra BB132_15;

{
.reg .b32 %temp; 
mov.b64 {%r110, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r111}, %fd102;
}
add.s32 %r112, %r111, -1048576;
mov.b64 %fd102, {%r110, %r112};
add.s32 %r141, %r141, 1;

BB132_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r113, %r141, -2147483648;
mov.u32 %r114, 1127219200;
mov.b64 %fd88, {%r113, %r114};
mov.u32 %r115, -2147483648;
mov.b64 %fd89, {%r115, %r114};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB132_16;

BB132_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r106}, %fd101;
}
mov.b32 %f3, %r106;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB132_16:
mov.u32 %r126, %ntid.x;
mul.hi.u32 %r125, %r16, %r69;
ld.param.u32 %r124, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r116, %r125, %r16;
shr.u32 %r117, %r116, %r70;
mul.lo.s32 %r118, %r117, %r72;
sub.s32 %r119, %r16, %r118;
mul.lo.s32 %r120, %r119, %r68;
mad.lo.s32 %r121, %r67, %r117, %r120;
mul.wide.u32 %rd23, %r121, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd103;
mov.u32 %r123, %nctaid.x;
mad.lo.s32 %r134, %r123, %r126, %r16;
setp.lt.u32	%p13, %r134, %r124;
@%p13 bra BB132_4;

BB132_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot133[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<4>;
.reg .b32 %r<144>;
.reg .f64 %fd<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot133;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r57, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r118, 0;
mov.pred %p1, 0;
@%p1 bra BB133_2;

BB133_1:
mul.wide.s32 %rd23, %r118, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r118, %r118, 1;
setp.lt.u32	%p2, %r118, 27;
@%p2 bra BB133_1;

BB133_2:
mov.u32 %r119, 0;
@%p1 bra BB133_4;

BB133_3:
mul.wide.s32 %rd27, %r119, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r119, %r119, 1;
setp.lt.u32	%p4, %r119, 27;
@%p4 bra BB133_3;

BB133_4:
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r132, %r68, %r69, %r70;
setp.ge.u32	%p5, %r132, %r57;
@%p5 bra BB133_21;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r71, [%rd2+208];
add.s32 %r11, %r71, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r72, [%rd3+208];
add.s32 %r13, %r72, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r71, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r72, 4;
add.s64 %rd12, %rd3, %rd32;

BB133_6:
mov.u32 %r122, %r132;
mov.u32 %r15, %r122;
mov.u64 %rd38, %rd11;
mul.hi.u32 %r16, %r15, %r61;
mov.u32 %r74, 0;
mov.u32 %r139, %r74;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r120, %r11;
mov.u32 %r130, %r15;
mov.u32 %r131, %r15;
mov.u32 %r138, %r74;
@%p6 bra BB133_8;

BB133_7:
mov.u32 %r18, %r131;
mov.u32 %r17, %r120;
ld.local.u32 %r75, [%rd38+4];
rem.u32 %r76, %r18, %r75;
ld.local.u32 %r77, [%rd38+104];
mad.lo.s32 %r139, %r77, %r76, %r139;
div.u32 %r21, %r18, %r75;
add.s64 %rd38, %rd38, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r120, %r22;
mov.u32 %r130, %r21;
mov.u32 %r131, %r21;
mov.u32 %r133, %r139;
mov.u32 %r138, %r133;
@%p7 bra BB133_7;

BB133_8:
mov.u32 %r24, %r138;
add.s32 %r80, %r16, %r15;
shr.u32 %r81, %r80, %r62;
mul.lo.s32 %r82, %r81, %r64;
sub.s32 %r83, %r15, %r82;
mul.lo.s32 %r84, %r83, %r60;
mad.lo.s32 %r85, %r59, %r81, %r84;
mul.wide.u32 %rd33, %r85, 8;
add.s64 %rd16, %rd8, %rd33;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r25, %r12, %r130, %r24;
mov.u32 %r137, %r74;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r121, %r13;
mov.u32 %r129, %r15;
mov.u32 %r128, %r15;
mov.u32 %r136, %r74;
@%p8 bra BB133_10;

BB133_9:
mov.u32 %r26, %r121;
ld.local.u32 %r86, [%rd39+4];
rem.u32 %r87, %r129, %r86;
ld.local.u32 %r88, [%rd39+104];
mad.lo.s32 %r137, %r88, %r87, %r137;
div.u32 %r129, %r129, %r86;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r121, %r31;
mov.u32 %r128, %r129;
mov.u32 %r136, %r137;
@%p9 bra BB133_9;

BB133_10:
mul.wide.u32 %rd34, %r25, 8;
add.s64 %rd35, %rd9, %rd34;
mad.lo.s32 %r34, %r14, %r128, %r136;
ld.f64 %fd15, [%rd35];
ld.global.f64 %fd16, [%rd16];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd48;
}
shl.b32 %r89, %r35, 20;
add.s32 %r90, %r37, %r89;
mov.b64 %fd100, {%r36, %r90};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r91}, %fd17;
}
mov.b32 %f2, %r91;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB133_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB133_13;

shr.u32 %r92, %r35, 31;
add.s32 %r93, %r35, %r92;
shr.s32 %r94, %r93, 1;
shl.b32 %r95, %r94, 20;
add.s32 %r96, %r95, %r37;
mov.b64 %fd51, {%r36, %r96};
sub.s32 %r97, %r35, %r94;
shl.b32 %r98, %r97, 20;
add.s32 %r99, %r98, 1072693248;
mov.u32 %r100, 0;
mov.b64 %fd52, {%r100, %r99};
mul.f64 %fd100, %fd51, %fd52;

BB133_13:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r140}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r141, %temp}, %fd101;
}
mov.u32 %r142, -1023;
setp.gt.s32	%p13, %r140, 1048575;
@%p13 bra BB133_15;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r140}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r141, %temp}, %fd101;
}
mov.u32 %r142, -1077;

BB133_15:
add.s32 %r103, %r140, -1;
setp.lt.u32	%p14, %r103, 2146435071;
@%p14 bra BB133_17;
bra.uni BB133_16;

BB133_17:
shr.u32 %r105, %r140, 20;
add.s32 %r143, %r142, %r105;
and.b32 %r106, %r140, -2146435073;
or.b32 %r107, %r106, 1072693248;
mov.b64 %fd102, {%r141, %r107};
setp.lt.s32	%p16, %r107, 1073127583;
@%p16 bra BB133_19;

{
.reg .b32 %temp; 
mov.b64 {%r108, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r109}, %fd102;
}
add.s32 %r110, %r109, -1048576;
mov.b64 %fd102, {%r108, %r110};
add.s32 %r143, %r143, 1;

BB133_19:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r111, %r143, -2147483648;
mov.u32 %r112, 1127219200;
mov.b64 %fd88, {%r111, %r112};
mov.u32 %r113, -2147483648;
mov.b64 %fd89, {%r113, %r112};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB133_20;

BB133_16:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r104}, %fd101;
}
mov.b32 %f3, %r104;
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p15;

BB133_20:
mov.u32 %r117, %ntid.x;
ld.param.u32 %r116, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd36, %r34, 8;
add.s64 %rd37, %rd10, %rd36;
st.f64 [%rd37], %fd103;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r132, %r115, %r117, %r15;
setp.lt.u32	%p17, %r132, %r116;
@%p17 bra BB133_6;

BB133_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot134[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<4>;
.reg .b32 %r<89>;
.reg .f64 %fd<103>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot134;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r74, 0;
mov.pred %p1, 0;
@%p1 bra BB134_2;

BB134_1:
mul.wide.s32 %rd13, %r74, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p2, %r74, 27;
@%p2 bra BB134_1;

BB134_2:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r81, %r34, %r35, %r36;
setp.ge.u32	%p3, %r81, %r32;
@%p3 bra BB134_17;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r37, [%rd1+208];
add.s32 %r6, %r37, -1;
mul.wide.s32 %rd17, %r37, 4;
add.s64 %rd6, %rd1, %rd17;

BB134_4:
mov.u32 %r76, %r81;
mov.u32 %r7, %r76;
mov.u64 %rd25, %rd6;
mov.u32 %r83, 0;
mov.u32 %r84, %r83;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r75, %r6;
mov.u32 %r79, %r7;
mov.u32 %r80, %r7;
@%p4 bra BB134_6;

BB134_5:
mov.u32 %r9, %r80;
mov.u32 %r8, %r75;
ld.local.u32 %r40, [%rd25+4];
rem.u32 %r41, %r9, %r40;
ld.local.u32 %r42, [%rd25+104];
mad.lo.s32 %r84, %r42, %r41, %r84;
div.u32 %r12, %r9, %r40;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r75, %r13;
mov.u32 %r79, %r12;
mov.u32 %r80, %r12;
mov.u32 %r83, %r84;
@%p5 bra BB134_5;

BB134_6:
ld.local.u32 %r43, [%rd1+108];
mad.lo.s32 %r44, %r43, %r79, %r83;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r44, 8;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r45, %r7, %r1;
mul.wide.u32 %rd21, %r45, 8;
add.s64 %rd22, %rd4, %rd21;
ld.global.f64 %fd15, [%rd22];
ld.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd48;
}
shl.b32 %r46, %r16, 20;
add.s32 %r47, %r18, %r46;
mov.b64 %fd99, {%r17, %r47};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r48}, %fd17;
}
mov.b32 %f2, %r48;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB134_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd99, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB134_9;

shr.u32 %r49, %r16, 31;
add.s32 %r50, %r16, %r49;
shr.s32 %r51, %r50, 1;
shl.b32 %r52, %r51, 20;
add.s32 %r53, %r52, %r18;
mov.b64 %fd51, {%r17, %r53};
sub.s32 %r54, %r16, %r51;
shl.b32 %r55, %r54, 20;
add.s32 %r56, %r55, 1072693248;
mov.u32 %r57, 0;
mov.b64 %fd52, {%r57, %r56};
mul.f64 %fd99, %fd51, %fd52;

BB134_9:
add.f64 %fd100, %fd99, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd100;
}
mov.u32 %r87, -1023;
setp.gt.s32	%p9, %r85, 1048575;
@%p9 bra BB134_11;

mul.f64 %fd100, %fd100, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd100;
}
mov.u32 %r87, -1077;

BB134_11:
add.s32 %r60, %r85, -1;
setp.lt.u32	%p10, %r60, 2146435071;
@%p10 bra BB134_13;
bra.uni BB134_12;

BB134_13:
shr.u32 %r62, %r85, 20;
add.s32 %r88, %r87, %r62;
and.b32 %r63, %r85, -2146435073;
or.b32 %r64, %r63, 1072693248;
mov.b64 %fd101, {%r86, %r64};
setp.lt.s32	%p12, %r64, 1073127583;
@%p12 bra BB134_15;

{
.reg .b32 %temp; 
mov.b64 {%r65, %temp}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd101;
}
add.s32 %r67, %r66, -1048576;
mov.b64 %fd101, {%r65, %r67};
add.s32 %r88, %r88, 1;

BB134_15:
add.f64 %fd56, %fd101, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd46;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd101, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r68, %r88, -2147483648;
mov.u32 %r69, 1127219200;
mov.b64 %fd88, {%r68, %r69};
mov.u32 %r70, -2147483648;
mov.b64 %fd89, {%r70, %r69};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd102, %fd92, %fd98;
bra.uni BB134_16;

BB134_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd100, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r61}, %fd100;
}
mov.b32 %f3, %r61;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd102, 0dFFF0000000000000, %fd54, %p11;

BB134_16:
mul.lo.s32 %r71, %r7, %r31;
mul.wide.u32 %rd23, %r71, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd102;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r81, %r73, %r34, %r7;
setp.lt.u32	%p13, %r81, %r32;
@%p13 bra BB134_4;

BB134_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot135[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<112>;
.reg .f64 %fd<104>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot135;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r99, 0;
mov.pred %p1, 0;
@%p1 bra BB135_2;

BB135_1:
mul.wide.s32 %rd12, %r99, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r99, %r99, 1;
setp.lt.u32	%p2, %r99, 27;
@%p2 bra BB135_1;

BB135_2:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r106, %r55, %r56, %r57;
setp.ge.u32	%p3, %r106, %r45;
@%p3 bra BB135_18;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB135_4:
mov.u32 %r101, %r106;
mov.u32 %r10, %r101;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r100, %r11, -1;
mov.u32 %r107, 0;
setp.lt.s32	%p4, %r100, 1;
mov.u32 %r104, %r10;
@%p4 bra BB135_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r107, 0;
mov.u32 %r105, %r10;

BB135_6:
ld.local.u32 %r60, [%rd24+4];
rem.u32 %r61, %r105, %r60;
ld.local.u32 %r62, [%rd24+104];
mad.lo.s32 %r107, %r62, %r61, %r107;
div.u32 %r105, %r105, %r60;
add.s64 %rd24, %rd24, -4;
add.s32 %r100, %r100, -1;
setp.gt.s32	%p5, %r100, 0;
mov.u32 %r103, %r105;
mov.u32 %r104, %r103;
@%p5 bra BB135_6;

BB135_7:
mov.u32 %r19, %r104;
ld.local.u32 %r63, [%rd1+108];
mad.lo.s32 %r64, %r63, %r19, %r107;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r64, 8;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r65, %r10, %r1;
mul.wide.u32 %rd20, %r65, 8;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r21, %r10, %r49;
ld.global.f64 %fd15, [%rd21];
ld.f64 %fd16, [%rd19];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r24}, %fd48;
}
shl.b32 %r66, %r22, 20;
add.s32 %r67, %r24, %r66;
mov.b64 %fd100, {%r23, %r67};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd17;
}
mov.b32 %f2, %r68;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB135_10;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB135_10;

shr.u32 %r69, %r22, 31;
add.s32 %r70, %r22, %r69;
shr.s32 %r71, %r70, 1;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, %r24;
mov.b64 %fd51, {%r23, %r73};
sub.s32 %r74, %r22, %r71;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, 1072693248;
mov.u32 %r77, 0;
mov.b64 %fd52, {%r77, %r76};
mul.f64 %fd100, %fd51, %fd52;

BB135_10:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r108}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r109, %temp}, %fd101;
}
mov.u32 %r110, -1023;
setp.gt.s32	%p9, %r108, 1048575;
@%p9 bra BB135_12;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r108}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r109, %temp}, %fd101;
}
mov.u32 %r110, -1077;

BB135_12:
add.s32 %r80, %r108, -1;
setp.lt.u32	%p10, %r80, 2146435071;
@%p10 bra BB135_14;
bra.uni BB135_13;

BB135_14:
shr.u32 %r82, %r108, 20;
add.s32 %r111, %r110, %r82;
and.b32 %r83, %r108, -2146435073;
or.b32 %r84, %r83, 1072693248;
mov.b64 %fd102, {%r109, %r84};
setp.lt.s32	%p12, %r84, 1073127583;
@%p12 bra BB135_16;

{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd102;
}
add.s32 %r87, %r86, -1048576;
mov.b64 %fd102, {%r85, %r87};
add.s32 %r111, %r111, 1;

BB135_16:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r88, %r111, -2147483648;
mov.u32 %r89, 1127219200;
mov.b64 %fd88, {%r88, %r89};
mov.u32 %r90, -2147483648;
mov.b64 %fd89, {%r90, %r89};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB135_17;

BB135_13:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd101;
}
mov.b32 %f3, %r81;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB135_17:
add.s32 %r91, %r21, %r10;
shr.u32 %r92, %r91, %r50;
mul.lo.s32 %r93, %r92, %r52;
sub.s32 %r94, %r10, %r93;
mul.lo.s32 %r95, %r94, %r48;
mad.lo.s32 %r96, %r47, %r92, %r95;
mul.wide.u32 %rd22, %r96, 8;
add.s64 %rd23, %rd5, %rd22;
st.global.f64 [%rd23], %fd103;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r106, %r98, %r55, %r10;
setp.lt.u32	%p13, %r106, %r45;
@%p13 bra BB135_4;

BB135_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot136[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<117>;
.reg .f64 %fd<103>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot136;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r91, 0;
mov.pred %p1, 0;
@%p1 bra BB136_2;

BB136_1:
mul.wide.s32 %rd21, %r91, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r91, %r91, 1;
setp.lt.u32	%p2, %r91, 27;
@%p2 bra BB136_1;

BB136_2:
mov.u32 %r92, 0;
@%p1 bra BB136_4;

BB136_3:
mul.wide.s32 %rd25, %r92, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r92, %r92, 1;
setp.lt.u32	%p4, %r92, 27;
@%p4 bra BB136_3;

BB136_4:
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r105, %r45, %r46, %r47;
setp.ge.u32	%p5, %r105, %r42;
@%p5 bra BB136_22;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r48, [%rd2+208];
add.s32 %r7, %r48, -1;
mul.wide.s32 %rd29, %r48, 4;
add.s64 %rd9, %rd2, %rd29;

BB136_6:
mov.u32 %r95, %r105;
mov.u32 %r8, %r95;
mov.u64 %rd37, %rd9;
mov.u32 %r50, 0;
mov.u32 %r112, %r50;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r93, %r7;
mov.u32 %r103, %r8;
mov.u32 %r104, %r8;
mov.u32 %r111, %r50;
@%p6 bra BB136_8;

BB136_7:
mov.u32 %r10, %r104;
mov.u32 %r9, %r93;
ld.local.u32 %r51, [%rd37+4];
rem.u32 %r52, %r10, %r51;
ld.local.u32 %r53, [%rd37+104];
mad.lo.s32 %r112, %r53, %r52, %r112;
div.u32 %r13, %r10, %r51;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r93, %r14;
mov.u32 %r103, %r13;
mov.u32 %r104, %r13;
mov.u32 %r106, %r112;
mov.u32 %r111, %r106;
@%p7 bra BB136_7;

BB136_8:
mov.u32 %r16, %r111;
ld.local.u32 %r55, [%rd2+108];
mad.lo.s32 %r56, %r55, %r103, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r56, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r94, %r17, -1;
setp.lt.s32	%p8, %r94, 1;
mov.u32 %r101, %r8;
mov.u32 %r109, %r50;
@%p8 bra BB136_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd38, %rd3, %rd32;
mov.u32 %r110, 0;
mov.u32 %r102, %r8;

BB136_10:
ld.local.u32 %r58, [%rd38+4];
rem.u32 %r59, %r102, %r58;
ld.local.u32 %r60, [%rd38+104];
mad.lo.s32 %r110, %r60, %r59, %r110;
div.u32 %r102, %r102, %r58;
add.s64 %rd38, %rd38, -4;
add.s32 %r94, %r94, -1;
setp.gt.s32	%p9, %r94, 0;
mov.u32 %r101, %r102;
mov.u32 %r109, %r110;
@%p9 bra BB136_10;

BB136_11:
mul.lo.s32 %r61, %r8, %r41;
mul.wide.u32 %rd33, %r61, 8;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r62, [%rd3+108];
mad.lo.s32 %r63, %r62, %r101, %r109;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r63, 8;
add.s64 %rd17, %rd35, %rd36;
ld.global.f64 %fd15, [%rd34];
ld.f64 %fd16, [%rd13];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd48;
}
shl.b32 %r64, %r27, 20;
add.s32 %r65, %r29, %r64;
mov.b64 %fd99, {%r28, %r65};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd17;
}
mov.b32 %f2, %r66;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB136_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd99, 0d0000000000000000, %fd50, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB136_14;

shr.u32 %r67, %r27, 31;
add.s32 %r68, %r27, %r67;
shr.s32 %r69, %r68, 1;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, %r29;
mov.b64 %fd51, {%r28, %r71};
sub.s32 %r72, %r27, %r69;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, 1072693248;
mov.u32 %r75, 0;
mov.b64 %fd52, {%r75, %r74};
mul.f64 %fd99, %fd51, %fd52;

BB136_14:
add.f64 %fd100, %fd99, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r114, %temp}, %fd100;
}
mov.u32 %r115, -1023;
setp.gt.s32	%p13, %r113, 1048575;
@%p13 bra BB136_16;

mul.f64 %fd100, %fd100, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r114, %temp}, %fd100;
}
mov.u32 %r115, -1077;

BB136_16:
add.s32 %r78, %r113, -1;
setp.lt.u32	%p14, %r78, 2146435071;
@%p14 bra BB136_18;
bra.uni BB136_17;

BB136_18:
shr.u32 %r80, %r113, 20;
add.s32 %r116, %r115, %r80;
and.b32 %r81, %r113, -2146435073;
or.b32 %r82, %r81, 1072693248;
mov.b64 %fd101, {%r114, %r82};
setp.lt.s32	%p16, %r82, 1073127583;
@%p16 bra BB136_20;

{
.reg .b32 %temp; 
mov.b64 {%r83, %temp}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd101;
}
add.s32 %r85, %r84, -1048576;
mov.b64 %fd101, {%r83, %r85};
add.s32 %r116, %r116, 1;

BB136_20:
add.f64 %fd56, %fd101, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd46;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd101, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r86, %r116, -2147483648;
mov.u32 %r87, 1127219200;
mov.b64 %fd88, {%r86, %r87};
mov.u32 %r88, -2147483648;
mov.b64 %fd89, {%r88, %r87};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd102, %fd92, %fd98;
bra.uni BB136_21;

BB136_17:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd100, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r79}, %fd100;
}
mov.b32 %f3, %r79;
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f64	%fd102, 0dFFF0000000000000, %fd54, %p15;

BB136_21:
st.f64 [%rd17], %fd102;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r105, %r90, %r45, %r8;
setp.lt.u32	%p17, %r105, %r42;
@%p17 bra BB136_6;

BB136_22:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot137[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<116>;
.reg .f64 %fd<104>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot137;
cvta.local.u64 %SP, %rd28;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r101, 0;
mov.pred %p1, 0;
@%p1 bra BB137_2;

BB137_1:
mul.wide.s32 %rd13, %r101, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p2, %r101, 27;
@%p2 bra BB137_1;

BB137_2:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r108, %r53, %r54, %r55;
setp.ge.u32	%p3, %r108, %r43;
@%p3 bra BB137_17;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r56, [%rd1+208];
add.s32 %r10, %r56, -1;
mul.wide.s32 %rd17, %r56, 4;
add.s64 %rd6, %rd1, %rd17;

BB137_4:
mov.u32 %r103, %r108;
mov.u32 %r11, %r103;
mov.u64 %rd27, %rd6;
mov.u32 %r110, 0;
mov.u32 %r111, %r110;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r102, %r10;
mov.u32 %r106, %r11;
mov.u32 %r107, %r11;
@%p4 bra BB137_6;

BB137_5:
mov.u32 %r13, %r107;
mov.u32 %r12, %r102;
ld.local.u32 %r59, [%rd27+4];
rem.u32 %r60, %r13, %r59;
ld.local.u32 %r61, [%rd27+104];
mad.lo.s32 %r111, %r61, %r60, %r111;
div.u32 %r16, %r13, %r59;
add.s64 %rd27, %rd27, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r102, %r17;
mov.u32 %r106, %r16;
mov.u32 %r107, %r16;
mov.u32 %r110, %r111;
@%p5 bra BB137_5;

BB137_6:
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd25, %rd26;
ld.local.u32 %r62, [%rd25+108];
mad.lo.s32 %r63, %r62, %r106, %r110;
ld.local.u64 %rd18, [%rd25];
mul.wide.u32 %rd19, %r63, 8;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r64, %r11, %r47;
add.s32 %r65, %r64, %r11;
shr.u32 %r66, %r65, %r48;
mul.lo.s32 %r67, %r66, %r50;
sub.s32 %r68, %r11, %r67;
mul.lo.s32 %r69, %r68, %r46;
mad.lo.s32 %r70, %r45, %r66, %r69;
mul.wide.u32 %rd21, %r70, 8;
add.s64 %rd22, %rd5, %rd21;
ld.global.f64 %fd15, [%rd22];
ld.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd48;
}
shl.b32 %r71, %r20, 20;
add.s32 %r72, %r22, %r71;
mov.b64 %fd100, {%r21, %r72};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd17;
}
mov.b32 %f2, %r73;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB137_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB137_9;

shr.u32 %r74, %r20, 31;
add.s32 %r75, %r20, %r74;
shr.s32 %r76, %r75, 1;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, %r22;
mov.b64 %fd51, {%r21, %r78};
sub.s32 %r79, %r20, %r76;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, 1072693248;
mov.u32 %r82, 0;
mov.b64 %fd52, {%r82, %r81};
mul.f64 %fd100, %fd51, %fd52;

BB137_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1023;
setp.gt.s32	%p9, %r112, 1048575;
@%p9 bra BB137_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r112}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r113, %temp}, %fd101;
}
mov.u32 %r114, -1077;

BB137_11:
add.s32 %r85, %r112, -1;
setp.lt.u32	%p10, %r85, 2146435071;
@%p10 bra BB137_13;
bra.uni BB137_12;

BB137_13:
shr.u32 %r87, %r112, 20;
add.s32 %r115, %r114, %r87;
and.b32 %r88, %r112, -2146435073;
or.b32 %r89, %r88, 1072693248;
mov.b64 %fd102, {%r113, %r89};
setp.lt.s32	%p12, %r89, 1073127583;
@%p12 bra BB137_15;

{
.reg .b32 %temp; 
mov.b64 {%r90, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r91}, %fd102;
}
add.s32 %r92, %r91, -1048576;
mov.b64 %fd102, {%r90, %r92};
add.s32 %r115, %r115, 1;

BB137_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r93, %r115, -2147483648;
mov.u32 %r94, 1127219200;
mov.b64 %fd88, {%r93, %r94};
mov.u32 %r95, -2147483648;
mov.b64 %fd89, {%r95, %r94};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB137_16;

BB137_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd101;
}
mov.b32 %f3, %r86;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB137_16:
ld.param.u32 %r100, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r99, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.lo.s32 %r96, %r11, %r100;
mul.wide.u32 %rd23, %r96, 8;
add.s64 %rd24, %rd4, %rd23;
st.global.f64 [%rd24], %fd103;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r108, %r98, %r53, %r11;
setp.lt.u32	%p13, %r108, %r99;
@%p13 bra BB137_4;

BB137_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot138[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<4>;
.reg .b32 %r<143>;
.reg .f64 %fd<104>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot138;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r70, %r71}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r56, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r128, 0;
mov.pred %p1, 0;
@%p1 bra BB138_2;

BB138_1:
mul.wide.s32 %rd14, %r128, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r128, %r128, 1;
setp.lt.u32	%p2, %r128, 27;
@%p2 bra BB138_1;

BB138_2:
mov.u32 %r74, %ntid.x;
mov.u32 %r75, %ctaid.x;
mov.u32 %r76, %tid.x;
mad.lo.s32 %r135, %r74, %r75, %r76;
setp.ge.u32	%p3, %r135, %r56;
@%p3 bra BB138_17;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r77, [%rd1+208];
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r77, 4;
add.s64 %rd7, %rd1, %rd18;

BB138_4:
mov.u32 %r130, %r135;
mov.u32 %r16, %r130;
add.s32 %r129, %r77, -1;
mov.u64 %rd25, %rd7;
mov.u32 %r137, 0;
mov.u32 %r138, %r137;
setp.lt.s32	%p4, %r129, 1;
mov.u32 %r133, %r16;
mov.u32 %r134, %r16;
@%p4 bra BB138_6;

BB138_5:
mov.u32 %r18, %r134;
ld.local.u32 %r80, [%rd25+4];
rem.u32 %r81, %r18, %r80;
ld.local.u32 %r82, [%rd25+104];
mad.lo.s32 %r138, %r82, %r81, %r138;
div.u32 %r21, %r18, %r80;
add.s64 %rd25, %rd25, -4;
add.s32 %r129, %r129, -1;
setp.gt.s32	%p5, %r129, 0;
mov.u32 %r133, %r21;
mov.u32 %r134, %r21;
mov.u32 %r137, %r138;
@%p5 bra BB138_5;

BB138_6:
mad.lo.s32 %r83, %r15, %r133, %r137;
mul.wide.u32 %rd19, %r83, 8;
add.s64 %rd20, %rd6, %rd19;
mul.hi.u32 %r84, %r16, %r60;
add.s32 %r85, %r84, %r16;
shr.u32 %r86, %r85, %r61;
mul.lo.s32 %r87, %r86, %r63;
sub.s32 %r88, %r16, %r87;
mul.lo.s32 %r89, %r88, %r59;
mad.lo.s32 %r90, %r58, %r86, %r89;
mul.wide.u32 %rd21, %r90, 8;
add.s64 %rd22, %rd4, %rd21;
ld.global.f64 %fd15, [%rd22];
ld.f64 %fd16, [%rd20];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r26, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd48;
}
shl.b32 %r91, %r26, 20;
add.s32 %r92, %r28, %r91;
mov.b64 %fd100, {%r27, %r92};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd17;
}
mov.b32 %f2, %r93;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB138_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB138_9;

shr.u32 %r94, %r26, 31;
add.s32 %r95, %r26, %r94;
shr.s32 %r96, %r95, 1;
shl.b32 %r97, %r96, 20;
add.s32 %r98, %r97, %r28;
mov.b64 %fd51, {%r27, %r98};
sub.s32 %r99, %r26, %r96;
shl.b32 %r100, %r99, 20;
add.s32 %r101, %r100, 1072693248;
mov.u32 %r102, 0;
mov.b64 %fd52, {%r102, %r101};
mul.f64 %fd100, %fd51, %fd52;

BB138_9:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r139}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r140, %temp}, %fd101;
}
mov.u32 %r141, -1023;
setp.gt.s32	%p9, %r139, 1048575;
@%p9 bra BB138_11;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r139}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r140, %temp}, %fd101;
}
mov.u32 %r141, -1077;

BB138_11:
add.s32 %r105, %r139, -1;
setp.lt.u32	%p10, %r105, 2146435071;
@%p10 bra BB138_13;
bra.uni BB138_12;

BB138_13:
shr.u32 %r107, %r139, 20;
add.s32 %r142, %r141, %r107;
and.b32 %r108, %r139, -2146435073;
or.b32 %r109, %r108, 1072693248;
mov.b64 %fd102, {%r140, %r109};
setp.lt.s32	%p12, %r109, 1073127583;
@%p12 bra BB138_15;

{
.reg .b32 %temp; 
mov.b64 {%r110, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r111}, %fd102;
}
add.s32 %r112, %r111, -1048576;
mov.b64 %fd102, {%r110, %r112};
add.s32 %r142, %r142, 1;

BB138_15:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r113, %r142, -2147483648;
mov.u32 %r114, 1127219200;
mov.b64 %fd88, {%r113, %r114};
mov.u32 %r115, -2147483648;
mov.b64 %fd89, {%r115, %r114};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB138_16;

BB138_12:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r106}, %fd101;
}
mov.b32 %f3, %r106;
setp.eq.f32	%p11, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p11;

BB138_16:
mov.u32 %r126, %ntid.x;
mul.hi.u32 %r125, %r16, %r68;
ld.param.u32 %r124, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r116, %r125, %r16;
shr.u32 %r117, %r116, %r69;
mul.lo.s32 %r118, %r117, %r71;
sub.s32 %r119, %r16, %r118;
mul.lo.s32 %r120, %r119, %r67;
mad.lo.s32 %r121, %r66, %r117, %r120;
mul.wide.u32 %rd23, %r121, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd103;
mov.u32 %r123, %nctaid.x;
mad.lo.s32 %r135, %r123, %r126, %r16;
setp.lt.u32	%p13, %r135, %r124;
@%p13 bra BB138_4;

BB138_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot139[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<4>;
.reg .b32 %r<144>;
.reg .f64 %fd<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot139;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r57, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r118, 0;
mov.pred %p1, 0;
@%p1 bra BB139_2;

BB139_1:
mul.wide.s32 %rd22, %r118, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r118, %r118, 1;
setp.lt.u32	%p2, %r118, 27;
@%p2 bra BB139_1;

BB139_2:
mov.u32 %r119, 0;
@%p1 bra BB139_4;

BB139_3:
mul.wide.s32 %rd26, %r119, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r119, %r119, 1;
setp.lt.u32	%p4, %r119, 27;
@%p4 bra BB139_3;

BB139_4:
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r132, %r68, %r69, %r70;
setp.ge.u32	%p5, %r132, %r57;
@%p5 bra BB139_21;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r71, [%rd2+208];
add.s32 %r11, %r71, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r72, [%rd3+208];
add.s32 %r13, %r72, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r71, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r72, 4;
add.s64 %rd12, %rd3, %rd31;

BB139_6:
mov.u32 %r122, %r132;
mov.u32 %r15, %r122;
mov.u64 %rd38, %rd11;
mov.u32 %r74, 0;
mov.u32 %r139, %r74;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r120, %r11;
mov.u32 %r130, %r15;
mov.u32 %r131, %r15;
mov.u32 %r138, %r74;
@%p6 bra BB139_8;

BB139_7:
mov.u32 %r17, %r131;
mov.u32 %r16, %r120;
ld.local.u32 %r75, [%rd38+4];
rem.u32 %r76, %r17, %r75;
ld.local.u32 %r77, [%rd38+104];
mad.lo.s32 %r139, %r77, %r76, %r139;
div.u32 %r20, %r17, %r75;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r120, %r21;
mov.u32 %r130, %r20;
mov.u32 %r131, %r20;
mov.u32 %r133, %r139;
mov.u32 %r138, %r133;
@%p7 bra BB139_7;

BB139_8:
mov.u32 %r23, %r138;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r130, %r23;
mul.hi.u32 %r25, %r15, %r61;
mov.u32 %r137, %r74;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r121, %r13;
mov.u32 %r129, %r15;
mov.u32 %r128, %r15;
mov.u32 %r136, %r74;
@%p8 bra BB139_10;

BB139_9:
mov.u32 %r26, %r121;
ld.local.u32 %r80, [%rd39+4];
rem.u32 %r81, %r129, %r80;
ld.local.u32 %r82, [%rd39+104];
mad.lo.s32 %r137, %r82, %r81, %r137;
div.u32 %r129, %r129, %r80;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r121, %r31;
mov.u32 %r128, %r129;
mov.u32 %r136, %r137;
@%p9 bra BB139_9;

BB139_10:
mul.wide.u32 %rd32, %r24, 8;
add.s64 %rd33, %rd9, %rd32;
add.s32 %r83, %r25, %r15;
shr.u32 %r84, %r83, %r62;
mul.lo.s32 %r85, %r84, %r64;
sub.s32 %r86, %r15, %r85;
mul.lo.s32 %r87, %r86, %r60;
mad.lo.s32 %r88, %r59, %r84, %r87;
mul.wide.u32 %rd34, %r88, 8;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r34, %r14, %r128, %r136;
ld.global.f64 %fd15, [%rd35];
ld.f64 %fd16, [%rd33];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd48;
}
shl.b32 %r89, %r35, 20;
add.s32 %r90, %r37, %r89;
mov.b64 %fd100, {%r36, %r90};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r91}, %fd17;
}
mov.b32 %f2, %r91;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB139_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB139_13;

shr.u32 %r92, %r35, 31;
add.s32 %r93, %r35, %r92;
shr.s32 %r94, %r93, 1;
shl.b32 %r95, %r94, 20;
add.s32 %r96, %r95, %r37;
mov.b64 %fd51, {%r36, %r96};
sub.s32 %r97, %r35, %r94;
shl.b32 %r98, %r97, 20;
add.s32 %r99, %r98, 1072693248;
mov.u32 %r100, 0;
mov.b64 %fd52, {%r100, %r99};
mul.f64 %fd100, %fd51, %fd52;

BB139_13:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r140}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r141, %temp}, %fd101;
}
mov.u32 %r142, -1023;
setp.gt.s32	%p13, %r140, 1048575;
@%p13 bra BB139_15;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r140}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r141, %temp}, %fd101;
}
mov.u32 %r142, -1077;

BB139_15:
add.s32 %r103, %r140, -1;
setp.lt.u32	%p14, %r103, 2146435071;
@%p14 bra BB139_17;
bra.uni BB139_16;

BB139_17:
shr.u32 %r105, %r140, 20;
add.s32 %r143, %r142, %r105;
and.b32 %r106, %r140, -2146435073;
or.b32 %r107, %r106, 1072693248;
mov.b64 %fd102, {%r141, %r107};
setp.lt.s32	%p16, %r107, 1073127583;
@%p16 bra BB139_19;

{
.reg .b32 %temp; 
mov.b64 {%r108, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r109}, %fd102;
}
add.s32 %r110, %r109, -1048576;
mov.b64 %fd102, {%r108, %r110};
add.s32 %r143, %r143, 1;

BB139_19:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r111, %r143, -2147483648;
mov.u32 %r112, 1127219200;
mov.b64 %fd88, {%r111, %r112};
mov.u32 %r113, -2147483648;
mov.b64 %fd89, {%r113, %r112};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB139_20;

BB139_16:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r104}, %fd101;
}
mov.b32 %f3, %r104;
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p15;

BB139_20:
mov.u32 %r117, %ntid.x;
ld.param.u32 %r116, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd36, %r34, 8;
add.s64 %rd37, %rd10, %rd36;
st.f64 [%rd37], %fd103;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r132, %r115, %r117, %r15;
setp.lt.u32	%p17, %r132, %r116;
@%p17 bra BB139_6;

BB139_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot140[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<4>;
.reg .b32 %r<117>;
.reg .f64 %fd<103>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot140;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r91, 0;
mov.pred %p1, 0;
@%p1 bra BB140_2;

BB140_1:
mul.wide.s32 %rd20, %r91, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r91, %r91, 1;
setp.lt.u32	%p2, %r91, 27;
@%p2 bra BB140_1;

BB140_2:
mov.u32 %r92, 0;
@%p1 bra BB140_4;

BB140_3:
mul.wide.s32 %rd24, %r92, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r92, %r92, 1;
setp.lt.u32	%p4, %r92, 27;
@%p4 bra BB140_3;

BB140_4:
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r105, %r45, %r46, %r47;
setp.ge.u32	%p5, %r105, %r42;
@%p5 bra BB140_22;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r48, [%rd2+208];
add.s32 %r7, %r48, -1;
mul.wide.s32 %rd28, %r48, 4;
add.s64 %rd9, %rd2, %rd28;

BB140_6:
mov.u32 %r95, %r105;
mov.u32 %r8, %r95;
mov.u64 %rd37, %rd9;
mov.u32 %r50, 0;
mov.u32 %r112, %r50;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r93, %r7;
mov.u32 %r103, %r8;
mov.u32 %r104, %r8;
mov.u32 %r111, %r50;
@%p6 bra BB140_8;

BB140_7:
mov.u32 %r10, %r104;
mov.u32 %r9, %r93;
ld.local.u32 %r51, [%rd37+4];
rem.u32 %r52, %r10, %r51;
ld.local.u32 %r53, [%rd37+104];
mad.lo.s32 %r112, %r53, %r52, %r112;
div.u32 %r13, %r10, %r51;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r93, %r14;
mov.u32 %r103, %r13;
mov.u32 %r104, %r13;
mov.u32 %r106, %r112;
mov.u32 %r111, %r106;
@%p7 bra BB140_7;

BB140_8:
mov.u32 %r16, %r111;
ld.local.u32 %r55, [%rd2+108];
mad.lo.s32 %r56, %r55, %r103, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r56, 8;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r94, %r17, -1;
setp.lt.s32	%p8, %r94, 1;
mov.u32 %r101, %r8;
mov.u32 %r109, %r50;
@%p8 bra BB140_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r110, 0;
mov.u32 %r102, %r8;

BB140_10:
ld.local.u32 %r58, [%rd38+4];
rem.u32 %r59, %r102, %r58;
ld.local.u32 %r60, [%rd38+104];
mad.lo.s32 %r110, %r60, %r59, %r110;
div.u32 %r102, %r102, %r58;
add.s64 %rd38, %rd38, -4;
add.s32 %r94, %r94, -1;
setp.gt.s32	%p9, %r94, 0;
mov.u32 %r101, %r102;
mov.u32 %r109, %r110;
@%p9 bra BB140_10;

BB140_11:
ld.local.u32 %r61, [%rd3+108];
mad.lo.s32 %r62, %r61, %r101, %r109;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r62, 8;
add.s64 %rd34, %rd32, %rd33;
ld.f64 %fd15, [%rd34];
ld.f64 %fd16, [%rd13];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd48;
}
shl.b32 %r63, %r27, 20;
add.s32 %r64, %r29, %r63;
mov.b64 %fd99, {%r28, %r64};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd17;
}
mov.b32 %f2, %r65;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB140_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd99, 0d0000000000000000, %fd50, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB140_14;

shr.u32 %r66, %r27, 31;
add.s32 %r67, %r27, %r66;
shr.s32 %r68, %r67, 1;
shl.b32 %r69, %r68, 20;
add.s32 %r70, %r69, %r29;
mov.b64 %fd51, {%r28, %r70};
sub.s32 %r71, %r27, %r68;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, 1072693248;
mov.u32 %r74, 0;
mov.b64 %fd52, {%r74, %r73};
mul.f64 %fd99, %fd51, %fd52;

BB140_14:
add.f64 %fd100, %fd99, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r114, %temp}, %fd100;
}
mov.u32 %r115, -1023;
setp.gt.s32	%p13, %r113, 1048575;
@%p13 bra BB140_16;

mul.f64 %fd100, %fd100, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r113}, %fd100;
}
{
.reg .b32 %temp; 
mov.b64 {%r114, %temp}, %fd100;
}
mov.u32 %r115, -1077;

BB140_16:
add.s32 %r77, %r113, -1;
setp.lt.u32	%p14, %r77, 2146435071;
@%p14 bra BB140_18;
bra.uni BB140_17;

BB140_18:
shr.u32 %r79, %r113, 20;
add.s32 %r116, %r115, %r79;
and.b32 %r80, %r113, -2146435073;
or.b32 %r81, %r80, 1072693248;
mov.b64 %fd101, {%r114, %r81};
setp.lt.s32	%p16, %r81, 1073127583;
@%p16 bra BB140_20;

{
.reg .b32 %temp; 
mov.b64 {%r82, %temp}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd101;
}
add.s32 %r84, %r83, -1048576;
mov.b64 %fd101, {%r82, %r84};
add.s32 %r116, %r116, 1;

BB140_20:
add.f64 %fd56, %fd101, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd46;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd101, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r85, %r116, -2147483648;
mov.u32 %r86, 1127219200;
mov.b64 %fd88, {%r85, %r86};
mov.u32 %r87, -2147483648;
mov.b64 %fd89, {%r87, %r86};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd102, %fd92, %fd98;
bra.uni BB140_21;

BB140_17:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd100, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd100;
}
mov.b32 %f3, %r78;
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f64	%fd102, 0dFFF0000000000000, %fd54, %p15;

BB140_21:
mul.lo.s32 %r88, %r8, %r41;
mul.wide.u32 %rd35, %r88, 8;
add.s64 %rd36, %rd8, %rd35;
st.global.f64 [%rd36], %fd102;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r105, %r90, %r45, %r8;
setp.lt.u32	%p17, %r105, %r42;
@%p17 bra BB140_6;

BB140_22:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot141[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<4>;
.reg .b32 %r<145>;
.reg .f64 %fd<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot141;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r56, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r119, 0;
mov.pred %p1, 0;
@%p1 bra BB141_2;

BB141_1:
mul.wide.s32 %rd22, %r119, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r119, %r119, 1;
setp.lt.u32	%p2, %r119, 27;
@%p2 bra BB141_1;

BB141_2:
mov.u32 %r120, 0;
@%p1 bra BB141_4;

BB141_3:
mul.wide.s32 %rd26, %r120, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r120, %r120, 1;
setp.lt.u32	%p4, %r120, 27;
@%p4 bra BB141_3;

BB141_4:
mov.u32 %r67, %ntid.x;
mov.u32 %r68, %ctaid.x;
mov.u32 %r69, %tid.x;
mad.lo.s32 %r133, %r67, %r68, %r69;
setp.ge.u32	%p5, %r133, %r56;
@%p5 bra BB141_21;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r70, [%rd2+208];
add.s32 %r11, %r70, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r71, [%rd3+208];
add.s32 %r13, %r71, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r70, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r71, 4;
add.s64 %rd12, %rd3, %rd31;

BB141_6:
mov.u32 %r123, %r133;
mov.u32 %r15, %r123;
mov.u64 %rd38, %rd11;
mov.u32 %r73, 0;
mov.u32 %r140, %r73;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r121, %r11;
mov.u32 %r131, %r15;
mov.u32 %r132, %r15;
mov.u32 %r139, %r73;
@%p6 bra BB141_8;

BB141_7:
mov.u32 %r17, %r132;
mov.u32 %r16, %r121;
ld.local.u32 %r74, [%rd38+4];
rem.u32 %r75, %r17, %r74;
ld.local.u32 %r76, [%rd38+104];
mad.lo.s32 %r140, %r76, %r75, %r140;
div.u32 %r20, %r17, %r74;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r121, %r21;
mov.u32 %r131, %r20;
mov.u32 %r132, %r20;
mov.u32 %r134, %r140;
mov.u32 %r139, %r134;
@%p7 bra BB141_7;

BB141_8:
mov.u32 %r23, %r139;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r131, %r23;
mov.u32 %r138, %r73;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r122, %r13;
mov.u32 %r130, %r15;
mov.u32 %r129, %r15;
mov.u32 %r137, %r73;
@%p8 bra BB141_10;

BB141_9:
mov.u32 %r25, %r122;
ld.local.u32 %r79, [%rd39+4];
rem.u32 %r80, %r130, %r79;
ld.local.u32 %r81, [%rd39+104];
mad.lo.s32 %r138, %r81, %r80, %r138;
div.u32 %r130, %r130, %r79;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r122, %r30;
mov.u32 %r129, %r130;
mov.u32 %r137, %r138;
@%p9 bra BB141_9;

BB141_10:
mul.wide.u32 %rd32, %r24, 8;
add.s64 %rd33, %rd9, %rd32;
mad.lo.s32 %r82, %r14, %r129, %r137;
mul.wide.u32 %rd34, %r82, 8;
add.s64 %rd35, %rd10, %rd34;
ld.f64 %fd15, [%rd35];
ld.f64 %fd16, [%rd33];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r36}, %fd48;
}
shl.b32 %r83, %r34, 20;
add.s32 %r84, %r36, %r83;
mov.b64 %fd100, {%r35, %r84};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd17;
}
mov.b32 %f2, %r85;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB141_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB141_13;

shr.u32 %r86, %r34, 31;
add.s32 %r87, %r34, %r86;
shr.s32 %r88, %r87, 1;
shl.b32 %r89, %r88, 20;
add.s32 %r90, %r89, %r36;
mov.b64 %fd51, {%r35, %r90};
sub.s32 %r91, %r34, %r88;
shl.b32 %r92, %r91, 20;
add.s32 %r93, %r92, 1072693248;
mov.u32 %r94, 0;
mov.b64 %fd52, {%r94, %r93};
mul.f64 %fd100, %fd51, %fd52;

BB141_13:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r141}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r142, %temp}, %fd101;
}
mov.u32 %r143, -1023;
setp.gt.s32	%p13, %r141, 1048575;
@%p13 bra BB141_15;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r141}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r142, %temp}, %fd101;
}
mov.u32 %r143, -1077;

BB141_15:
add.s32 %r97, %r141, -1;
setp.lt.u32	%p14, %r97, 2146435071;
@%p14 bra BB141_17;
bra.uni BB141_16;

BB141_17:
shr.u32 %r99, %r141, 20;
add.s32 %r144, %r143, %r99;
and.b32 %r100, %r141, -2146435073;
or.b32 %r101, %r100, 1072693248;
mov.b64 %fd102, {%r142, %r101};
setp.lt.s32	%p16, %r101, 1073127583;
@%p16 bra BB141_19;

{
.reg .b32 %temp; 
mov.b64 {%r102, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r103}, %fd102;
}
add.s32 %r104, %r103, -1048576;
mov.b64 %fd102, {%r102, %r104};
add.s32 %r144, %r144, 1;

BB141_19:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r105, %r144, -2147483648;
mov.u32 %r106, 1127219200;
mov.b64 %fd88, {%r105, %r106};
mov.u32 %r107, -2147483648;
mov.b64 %fd89, {%r107, %r106};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB141_20;

BB141_16:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd101;
}
mov.b32 %f3, %r98;
setp.eq.f32	%p15, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p15;

BB141_20:
mov.u32 %r118, %ntid.x;
mul.hi.u32 %r117, %r15, %r60;
ld.param.u32 %r116, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r108, %r117, %r15;
shr.u32 %r109, %r108, %r61;
mul.lo.s32 %r110, %r109, %r63;
sub.s32 %r111, %r15, %r110;
mul.lo.s32 %r112, %r111, %r59;
mad.lo.s32 %r113, %r58, %r109, %r112;
mul.wide.u32 %rd36, %r113, 8;
add.s64 %rd37, %rd8, %rd36;
st.global.f64 [%rd37], %fd103;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r133, %r115, %r118, %r15;
setp.lt.u32	%p17, %r133, %r116;
@%p17 bra BB141_6;

BB141_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot142[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .f32 %f<4>;
.reg .b32 %r<146>;
.reg .f64 %fd<104>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot142;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r56, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r109, 0;
mov.pred %p1, 0;
@%p1 bra BB142_2;

BB142_1:
mul.wide.s32 %rd31, %r109, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r109, %r109, 1;
setp.lt.u32	%p2, %r109, 27;
@%p2 bra BB142_1;

BB142_2:
mov.u32 %r110, 0;
@%p1 bra BB142_4;

BB142_3:
mul.wide.s32 %rd35, %r110, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r110, %r110, 1;
setp.lt.u32	%p4, %r110, 27;
@%p4 bra BB142_3;

BB142_4:
mov.u32 %r111, 0;
@%p1 bra BB142_6;

BB142_5:
mul.wide.s32 %rd39, %r111, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r111, %r111, 1;
setp.lt.u32	%p6, %r111, 27;
@%p6 bra BB142_5;

BB142_6:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r130, %r60, %r61, %r62;
setp.ge.u32	%p7, %r130, %r56;
@%p7 bra BB142_25;

ld.local.u32 %r63, [%rd3+208];
add.s32 %r8, %r63, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r64, [%rd4+208];
add.s32 %r10, %r64, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r65, [%rd5+208];
add.s32 %r12, %r65, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r63, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r64, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r65, 4;
add.s64 %rd17, %rd5, %rd45;

BB142_8:
mov.u32 %r115, %r130;
mov.u32 %r14, %r115;
mov.u64 %rd51, %rd15;
mov.u32 %r67, 0;
mov.u32 %r141, %r67;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r112, %r8;
mov.u32 %r128, %r14;
mov.u32 %r129, %r14;
mov.u32 %r140, %r67;
@%p8 bra BB142_10;

BB142_9:
mov.u32 %r16, %r129;
mov.u32 %r15, %r112;
ld.local.u32 %r68, [%rd51+4];
rem.u32 %r69, %r16, %r68;
ld.local.u32 %r70, [%rd51+104];
mad.lo.s32 %r141, %r70, %r69, %r141;
div.u32 %r19, %r16, %r68;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r112, %r20;
mov.u32 %r128, %r19;
mov.u32 %r129, %r19;
mov.u32 %r131, %r141;
mov.u32 %r140, %r131;
@%p9 bra BB142_9;

BB142_10:
mov.u32 %r22, %r140;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r23, %r9, %r128, %r22;
mov.u32 %r139, %r67;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r113, %r10;
mov.u32 %r127, %r14;
mov.u32 %r126, %r14;
mov.u32 %r138, %r67;
@%p10 bra BB142_12;

BB142_11:
mov.u32 %r24, %r113;
ld.local.u32 %r73, [%rd52+4];
rem.u32 %r74, %r127, %r73;
ld.local.u32 %r75, [%rd52+104];
mad.lo.s32 %r139, %r75, %r74, %r139;
div.u32 %r127, %r127, %r73;
add.s64 %rd52, %rd52, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r113, %r29;
mov.u32 %r126, %r127;
mov.u32 %r138, %r139;
@%p11 bra BB142_11;

BB142_12:
mul.wide.u32 %rd46, %r23, 8;
add.s64 %rd24, %rd12, %rd46;
mov.u64 %rd53, %rd17;
mad.lo.s32 %r32, %r11, %r126, %r138;
mov.u32 %r137, %r67;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r114, %r12;
mov.u32 %r125, %r14;
mov.u32 %r124, %r14;
mov.u32 %r136, %r67;
@%p12 bra BB142_14;

BB142_13:
mov.u32 %r33, %r114;
ld.local.u32 %r78, [%rd53+4];
rem.u32 %r79, %r125, %r78;
ld.local.u32 %r80, [%rd53+104];
mad.lo.s32 %r137, %r80, %r79, %r137;
div.u32 %r125, %r125, %r78;
add.s64 %rd53, %rd53, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r114, %r38;
mov.u32 %r124, %r125;
mov.u32 %r136, %r137;
@%p13 bra BB142_13;

BB142_14:
mul.wide.u32 %rd47, %r32, 8;
add.s64 %rd48, %rd13, %rd47;
mad.lo.s32 %r41, %r13, %r124, %r136;
ld.f64 %fd15, [%rd48];
ld.f64 %fd16, [%rd24];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r42, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r43, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd48;
}
shl.b32 %r81, %r42, 20;
add.s32 %r82, %r44, %r81;
mov.b64 %fd100, {%r43, %r82};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd17;
}
mov.b32 %f2, %r83;
abs.f32 %f1, %f2;
setp.lt.f32	%p14, %f1, 0f4086232B;
@%p14 bra BB142_17;

setp.gt.f64	%p15, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p15;
setp.geu.f32	%p16, %f1, 0f40874800;
@%p16 bra BB142_17;

shr.u32 %r84, %r42, 31;
add.s32 %r85, %r42, %r84;
shr.s32 %r86, %r85, 1;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, %r44;
mov.b64 %fd51, {%r43, %r88};
sub.s32 %r89, %r42, %r86;
shl.b32 %r90, %r89, 20;
add.s32 %r91, %r90, 1072693248;
mov.u32 %r92, 0;
mov.b64 %fd52, {%r92, %r91};
mul.f64 %fd100, %fd51, %fd52;

BB142_17:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r142}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r143, %temp}, %fd101;
}
mov.u32 %r144, -1023;
setp.gt.s32	%p17, %r142, 1048575;
@%p17 bra BB142_19;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r142}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r143, %temp}, %fd101;
}
mov.u32 %r144, -1077;

BB142_19:
add.s32 %r95, %r142, -1;
setp.lt.u32	%p18, %r95, 2146435071;
@%p18 bra BB142_21;
bra.uni BB142_20;

BB142_21:
shr.u32 %r97, %r142, 20;
add.s32 %r145, %r144, %r97;
and.b32 %r98, %r142, -2146435073;
or.b32 %r99, %r98, 1072693248;
mov.b64 %fd102, {%r143, %r99};
setp.lt.s32	%p20, %r99, 1073127583;
@%p20 bra BB142_23;

{
.reg .b32 %temp; 
mov.b64 {%r100, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd102;
}
add.s32 %r102, %r101, -1048576;
mov.b64 %fd102, {%r100, %r102};
add.s32 %r145, %r145, 1;

BB142_23:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r103, %r145, -2147483648;
mov.u32 %r104, 1127219200;
mov.b64 %fd88, {%r103, %r104};
mov.u32 %r105, -2147483648;
mov.b64 %fd89, {%r105, %r104};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB142_24;

BB142_20:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd101;
}
mov.b32 %f3, %r96;
setp.eq.f32	%p19, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p19;

BB142_24:
ld.param.u32 %r108, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd49, %r41, 8;
add.s64 %rd50, %rd14, %rd49;
st.f64 [%rd50], %fd103;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r130, %r107, %r60, %r14;
setp.lt.u32	%p21, %r130, %r108;
@%p21 bra BB142_8;

BB142_25:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .f32 %f<4>;
.reg .b32 %r<48>;
.reg .f64 %fd<104>;
.reg .b64 %rd<32>;


ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %ntid.x;
mul.wide.u32 %rd17, %r15, %r14;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd18, %r16;
add.s64 %rd31, %rd17, %rd18;
setp.ge.u64	%p1, %rd31, %rd16;
@%p1 bra BB143_13;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;

BB143_2:
ld.param.u64 %rd30, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd29, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s64 %rd19, %rd31, %rd29;
shl.b64 %rd20, %rd19, 3;
add.s64 %rd21, %rd4, %rd20;
mul.lo.s64 %rd22, %rd31, %rd30;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd5, %rd23;
ld.global.f64 %fd15, [%rd24];
ld.global.f64 %fd16, [%rd21];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd48;
}
shl.b32 %r17, %r1, 20;
add.s32 %r18, %r3, %r17;
mov.b64 %fd100, {%r2, %r18};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r19}, %fd17;
}
mov.b32 %f2, %r19;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB143_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB143_5;

shr.u32 %r20, %r1, 31;
add.s32 %r21, %r1, %r20;
shr.s32 %r22, %r21, 1;
shl.b32 %r23, %r22, 20;
add.s32 %r24, %r23, %r3;
mov.b64 %fd51, {%r2, %r24};
sub.s32 %r25, %r1, %r22;
shl.b32 %r26, %r25, 20;
add.s32 %r27, %r26, 1072693248;
mov.u32 %r28, 0;
mov.b64 %fd52, {%r28, %r27};
mul.f64 %fd100, %fd51, %fd52;

BB143_5:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r45, %temp}, %fd101;
}
mov.u32 %r46, -1023;
setp.gt.s32	%p5, %r44, 1048575;
@%p5 bra BB143_7;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r45, %temp}, %fd101;
}
mov.u32 %r46, -1077;

BB143_7:
add.s32 %r31, %r44, -1;
setp.lt.u32	%p6, %r31, 2146435071;
@%p6 bra BB143_9;
bra.uni BB143_8;

BB143_9:
shr.u32 %r33, %r44, 20;
add.s32 %r47, %r46, %r33;
and.b32 %r34, %r44, -2146435073;
or.b32 %r35, %r34, 1072693248;
mov.b64 %fd102, {%r45, %r35};
setp.lt.s32	%p8, %r35, 1073127583;
@%p8 bra BB143_11;

{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd102;
}
add.s32 %r38, %r37, -1048576;
mov.b64 %fd102, {%r36, %r38};
add.s32 %r47, %r47, 1;

BB143_11:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r39, %r47, -2147483648;
mov.u32 %r40, 1127219200;
mov.b64 %fd88, {%r39, %r40};
mov.u32 %r41, -2147483648;
mov.b64 %fd89, {%r41, %r40};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB143_12;

BB143_8:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r32}, %fd101;
}
mov.b32 %f3, %r32;
setp.eq.f32	%p7, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p7;

BB143_12:
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd6, %rd26;
st.global.f64 [%rd27], %fd103;
mov.u32 %r42, %nctaid.x;
mul.wide.u32 %rd28, %r42, %r15;
add.s64 %rd31, %rd28, %rd31;
setp.lt.u64	%p9, %rd31, %rd16;
@%p9 bra BB143_2;

BB143_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot144[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<25>;
.reg .f32 %f<4>;
.reg .b32 %r<91>;
.reg .f64 %fd<104>;
.reg .b64 %rd<162>;


mov.u64 %rd161, __local_depot144;
cvta.local.u64 %SP, %rd161;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB144_2;

BB144_1:
mul.wide.s32 %rd77, %r81, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 52;
@%p2 bra BB144_1;

BB144_2:
mov.u32 %r82, 0;
@%p1 bra BB144_4;

BB144_3:
mul.wide.s32 %rd81, %r82, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 52;
@%p4 bra BB144_3;

BB144_4:
mov.u32 %r83, 0;
@%p1 bra BB144_6;

BB144_5:
mul.wide.s32 %rd85, %r83, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p6, %r83, 52;
@%p6 bra BB144_5;

BB144_6:
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %ntid.x;
mul.wide.u32 %rd89, %r33, %r32;
mov.u32 %r34, %tid.x;
cvt.u64.u32	%rd90, %r34;
add.s64 %rd149, %rd89, %rd90;
setp.ge.u64	%p7, %rd149, %rd73;
@%p7 bra BB144_34;

ld.local.u32 %r35, [%rd3+408];
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r36, [%rd4+408];
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r37, [%rd5+408];
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd91, %r35, 8;
add.s64 %rd19, %rd3, %rd91;
mul.wide.s32 %rd92, %r36, 8;
add.s64 %rd20, %rd4, %rd92;
mul.wide.s32 %rd93, %r37, 8;
add.s64 %rd21, %rd5, %rd93;

BB144_8:
mov.u64 %rd128, %rd149;
mov.u64 %rd22, %rd128;
add.s32 %r84, %r35, -1;
mov.u64 %rd122, %rd19;
mov.u64 %rd95, 0;
mov.u64 %rd160, %rd95;
setp.lt.s32	%p8, %r84, 1;
mov.u64 %rd146, %rd22;
mov.u64 %rd147, %rd22;
mov.u64 %rd159, %rd95;
@%p8 bra BB144_13;

BB144_9:
mov.u64 %rd25, %rd147;
ld.local.u64 %rd27, [%rd122];
or.b64 %rd96, %rd25, %rd27;
and.b64 %rd97, %rd96, -4294967296;
setp.eq.s64	%p9, %rd97, 0;
@%p9 bra BB144_11;
bra.uni BB144_10;

BB144_11:
cvt.u32.u64	%r38, %rd27;
cvt.u32.u64	%r39, %rd25;
div.u32 %r40, %r39, %r38;
rem.u32 %r41, %r39, %r38;
cvt.u64.u32	%rd148, %r40;
cvt.u64.u32	%rd123, %r41;
bra.uni BB144_12;

BB144_10:
div.u64 %rd148, %rd25, %rd27;
rem.u64 %rd123, %rd25, %rd27;

BB144_12:
mov.u64 %rd32, %rd148;
ld.local.u64 %rd98, [%rd122+200];
mul.lo.s64 %rd99, %rd98, %rd123;
add.s64 %rd160, %rd99, %rd160;
add.s64 %rd122, %rd122, -8;
add.s32 %r84, %r84, -1;
setp.gt.s32	%p10, %r84, 0;
mov.u64 %rd146, %rd32;
mov.u64 %rd147, %rd32;
mov.u64 %rd150, %rd160;
mov.u64 %rd159, %rd150;
@%p10 bra BB144_9;

BB144_13:
mov.u64 %rd37, %rd159;
add.s32 %r85, %r36, -1;
mov.u64 %rd124, %rd20;
mul.lo.s64 %rd102, %rd13, %rd146;
add.s64 %rd39, %rd102, %rd37;
mov.u64 %rd158, %rd95;
setp.lt.s32	%p11, %r85, 1;
mov.u64 %rd144, %rd22;
mov.u64 %rd143, %rd22;
mov.u64 %rd157, %rd95;
@%p11 bra BB144_18;

BB144_14:
ld.local.u64 %rd43, [%rd124];
or.b64 %rd103, %rd144, %rd43;
and.b64 %rd104, %rd103, -4294967296;
setp.eq.s64	%p12, %rd104, 0;
@%p12 bra BB144_16;
bra.uni BB144_15;

BB144_16:
cvt.u32.u64	%r42, %rd43;
cvt.u32.u64	%r43, %rd144;
div.u32 %r44, %r43, %r42;
rem.u32 %r45, %r43, %r42;
cvt.u64.u32	%rd145, %r44;
cvt.u64.u32	%rd125, %r45;
bra.uni BB144_17;

BB144_15:
div.u64 %rd145, %rd144, %rd43;
rem.u64 %rd125, %rd144, %rd43;

BB144_17:
mov.u64 %rd144, %rd145;
ld.local.u64 %rd105, [%rd124+200];
mul.lo.s64 %rd106, %rd105, %rd125;
add.s64 %rd158, %rd106, %rd158;
add.s64 %rd124, %rd124, -8;
add.s32 %r85, %r85, -1;
setp.gt.s32	%p13, %r85, 0;
mov.u64 %rd143, %rd144;
mov.u64 %rd157, %rd158;
@%p13 bra BB144_14;

BB144_18:
add.s32 %r86, %r37, -1;
shl.b64 %rd109, %rd39, 3;
add.s64 %rd54, %rd14, %rd109;
mov.u64 %rd126, %rd21;
mul.lo.s64 %rd110, %rd15, %rd143;
add.s64 %rd56, %rd110, %rd157;
mov.u64 %rd156, %rd95;
setp.lt.s32	%p14, %r86, 1;
mov.u64 %rd141, %rd22;
mov.u64 %rd140, %rd22;
mov.u64 %rd155, %rd95;
@%p14 bra BB144_23;

BB144_19:
ld.local.u64 %rd60, [%rd126];
or.b64 %rd111, %rd141, %rd60;
and.b64 %rd112, %rd111, -4294967296;
setp.eq.s64	%p15, %rd112, 0;
@%p15 bra BB144_21;
bra.uni BB144_20;

BB144_21:
cvt.u32.u64	%r46, %rd60;
cvt.u32.u64	%r47, %rd141;
div.u32 %r48, %r47, %r46;
rem.u32 %r49, %r47, %r46;
cvt.u64.u32	%rd142, %r48;
cvt.u64.u32	%rd127, %r49;
bra.uni BB144_22;

BB144_20:
div.u64 %rd142, %rd141, %rd60;
rem.u64 %rd127, %rd141, %rd60;

BB144_22:
mov.u64 %rd141, %rd142;
ld.local.u64 %rd113, [%rd126+200];
mul.lo.s64 %rd114, %rd113, %rd127;
add.s64 %rd156, %rd114, %rd156;
add.s64 %rd126, %rd126, -8;
add.s32 %r86, %r86, -1;
setp.gt.s32	%p16, %r86, 0;
mov.u64 %rd140, %rd141;
mov.u64 %rd155, %rd156;
@%p16 bra BB144_19;

BB144_23:
shl.b64 %rd115, %rd56, 3;
add.s64 %rd116, %rd16, %rd115;
mul.lo.s64 %rd117, %rd17, %rd140;
add.s64 %rd71, %rd117, %rd155;
ld.f64 %fd15, [%rd116];
ld.f64 %fd16, [%rd54];
mul.f64 %fd1, %fd16, %fd15;
neg.f64 %fd17, %fd1;
mov.f64 %fd18, 0d4338000000000000;
mov.f64 %fd19, 0d3FF71547652B82FE;
fma.rn.f64 %fd20, %fd17, %fd19, %fd18;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd20;
}
mov.f64 %fd21, 0dC338000000000000;
add.rn.f64 %fd22, %fd20, %fd21;
mov.f64 %fd23, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd24, %fd22, %fd23, %fd17;
mov.f64 %fd25, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd26, %fd22, %fd25, %fd24;
mov.f64 %fd27, 0d3E928AF3FCA213EA;
mov.f64 %fd28, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd29, %fd28, %fd26, %fd27;
mov.f64 %fd30, 0d3EC71DEE62401315;
fma.rn.f64 %fd31, %fd29, %fd26, %fd30;
mov.f64 %fd32, 0d3EFA01997C89EB71;
fma.rn.f64 %fd33, %fd31, %fd26, %fd32;
mov.f64 %fd34, 0d3F2A01A014761F65;
fma.rn.f64 %fd35, %fd33, %fd26, %fd34;
mov.f64 %fd36, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd37, %fd35, %fd26, %fd36;
mov.f64 %fd38, 0d3F81111111122322;
fma.rn.f64 %fd39, %fd37, %fd26, %fd38;
mov.f64 %fd40, 0d3FA55555555502A1;
fma.rn.f64 %fd41, %fd39, %fd26, %fd40;
mov.f64 %fd42, 0d3FC5555555555511;
fma.rn.f64 %fd43, %fd41, %fd26, %fd42;
mov.f64 %fd44, 0d3FE000000000000B;
fma.rn.f64 %fd45, %fd43, %fd26, %fd44;
mov.f64 %fd46, 0d3FF0000000000000;
fma.rn.f64 %fd47, %fd45, %fd26, %fd46;
fma.rn.f64 %fd48, %fd47, %fd26, %fd46;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd48;
}
shl.b32 %r50, %r16, 20;
add.s32 %r51, %r18, %r50;
mov.b64 %fd100, {%r17, %r51};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r52}, %fd17;
}
mov.b32 %f2, %r52;
abs.f32 %f1, %f2;
setp.lt.f32	%p17, %f1, 0f4086232B;
@%p17 bra BB144_26;

setp.gt.f64	%p18, %fd1, 0d8000000000000000;
mov.f64 %fd49, 0d7FF0000000000000;
sub.f64 %fd50, %fd49, %fd1;
selp.f64	%fd100, 0d0000000000000000, %fd50, %p18;
setp.geu.f32	%p19, %f1, 0f40874800;
@%p19 bra BB144_26;

shr.u32 %r53, %r16, 31;
add.s32 %r54, %r16, %r53;
shr.s32 %r55, %r54, 1;
shl.b32 %r56, %r55, 20;
add.s32 %r57, %r56, %r18;
mov.b64 %fd51, {%r17, %r57};
sub.s32 %r58, %r16, %r55;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, 1072693248;
mov.u32 %r61, 0;
mov.b64 %fd52, {%r61, %r60};
mul.f64 %fd100, %fd51, %fd52;

BB144_26:
add.f64 %fd101, %fd100, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r88, %temp}, %fd101;
}
mov.u32 %r89, -1023;
setp.gt.s32	%p20, %r87, 1048575;
@%p20 bra BB144_28;

mul.f64 %fd101, %fd101, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd101;
}
{
.reg .b32 %temp; 
mov.b64 {%r88, %temp}, %fd101;
}
mov.u32 %r89, -1077;

BB144_28:
add.s32 %r64, %r87, -1;
setp.lt.u32	%p21, %r64, 2146435071;
@%p21 bra BB144_30;
bra.uni BB144_29;

BB144_30:
shr.u32 %r66, %r87, 20;
add.s32 %r90, %r89, %r66;
and.b32 %r67, %r87, -2146435073;
or.b32 %r68, %r67, 1072693248;
mov.b64 %fd102, {%r88, %r68};
setp.lt.s32	%p23, %r68, 1073127583;
@%p23 bra BB144_32;

{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd102;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd102;
}
add.s32 %r71, %r70, -1048576;
mov.b64 %fd102, {%r69, %r71};
add.s32 %r90, %r90, 1;

BB144_32:
mov.f64 %fd99, 0d3FF0000000000000;
add.f64 %fd56, %fd102, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd55,%fd56;

	neg.f64 %fd57, %fd56;
fma.rn.f64 %fd59, %fd57, %fd55, %fd99;
fma.rn.f64 %fd60, %fd59, %fd59, %fd59;
fma.rn.f64 %fd61, %fd60, %fd55, %fd55;
add.f64 %fd62, %fd102, 0dBFF0000000000000;
mul.f64 %fd63, %fd62, %fd61;
fma.rn.f64 %fd64, %fd62, %fd61, %fd63;
mul.f64 %fd65, %fd64, %fd64;
mov.f64 %fd66, 0d3ED0EE258B7A8B04;
mov.f64 %fd67, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd68, %fd67, %fd65, %fd66;
mov.f64 %fd69, 0d3EF3B2669F02676F;
fma.rn.f64 %fd70, %fd68, %fd65, %fd69;
mov.f64 %fd71, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd72, %fd70, %fd65, %fd71;
mov.f64 %fd73, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd74, %fd72, %fd65, %fd73;
mov.f64 %fd75, 0d3F624924923BE72D;
fma.rn.f64 %fd76, %fd74, %fd65, %fd75;
mov.f64 %fd77, 0d3F8999999999A3C4;
fma.rn.f64 %fd78, %fd76, %fd65, %fd77;
mov.f64 %fd79, 0d3FB5555555555554;
fma.rn.f64 %fd80, %fd78, %fd65, %fd79;
sub.f64 %fd81, %fd62, %fd64;
add.f64 %fd82, %fd81, %fd81;
neg.f64 %fd83, %fd64;
fma.rn.f64 %fd84, %fd83, %fd62, %fd82;
mul.f64 %fd85, %fd61, %fd84;
mul.f64 %fd86, %fd65, %fd80;
fma.rn.f64 %fd87, %fd86, %fd64, %fd85;
xor.b32 %r72, %r90, -2147483648;
mov.u32 %r73, 1127219200;
mov.b64 %fd88, {%r72, %r73};
mov.u32 %r74, -2147483648;
mov.b64 %fd89, {%r74, %r73};
sub.f64 %fd90, %fd88, %fd89;
mov.f64 %fd91, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd92, %fd90, %fd91, %fd64;
neg.f64 %fd93, %fd90;
fma.rn.f64 %fd94, %fd93, %fd91, %fd92;
sub.f64 %fd95, %fd94, %fd64;
sub.f64 %fd96, %fd87, %fd95;
mov.f64 %fd97, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd98, %fd90, %fd97, %fd96;
add.f64 %fd103, %fd92, %fd98;
bra.uni BB144_33;

BB144_29:
mov.f64 %fd53, 0d7FF0000000000000;
fma.rn.f64 %fd54, %fd101, %fd53, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd101;
}
mov.b32 %f3, %r65;
setp.eq.f32	%p22, %f3, 0f00000000;
selp.f64	%fd103, 0dFFF0000000000000, %fd54, %p22;

BB144_33:
mov.u32 %r77, %ntid.x;
ld.param.u64 %rd121, [_Z21kernelPointwiseApply3I28softmargin_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
shl.b64 %rd118, %rd71, 3;
add.s64 %rd119, %rd18, %rd118;
st.f64 [%rd119], %fd103;
mov.u32 %r75, %nctaid.x;
mul.wide.u32 %rd120, %r75, %r77;
add.s64 %rd149, %rd120, %rd22;
setp.lt.u64	%p24, %rd149, %rd121;
@%p24 bra BB144_8;

BB144_34:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<25>;
.reg .f32 %f<3>;
.reg .b32 %r<35>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r34, %r14, %r15, %r16;
setp.ge.u32	%p1, %r34, %r13;
@%p1 bra BB145_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB145_2:
mul.lo.s32 %r17, %r34, %r1;
mul.wide.u32 %rd7, %r17, 8;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r18, %r34, %r2;
mul.wide.u32 %rd9, %r18, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r8}, %fd39;
}
shl.b32 %r19, %r6, 20;
add.s32 %r20, %r8, %r19;
mov.b64 %fd48, {%r7, %r20};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd8;
}
mov.b32 %f2, %r21;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB145_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB145_5;

shr.u32 %r22, %r6, 31;
add.s32 %r23, %r6, %r22;
shr.s32 %r24, %r23, 1;
shl.b32 %r25, %r24, 20;
add.s32 %r26, %r25, %r8;
mov.b64 %fd42, {%r7, %r26};
sub.s32 %r27, %r6, %r24;
shl.b32 %r28, %r27, 20;
add.s32 %r29, %r28, 1072693248;
mov.u32 %r30, 0;
mov.b64 %fd43, {%r30, %r29};
mul.f64 %fd48, %fd42, %fd43;

BB145_5:
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r31, %r34, %r12;
mul.wide.u32 %rd11, %r31, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd47;
mov.u32 %r33, %nctaid.x;
mad.lo.s32 %r34, %r33, %r14, %r34;
setp.lt.u32	%p5, %r34, %r13;
@%p5 bra BB145_2;

BB145_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<65>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r64, %r34, %r35, %r36;
setp.ge.u32	%p1, %r64, %r25;
@%p1 bra BB146_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB146_2:
ld.param.u32 %r63, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u32 %r62, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s32 %r37, %r64, %r62;
mul.wide.u32 %rd7, %r37, 8;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r38, %r64, %r63;
mul.wide.u32 %rd9, %r38, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd39;
}
shl.b32 %r39, %r11, 20;
add.s32 %r40, %r13, %r39;
mov.b64 %fd48, {%r12, %r40};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r41}, %fd8;
}
mov.b32 %f2, %r41;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB146_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB146_5;

shr.u32 %r42, %r11, 31;
add.s32 %r43, %r11, %r42;
shr.s32 %r44, %r43, 1;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, %r13;
mov.b64 %fd42, {%r12, %r46};
sub.s32 %r47, %r11, %r44;
shl.b32 %r48, %r47, 20;
add.s32 %r49, %r48, 1072693248;
mov.u32 %r50, 0;
mov.b64 %fd43, {%r50, %r49};
mul.f64 %fd48, %fd42, %fd43;

BB146_5:
ld.param.u32 %r61, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r60, %ntid.x;
mul.hi.u32 %r59, %r64, %r28;
add.s32 %r51, %r59, %r64;
shr.u32 %r52, %r51, %r29;
mul.lo.s32 %r53, %r52, %r31;
sub.s32 %r54, %r64, %r53;
mul.lo.s32 %r55, %r54, %r27;
mad.lo.s32 %r56, %r26, %r52, %r55;
mul.wide.u32 %rd11, %r56, 8;
add.s64 %rd12, %rd3, %rd11;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd12], %fd47;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r64, %r58, %r60, %r64;
setp.lt.u32	%p5, %r64, %r61;
@%p5 bra BB146_2;

BB146_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot147[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<64>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot147;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB147_2;

BB147_1:
mul.wide.s32 %rd14, %r53, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB147_1;

BB147_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r60, %r24, %r25, %r26;
setp.ge.u32	%p3, %r60, %r22;
@%p3 bra BB147_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd18, %r27, 4;
add.s64 %rd6, %rd1, %rd18;

BB147_4:
mov.u32 %r55, %r60;
mov.u32 %r7, %r55;
mov.u64 %rd28, %rd6;
mov.u32 %r62, 0;
mov.u32 %r63, %r62;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r54, %r6;
mov.u32 %r58, %r7;
mov.u32 %r59, %r7;
@%p4 bra BB147_6;

BB147_5:
mov.u32 %r9, %r59;
mov.u32 %r8, %r54;
ld.local.u32 %r30, [%rd28+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd28+104];
mad.lo.s32 %r63, %r32, %r31, %r63;
div.u32 %r12, %r9, %r30;
add.s64 %rd28, %rd28, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r54, %r13;
mov.u32 %r58, %r12;
mov.u32 %r59, %r12;
mov.u32 %r62, %r63;
@%p5 bra BB147_5;

BB147_6:
ld.param.u32 %r52, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
mul.lo.s32 %r33, %r7, %r52;
mul.wide.u32 %rd19, %r33, 8;
add.s64 %rd20, %rd4, %rd19;
mul.lo.s32 %r34, %r7, %r21;
mul.wide.u32 %rd21, %r34, 8;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r35, [%rd26+108];
mad.lo.s32 %r36, %r35, %r58, %r62;
ld.local.u64 %rd23, [%rd26];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r36, 8;
add.s64 %rd10, %rd24, %rd25;
ld.global.f64 %fd1, [%rd22];
ld.global.f64 %fd7, [%rd20];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd39;
}
shl.b32 %r37, %r16, 20;
add.s32 %r38, %r18, %r37;
mov.b64 %fd48, {%r17, %r38};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r39}, %fd8;
}
mov.b32 %f2, %r39;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB147_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB147_9;

shr.u32 %r40, %r16, 31;
add.s32 %r41, %r16, %r40;
shr.s32 %r42, %r41, 1;
shl.b32 %r43, %r42, 20;
add.s32 %r44, %r43, %r18;
mov.b64 %fd42, {%r17, %r44};
sub.s32 %r45, %r16, %r42;
shl.b32 %r46, %r45, 20;
add.s32 %r47, %r46, 1072693248;
mov.u32 %r48, 0;
mov.b64 %fd43, {%r48, %r47};
mul.f64 %fd48, %fd42, %fd43;

BB147_9:
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd10], %fd47;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r60, %r50, %r24, %r7;
setp.lt.u32	%p9, %r60, %r51;
@%p9 bra BB147_4;

BB147_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<64>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r63, %r33, %r34, %r35;
setp.ge.u32	%p1, %r63, %r24;
@%p1 bra BB148_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB148_2:
ld.param.u32 %r62, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s32 %r36, %r63, %r62;
mul.wide.u32 %rd7, %r36, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r37, %r63, %r27;
add.s32 %r38, %r37, %r63;
shr.u32 %r39, %r38, %r28;
mul.lo.s32 %r40, %r39, %r30;
sub.s32 %r41, %r63, %r40;
mul.lo.s32 %r42, %r41, %r26;
mad.lo.s32 %r43, %r25, %r39, %r42;
mul.wide.u32 %rd9, %r43, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd39;
}
shl.b32 %r44, %r10, 20;
add.s32 %r45, %r12, %r44;
mov.b64 %fd48, {%r11, %r45};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd8;
}
mov.b32 %f2, %r46;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB148_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB148_5;

shr.u32 %r47, %r10, 31;
add.s32 %r48, %r10, %r47;
shr.s32 %r49, %r48, 1;
shl.b32 %r50, %r49, 20;
add.s32 %r51, %r50, %r12;
mov.b64 %fd42, {%r11, %r51};
sub.s32 %r52, %r10, %r49;
shl.b32 %r53, %r52, 20;
add.s32 %r54, %r53, 1072693248;
mov.u32 %r55, 0;
mov.b64 %fd43, {%r55, %r54};
mul.f64 %fd48, %fd42, %fd43;

BB148_5:
ld.param.u32 %r61, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r60, %ntid.x;
ld.param.u32 %r59, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r56, %r63, %r59;
mul.wide.u32 %rd11, %r56, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd47;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r63, %r58, %r60, %r63;
setp.lt.u32	%p5, %r63, %r61;
@%p5 bra BB148_2;

BB148_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r88, %r53, %r54, %r55;
setp.ge.u32	%p1, %r88, %r36;
@%p1 bra BB149_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB149_2:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s32 %r56, %r88, %r87;
mul.wide.u32 %rd7, %r56, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r57, %r88, %r39;
add.s32 %r58, %r57, %r88;
shr.u32 %r59, %r58, %r40;
mul.lo.s32 %r60, %r59, %r42;
sub.s32 %r61, %r88, %r60;
mul.lo.s32 %r62, %r61, %r38;
mad.lo.s32 %r63, %r37, %r59, %r62;
mul.wide.u32 %rd9, %r63, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd39;
}
shl.b32 %r64, %r15, 20;
add.s32 %r65, %r17, %r64;
mov.b64 %fd48, {%r16, %r65};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd8;
}
mov.b32 %f2, %r66;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB149_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB149_5;

shr.u32 %r67, %r15, 31;
add.s32 %r68, %r15, %r67;
shr.s32 %r69, %r68, 1;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, %r17;
mov.b64 %fd42, {%r16, %r71};
sub.s32 %r72, %r15, %r69;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, 1072693248;
mov.u32 %r75, 0;
mov.b64 %fd43, {%r75, %r74};
mul.f64 %fd48, %fd42, %fd43;

BB149_5:
ld.param.u32 %r86, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r85, %ntid.x;
mul.hi.u32 %r84, %r88, %r47;
add.s32 %r76, %r84, %r88;
shr.u32 %r77, %r76, %r48;
mul.lo.s32 %r78, %r77, %r50;
sub.s32 %r79, %r88, %r78;
mul.lo.s32 %r80, %r79, %r46;
mad.lo.s32 %r81, %r45, %r77, %r80;
mul.wide.u32 %rd11, %r81, 8;
add.s64 %rd12, %rd3, %rd11;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd12], %fd47;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r88, %r83, %r85, %r88;
setp.lt.u32	%p5, %r88, %r86;
@%p5 bra BB149_2;

BB149_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot150[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot150;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB150_2;

BB150_1:
mul.wide.s32 %rd14, %r78, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB150_1;

BB150_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB150_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd18, %r47, 4;
add.s64 %rd6, %rd1, %rd18;

BB150_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r38;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB150_6;

BB150_5:
mov.u32 %r14, %r84;
mov.u32 %r13, %r79;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r17, %r14, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r79, %r18;
mov.u32 %r83, %r17;
mov.u32 %r84, %r17;
mov.u32 %r87, %r88;
@%p5 bra BB150_5;

BB150_6:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
mul.lo.s32 %r53, %r11, %r77;
mul.wide.u32 %rd19, %r53, 8;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r54, %r12, %r11;
shr.u32 %r55, %r54, %r39;
mul.lo.s32 %r56, %r55, %r41;
sub.s32 %r57, %r11, %r56;
mul.lo.s32 %r58, %r57, %r37;
mad.lo.s32 %r59, %r36, %r55, %r58;
mul.wide.u32 %rd21, %r59, 8;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r60, [%rd26+108];
mad.lo.s32 %r61, %r60, %r83, %r87;
ld.local.u64 %rd23, [%rd26];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r61, 8;
add.s64 %rd10, %rd24, %rd25;
ld.global.f64 %fd1, [%rd22];
ld.global.f64 %fd7, [%rd20];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd39;
}
shl.b32 %r62, %r21, 20;
add.s32 %r63, %r23, %r62;
mov.b64 %fd48, {%r22, %r63};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r64}, %fd8;
}
mov.b32 %f2, %r64;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB150_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB150_9;

shr.u32 %r65, %r21, 31;
add.s32 %r66, %r21, %r65;
shr.s32 %r67, %r66, 1;
shl.b32 %r68, %r67, 20;
add.s32 %r69, %r68, %r23;
mov.b64 %fd42, {%r22, %r69};
sub.s32 %r70, %r21, %r67;
shl.b32 %r71, %r70, 20;
add.s32 %r72, %r71, 1072693248;
mov.u32 %r73, 0;
mov.b64 %fd43, {%r73, %r72};
mul.f64 %fd48, %fd42, %fd43;

BB150_9:
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd10], %fd47;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB150_4;

BB150_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot151[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<62>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot151;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB151_2;

BB151_1:
mul.wide.s32 %rd13, %r51, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB151_1;

BB151_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r58, %r24, %r25, %r26;
setp.ge.u32	%p3, %r58, %r22;
@%p3 bra BB151_10;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd17, %r27, 4;
add.s64 %rd6, %rd1, %rd17;

BB151_4:
mov.u32 %r53, %r58;
mov.u32 %r7, %r53;
mov.u64 %rd28, %rd6;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r7;
mov.u32 %r57, %r7;
@%p4 bra BB151_6;

BB151_5:
mov.u32 %r9, %r57;
mov.u32 %r8, %r52;
ld.local.u32 %r30, [%rd28+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd28+104];
mad.lo.s32 %r61, %r32, %r31, %r61;
div.u32 %r12, %r9, %r30;
add.s64 %rd28, %rd28, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r52, %r13;
mov.u32 %r56, %r12;
mov.u32 %r57, %r12;
mov.u32 %r60, %r61;
@%p5 bra BB151_5;

BB151_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
mul.lo.s32 %r33, %r7, %r20;
mul.wide.u32 %rd18, %r33, 8;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r34, [%rd26+108];
mad.lo.s32 %r35, %r34, %r56, %r60;
ld.local.u64 %rd20, [%rd26];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r35, 8;
add.s64 %rd23, %rd21, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd19];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd39;
}
shl.b32 %r36, %r16, 20;
add.s32 %r37, %r18, %r36;
mov.b64 %fd48, {%r17, %r37};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r38}, %fd8;
}
mov.b32 %f2, %r38;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB151_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB151_9;

shr.u32 %r39, %r16, 31;
add.s32 %r40, %r16, %r39;
shr.s32 %r41, %r40, 1;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, %r18;
mov.b64 %fd42, {%r17, %r43};
sub.s32 %r44, %r16, %r41;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, 1072693248;
mov.u32 %r47, 0;
mov.b64 %fd43, {%r47, %r46};
mul.f64 %fd48, %fd42, %fd43;

BB151_9:
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r48, %r7, %r21;
mul.wide.u32 %rd24, %r48, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd47;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r58, %r50, %r24, %r7;
setp.lt.u32	%p9, %r58, %r22;
@%p9 bra BB151_4;

BB151_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot152[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot152;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB152_2;

BB152_1:
mul.wide.s32 %rd13, %r79, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB152_1;

BB152_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r86, %r44, %r45, %r46;
setp.ge.u32	%p3, %r86, %r34;
@%p3 bra BB152_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r47, 4;
add.s64 %rd6, %rd1, %rd17;

BB152_4:
mov.u32 %r81, %r86;
mov.u32 %r11, %r81;
mov.u64 %rd28, %rd6;
mov.u32 %r88, 0;
mov.u32 %r89, %r88;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r80, %r10;
mov.u32 %r84, %r11;
mov.u32 %r85, %r11;
@%p4 bra BB152_6;

BB152_5:
mov.u32 %r13, %r85;
mov.u32 %r12, %r80;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r89, %r52, %r51, %r89;
div.u32 %r16, %r13, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r80, %r17;
mov.u32 %r84, %r16;
mov.u32 %r85, %r16;
mov.u32 %r88, %r89;
@%p5 bra BB152_5;

BB152_6:
ld.param.u32 %r78, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
mul.lo.s32 %r53, %r11, %r78;
mul.wide.u32 %rd18, %r53, 8;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r54, [%rd26+108];
mad.lo.s32 %r55, %r54, %r84, %r88;
ld.local.u64 %rd20, [%rd26];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r55, 8;
add.s64 %rd23, %rd21, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd19];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd39;
}
shl.b32 %r56, %r21, 20;
add.s32 %r57, %r23, %r56;
mov.b64 %fd48, {%r22, %r57};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd8;
}
mov.b32 %f2, %r58;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB152_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB152_9;

shr.u32 %r59, %r21, 31;
add.s32 %r60, %r21, %r59;
shr.s32 %r61, %r60, 1;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, %r23;
mov.b64 %fd42, {%r22, %r63};
sub.s32 %r64, %r21, %r61;
shl.b32 %r65, %r64, 20;
add.s32 %r66, %r65, 1072693248;
mov.u32 %r67, 0;
mov.b64 %fd43, {%r67, %r66};
mul.f64 %fd48, %fd42, %fd43;

BB152_9:
mul.hi.u32 %r77, %r11, %r38;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r68, %r77, %r11;
shr.u32 %r69, %r68, %r39;
mul.lo.s32 %r70, %r69, %r41;
sub.s32 %r71, %r11, %r70;
mul.lo.s32 %r72, %r71, %r37;
mad.lo.s32 %r73, %r36, %r69, %r72;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd5, %rd24;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd25], %fd47;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r86, %r75, %r44, %r11;
setp.lt.u32	%p9, %r86, %r76;
@%p9 bra BB152_4;

BB152_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot153[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<49>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot153;
cvta.local.u64 %SP, %rd43;
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB153_2;

BB153_1:
mul.wide.s32 %rd22, %r68, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB153_1;

BB153_2:
mov.u32 %r69, 0;
@%p1 bra BB153_4;

BB153_3:
mul.wide.s32 %rd26, %r69, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p4, %r69, 27;
@%p4 bra BB153_3;

BB153_4:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r82, %r35, %r36, %r37;
setp.ge.u32	%p5, %r82, %r32;
@%p5 bra BB153_15;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r38, [%rd2+208];
add.s32 %r7, %r38, -1;
mul.wide.s32 %rd30, %r38, 4;
add.s64 %rd9, %rd2, %rd30;

BB153_6:
mov.u32 %r72, %r82;
mov.u32 %r8, %r72;
mov.u64 %rd41, %rd9;
mov.u32 %r40, 0;
mov.u32 %r89, %r40;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r70, %r7;
mov.u32 %r80, %r8;
mov.u32 %r81, %r8;
mov.u32 %r88, %r40;
@%p6 bra BB153_8;

BB153_7:
mov.u32 %r10, %r81;
mov.u32 %r9, %r70;
ld.local.u32 %r41, [%rd41+4];
rem.u32 %r42, %r10, %r41;
ld.local.u32 %r43, [%rd41+104];
mad.lo.s32 %r89, %r43, %r42, %r89;
div.u32 %r13, %r10, %r41;
add.s64 %rd41, %rd41, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r70, %r14;
mov.u32 %r80, %r13;
mov.u32 %r81, %r13;
mov.u32 %r83, %r89;
mov.u32 %r88, %r83;
@%p7 bra BB153_7;

BB153_8:
mov.u32 %r16, %r88;
add.u64 %rd40, %SP, 216;
cvta.to.local.u64 %rd39, %rd40;
mul.lo.s32 %r45, %r8, %r31;
mul.wide.u32 %rd31, %r45, 8;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r46, [%rd39+108];
mad.lo.s32 %r47, %r46, %r80, %r16;
ld.local.u64 %rd32, [%rd39];
cvta.to.global.u64 %rd33, %rd32;
mul.wide.u32 %rd34, %r47, 8;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r71, %r17, -1;
setp.lt.s32	%p8, %r71, 1;
mov.u32 %r78, %r8;
mov.u32 %r86, %r40;
@%p8 bra BB153_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd42, %rd3, %rd35;
mov.u32 %r87, 0;
mov.u32 %r79, %r8;

BB153_10:
ld.local.u32 %r49, [%rd42+4];
rem.u32 %r50, %r79, %r49;
ld.local.u32 %r51, [%rd42+104];
mad.lo.s32 %r87, %r51, %r50, %r87;
div.u32 %r79, %r79, %r49;
add.s64 %rd42, %rd42, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p9, %r71, 0;
mov.u32 %r78, %r79;
mov.u32 %r86, %r87;
@%p9 bra BB153_10;

BB153_11:
ld.local.u32 %r52, [%rd3+108];
mad.lo.s32 %r53, %r52, %r78, %r86;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r53, 8;
add.s64 %rd18, %rd37, %rd38;
ld.global.f64 %fd1, [%rd14];
ld.global.f64 %fd7, [%rd13];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd39;
}
shl.b32 %r54, %r27, 20;
add.s32 %r55, %r29, %r54;
mov.b64 %fd48, {%r28, %r55};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd8;
}
mov.b32 %f2, %r56;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB153_14;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB153_14;

shr.u32 %r57, %r27, 31;
add.s32 %r58, %r27, %r57;
shr.s32 %r59, %r58, 1;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, %r29;
mov.b64 %fd42, {%r28, %r61};
sub.s32 %r62, %r27, %r59;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, 1072693248;
mov.u32 %r65, 0;
mov.b64 %fd43, {%r65, %r64};
mul.f64 %fd48, %fd42, %fd43;

BB153_14:
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd18], %fd47;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r82, %r67, %r35, %r8;
setp.lt.u32	%p13, %r82, %r32;
@%p13 bra BB153_6;

BB153_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<64>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r63, %r33, %r34, %r35;
setp.ge.u32	%p1, %r63, %r24;
@%p1 bra BB154_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB154_2:
ld.param.u32 %r62, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.hi.u32 %r36, %r63, %r27;
add.s32 %r37, %r36, %r63;
shr.u32 %r38, %r37, %r28;
mul.lo.s32 %r39, %r38, %r30;
sub.s32 %r40, %r63, %r39;
mul.lo.s32 %r41, %r40, %r26;
mad.lo.s32 %r42, %r25, %r38, %r41;
mul.wide.u32 %rd7, %r42, 8;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r43, %r63, %r62;
mul.wide.u32 %rd9, %r43, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd39;
}
shl.b32 %r44, %r10, 20;
add.s32 %r45, %r12, %r44;
mov.b64 %fd48, {%r11, %r45};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd8;
}
mov.b32 %f2, %r46;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB154_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB154_5;

shr.u32 %r47, %r10, 31;
add.s32 %r48, %r10, %r47;
shr.s32 %r49, %r48, 1;
shl.b32 %r50, %r49, 20;
add.s32 %r51, %r50, %r12;
mov.b64 %fd42, {%r11, %r51};
sub.s32 %r52, %r10, %r49;
shl.b32 %r53, %r52, 20;
add.s32 %r54, %r53, 1072693248;
mov.u32 %r55, 0;
mov.b64 %fd43, {%r55, %r54};
mul.f64 %fd48, %fd42, %fd43;

BB154_5:
ld.param.u32 %r61, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r60, %ntid.x;
ld.param.u32 %r59, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r56, %r63, %r59;
mul.wide.u32 %rd11, %r56, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd47;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r63, %r58, %r60, %r63;
setp.lt.u32	%p5, %r63, %r61;
@%p5 bra BB154_2;

BB154_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r88, %r53, %r54, %r55;
setp.ge.u32	%p1, %r88, %r36;
@%p1 bra BB155_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB155_2:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.hi.u32 %r56, %r88, %r39;
add.s32 %r57, %r56, %r88;
shr.u32 %r58, %r57, %r40;
mul.lo.s32 %r59, %r58, %r42;
sub.s32 %r60, %r88, %r59;
mul.lo.s32 %r61, %r60, %r38;
mad.lo.s32 %r62, %r37, %r58, %r61;
mul.wide.u32 %rd7, %r62, 8;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r63, %r88, %r87;
mul.wide.u32 %rd9, %r63, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd39;
}
shl.b32 %r64, %r15, 20;
add.s32 %r65, %r17, %r64;
mov.b64 %fd48, {%r16, %r65};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd8;
}
mov.b32 %f2, %r66;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB155_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB155_5;

shr.u32 %r67, %r15, 31;
add.s32 %r68, %r15, %r67;
shr.s32 %r69, %r68, 1;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, %r17;
mov.b64 %fd42, {%r16, %r71};
sub.s32 %r72, %r15, %r69;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, 1072693248;
mov.u32 %r75, 0;
mov.b64 %fd43, {%r75, %r74};
mul.f64 %fd48, %fd42, %fd43;

BB155_5:
ld.param.u32 %r86, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r85, %ntid.x;
mul.hi.u32 %r84, %r88, %r47;
add.s32 %r76, %r84, %r88;
shr.u32 %r77, %r76, %r48;
mul.lo.s32 %r78, %r77, %r50;
sub.s32 %r79, %r88, %r78;
mul.lo.s32 %r80, %r79, %r46;
mad.lo.s32 %r81, %r45, %r77, %r80;
mul.wide.u32 %rd11, %r81, 8;
add.s64 %rd12, %rd3, %rd11;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd12], %fd47;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r88, %r83, %r85, %r88;
setp.lt.u32	%p5, %r88, %r86;
@%p5 bra BB155_2;

BB155_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot156[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot156;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB156_2;

BB156_1:
mul.wide.s32 %rd14, %r78, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB156_1;

BB156_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB156_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd18, %r47, 4;
add.s64 %rd6, %rd1, %rd18;

BB156_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r38;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB156_6;

BB156_5:
mov.u32 %r14, %r84;
mov.u32 %r13, %r79;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r17, %r14, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r79, %r18;
mov.u32 %r83, %r17;
mov.u32 %r84, %r17;
mov.u32 %r87, %r88;
@%p5 bra BB156_5;

BB156_6:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r39;
mul.lo.s32 %r55, %r54, %r41;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r37;
mad.lo.s32 %r58, %r36, %r54, %r57;
mul.wide.u32 %rd19, %r58, 8;
add.s64 %rd20, %rd5, %rd19;
mul.lo.s32 %r59, %r11, %r77;
mul.wide.u32 %rd21, %r59, 8;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r60, [%rd26+108];
mad.lo.s32 %r61, %r60, %r83, %r87;
ld.local.u64 %rd23, [%rd26];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r61, 8;
add.s64 %rd10, %rd24, %rd25;
ld.global.f64 %fd1, [%rd22];
ld.global.f64 %fd7, [%rd20];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd39;
}
shl.b32 %r62, %r21, 20;
add.s32 %r63, %r23, %r62;
mov.b64 %fd48, {%r22, %r63};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r64}, %fd8;
}
mov.b32 %f2, %r64;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB156_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB156_9;

shr.u32 %r65, %r21, 31;
add.s32 %r66, %r21, %r65;
shr.s32 %r67, %r66, 1;
shl.b32 %r68, %r67, 20;
add.s32 %r69, %r68, %r23;
mov.b64 %fd42, {%r22, %r69};
sub.s32 %r70, %r21, %r67;
shl.b32 %r71, %r70, 20;
add.s32 %r72, %r71, 1072693248;
mov.u32 %r73, 0;
mov.b64 %fd43, {%r73, %r72};
mul.f64 %fd48, %fd42, %fd43;

BB156_9:
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd10], %fd47;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB156_4;

BB156_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<88>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r87, %r52, %r53, %r54;
setp.ge.u32	%p1, %r87, %r35;
@%p1 bra BB157_6;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB157_2:
mul.hi.u32 %r55, %r87, %r38;
add.s32 %r56, %r55, %r87;
shr.u32 %r57, %r56, %r39;
mul.lo.s32 %r58, %r57, %r41;
sub.s32 %r59, %r87, %r58;
mul.lo.s32 %r60, %r59, %r37;
mad.lo.s32 %r61, %r36, %r57, %r60;
mul.wide.u32 %rd7, %r61, 8;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r62, %r87, %r46;
add.s32 %r63, %r62, %r87;
shr.u32 %r64, %r63, %r47;
mul.lo.s32 %r65, %r64, %r49;
sub.s32 %r66, %r87, %r65;
mul.lo.s32 %r67, %r66, %r45;
mad.lo.s32 %r68, %r44, %r64, %r67;
mul.wide.u32 %rd9, %r68, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r16}, %fd39;
}
shl.b32 %r69, %r14, 20;
add.s32 %r70, %r16, %r69;
mov.b64 %fd48, {%r15, %r70};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd8;
}
mov.b32 %f2, %r71;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB157_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB157_5;

shr.u32 %r72, %r14, 31;
add.s32 %r73, %r14, %r72;
shr.s32 %r74, %r73, 1;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, %r16;
mov.b64 %fd42, {%r15, %r76};
sub.s32 %r77, %r14, %r74;
shl.b32 %r78, %r77, 20;
add.s32 %r79, %r78, 1072693248;
mov.u32 %r80, 0;
mov.b64 %fd43, {%r80, %r79};
mul.f64 %fd48, %fd42, %fd43;

BB157_5:
ld.param.u32 %r86, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r85, %ntid.x;
ld.param.u32 %r84, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r81, %r87, %r84;
mul.wide.u32 %rd11, %r81, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd47;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r87, %r83, %r85, %r87;
setp.lt.u32	%p5, %r87, %r86;
@%p5 bra BB157_2;

BB157_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<113>;
.reg .f64 %fd<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r72, %ntid.x;
mov.u32 %r73, %ctaid.x;
mov.u32 %r74, %tid.x;
mad.lo.s32 %r112, %r72, %r73, %r74;
setp.ge.u32	%p1, %r112, %r47;
@%p1 bra BB158_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB158_2:
mul.hi.u32 %r75, %r112, %r50;
add.s32 %r76, %r75, %r112;
shr.u32 %r77, %r76, %r51;
mul.lo.s32 %r78, %r77, %r53;
sub.s32 %r79, %r112, %r78;
mul.lo.s32 %r80, %r79, %r49;
mad.lo.s32 %r81, %r48, %r77, %r80;
mul.wide.u32 %rd7, %r81, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r82, %r112, %r58;
add.s32 %r83, %r82, %r112;
shr.u32 %r84, %r83, %r59;
mul.lo.s32 %r85, %r84, %r61;
sub.s32 %r86, %r112, %r85;
mul.lo.s32 %r87, %r86, %r57;
mad.lo.s32 %r88, %r56, %r84, %r87;
mul.wide.u32 %rd9, %r88, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd1, [%rd10];
ld.global.f64 %fd7, [%rd8];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd39;
}
shl.b32 %r89, %r19, 20;
add.s32 %r90, %r21, %r89;
mov.b64 %fd48, {%r20, %r90};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r91}, %fd8;
}
mov.b32 %f2, %r91;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB158_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB158_5;

shr.u32 %r92, %r19, 31;
add.s32 %r93, %r19, %r92;
shr.s32 %r94, %r93, 1;
shl.b32 %r95, %r94, 20;
add.s32 %r96, %r95, %r21;
mov.b64 %fd42, {%r20, %r96};
sub.s32 %r97, %r19, %r94;
shl.b32 %r98, %r97, 20;
add.s32 %r99, %r98, 1072693248;
mov.u32 %r100, 0;
mov.b64 %fd43, {%r100, %r99};
mul.f64 %fd48, %fd42, %fd43;

BB158_5:
ld.param.u32 %r111, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r110, %ntid.x;
mul.hi.u32 %r109, %r112, %r66;
add.s32 %r101, %r109, %r112;
shr.u32 %r102, %r101, %r67;
mul.lo.s32 %r103, %r102, %r69;
sub.s32 %r104, %r112, %r103;
mul.lo.s32 %r105, %r104, %r65;
mad.lo.s32 %r106, %r64, %r102, %r105;
mul.wide.u32 %rd11, %r106, 8;
add.s64 %rd12, %rd3, %rd11;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd12], %fd47;
mov.u32 %r108, %nctaid.x;
mad.lo.s32 %r112, %r108, %r110, %r112;
setp.lt.u32	%p5, %r112, %r111;
@%p5 bra BB158_2;

BB158_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot159[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<113>;
.reg .f64 %fd<49>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot159;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r102, 0;
mov.pred %p1, 0;
@%p1 bra BB159_2;

BB159_1:
mul.wide.s32 %rd14, %r102, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r102, %r102, 1;
setp.lt.u32	%p2, %r102, 27;
@%p2 bra BB159_1;

BB159_2:
mov.u32 %r66, %ntid.x;
mov.u32 %r67, %ctaid.x;
mov.u32 %r68, %tid.x;
mad.lo.s32 %r109, %r66, %r67, %r68;
setp.ge.u32	%p3, %r109, %r48;
@%p3 bra BB159_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r69, [%rd1+208];
add.s32 %r14, %r69, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r69, 4;
add.s64 %rd7, %rd1, %rd19;

BB159_4:
mov.u32 %r104, %r109;
mov.u32 %r16, %r104;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r52;
mul.hi.u32 %r18, %r16, %r60;
mov.u32 %r111, 0;
mov.u32 %r112, %r111;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r103, %r14;
mov.u32 %r107, %r16;
mov.u32 %r108, %r16;
@%p4 bra BB159_6;

BB159_5:
mov.u32 %r20, %r108;
mov.u32 %r19, %r103;
ld.local.u32 %r72, [%rd26+4];
rem.u32 %r73, %r20, %r72;
ld.local.u32 %r74, [%rd26+104];
mad.lo.s32 %r112, %r74, %r73, %r112;
div.u32 %r23, %r20, %r72;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r103, %r24;
mov.u32 %r107, %r23;
mov.u32 %r108, %r23;
mov.u32 %r111, %r112;
@%p5 bra BB159_5;

BB159_6:
add.s32 %r75, %r17, %r16;
shr.u32 %r76, %r75, %r53;
mul.lo.s32 %r77, %r76, %r55;
sub.s32 %r78, %r16, %r77;
mul.lo.s32 %r79, %r78, %r51;
mad.lo.s32 %r80, %r50, %r76, %r79;
mul.wide.u32 %rd20, %r80, 8;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r81, %r18, %r16;
shr.u32 %r82, %r81, %r61;
mul.lo.s32 %r83, %r82, %r63;
sub.s32 %r84, %r16, %r83;
mul.lo.s32 %r85, %r84, %r59;
mad.lo.s32 %r86, %r58, %r82, %r85;
mul.wide.u32 %rd22, %r86, 8;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r27, %r15, %r107, %r111;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd21];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r29, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r30}, %fd39;
}
shl.b32 %r87, %r28, 20;
add.s32 %r88, %r30, %r87;
mov.b64 %fd48, {%r29, %r88};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r89}, %fd8;
}
mov.b32 %f2, %r89;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB159_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB159_9;

shr.u32 %r90, %r28, 31;
add.s32 %r91, %r28, %r90;
shr.s32 %r92, %r91, 1;
shl.b32 %r93, %r92, 20;
add.s32 %r94, %r93, %r30;
mov.b64 %fd42, {%r29, %r94};
sub.s32 %r95, %r28, %r92;
shl.b32 %r96, %r95, 20;
add.s32 %r97, %r96, 1072693248;
mov.u32 %r98, 0;
mov.b64 %fd43, {%r98, %r97};
mul.f64 %fd48, %fd42, %fd43;

BB159_9:
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd24, %r27, 8;
add.s64 %rd25, %rd6, %rd24;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd25], %fd47;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r109, %r100, %r66, %r16;
setp.lt.u32	%p9, %r109, %r101;
@%p9 bra BB159_4;

BB159_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot160[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot160;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB160_2;

BB160_1:
mul.wide.s32 %rd13, %r78, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB160_1;

BB160_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB160_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd17, %r47, 4;
add.s64 %rd6, %rd1, %rd17;

BB160_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r38;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB160_6;

BB160_5:
mov.u32 %r14, %r84;
mov.u32 %r13, %r79;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r17, %r14, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r79, %r18;
mov.u32 %r83, %r17;
mov.u32 %r84, %r17;
mov.u32 %r87, %r88;
@%p5 bra BB160_5;

BB160_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r39;
mul.lo.s32 %r55, %r54, %r41;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r37;
mad.lo.s32 %r58, %r36, %r54, %r57;
mul.wide.u32 %rd18, %r58, 8;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r59, [%rd26+108];
mad.lo.s32 %r60, %r59, %r83, %r87;
ld.local.u64 %rd20, [%rd26];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r60, 8;
add.s64 %rd23, %rd21, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd19];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd39;
}
shl.b32 %r61, %r21, 20;
add.s32 %r62, %r23, %r61;
mov.b64 %fd48, {%r22, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd8;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB160_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB160_9;

shr.u32 %r64, %r21, 31;
add.s32 %r65, %r21, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r23;
mov.b64 %fd42, {%r22, %r68};
sub.s32 %r69, %r21, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd43, {%r72, %r71};
mul.f64 %fd48, %fd42, %fd43;

BB160_9:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r73, %r11, %r77;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd47;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB160_4;

BB160_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot161[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<114>;
.reg .f64 %fd<49>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot161;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r103, 0;
mov.pred %p1, 0;
@%p1 bra BB161_2;

BB161_1:
mul.wide.s32 %rd14, %r103, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p2, %r103, 27;
@%p2 bra BB161_1;

BB161_2:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r110, %r65, %r66, %r67;
setp.ge.u32	%p3, %r110, %r47;
@%p3 bra BB161_10;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r68, [%rd1+208];
add.s32 %r14, %r68, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r68, 4;
add.s64 %rd7, %rd1, %rd19;

BB161_4:
mov.u32 %r105, %r110;
mov.u32 %r16, %r105;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r51;
mov.u32 %r112, 0;
mov.u32 %r113, %r112;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r104, %r14;
mov.u32 %r108, %r16;
mov.u32 %r109, %r16;
@%p4 bra BB161_6;

BB161_5:
mov.u32 %r19, %r109;
mov.u32 %r18, %r104;
ld.local.u32 %r71, [%rd26+4];
rem.u32 %r72, %r19, %r71;
ld.local.u32 %r73, [%rd26+104];
mad.lo.s32 %r113, %r73, %r72, %r113;
div.u32 %r22, %r19, %r71;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r104, %r23;
mov.u32 %r108, %r22;
mov.u32 %r109, %r22;
mov.u32 %r112, %r113;
@%p5 bra BB161_5;

BB161_6:
add.s32 %r74, %r17, %r16;
shr.u32 %r75, %r74, %r52;
mul.lo.s32 %r76, %r75, %r54;
sub.s32 %r77, %r16, %r76;
mul.lo.s32 %r78, %r77, %r50;
mad.lo.s32 %r79, %r49, %r75, %r78;
mul.wide.u32 %rd20, %r79, 8;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r80, %r15, %r108, %r112;
mul.wide.u32 %rd22, %r80, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd21];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd39;
}
shl.b32 %r81, %r27, 20;
add.s32 %r82, %r29, %r81;
mov.b64 %fd48, {%r28, %r82};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd8;
}
mov.b32 %f2, %r83;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB161_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB161_9;

shr.u32 %r84, %r27, 31;
add.s32 %r85, %r27, %r84;
shr.s32 %r86, %r85, 1;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, %r29;
mov.b64 %fd42, {%r28, %r88};
sub.s32 %r89, %r27, %r86;
shl.b32 %r90, %r89, 20;
add.s32 %r91, %r90, 1072693248;
mov.u32 %r92, 0;
mov.b64 %fd43, {%r92, %r91};
mul.f64 %fd48, %fd42, %fd43;

BB161_9:
mul.hi.u32 %r102, %r16, %r59;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r93, %r102, %r16;
shr.u32 %r94, %r93, %r60;
mul.lo.s32 %r95, %r94, %r62;
sub.s32 %r96, %r16, %r95;
mul.lo.s32 %r97, %r96, %r58;
mad.lo.s32 %r98, %r57, %r94, %r97;
mul.wide.u32 %rd24, %r98, 8;
add.s64 %rd25, %rd6, %rd24;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd25], %fd47;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r110, %r100, %r65, %r16;
setp.lt.u32	%p9, %r110, %r101;
@%p9 bra BB161_4;

BB161_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot162[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<116>;
.reg .f64 %fd<49>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot162;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB162_2;

BB162_1:
mul.wide.s32 %rd23, %r94, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB162_1;

BB162_2:
mov.u32 %r95, 0;
@%p1 bra BB162_4;

BB162_3:
mul.wide.s32 %rd27, %r95, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p4, %r95, 27;
@%p4 bra BB162_3;

BB162_4:
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r108, %r58, %r59, %r60;
setp.ge.u32	%p5, %r108, %r47;
@%p5 bra BB162_14;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r61, [%rd2+208];
add.s32 %r11, %r61, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r62, [%rd3+208];
add.s32 %r13, %r62, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r61, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r62, 4;
add.s64 %rd12, %rd3, %rd34;

BB162_6:
mov.u32 %r98, %r108;
mov.u32 %r15, %r98;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r51;
mov.u32 %r64, 0;
mov.u32 %r115, %r64;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r96, %r11;
mov.u32 %r106, %r15;
mov.u32 %r107, %r15;
mov.u32 %r114, %r64;
@%p6 bra BB162_8;

BB162_7:
mov.u32 %r18, %r107;
mov.u32 %r17, %r96;
ld.local.u32 %r65, [%rd40+4];
rem.u32 %r66, %r18, %r65;
ld.local.u32 %r67, [%rd40+104];
mad.lo.s32 %r115, %r67, %r66, %r115;
div.u32 %r21, %r18, %r65;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r96, %r22;
mov.u32 %r106, %r21;
mov.u32 %r107, %r21;
mov.u32 %r109, %r115;
mov.u32 %r114, %r109;
@%p7 bra BB162_7;

BB162_8:
mov.u32 %r24, %r114;
add.s32 %r70, %r16, %r15;
shr.u32 %r71, %r70, %r52;
mul.lo.s32 %r72, %r71, %r54;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r50;
mad.lo.s32 %r75, %r49, %r71, %r74;
mul.wide.u32 %rd35, %r75, 8;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r106, %r24;
mov.u32 %r113, %r64;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r97, %r13;
mov.u32 %r105, %r15;
mov.u32 %r104, %r15;
mov.u32 %r112, %r64;
@%p8 bra BB162_10;

BB162_9:
mov.u32 %r26, %r97;
ld.local.u32 %r76, [%rd41+4];
rem.u32 %r77, %r105, %r76;
ld.local.u32 %r78, [%rd41+104];
mad.lo.s32 %r113, %r78, %r77, %r113;
div.u32 %r105, %r105, %r76;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r97, %r31;
mov.u32 %r104, %r105;
mov.u32 %r112, %r113;
@%p9 bra BB162_9;

BB162_10:
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r104, %r112;
ld.global.f64 %fd1, [%rd37];
ld.global.f64 %fd7, [%rd16];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd39;
}
shl.b32 %r79, %r35, 20;
add.s32 %r80, %r37, %r79;
mov.b64 %fd48, {%r36, %r80};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd8;
}
mov.b32 %f2, %r81;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB162_13;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB162_13;

shr.u32 %r82, %r35, 31;
add.s32 %r83, %r35, %r82;
shr.s32 %r84, %r83, 1;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, %r37;
mov.b64 %fd42, {%r36, %r86};
sub.s32 %r87, %r35, %r84;
shl.b32 %r88, %r87, 20;
add.s32 %r89, %r88, 1072693248;
mov.u32 %r90, 0;
mov.b64 %fd43, {%r90, %r89};
mul.f64 %fd48, %fd42, %fd43;

BB162_13:
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd39], %fd47;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r108, %r92, %r58, %r15;
setp.lt.u32	%p13, %r108, %r93;
@%p13 bra BB162_6;

BB162_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot163[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<62>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot163;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB163_2;

BB163_1:
mul.wide.s32 %rd13, %r51, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB163_1;

BB163_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r58, %r24, %r25, %r26;
setp.ge.u32	%p3, %r58, %r22;
@%p3 bra BB163_10;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd17, %r27, 4;
add.s64 %rd6, %rd1, %rd17;

BB163_4:
mov.u32 %r53, %r58;
mov.u32 %r7, %r53;
mov.u64 %rd28, %rd6;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r7;
mov.u32 %r57, %r7;
@%p4 bra BB163_6;

BB163_5:
mov.u32 %r9, %r57;
mov.u32 %r8, %r52;
ld.local.u32 %r30, [%rd28+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd28+104];
mad.lo.s32 %r61, %r32, %r31, %r61;
div.u32 %r12, %r9, %r30;
add.s64 %rd28, %rd28, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r52, %r13;
mov.u32 %r56, %r12;
mov.u32 %r57, %r12;
mov.u32 %r60, %r61;
@%p5 bra BB163_5;

BB163_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r33, [%rd26+108];
mad.lo.s32 %r34, %r33, %r56, %r60;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r34, 8;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r35, %r7, %r1;
mul.wide.u32 %rd22, %r35, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd21];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd39;
}
shl.b32 %r36, %r16, 20;
add.s32 %r37, %r18, %r36;
mov.b64 %fd48, {%r17, %r37};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r38}, %fd8;
}
mov.b32 %f2, %r38;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB163_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB163_9;

shr.u32 %r39, %r16, 31;
add.s32 %r40, %r16, %r39;
shr.s32 %r41, %r40, 1;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, %r18;
mov.b64 %fd42, {%r17, %r43};
sub.s32 %r44, %r16, %r41;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, 1072693248;
mov.u32 %r47, 0;
mov.b64 %fd43, {%r47, %r46};
mul.f64 %fd48, %fd42, %fd43;

BB163_9:
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r48, %r7, %r21;
mul.wide.u32 %rd24, %r48, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd47;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r58, %r50, %r24, %r7;
setp.lt.u32	%p9, %r58, %r22;
@%p9 bra BB163_4;

BB163_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot164[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot164;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB164_2;

BB164_1:
mul.wide.s32 %rd13, %r79, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB164_1;

BB164_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r86, %r44, %r45, %r46;
setp.ge.u32	%p3, %r86, %r34;
@%p3 bra BB164_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r47, 4;
add.s64 %rd6, %rd1, %rd17;

BB164_4:
mov.u32 %r81, %r86;
mov.u32 %r11, %r81;
mov.u64 %rd28, %rd6;
mov.u32 %r88, 0;
mov.u32 %r89, %r88;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r80, %r10;
mov.u32 %r84, %r11;
mov.u32 %r85, %r11;
@%p4 bra BB164_6;

BB164_5:
mov.u32 %r13, %r85;
mov.u32 %r12, %r80;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r89, %r52, %r51, %r89;
div.u32 %r16, %r13, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r80, %r17;
mov.u32 %r84, %r16;
mov.u32 %r85, %r16;
mov.u32 %r88, %r89;
@%p5 bra BB164_5;

BB164_6:
ld.param.u32 %r78, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r53, [%rd26+108];
mad.lo.s32 %r54, %r53, %r84, %r88;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r54, 8;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r55, %r11, %r78;
mul.wide.u32 %rd22, %r55, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd21];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd39;
}
shl.b32 %r56, %r21, 20;
add.s32 %r57, %r23, %r56;
mov.b64 %fd48, {%r22, %r57};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd8;
}
mov.b32 %f2, %r58;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB164_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB164_9;

shr.u32 %r59, %r21, 31;
add.s32 %r60, %r21, %r59;
shr.s32 %r61, %r60, 1;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, %r23;
mov.b64 %fd42, {%r22, %r63};
sub.s32 %r64, %r21, %r61;
shl.b32 %r65, %r64, 20;
add.s32 %r66, %r65, 1072693248;
mov.u32 %r67, 0;
mov.b64 %fd43, {%r67, %r66};
mul.f64 %fd48, %fd42, %fd43;

BB164_9:
mul.hi.u32 %r77, %r11, %r38;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r68, %r77, %r11;
shr.u32 %r69, %r68, %r39;
mul.lo.s32 %r70, %r69, %r41;
sub.s32 %r71, %r11, %r70;
mul.lo.s32 %r72, %r71, %r37;
mad.lo.s32 %r73, %r36, %r69, %r72;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd5, %rd24;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd25], %fd47;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r86, %r75, %r44, %r11;
setp.lt.u32	%p9, %r86, %r76;
@%p9 bra BB164_4;

BB164_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot165[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<49>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot165;
cvta.local.u64 %SP, %rd43;
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB165_2;

BB165_1:
mul.wide.s32 %rd21, %r68, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB165_1;

BB165_2:
mov.u32 %r69, 0;
@%p1 bra BB165_4;

BB165_3:
mul.wide.s32 %rd25, %r69, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p4, %r69, 27;
@%p4 bra BB165_3;

BB165_4:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r82, %r35, %r36, %r37;
setp.ge.u32	%p5, %r82, %r32;
@%p5 bra BB165_15;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r38, [%rd2+208];
add.s32 %r7, %r38, -1;
mul.wide.s32 %rd29, %r38, 4;
add.s64 %rd9, %rd2, %rd29;

BB165_6:
mov.u32 %r72, %r82;
mov.u32 %r8, %r72;
mov.u64 %rd41, %rd9;
mov.u32 %r40, 0;
mov.u32 %r89, %r40;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r70, %r7;
mov.u32 %r80, %r8;
mov.u32 %r81, %r8;
mov.u32 %r88, %r40;
@%p6 bra BB165_8;

BB165_7:
mov.u32 %r10, %r81;
mov.u32 %r9, %r70;
ld.local.u32 %r41, [%rd41+4];
rem.u32 %r42, %r10, %r41;
ld.local.u32 %r43, [%rd41+104];
mad.lo.s32 %r89, %r43, %r42, %r89;
div.u32 %r13, %r10, %r41;
add.s64 %rd41, %rd41, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r70, %r14;
mov.u32 %r80, %r13;
mov.u32 %r81, %r13;
mov.u32 %r83, %r89;
mov.u32 %r88, %r83;
@%p7 bra BB165_7;

BB165_8:
mov.u32 %r16, %r88;
add.u64 %rd40, %SP, 216;
cvta.to.local.u64 %rd39, %rd40;
ld.local.u32 %r45, [%rd39+108];
mad.lo.s32 %r46, %r45, %r80, %r16;
ld.local.u64 %rd30, [%rd39];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r46, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r71, %r17, -1;
setp.lt.s32	%p8, %r71, 1;
mov.u32 %r78, %r8;
mov.u32 %r86, %r40;
@%p8 bra BB165_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd42, %rd3, %rd33;
mov.u32 %r87, 0;
mov.u32 %r79, %r8;

BB165_10:
ld.local.u32 %r48, [%rd42+4];
rem.u32 %r49, %r79, %r48;
ld.local.u32 %r50, [%rd42+104];
mad.lo.s32 %r87, %r50, %r49, %r87;
div.u32 %r79, %r79, %r48;
add.s64 %rd42, %rd42, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p9, %r71, 0;
mov.u32 %r78, %r79;
mov.u32 %r86, %r87;
@%p9 bra BB165_10;

BB165_11:
mul.lo.s32 %r51, %r8, %r31;
mul.wide.u32 %rd34, %r51, 8;
add.s64 %rd35, %rd8, %rd34;
ld.local.u32 %r52, [%rd3+108];
mad.lo.s32 %r53, %r52, %r78, %r86;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r53, 8;
add.s64 %rd17, %rd37, %rd38;
ld.global.f64 %fd1, [%rd35];
ld.global.f64 %fd7, [%rd13];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd39;
}
shl.b32 %r54, %r27, 20;
add.s32 %r55, %r29, %r54;
mov.b64 %fd48, {%r28, %r55};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd8;
}
mov.b32 %f2, %r56;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB165_14;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB165_14;

shr.u32 %r57, %r27, 31;
add.s32 %r58, %r27, %r57;
shr.s32 %r59, %r58, 1;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, %r29;
mov.b64 %fd42, {%r28, %r61};
sub.s32 %r62, %r27, %r59;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, 1072693248;
mov.u32 %r65, 0;
mov.b64 %fd43, {%r65, %r64};
mul.f64 %fd48, %fd42, %fd43;

BB165_14:
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd17], %fd47;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r82, %r67, %r35, %r8;
setp.lt.u32	%p13, %r82, %r32;
@%p13 bra BB165_6;

BB165_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot166[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<49>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot166;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB166_2;

BB166_1:
mul.wide.s32 %rd13, %r78, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB166_1;

BB166_2:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r85, %r43, %r44, %r45;
setp.ge.u32	%p3, %r85, %r33;
@%p3 bra BB166_10;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r46, [%rd1+208];
add.s32 %r10, %r46, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r46, 4;
add.s64 %rd6, %rd1, %rd17;

BB166_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB166_6;

BB166_5:
mov.u32 %r13, %r84;
mov.u32 %r12, %r79;
ld.local.u32 %r49, [%rd28+4];
rem.u32 %r50, %r13, %r49;
ld.local.u32 %r51, [%rd28+104];
mad.lo.s32 %r88, %r51, %r50, %r88;
div.u32 %r16, %r13, %r49;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r79, %r17;
mov.u32 %r83, %r16;
mov.u32 %r84, %r16;
mov.u32 %r87, %r88;
@%p5 bra BB166_5;

BB166_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r52, [%rd26+108];
mad.lo.s32 %r53, %r52, %r83, %r87;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r53, 8;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r54, %r11, %r37;
add.s32 %r55, %r54, %r11;
shr.u32 %r56, %r55, %r38;
mul.lo.s32 %r57, %r56, %r40;
sub.s32 %r58, %r11, %r57;
mul.lo.s32 %r59, %r58, %r36;
mad.lo.s32 %r60, %r35, %r56, %r59;
mul.wide.u32 %rd22, %r60, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd21];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd39;
}
shl.b32 %r61, %r20, 20;
add.s32 %r62, %r22, %r61;
mov.b64 %fd48, {%r21, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd8;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB166_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB166_9;

shr.u32 %r64, %r20, 31;
add.s32 %r65, %r20, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r22;
mov.b64 %fd42, {%r21, %r68};
sub.s32 %r69, %r20, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd43, {%r72, %r71};
mul.f64 %fd48, %fd42, %fd43;

BB166_9:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r73, %r11, %r77;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd47;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r43, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB166_4;

BB166_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot167[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<114>;
.reg .f64 %fd<49>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot167;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r103, 0;
mov.pred %p1, 0;
@%p1 bra BB167_2;

BB167_1:
mul.wide.s32 %rd14, %r103, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p2, %r103, 27;
@%p2 bra BB167_1;

BB167_2:
mov.u32 %r64, %ntid.x;
mov.u32 %r65, %ctaid.x;
mov.u32 %r66, %tid.x;
mad.lo.s32 %r110, %r64, %r65, %r66;
setp.ge.u32	%p3, %r110, %r46;
@%p3 bra BB167_10;

ld.local.u32 %r67, [%rd1+208];
add.s32 %r14, %r67, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r67, 4;
add.s64 %rd7, %rd1, %rd19;

BB167_4:
mov.u32 %r105, %r110;
mov.u32 %r16, %r105;
mov.u64 %rd26, %rd7;
mov.u32 %r112, 0;
mov.u32 %r113, %r112;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r104, %r14;
mov.u32 %r108, %r16;
mov.u32 %r109, %r16;
@%p4 bra BB167_6;

BB167_5:
mov.u32 %r18, %r109;
mov.u32 %r17, %r104;
ld.local.u32 %r70, [%rd26+4];
rem.u32 %r71, %r18, %r70;
ld.local.u32 %r72, [%rd26+104];
mad.lo.s32 %r113, %r72, %r71, %r113;
div.u32 %r21, %r18, %r70;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r104, %r22;
mov.u32 %r108, %r21;
mov.u32 %r109, %r21;
mov.u32 %r112, %r113;
@%p5 bra BB167_5;

BB167_6:
mad.lo.s32 %r73, %r15, %r108, %r112;
mul.wide.u32 %rd20, %r73, 8;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r74, %r16, %r50;
add.s32 %r75, %r74, %r16;
shr.u32 %r76, %r75, %r51;
mul.lo.s32 %r77, %r76, %r53;
sub.s32 %r78, %r16, %r77;
mul.lo.s32 %r79, %r78, %r49;
mad.lo.s32 %r80, %r48, %r76, %r79;
mul.wide.u32 %rd22, %r80, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd1, [%rd23];
ld.global.f64 %fd7, [%rd21];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r26, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd39;
}
shl.b32 %r81, %r26, 20;
add.s32 %r82, %r28, %r81;
mov.b64 %fd48, {%r27, %r82};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd8;
}
mov.b32 %f2, %r83;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB167_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB167_9;

shr.u32 %r84, %r26, 31;
add.s32 %r85, %r26, %r84;
shr.s32 %r86, %r85, 1;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, %r28;
mov.b64 %fd42, {%r27, %r88};
sub.s32 %r89, %r26, %r86;
shl.b32 %r90, %r89, 20;
add.s32 %r91, %r90, 1072693248;
mov.u32 %r92, 0;
mov.b64 %fd43, {%r92, %r91};
mul.f64 %fd48, %fd42, %fd43;

BB167_9:
mul.hi.u32 %r102, %r16, %r58;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r93, %r102, %r16;
shr.u32 %r94, %r93, %r59;
mul.lo.s32 %r95, %r94, %r61;
sub.s32 %r96, %r16, %r95;
mul.lo.s32 %r97, %r96, %r57;
mad.lo.s32 %r98, %r56, %r94, %r97;
mul.wide.u32 %rd24, %r98, 8;
add.s64 %rd25, %rd6, %rd24;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd25], %fd47;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r110, %r100, %r64, %r16;
setp.lt.u32	%p9, %r110, %r101;
@%p9 bra BB167_4;

BB167_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot168[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<116>;
.reg .f64 %fd<49>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot168;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB168_2;

BB168_1:
mul.wide.s32 %rd22, %r94, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB168_1;

BB168_2:
mov.u32 %r95, 0;
@%p1 bra BB168_4;

BB168_3:
mul.wide.s32 %rd26, %r95, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p4, %r95, 27;
@%p4 bra BB168_3;

BB168_4:
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r108, %r58, %r59, %r60;
setp.ge.u32	%p5, %r108, %r47;
@%p5 bra BB168_14;

ld.local.u32 %r61, [%rd2+208];
add.s32 %r11, %r61, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r62, [%rd3+208];
add.s32 %r13, %r62, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r61, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r62, 4;
add.s64 %rd12, %rd3, %rd33;

BB168_6:
mov.u32 %r98, %r108;
mov.u32 %r15, %r98;
mov.u64 %rd40, %rd11;
mov.u32 %r64, 0;
mov.u32 %r115, %r64;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r96, %r11;
mov.u32 %r106, %r15;
mov.u32 %r107, %r15;
mov.u32 %r114, %r64;
@%p6 bra BB168_8;

BB168_7:
mov.u32 %r17, %r107;
mov.u32 %r16, %r96;
ld.local.u32 %r65, [%rd40+4];
rem.u32 %r66, %r17, %r65;
ld.local.u32 %r67, [%rd40+104];
mad.lo.s32 %r115, %r67, %r66, %r115;
div.u32 %r20, %r17, %r65;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r96, %r21;
mov.u32 %r106, %r20;
mov.u32 %r107, %r20;
mov.u32 %r109, %r115;
mov.u32 %r114, %r109;
@%p7 bra BB168_7;

BB168_8:
mov.u32 %r23, %r114;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r106, %r23;
mul.hi.u32 %r25, %r15, %r51;
mov.u32 %r113, %r64;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r97, %r13;
mov.u32 %r105, %r15;
mov.u32 %r104, %r15;
mov.u32 %r112, %r64;
@%p8 bra BB168_10;

BB168_9:
mov.u32 %r26, %r97;
ld.local.u32 %r70, [%rd41+4];
rem.u32 %r71, %r105, %r70;
ld.local.u32 %r72, [%rd41+104];
mad.lo.s32 %r113, %r72, %r71, %r113;
div.u32 %r105, %r105, %r70;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r97, %r31;
mov.u32 %r104, %r105;
mov.u32 %r112, %r113;
@%p9 bra BB168_9;

BB168_10:
mul.wide.u32 %rd34, %r24, 8;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r73, %r25, %r15;
shr.u32 %r74, %r73, %r52;
mul.lo.s32 %r75, %r74, %r54;
sub.s32 %r76, %r15, %r75;
mul.lo.s32 %r77, %r76, %r50;
mad.lo.s32 %r78, %r49, %r74, %r77;
mul.wide.u32 %rd36, %r78, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r104, %r112;
ld.global.f64 %fd1, [%rd37];
ld.global.f64 %fd7, [%rd35];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd39;
}
shl.b32 %r79, %r35, 20;
add.s32 %r80, %r37, %r79;
mov.b64 %fd48, {%r36, %r80};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd8;
}
mov.b32 %f2, %r81;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB168_13;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB168_13;

shr.u32 %r82, %r35, 31;
add.s32 %r83, %r35, %r82;
shr.s32 %r84, %r83, 1;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, %r37;
mov.b64 %fd42, {%r36, %r86};
sub.s32 %r87, %r35, %r84;
shl.b32 %r88, %r87, 20;
add.s32 %r89, %r88, 1072693248;
mov.u32 %r90, 0;
mov.b64 %fd43, {%r90, %r89};
mul.f64 %fd48, %fd42, %fd43;

BB168_13:
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd39], %fd47;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r108, %r92, %r58, %r15;
setp.lt.u32	%p13, %r108, %r93;
@%p13 bra BB168_6;

BB168_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot169[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<49>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot169;
cvta.local.u64 %SP, %rd43;
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB169_2;

BB169_1:
mul.wide.s32 %rd20, %r68, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB169_1;

BB169_2:
mov.u32 %r69, 0;
@%p1 bra BB169_4;

BB169_3:
mul.wide.s32 %rd24, %r69, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p4, %r69, 27;
@%p4 bra BB169_3;

BB169_4:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r82, %r35, %r36, %r37;
setp.ge.u32	%p5, %r82, %r32;
@%p5 bra BB169_15;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r38, [%rd2+208];
add.s32 %r7, %r38, -1;
mul.wide.s32 %rd28, %r38, 4;
add.s64 %rd9, %rd2, %rd28;

BB169_6:
mov.u32 %r72, %r82;
mov.u32 %r8, %r72;
mov.u64 %rd41, %rd9;
mov.u32 %r40, 0;
mov.u32 %r89, %r40;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r70, %r7;
mov.u32 %r80, %r8;
mov.u32 %r81, %r8;
mov.u32 %r88, %r40;
@%p6 bra BB169_8;

BB169_7:
mov.u32 %r10, %r81;
mov.u32 %r9, %r70;
ld.local.u32 %r41, [%rd41+4];
rem.u32 %r42, %r10, %r41;
ld.local.u32 %r43, [%rd41+104];
mad.lo.s32 %r89, %r43, %r42, %r89;
div.u32 %r13, %r10, %r41;
add.s64 %rd41, %rd41, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r70, %r14;
mov.u32 %r80, %r13;
mov.u32 %r81, %r13;
mov.u32 %r83, %r89;
mov.u32 %r88, %r83;
@%p7 bra BB169_7;

BB169_8:
mov.u32 %r16, %r88;
add.u64 %rd40, %SP, 216;
cvta.to.local.u64 %rd39, %rd40;
ld.local.u32 %r45, [%rd39+108];
mad.lo.s32 %r46, %r45, %r80, %r16;
ld.local.u64 %rd29, [%rd39];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r46, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r71, %r17, -1;
setp.lt.s32	%p8, %r71, 1;
mov.u32 %r78, %r8;
mov.u32 %r86, %r40;
@%p8 bra BB169_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd42, %rd3, %rd32;
mov.u32 %r87, 0;
mov.u32 %r79, %r8;

BB169_10:
ld.local.u32 %r48, [%rd42+4];
rem.u32 %r49, %r79, %r48;
ld.local.u32 %r50, [%rd42+104];
mad.lo.s32 %r87, %r50, %r49, %r87;
div.u32 %r79, %r79, %r48;
add.s64 %rd42, %rd42, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p9, %r71, 0;
mov.u32 %r78, %r79;
mov.u32 %r86, %r87;
@%p9 bra BB169_10;

BB169_11:
ld.local.u32 %r51, [%rd3+108];
mad.lo.s32 %r52, %r51, %r78, %r86;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r52, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd1, [%rd36];
ld.global.f64 %fd7, [%rd13];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd39;
}
shl.b32 %r53, %r27, 20;
add.s32 %r54, %r29, %r53;
mov.b64 %fd48, {%r28, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd8;
}
mov.b32 %f2, %r55;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB169_14;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB169_14;

shr.u32 %r56, %r27, 31;
add.s32 %r57, %r27, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r29;
mov.b64 %fd42, {%r28, %r60};
sub.s32 %r61, %r27, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd43, {%r64, %r63};
mul.f64 %fd48, %fd42, %fd43;

BB169_14:
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s32 %r65, %r8, %r31;
mul.wide.u32 %rd37, %r65, 8;
add.s64 %rd38, %rd8, %rd37;
st.global.f64 [%rd38], %fd47;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r82, %r67, %r35, %r8;
setp.lt.u32	%p13, %r82, %r32;
@%p13 bra BB169_6;

BB169_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot170[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<117>;
.reg .f64 %fd<49>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot170;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB170_2;

BB170_1:
mul.wide.s32 %rd22, %r95, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB170_1;

BB170_2:
mov.u32 %r96, 0;
@%p1 bra BB170_4;

BB170_3:
mul.wide.s32 %rd26, %r96, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r96, %r96, 1;
setp.lt.u32	%p4, %r96, 27;
@%p4 bra BB170_3;

BB170_4:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r109, %r57, %r58, %r59;
setp.ge.u32	%p5, %r109, %r46;
@%p5 bra BB170_14;

ld.local.u32 %r60, [%rd2+208];
add.s32 %r11, %r60, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r61, [%rd3+208];
add.s32 %r13, %r61, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r60, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r61, 4;
add.s64 %rd12, %rd3, %rd33;

BB170_6:
mov.u32 %r99, %r109;
mov.u32 %r15, %r99;
mov.u64 %rd40, %rd11;
mov.u32 %r63, 0;
mov.u32 %r116, %r63;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r97, %r11;
mov.u32 %r107, %r15;
mov.u32 %r108, %r15;
mov.u32 %r115, %r63;
@%p6 bra BB170_8;

BB170_7:
mov.u32 %r17, %r108;
mov.u32 %r16, %r97;
ld.local.u32 %r64, [%rd40+4];
rem.u32 %r65, %r17, %r64;
ld.local.u32 %r66, [%rd40+104];
mad.lo.s32 %r116, %r66, %r65, %r116;
div.u32 %r20, %r17, %r64;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r97, %r21;
mov.u32 %r107, %r20;
mov.u32 %r108, %r20;
mov.u32 %r110, %r116;
mov.u32 %r115, %r110;
@%p7 bra BB170_7;

BB170_8:
mov.u32 %r23, %r115;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r107, %r23;
mov.u32 %r114, %r63;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r98, %r13;
mov.u32 %r106, %r15;
mov.u32 %r105, %r15;
mov.u32 %r113, %r63;
@%p8 bra BB170_10;

BB170_9:
mov.u32 %r25, %r98;
ld.local.u32 %r69, [%rd41+4];
rem.u32 %r70, %r106, %r69;
ld.local.u32 %r71, [%rd41+104];
mad.lo.s32 %r114, %r71, %r70, %r114;
div.u32 %r106, %r106, %r69;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r98, %r30;
mov.u32 %r105, %r106;
mov.u32 %r113, %r114;
@%p9 bra BB170_9;

BB170_10:
mul.wide.u32 %rd34, %r24, 8;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r72, %r14, %r105, %r113;
mul.wide.u32 %rd36, %r72, 8;
add.s64 %rd37, %rd9, %rd36;
ld.global.f64 %fd1, [%rd37];
ld.global.f64 %fd7, [%rd35];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r36}, %fd39;
}
shl.b32 %r73, %r34, 20;
add.s32 %r74, %r36, %r73;
mov.b64 %fd48, {%r35, %r74};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd8;
}
mov.b32 %f2, %r75;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB170_13;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB170_13;

shr.u32 %r76, %r34, 31;
add.s32 %r77, %r34, %r76;
shr.s32 %r78, %r77, 1;
shl.b32 %r79, %r78, 20;
add.s32 %r80, %r79, %r36;
mov.b64 %fd42, {%r35, %r80};
sub.s32 %r81, %r34, %r78;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, 1072693248;
mov.u32 %r84, 0;
mov.b64 %fd43, {%r84, %r83};
mul.f64 %fd48, %fd42, %fd43;

BB170_13:
mul.hi.u32 %r94, %r15, %r50;
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r85, %r94, %r15;
shr.u32 %r86, %r85, %r51;
mul.lo.s32 %r87, %r86, %r53;
sub.s32 %r88, %r15, %r87;
mul.lo.s32 %r89, %r88, %r49;
mad.lo.s32 %r90, %r48, %r86, %r89;
mul.wide.u32 %rd38, %r90, 8;
add.s64 %rd39, %rd10, %rd38;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd39], %fd47;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r109, %r92, %r57, %r15;
setp.lt.u32	%p13, %r109, %r93;
@%p13 bra BB170_6;

BB170_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot171[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<3>;
.reg .b32 %r<119>;
.reg .f64 %fd<49>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot171;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB171_2;

BB171_1:
mul.wide.s32 %rd31, %r86, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB171_1;

BB171_2:
mov.u32 %r87, 0;
@%p1 bra BB171_4;

BB171_3:
mul.wide.s32 %rd35, %r87, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p4, %r87, 27;
@%p4 bra BB171_3;

BB171_4:
mov.u32 %r88, 0;
@%p1 bra BB171_6;

BB171_5:
mul.wide.s32 %rd39, %r88, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p6, %r88, 27;
@%p6 bra BB171_5;

BB171_6:
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r107, %r50, %r51, %r52;
setp.ge.u32	%p7, %r107, %r46;
@%p7 bra BB171_18;

ld.local.u32 %r53, [%rd3+208];
add.s32 %r8, %r53, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r54, [%rd4+208];
add.s32 %r10, %r54, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r55, [%rd5+208];
add.s32 %r12, %r55, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r53, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r54, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r55, 4;
add.s64 %rd17, %rd5, %rd48;

BB171_8:
mov.u32 %r92, %r107;
mov.u32 %r14, %r92;
mov.u64 %rd54, %rd15;
mov.u32 %r57, 0;
mov.u32 %r118, %r57;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r89, %r8;
mov.u32 %r105, %r14;
mov.u32 %r106, %r14;
mov.u32 %r117, %r57;
@%p8 bra BB171_10;

BB171_9:
mov.u32 %r16, %r106;
mov.u32 %r15, %r89;
ld.local.u32 %r58, [%rd54+4];
rem.u32 %r59, %r16, %r58;
ld.local.u32 %r60, [%rd54+104];
mad.lo.s32 %r118, %r60, %r59, %r118;
div.u32 %r19, %r16, %r58;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r89, %r20;
mov.u32 %r105, %r19;
mov.u32 %r106, %r19;
mov.u32 %r108, %r118;
mov.u32 %r117, %r108;
@%p9 bra BB171_9;

BB171_10:
mov.u32 %r22, %r117;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r105, %r22;
mov.u32 %r116, %r57;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r90, %r10;
mov.u32 %r104, %r14;
mov.u32 %r103, %r14;
mov.u32 %r115, %r57;
@%p10 bra BB171_12;

BB171_11:
mov.u32 %r24, %r90;
ld.local.u32 %r63, [%rd55+4];
rem.u32 %r64, %r104, %r63;
ld.local.u32 %r65, [%rd55+104];
mad.lo.s32 %r116, %r65, %r64, %r116;
div.u32 %r104, %r104, %r63;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r90, %r29;
mov.u32 %r103, %r104;
mov.u32 %r115, %r116;
@%p11 bra BB171_11;

BB171_12:
mul.wide.u32 %rd49, %r23, 8;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r103, %r115;
mov.u32 %r114, %r57;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r91, %r12;
mov.u32 %r102, %r14;
mov.u32 %r101, %r14;
mov.u32 %r113, %r57;
@%p12 bra BB171_14;

BB171_13:
mov.u32 %r33, %r91;
ld.local.u32 %r68, [%rd56+4];
rem.u32 %r69, %r102, %r68;
ld.local.u32 %r70, [%rd56+104];
mad.lo.s32 %r114, %r70, %r69, %r114;
div.u32 %r102, %r102, %r68;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r91, %r38;
mov.u32 %r101, %r102;
mov.u32 %r113, %r114;
@%p13 bra BB171_13;

BB171_14:
mul.wide.u32 %rd50, %r32, 8;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r41, %r13, %r101, %r113;
ld.global.f64 %fd1, [%rd51];
ld.global.f64 %fd7, [%rd24];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r42, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r43, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd39;
}
shl.b32 %r71, %r42, 20;
add.s32 %r72, %r44, %r71;
mov.b64 %fd48, {%r43, %r72};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd8;
}
mov.b32 %f2, %r73;
abs.f32 %f1, %f2;
setp.lt.f32	%p14, %f1, 0f4086232B;
@%p14 bra BB171_17;

setp.gt.f64	%p15, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p15;
setp.geu.f32	%p16, %f1, 0f40874800;
@%p16 bra BB171_17;

shr.u32 %r74, %r42, 31;
add.s32 %r75, %r42, %r74;
shr.s32 %r76, %r75, 1;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, %r44;
mov.b64 %fd42, {%r43, %r78};
sub.s32 %r79, %r42, %r76;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, 1072693248;
mov.u32 %r82, 0;
mov.b64 %fd43, {%r82, %r81};
mul.f64 %fd48, %fd42, %fd43;

BB171_17:
ld.param.u32 %r85, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd52, %r41, 8;
add.s64 %rd53, %rd14, %rd52;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd53], %fd47;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r107, %r84, %r50, %r14;
setp.lt.u32	%p17, %r107, %r85;
@%p17 bra BB171_8;

BB171_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<22>;
.reg .f64 %fd<49>;
.reg .b64 %rd<33>;


ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ctaid.x;
mov.u32 %r5, %ntid.x;
mul.wide.u32 %rd17, %r5, %r4;
mov.u32 %r6, %tid.x;
cvt.u64.u32	%rd18, %r6;
add.s64 %rd32, %rd17, %rd18;
setp.ge.u64	%p1, %rd32, %rd16;
@%p1 bra BB172_6;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;

BB172_2:
ld.param.u64 %rd31, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd30, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.lo.s64 %rd19, %rd32, %rd30;
shl.b64 %rd20, %rd19, 3;
add.s64 %rd21, %rd4, %rd20;
mul.lo.s64 %rd22, %rd32, %rd31;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd5, %rd23;
ld.global.f64 %fd1, [%rd24];
ld.global.f64 %fd7, [%rd21];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd39;
}
shl.b32 %r7, %r1, 20;
add.s32 %r8, %r3, %r7;
mov.b64 %fd48, {%r2, %r8};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r9}, %fd8;
}
mov.b32 %f2, %r9;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB172_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB172_5;

shr.u32 %r10, %r1, 31;
add.s32 %r11, %r1, %r10;
shr.s32 %r12, %r11, 1;
shl.b32 %r13, %r12, 20;
add.s32 %r14, %r13, %r3;
mov.b64 %fd42, {%r2, %r14};
sub.s32 %r15, %r1, %r12;
shl.b32 %r16, %r15, 20;
add.s32 %r17, %r16, 1072693248;
mov.u32 %r18, 0;
mov.b64 %fd43, {%r18, %r17};
mul.f64 %fd48, %fd42, %fd43;

BB172_5:
mov.u32 %r21, %ntid.x;
ld.param.u64 %rd29, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
mul.lo.s64 %rd25, %rd32, %rd29;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd6, %rd26;
st.global.f64 [%rd27], %fd47;
mov.u32 %r19, %nctaid.x;
mul.wide.u32 %rd28, %r19, %r21;
add.s64 %rd32, %rd28, %rd32;
setp.lt.u64	%p5, %rd32, %rd16;
@%p5 bra BB172_2;

BB172_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot173[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .f64 %fd<49>;
.reg .b64 %rd<165>;


mov.u64 %rd164, __local_depot173;
cvta.local.u64 %SP, %rd164;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB173_2;

BB173_1:
mul.wide.s32 %rd77, %r54, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 52;
@%p2 bra BB173_1;

BB173_2:
mov.u32 %r55, 0;
@%p1 bra BB173_4;

BB173_3:
mul.wide.s32 %rd81, %r55, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 52;
@%p4 bra BB173_3;

BB173_4:
mov.u32 %r56, 0;
@%p1 bra BB173_6;

BB173_5:
mul.wide.s32 %rd85, %r56, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p6, %r56, 52;
@%p6 bra BB173_5;

BB173_6:
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %ntid.x;
mul.wide.u32 %rd89, %r23, %r22;
mov.u32 %r24, %tid.x;
cvt.u64.u32	%rd90, %r24;
add.s64 %rd152, %rd89, %rd90;
setp.ge.u64	%p7, %rd152, %rd73;
@%p7 bra BB173_27;

ld.local.u32 %r25, [%rd3+408];
add.s32 %r7, %r25, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd14, %rd91;
ld.local.u32 %r26, [%rd4+408];
add.s32 %r8, %r26, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd92, [%rd4];
cvta.to.global.u64 %rd16, %rd92;
ld.local.u32 %r27, [%rd5+408];
add.s32 %r9, %r27, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd93, [%rd5];
cvta.to.global.u64 %rd18, %rd93;
mul.wide.s32 %rd94, %r25, 8;
add.s64 %rd19, %rd3, %rd94;
mul.wide.s32 %rd95, %r26, 8;
add.s64 %rd20, %rd4, %rd95;
mul.wide.s32 %rd96, %r27, 8;
add.s64 %rd21, %rd5, %rd96;

BB173_8:
mov.u64 %rd131, %rd152;
mov.u64 %rd22, %rd131;
mov.u64 %rd125, %rd19;
mov.u64 %rd98, 0;
mov.u64 %rd163, %rd98;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r57, %r7;
mov.u64 %rd149, %rd22;
mov.u64 %rd150, %rd22;
mov.u64 %rd162, %rd98;
@%p8 bra BB173_13;

BB173_9:
mov.u64 %rd25, %rd150;
mov.u32 %r10, %r57;
ld.local.u64 %rd27, [%rd125];
or.b64 %rd99, %rd25, %rd27;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p9, %rd100, 0;
@%p9 bra BB173_11;
bra.uni BB173_10;

BB173_11:
cvt.u32.u64	%r28, %rd27;
cvt.u32.u64	%r29, %rd25;
div.u32 %r30, %r29, %r28;
rem.u32 %r31, %r29, %r28;
cvt.u64.u32	%rd151, %r30;
cvt.u64.u32	%rd126, %r31;
bra.uni BB173_12;

BB173_10:
div.u64 %rd151, %rd25, %rd27;
rem.u64 %rd126, %rd25, %rd27;

BB173_12:
mov.u64 %rd32, %rd151;
ld.local.u64 %rd101, [%rd125+200];
mul.lo.s64 %rd102, %rd101, %rd126;
add.s64 %rd163, %rd102, %rd163;
add.s64 %rd125, %rd125, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r57, %r11;
mov.u64 %rd149, %rd32;
mov.u64 %rd150, %rd32;
mov.u64 %rd153, %rd163;
mov.u64 %rd162, %rd153;
@%p10 bra BB173_9;

BB173_13:
mov.u64 %rd37, %rd162;
mov.u64 %rd127, %rd20;
mul.lo.s64 %rd105, %rd13, %rd149;
add.s64 %rd39, %rd105, %rd37;
mov.u64 %rd161, %rd98;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r58, %r8;
mov.u64 %rd147, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd160, %rd98;
@%p11 bra BB173_18;

BB173_14:
mov.u32 %r12, %r58;
ld.local.u64 %rd43, [%rd127];
or.b64 %rd106, %rd147, %rd43;
and.b64 %rd107, %rd106, -4294967296;
setp.eq.s64	%p12, %rd107, 0;
@%p12 bra BB173_16;
bra.uni BB173_15;

BB173_16:
cvt.u32.u64	%r32, %rd43;
cvt.u32.u64	%r33, %rd147;
div.u32 %r34, %r33, %r32;
rem.u32 %r35, %r33, %r32;
cvt.u64.u32	%rd148, %r34;
cvt.u64.u32	%rd128, %r35;
bra.uni BB173_17;

BB173_15:
div.u64 %rd148, %rd147, %rd43;
rem.u64 %rd128, %rd147, %rd43;

BB173_17:
mov.u64 %rd147, %rd148;
ld.local.u64 %rd108, [%rd127+200];
mul.lo.s64 %rd109, %rd108, %rd128;
add.s64 %rd161, %rd109, %rd161;
add.s64 %rd127, %rd127, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r58, %r13;
mov.u64 %rd146, %rd147;
mov.u64 %rd160, %rd161;
@%p13 bra BB173_14;

BB173_18:
shl.b64 %rd112, %rd39, 3;
add.s64 %rd54, %rd14, %rd112;
mov.u64 %rd129, %rd21;
mul.lo.s64 %rd113, %rd15, %rd146;
add.s64 %rd56, %rd113, %rd160;
mov.u64 %rd159, %rd98;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r59, %r9;
mov.u64 %rd144, %rd22;
mov.u64 %rd143, %rd22;
mov.u64 %rd158, %rd98;
@%p14 bra BB173_23;

BB173_19:
mov.u32 %r14, %r59;
ld.local.u64 %rd60, [%rd129];
or.b64 %rd114, %rd144, %rd60;
and.b64 %rd115, %rd114, -4294967296;
setp.eq.s64	%p15, %rd115, 0;
@%p15 bra BB173_21;
bra.uni BB173_20;

BB173_21:
cvt.u32.u64	%r36, %rd60;
cvt.u32.u64	%r37, %rd144;
div.u32 %r38, %r37, %r36;
rem.u32 %r39, %r37, %r36;
cvt.u64.u32	%rd145, %r38;
cvt.u64.u32	%rd130, %r39;
bra.uni BB173_22;

BB173_20:
div.u64 %rd145, %rd144, %rd60;
rem.u64 %rd130, %rd144, %rd60;

BB173_22:
mov.u64 %rd144, %rd145;
ld.local.u64 %rd116, [%rd129+200];
mul.lo.s64 %rd117, %rd116, %rd130;
add.s64 %rd159, %rd117, %rd159;
add.s64 %rd129, %rd129, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r59, %r15;
mov.u64 %rd143, %rd144;
mov.u64 %rd158, %rd159;
@%p16 bra BB173_19;

BB173_23:
shl.b64 %rd118, %rd56, 3;
add.s64 %rd119, %rd16, %rd118;
mul.lo.s64 %rd120, %rd17, %rd143;
add.s64 %rd71, %rd120, %rd158;
ld.global.f64 %fd1, [%rd119];
ld.global.f64 %fd7, [%rd54];
mul.f64 %fd2, %fd7, %fd1;
neg.f64 %fd8, %fd2;
mov.f64 %fd9, 0d4338000000000000;
mov.f64 %fd10, 0d3FF71547652B82FE;
fma.rn.f64 %fd11, %fd8, %fd10, %fd9;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd11;
}
mov.f64 %fd12, 0dC338000000000000;
add.rn.f64 %fd13, %fd11, %fd12;
mov.f64 %fd14, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd15, %fd13, %fd14, %fd8;
mov.f64 %fd16, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd17, %fd13, %fd16, %fd15;
mov.f64 %fd18, 0d3E928AF3FCA213EA;
mov.f64 %fd19, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd20, %fd19, %fd17, %fd18;
mov.f64 %fd21, 0d3EC71DEE62401315;
fma.rn.f64 %fd22, %fd20, %fd17, %fd21;
mov.f64 %fd23, 0d3EFA01997C89EB71;
fma.rn.f64 %fd24, %fd22, %fd17, %fd23;
mov.f64 %fd25, 0d3F2A01A014761F65;
fma.rn.f64 %fd26, %fd24, %fd17, %fd25;
mov.f64 %fd27, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd28, %fd26, %fd17, %fd27;
mov.f64 %fd29, 0d3F81111111122322;
fma.rn.f64 %fd30, %fd28, %fd17, %fd29;
mov.f64 %fd31, 0d3FA55555555502A1;
fma.rn.f64 %fd32, %fd30, %fd17, %fd31;
mov.f64 %fd33, 0d3FC5555555555511;
fma.rn.f64 %fd34, %fd32, %fd17, %fd33;
mov.f64 %fd35, 0d3FE000000000000B;
fma.rn.f64 %fd36, %fd34, %fd17, %fd35;
mov.f64 %fd37, 0d3FF0000000000000;
fma.rn.f64 %fd38, %fd36, %fd17, %fd37;
fma.rn.f64 %fd39, %fd38, %fd17, %fd37;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd39;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd39;
}
shl.b32 %r40, %r16, 20;
add.s32 %r41, %r18, %r40;
mov.b64 %fd48, {%r17, %r41};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r42}, %fd8;
}
mov.b32 %f2, %r42;
abs.f32 %f1, %f2;
setp.lt.f32	%p17, %f1, 0f4086232B;
@%p17 bra BB173_26;

setp.gt.f64	%p18, %fd2, 0d8000000000000000;
mov.f64 %fd40, 0d7FF0000000000000;
sub.f64 %fd41, %fd40, %fd2;
selp.f64	%fd48, 0d0000000000000000, %fd41, %p18;
setp.geu.f32	%p19, %f1, 0f40874800;
@%p19 bra BB173_26;

shr.u32 %r43, %r16, 31;
add.s32 %r44, %r16, %r43;
shr.s32 %r45, %r44, 1;
shl.b32 %r46, %r45, 20;
add.s32 %r47, %r46, %r18;
mov.b64 %fd42, {%r17, %r47};
sub.s32 %r48, %r16, %r45;
shl.b32 %r49, %r48, 20;
add.s32 %r50, %r49, 1072693248;
mov.u32 %r51, 0;
mov.b64 %fd43, {%r51, %r50};
mul.f64 %fd48, %fd42, %fd43;

BB173_26:
ld.param.u64 %rd124, [_Z21kernelPointwiseApply3I44softmargin_updateGradInput_no_reduce_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
shl.b64 %rd121, %rd71, 3;
add.s64 %rd122, %rd18, %rd121;
mul.f64 %fd44, %fd1, %fd48;
neg.f64 %fd45, %fd44;
add.f64 %fd46, %fd48, 0d3FF0000000000000;
div.rn.f64 %fd47, %fd45, %fd46;
st.global.f64 [%rd122], %fd47;
mov.u32 %r52, %nctaid.x;
mul.wide.u32 %rd123, %r52, %r23;
add.s64 %rd152, %rd123, %rd22;
setp.lt.u64	%p20, %rd152, %rd124;
@%p20 bra BB173_8;

BB173_27:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.reg .pred %p<141>;
.reg .b16 %rs<116>;
.reg .f32 %f<850>;
.reg .b32 %r<133>;
.reg .b64 %rd<203>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f105, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd73, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd72, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd71, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd70, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd68, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd66, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd67, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd1, %rd67;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd74, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd75, %rd74;
setp.eq.s64	%p6, %rd75, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB174_2;

cvt.s64.s32	%rd76, %r36;
mov.u32 %r40, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r40;
mov.u64 %rd77, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd78, %rd77;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd78;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd76;

BB174_2:
mov.f32 %f849, %f105;
add.s32 %r4, %r1, %r35;
bar.sync 0;
cvt.s64.s32	%rd7, %r4;
mul.lo.s64 %rd79, %rd7, %rd70;
min.s64 %rd8, %rd72, %rd7;
add.s64 %rd9, %rd8, %rd79;
setp.lt.s64	%p8, %rd7, %rd72;
selp.u64	%rd80, 1, 0, %p8;
add.s64 %rd81, %rd80, %rd70;
add.s64 %rd82, %rd81, %rd9;
mul.lo.s64 %rd83, %rd82, %rd71;
min.s64 %rd10, %rd83, %rd68;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd183, %rd10;
@%p9 bra BB174_6;

cvta.to.global.u64 %rd84, %rd66;
add.s64 %rd11, %rd10, -1;
shl.b64 %rd85, %rd10, 1;
add.s64 %rd86, %rd85, -2;
add.s64 %rd87, %rd84, %rd86;
ld.global.u16 %rs33, [%rd87];
add.s64 %rd88, %rd1, %rd86;
ld.global.u16 %rs36, [%rd88];

	{ cvt.f32.f16 %f106, %rs33;}


	neg.f32 %f107, %f106;

	{ cvt.rn.f16.f32 %rs34, %f107;}


	
	{ cvt.f32.f16 %f108, %rs34;}


	
	{ cvt.f32.f16 %f109, %rs36;}


	mul.f32 %f112, %f108, %f109;
mul.f32 %f113, %f112, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f114, %f113;
mov.f32 %f115, 0fBF317200;
fma.rn.f32 %f116, %f114, %f115, %f112;
mov.f32 %f117, 0fB5BFBE8E;
fma.rn.f32 %f118, %f114, %f117, %f116;
mul.f32 %f111, %f118, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f110,%f111;

	add.f32 %f119, %f114, 0f00000000;
ex2.approx.f32 %f120, %f119;
setp.lt.f32	%p10, %f112, 0fC2D20000;
setp.gt.f32	%p11, %f112, 0f42D20000;
fma.rn.f32 %f121, %f110, %f120, 0f3F800000;
selp.f32	%f122, 0f3F800000, %f121, %p10;
selp.f32	%f123, 0f7F800000, %f122, %p11;
setp.lt.f32	%p12, %f123, 0f00800000;
mul.f32 %f124, %f123, 0f4B000000;
selp.f32	%f2, %f124, %f123, %p12;
selp.f32	%f125, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r41, %f2;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f126, %r44;
cvt.rn.f32.s32	%f127, %r43;
mov.f32 %f128, 0f34000000;
fma.rn.f32 %f129, %f127, %f128, %f125;
add.f32 %f130, %f126, 0fBF800000;
mov.f32 %f131, 0f3E1039F6;
mov.f32 %f132, 0fBE055027;
fma.rn.f32 %f133, %f132, %f130, %f131;
mov.f32 %f134, 0fBDF8CDCC;
fma.rn.f32 %f135, %f133, %f130, %f134;
mov.f32 %f136, 0f3E0F2955;
fma.rn.f32 %f137, %f135, %f130, %f136;
mov.f32 %f138, 0fBE2AD8B9;
fma.rn.f32 %f139, %f137, %f130, %f138;
mov.f32 %f140, 0f3E4CED0B;
fma.rn.f32 %f141, %f139, %f130, %f140;
mov.f32 %f142, 0fBE7FFF22;
fma.rn.f32 %f143, %f141, %f130, %f142;
mov.f32 %f144, 0f3EAAAA78;
fma.rn.f32 %f145, %f143, %f130, %f144;
mov.f32 %f146, 0fBF000000;
fma.rn.f32 %f147, %f145, %f130, %f146;
mul.f32 %f148, %f147, %f130;
fma.rn.f32 %f149, %f148, %f130, %f130;
mov.f32 %f150, 0f3F317218;
fma.rn.f32 %f826, %f129, %f150, %f149;
setp.lt.u32	%p13, %r41, 2139095040;
@%p13 bra BB174_5;

mov.f32 %f151, 0f7F800000;
fma.rn.f32 %f826, %f2, %f151, %f151;

BB174_5:
setp.eq.f32	%p14, %f2, 0f00000000;
selp.f32	%f849, 0fFF800000, %f826, %p14;
mov.u64 %rd183, %rd11;

BB174_6:
cvta.to.global.u64 %rd89, %rd73;
mul.lo.s64 %rd90, %rd9, %rd71;
shl.b64 %rd91, %rd90, 1;
add.s64 %rd92, %rd66, %rd91;
shl.b64 %rd93, %rd7, 2;
add.s64 %rd13, %rd89, %rd93;
shl.b64 %rd94, %rd183, 1;
add.s64 %rd14, %rd66, %rd94;
sub.s64 %rd95, %rd92, %rd14;
shr.u64 %rd96, %rd95, 1;
neg.s64 %rd97, %rd96;
cvt.u32.u64	%r5, %rd97;
mov.u16 %rs114, 0;
setp.lt.s32	%p15, %r5, 1;
@%p15 bra BB174_56;

add.s32 %r46, %r35, %r1;
cvt.s64.s32	%rd98, %r46;
mul.lo.s64 %rd99, %rd70, %rd98;
add.s64 %rd100, %rd8, %rd99;
mul.lo.s64 %rd101, %rd71, %rd100;
shl.b64 %rd184, %rd101, 1;
mul.wide.s32 %rd102, %r2, 2;
add.s64 %rd16, %rd1, %rd102;
mov.u16 %rs113, 0;
mov.u32 %r130, 0;

BB174_8:
add.s64 %rd103, %rd66, %rd184;
sub.s64 %rd104, %rd103, %rd14;
shr.u64 %rd105, %rd104, 1;
neg.s64 %rd106, %rd105;
cvt.u32.u64	%r47, %rd106;
setp.lt.s32	%p16, %r47, 896;
mov.u32 %r48, 896;
min.s32 %r7, %r47, %r48;
cvta.to.global.u64 %rd107, %rd66;
add.s64 %rd109, %rd107, %rd102;
add.s64 %rd18, %rd109, %rd184;
add.s64 %rd19, %rd16, %rd184;
@%p16 bra BB174_24;
bra.uni BB174_9;

BB174_24:
mov.u32 %r131, 0;
setp.ge.s32	%p52, %r2, %r7;
@%p52 bra BB174_28;

ld.global.u16 %rs67, [%rd18];
ld.global.u16 %rs70, [%rd19];

	{ cvt.f32.f16 %f476, %rs67;}


	neg.f32 %f477, %f476;

	{ cvt.rn.f16.f32 %rs68, %f477;}


	
	{ cvt.f32.f16 %f478, %rs68;}


	
	{ cvt.f32.f16 %f479, %rs70;}


	mul.f32 %f482, %f478, %f479;
mul.f32 %f483, %f482, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f484, %f483;
mov.f32 %f485, 0fBF317200;
fma.rn.f32 %f486, %f484, %f485, %f482;
mov.f32 %f487, 0fB5BFBE8E;
fma.rn.f32 %f488, %f484, %f487, %f486;
mul.f32 %f481, %f488, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f480,%f481;

	add.f32 %f489, %f484, 0f00000000;
ex2.approx.f32 %f490, %f489;
setp.lt.f32	%p53, %f482, 0fC2D20000;
setp.gt.f32	%p54, %f482, 0f42D20000;
fma.rn.f32 %f491, %f480, %f490, 0f3F800000;
selp.f32	%f492, 0f3F800000, %f491, %p53;
selp.f32	%f493, 0f7F800000, %f492, %p54;
setp.lt.f32	%p55, %f493, 0f00800000;
mul.f32 %f494, %f493, 0f4B000000;
selp.f32	%f51, %f494, %f493, %p55;
selp.f32	%f495, 0fC1B80000, 0f00000000, %p55;
mov.b32 %r81, %f51;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f496, %r84;
cvt.rn.f32.s32	%f497, %r83;
mov.f32 %f498, 0f34000000;
fma.rn.f32 %f499, %f497, %f498, %f495;
add.f32 %f500, %f496, 0fBF800000;
mov.f32 %f501, 0f3E1039F6;
mov.f32 %f502, 0fBE055027;
fma.rn.f32 %f503, %f502, %f500, %f501;
mov.f32 %f504, 0fBDF8CDCC;
fma.rn.f32 %f505, %f503, %f500, %f504;
mov.f32 %f506, 0f3E0F2955;
fma.rn.f32 %f507, %f505, %f500, %f506;
mov.f32 %f508, 0fBE2AD8B9;
fma.rn.f32 %f509, %f507, %f500, %f508;
mov.f32 %f510, 0f3E4CED0B;
fma.rn.f32 %f511, %f509, %f500, %f510;
mov.f32 %f512, 0fBE7FFF22;
fma.rn.f32 %f513, %f511, %f500, %f512;
mov.f32 %f514, 0f3EAAAA78;
fma.rn.f32 %f515, %f513, %f500, %f514;
mov.f32 %f516, 0fBF000000;
fma.rn.f32 %f517, %f515, %f500, %f516;
mul.f32 %f518, %f517, %f500;
fma.rn.f32 %f519, %f518, %f500, %f500;
mov.f32 %f520, 0f3F317218;
fma.rn.f32 %f835, %f499, %f520, %f519;
setp.lt.u32	%p56, %r81, 2139095040;
@%p56 bra BB174_27;

mov.f32 %f521, 0f7F800000;
fma.rn.f32 %f835, %f51, %f521, %f521;

BB174_27:
setp.eq.f32	%p57, %f51, 0f00000000;
selp.f32	%f836, 0fFF800000, %f835, %p57;
mov.u32 %r131, 1;

BB174_28:
add.s32 %r87, %r2, 128;
setp.ge.s32	%p58, %r87, %r7;
@%p58 bra BB174_32;

ld.global.u16 %rs71, [%rd18+256];
ld.global.u16 %rs74, [%rd19+256];

	{ cvt.f32.f16 %f522, %rs71;}


	neg.f32 %f523, %f522;

	{ cvt.rn.f16.f32 %rs72, %f523;}


	
	{ cvt.f32.f16 %f524, %rs72;}


	
	{ cvt.f32.f16 %f525, %rs74;}


	mul.f32 %f528, %f524, %f525;
mul.f32 %f529, %f528, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f530, %f529;
mov.f32 %f531, 0fBF317200;
fma.rn.f32 %f532, %f530, %f531, %f528;
mov.f32 %f533, 0fB5BFBE8E;
fma.rn.f32 %f534, %f530, %f533, %f532;
mul.f32 %f527, %f534, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f526,%f527;

	add.f32 %f535, %f530, 0f00000000;
ex2.approx.f32 %f536, %f535;
setp.lt.f32	%p59, %f528, 0fC2D20000;
setp.gt.f32	%p60, %f528, 0f42D20000;
fma.rn.f32 %f537, %f526, %f536, 0f3F800000;
selp.f32	%f538, 0f3F800000, %f537, %p59;
selp.f32	%f539, 0f7F800000, %f538, %p60;
setp.lt.f32	%p61, %f539, 0f00800000;
mul.f32 %f540, %f539, 0f4B000000;
selp.f32	%f57, %f540, %f539, %p61;
selp.f32	%f541, 0fC1B80000, 0f00000000, %p61;
mov.b32 %r88, %f57;
add.s32 %r89, %r88, -1059760811;
and.b32 %r90, %r89, -8388608;
sub.s32 %r91, %r88, %r90;
mov.b32 %f542, %r91;
cvt.rn.f32.s32	%f543, %r90;
mov.f32 %f544, 0f34000000;
fma.rn.f32 %f545, %f543, %f544, %f541;
add.f32 %f546, %f542, 0fBF800000;
mov.f32 %f547, 0f3E1039F6;
mov.f32 %f548, 0fBE055027;
fma.rn.f32 %f549, %f548, %f546, %f547;
mov.f32 %f550, 0fBDF8CDCC;
fma.rn.f32 %f551, %f549, %f546, %f550;
mov.f32 %f552, 0f3E0F2955;
fma.rn.f32 %f553, %f551, %f546, %f552;
mov.f32 %f554, 0fBE2AD8B9;
fma.rn.f32 %f555, %f553, %f546, %f554;
mov.f32 %f556, 0f3E4CED0B;
fma.rn.f32 %f557, %f555, %f546, %f556;
mov.f32 %f558, 0fBE7FFF22;
fma.rn.f32 %f559, %f557, %f546, %f558;
mov.f32 %f560, 0f3EAAAA78;
fma.rn.f32 %f561, %f559, %f546, %f560;
mov.f32 %f562, 0fBF000000;
fma.rn.f32 %f563, %f561, %f546, %f562;
mul.f32 %f564, %f563, %f546;
fma.rn.f32 %f565, %f564, %f546, %f546;
mov.f32 %f566, 0f3F317218;
fma.rn.f32 %f837, %f545, %f566, %f565;
setp.lt.u32	%p62, %r88, 2139095040;
@%p62 bra BB174_31;

mov.f32 %f567, 0f7F800000;
fma.rn.f32 %f837, %f57, %f567, %f567;

BB174_31:
setp.eq.f32	%p63, %f57, 0f00000000;
selp.f32	%f838, 0fFF800000, %f837, %p63;
add.s32 %r131, %r131, 1;

BB174_32:
add.s32 %r93, %r2, 256;
setp.ge.s32	%p64, %r93, %r7;
@%p64 bra BB174_36;

ld.global.u16 %rs75, [%rd18+512];
ld.global.u16 %rs78, [%rd19+512];

	{ cvt.f32.f16 %f568, %rs75;}


	neg.f32 %f569, %f568;

	{ cvt.rn.f16.f32 %rs76, %f569;}


	
	{ cvt.f32.f16 %f570, %rs76;}


	
	{ cvt.f32.f16 %f571, %rs78;}


	mul.f32 %f574, %f570, %f571;
mul.f32 %f575, %f574, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f576, %f575;
mov.f32 %f577, 0fBF317200;
fma.rn.f32 %f578, %f576, %f577, %f574;
mov.f32 %f579, 0fB5BFBE8E;
fma.rn.f32 %f580, %f576, %f579, %f578;
mul.f32 %f573, %f580, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f572,%f573;

	add.f32 %f581, %f576, 0f00000000;
ex2.approx.f32 %f582, %f581;
setp.lt.f32	%p65, %f574, 0fC2D20000;
setp.gt.f32	%p66, %f574, 0f42D20000;
fma.rn.f32 %f583, %f572, %f582, 0f3F800000;
selp.f32	%f584, 0f3F800000, %f583, %p65;
selp.f32	%f585, 0f7F800000, %f584, %p66;
setp.lt.f32	%p67, %f585, 0f00800000;
mul.f32 %f586, %f585, 0f4B000000;
selp.f32	%f63, %f586, %f585, %p67;
selp.f32	%f587, 0fC1B80000, 0f00000000, %p67;
mov.b32 %r94, %f63;
add.s32 %r95, %r94, -1059760811;
and.b32 %r96, %r95, -8388608;
sub.s32 %r97, %r94, %r96;
mov.b32 %f588, %r97;
cvt.rn.f32.s32	%f589, %r96;
mov.f32 %f590, 0f34000000;
fma.rn.f32 %f591, %f589, %f590, %f587;
add.f32 %f592, %f588, 0fBF800000;
mov.f32 %f593, 0f3E1039F6;
mov.f32 %f594, 0fBE055027;
fma.rn.f32 %f595, %f594, %f592, %f593;
mov.f32 %f596, 0fBDF8CDCC;
fma.rn.f32 %f597, %f595, %f592, %f596;
mov.f32 %f598, 0f3E0F2955;
fma.rn.f32 %f599, %f597, %f592, %f598;
mov.f32 %f600, 0fBE2AD8B9;
fma.rn.f32 %f601, %f599, %f592, %f600;
mov.f32 %f602, 0f3E4CED0B;
fma.rn.f32 %f603, %f601, %f592, %f602;
mov.f32 %f604, 0fBE7FFF22;
fma.rn.f32 %f605, %f603, %f592, %f604;
mov.f32 %f606, 0f3EAAAA78;
fma.rn.f32 %f607, %f605, %f592, %f606;
mov.f32 %f608, 0fBF000000;
fma.rn.f32 %f609, %f607, %f592, %f608;
mul.f32 %f610, %f609, %f592;
fma.rn.f32 %f611, %f610, %f592, %f592;
mov.f32 %f612, 0f3F317218;
fma.rn.f32 %f839, %f591, %f612, %f611;
setp.lt.u32	%p68, %r94, 2139095040;
@%p68 bra BB174_35;

mov.f32 %f613, 0f7F800000;
fma.rn.f32 %f839, %f63, %f613, %f613;

BB174_35:
setp.eq.f32	%p69, %f63, 0f00000000;
selp.f32	%f840, 0fFF800000, %f839, %p69;
add.s32 %r131, %r131, 1;

BB174_36:
add.s32 %r99, %r2, 384;
setp.ge.s32	%p70, %r99, %r7;
@%p70 bra BB174_40;

ld.global.u16 %rs79, [%rd18+768];
ld.global.u16 %rs82, [%rd19+768];

	{ cvt.f32.f16 %f614, %rs79;}


	neg.f32 %f615, %f614;

	{ cvt.rn.f16.f32 %rs80, %f615;}


	
	{ cvt.f32.f16 %f616, %rs80;}


	
	{ cvt.f32.f16 %f617, %rs82;}


	mul.f32 %f620, %f616, %f617;
mul.f32 %f621, %f620, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f622, %f621;
mov.f32 %f623, 0fBF317200;
fma.rn.f32 %f624, %f622, %f623, %f620;
mov.f32 %f625, 0fB5BFBE8E;
fma.rn.f32 %f626, %f622, %f625, %f624;
mul.f32 %f619, %f626, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f618,%f619;

	add.f32 %f627, %f622, 0f00000000;
ex2.approx.f32 %f628, %f627;
setp.lt.f32	%p71, %f620, 0fC2D20000;
setp.gt.f32	%p72, %f620, 0f42D20000;
fma.rn.f32 %f629, %f618, %f628, 0f3F800000;
selp.f32	%f630, 0f3F800000, %f629, %p71;
selp.f32	%f631, 0f7F800000, %f630, %p72;
setp.lt.f32	%p73, %f631, 0f00800000;
mul.f32 %f632, %f631, 0f4B000000;
selp.f32	%f69, %f632, %f631, %p73;
selp.f32	%f633, 0fC1B80000, 0f00000000, %p73;
mov.b32 %r100, %f69;
add.s32 %r101, %r100, -1059760811;
and.b32 %r102, %r101, -8388608;
sub.s32 %r103, %r100, %r102;
mov.b32 %f634, %r103;
cvt.rn.f32.s32	%f635, %r102;
mov.f32 %f636, 0f34000000;
fma.rn.f32 %f637, %f635, %f636, %f633;
add.f32 %f638, %f634, 0fBF800000;
mov.f32 %f639, 0f3E1039F6;
mov.f32 %f640, 0fBE055027;
fma.rn.f32 %f641, %f640, %f638, %f639;
mov.f32 %f642, 0fBDF8CDCC;
fma.rn.f32 %f643, %f641, %f638, %f642;
mov.f32 %f644, 0f3E0F2955;
fma.rn.f32 %f645, %f643, %f638, %f644;
mov.f32 %f646, 0fBE2AD8B9;
fma.rn.f32 %f647, %f645, %f638, %f646;
mov.f32 %f648, 0f3E4CED0B;
fma.rn.f32 %f649, %f647, %f638, %f648;
mov.f32 %f650, 0fBE7FFF22;
fma.rn.f32 %f651, %f649, %f638, %f650;
mov.f32 %f652, 0f3EAAAA78;
fma.rn.f32 %f653, %f651, %f638, %f652;
mov.f32 %f654, 0fBF000000;
fma.rn.f32 %f655, %f653, %f638, %f654;
mul.f32 %f656, %f655, %f638;
fma.rn.f32 %f657, %f656, %f638, %f638;
mov.f32 %f658, 0f3F317218;
fma.rn.f32 %f841, %f637, %f658, %f657;
setp.lt.u32	%p74, %r100, 2139095040;
@%p74 bra BB174_39;

mov.f32 %f659, 0f7F800000;
fma.rn.f32 %f841, %f69, %f659, %f659;

BB174_39:
setp.eq.f32	%p75, %f69, 0f00000000;
selp.f32	%f842, 0fFF800000, %f841, %p75;
add.s32 %r131, %r131, 1;

BB174_40:
add.s32 %r105, %r2, 512;
setp.ge.s32	%p76, %r105, %r7;
@%p76 bra BB174_44;

ld.global.u16 %rs83, [%rd18+1024];
ld.global.u16 %rs86, [%rd19+1024];

	{ cvt.f32.f16 %f660, %rs83;}


	neg.f32 %f661, %f660;

	{ cvt.rn.f16.f32 %rs84, %f661;}


	
	{ cvt.f32.f16 %f662, %rs84;}


	
	{ cvt.f32.f16 %f663, %rs86;}


	mul.f32 %f666, %f662, %f663;
mul.f32 %f667, %f666, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f668, %f667;
mov.f32 %f669, 0fBF317200;
fma.rn.f32 %f670, %f668, %f669, %f666;
mov.f32 %f671, 0fB5BFBE8E;
fma.rn.f32 %f672, %f668, %f671, %f670;
mul.f32 %f665, %f672, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f664,%f665;

	add.f32 %f673, %f668, 0f00000000;
ex2.approx.f32 %f674, %f673;
setp.lt.f32	%p77, %f666, 0fC2D20000;
setp.gt.f32	%p78, %f666, 0f42D20000;
fma.rn.f32 %f675, %f664, %f674, 0f3F800000;
selp.f32	%f676, 0f3F800000, %f675, %p77;
selp.f32	%f677, 0f7F800000, %f676, %p78;
setp.lt.f32	%p79, %f677, 0f00800000;
mul.f32 %f678, %f677, 0f4B000000;
selp.f32	%f75, %f678, %f677, %p79;
selp.f32	%f679, 0fC1B80000, 0f00000000, %p79;
mov.b32 %r106, %f75;
add.s32 %r107, %r106, -1059760811;
and.b32 %r108, %r107, -8388608;
sub.s32 %r109, %r106, %r108;
mov.b32 %f680, %r109;
cvt.rn.f32.s32	%f681, %r108;
mov.f32 %f682, 0f34000000;
fma.rn.f32 %f683, %f681, %f682, %f679;
add.f32 %f684, %f680, 0fBF800000;
mov.f32 %f685, 0f3E1039F6;
mov.f32 %f686, 0fBE055027;
fma.rn.f32 %f687, %f686, %f684, %f685;
mov.f32 %f688, 0fBDF8CDCC;
fma.rn.f32 %f689, %f687, %f684, %f688;
mov.f32 %f690, 0f3E0F2955;
fma.rn.f32 %f691, %f689, %f684, %f690;
mov.f32 %f692, 0fBE2AD8B9;
fma.rn.f32 %f693, %f691, %f684, %f692;
mov.f32 %f694, 0f3E4CED0B;
fma.rn.f32 %f695, %f693, %f684, %f694;
mov.f32 %f696, 0fBE7FFF22;
fma.rn.f32 %f697, %f695, %f684, %f696;
mov.f32 %f698, 0f3EAAAA78;
fma.rn.f32 %f699, %f697, %f684, %f698;
mov.f32 %f700, 0fBF000000;
fma.rn.f32 %f701, %f699, %f684, %f700;
mul.f32 %f702, %f701, %f684;
fma.rn.f32 %f703, %f702, %f684, %f684;
mov.f32 %f704, 0f3F317218;
fma.rn.f32 %f843, %f683, %f704, %f703;
setp.lt.u32	%p80, %r106, 2139095040;
@%p80 bra BB174_43;

mov.f32 %f705, 0f7F800000;
fma.rn.f32 %f843, %f75, %f705, %f705;

BB174_43:
setp.eq.f32	%p81, %f75, 0f00000000;
selp.f32	%f844, 0fFF800000, %f843, %p81;
add.s32 %r131, %r131, 1;

BB174_44:
add.s32 %r111, %r2, 640;
setp.ge.s32	%p82, %r111, %r7;
@%p82 bra BB174_48;

ld.global.u16 %rs87, [%rd18+1280];
ld.global.u16 %rs90, [%rd19+1280];

	{ cvt.f32.f16 %f706, %rs87;}


	neg.f32 %f707, %f706;

	{ cvt.rn.f16.f32 %rs88, %f707;}


	
	{ cvt.f32.f16 %f708, %rs88;}


	
	{ cvt.f32.f16 %f709, %rs90;}


	mul.f32 %f712, %f708, %f709;
mul.f32 %f713, %f712, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f714, %f713;
mov.f32 %f715, 0fBF317200;
fma.rn.f32 %f716, %f714, %f715, %f712;
mov.f32 %f717, 0fB5BFBE8E;
fma.rn.f32 %f718, %f714, %f717, %f716;
mul.f32 %f711, %f718, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f710,%f711;

	add.f32 %f719, %f714, 0f00000000;
ex2.approx.f32 %f720, %f719;
setp.lt.f32	%p83, %f712, 0fC2D20000;
setp.gt.f32	%p84, %f712, 0f42D20000;
fma.rn.f32 %f721, %f710, %f720, 0f3F800000;
selp.f32	%f722, 0f3F800000, %f721, %p83;
selp.f32	%f723, 0f7F800000, %f722, %p84;
setp.lt.f32	%p85, %f723, 0f00800000;
mul.f32 %f724, %f723, 0f4B000000;
selp.f32	%f81, %f724, %f723, %p85;
selp.f32	%f725, 0fC1B80000, 0f00000000, %p85;
mov.b32 %r112, %f81;
add.s32 %r113, %r112, -1059760811;
and.b32 %r114, %r113, -8388608;
sub.s32 %r115, %r112, %r114;
mov.b32 %f726, %r115;
cvt.rn.f32.s32	%f727, %r114;
mov.f32 %f728, 0f34000000;
fma.rn.f32 %f729, %f727, %f728, %f725;
add.f32 %f730, %f726, 0fBF800000;
mov.f32 %f731, 0f3E1039F6;
mov.f32 %f732, 0fBE055027;
fma.rn.f32 %f733, %f732, %f730, %f731;
mov.f32 %f734, 0fBDF8CDCC;
fma.rn.f32 %f735, %f733, %f730, %f734;
mov.f32 %f736, 0f3E0F2955;
fma.rn.f32 %f737, %f735, %f730, %f736;
mov.f32 %f738, 0fBE2AD8B9;
fma.rn.f32 %f739, %f737, %f730, %f738;
mov.f32 %f740, 0f3E4CED0B;
fma.rn.f32 %f741, %f739, %f730, %f740;
mov.f32 %f742, 0fBE7FFF22;
fma.rn.f32 %f743, %f741, %f730, %f742;
mov.f32 %f744, 0f3EAAAA78;
fma.rn.f32 %f745, %f743, %f730, %f744;
mov.f32 %f746, 0fBF000000;
fma.rn.f32 %f747, %f745, %f730, %f746;
mul.f32 %f748, %f747, %f730;
fma.rn.f32 %f749, %f748, %f730, %f730;
mov.f32 %f750, 0f3F317218;
fma.rn.f32 %f845, %f729, %f750, %f749;
setp.lt.u32	%p86, %r112, 2139095040;
@%p86 bra BB174_47;

mov.f32 %f751, 0f7F800000;
fma.rn.f32 %f845, %f81, %f751, %f751;

BB174_47:
setp.eq.f32	%p87, %f81, 0f00000000;
selp.f32	%f846, 0fFF800000, %f845, %p87;
add.s32 %r131, %r131, 1;

BB174_48:
add.s32 %r117, %r2, 768;
setp.ge.s32	%p88, %r117, %r7;
@%p88 bra BB174_52;

ld.global.u16 %rs91, [%rd18+1536];
ld.global.u16 %rs94, [%rd19+1536];

	{ cvt.f32.f16 %f752, %rs91;}


	neg.f32 %f753, %f752;

	{ cvt.rn.f16.f32 %rs92, %f753;}


	
	{ cvt.f32.f16 %f754, %rs92;}


	
	{ cvt.f32.f16 %f755, %rs94;}


	mul.f32 %f758, %f754, %f755;
mul.f32 %f759, %f758, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f760, %f759;
mov.f32 %f761, 0fBF317200;
fma.rn.f32 %f762, %f760, %f761, %f758;
mov.f32 %f763, 0fB5BFBE8E;
fma.rn.f32 %f764, %f760, %f763, %f762;
mul.f32 %f757, %f764, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f756,%f757;

	add.f32 %f765, %f760, 0f00000000;
ex2.approx.f32 %f766, %f765;
setp.lt.f32	%p89, %f758, 0fC2D20000;
setp.gt.f32	%p90, %f758, 0f42D20000;
fma.rn.f32 %f767, %f756, %f766, 0f3F800000;
selp.f32	%f768, 0f3F800000, %f767, %p89;
selp.f32	%f769, 0f7F800000, %f768, %p90;
setp.lt.f32	%p91, %f769, 0f00800000;
mul.f32 %f770, %f769, 0f4B000000;
selp.f32	%f87, %f770, %f769, %p91;
selp.f32	%f771, 0fC1B80000, 0f00000000, %p91;
mov.b32 %r118, %f87;
add.s32 %r119, %r118, -1059760811;
and.b32 %r120, %r119, -8388608;
sub.s32 %r121, %r118, %r120;
mov.b32 %f772, %r121;
cvt.rn.f32.s32	%f773, %r120;
mov.f32 %f774, 0f34000000;
fma.rn.f32 %f775, %f773, %f774, %f771;
add.f32 %f776, %f772, 0fBF800000;
mov.f32 %f777, 0f3E1039F6;
mov.f32 %f778, 0fBE055027;
fma.rn.f32 %f779, %f778, %f776, %f777;
mov.f32 %f780, 0fBDF8CDCC;
fma.rn.f32 %f781, %f779, %f776, %f780;
mov.f32 %f782, 0f3E0F2955;
fma.rn.f32 %f783, %f781, %f776, %f782;
mov.f32 %f784, 0fBE2AD8B9;
fma.rn.f32 %f785, %f783, %f776, %f784;
mov.f32 %f786, 0f3E4CED0B;
fma.rn.f32 %f787, %f785, %f776, %f786;
mov.f32 %f788, 0fBE7FFF22;
fma.rn.f32 %f789, %f787, %f776, %f788;
mov.f32 %f790, 0f3EAAAA78;
fma.rn.f32 %f791, %f789, %f776, %f790;
mov.f32 %f792, 0fBF000000;
fma.rn.f32 %f793, %f791, %f776, %f792;
mul.f32 %f794, %f793, %f776;
fma.rn.f32 %f795, %f794, %f776, %f776;
mov.f32 %f796, 0f3F317218;
fma.rn.f32 %f847, %f775, %f796, %f795;
setp.lt.u32	%p92, %r118, 2139095040;
@%p92 bra BB174_51;

mov.f32 %f797, 0f7F800000;
fma.rn.f32 %f847, %f87, %f797, %f797;

BB174_51:
setp.eq.f32	%p93, %f87, 0f00000000;
selp.f32	%f827, 0fFF800000, %f847, %p93;
add.s32 %r131, %r131, 1;
bra.uni BB174_52;

BB174_9:
ld.global.u16 %rs39, [%rd18];
ld.global.u16 %rs42, [%rd19];

	{ cvt.f32.f16 %f154, %rs39;}


	neg.f32 %f155, %f154;

	{ cvt.rn.f16.f32 %rs40, %f155;}


	
	{ cvt.f32.f16 %f156, %rs40;}


	
	{ cvt.f32.f16 %f157, %rs42;}


	mul.f32 %f160, %f156, %f157;
mul.f32 %f161, %f160, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f162, %f161;
mov.f32 %f163, 0fBF317200;
fma.rn.f32 %f164, %f162, %f163, %f160;
mov.f32 %f165, 0fB5BFBE8E;
fma.rn.f32 %f166, %f162, %f165, %f164;
mul.f32 %f159, %f166, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f158,%f159;

	add.f32 %f167, %f162, 0f00000000;
ex2.approx.f32 %f168, %f167;
setp.lt.f32	%p17, %f160, 0fC2D20000;
setp.gt.f32	%p18, %f160, 0f42D20000;
fma.rn.f32 %f169, %f158, %f168, 0f3F800000;
selp.f32	%f170, 0f3F800000, %f169, %p17;
selp.f32	%f171, 0f7F800000, %f170, %p18;
setp.lt.f32	%p19, %f171, 0f00800000;
mul.f32 %f172, %f171, 0f4B000000;
selp.f32	%f16, %f172, %f171, %p19;
selp.f32	%f173, 0fC1B80000, 0f00000000, %p19;
mov.b32 %r50, %f16;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f174, %r53;
cvt.rn.f32.s32	%f175, %r52;
mov.f32 %f176, 0f34000000;
fma.rn.f32 %f177, %f175, %f176, %f173;
add.f32 %f178, %f174, 0fBF800000;
mov.f32 %f179, 0f3E1039F6;
mov.f32 %f180, 0fBE055027;
fma.rn.f32 %f181, %f180, %f178, %f179;
mov.f32 %f182, 0fBDF8CDCC;
fma.rn.f32 %f183, %f181, %f178, %f182;
mov.f32 %f184, 0f3E0F2955;
fma.rn.f32 %f185, %f183, %f178, %f184;
mov.f32 %f186, 0fBE2AD8B9;
fma.rn.f32 %f187, %f185, %f178, %f186;
mov.f32 %f188, 0f3E4CED0B;
fma.rn.f32 %f189, %f187, %f178, %f188;
mov.f32 %f190, 0fBE7FFF22;
fma.rn.f32 %f191, %f189, %f178, %f190;
mov.f32 %f192, 0f3EAAAA78;
fma.rn.f32 %f193, %f191, %f178, %f192;
mov.f32 %f194, 0fBF000000;
fma.rn.f32 %f195, %f193, %f178, %f194;
mul.f32 %f196, %f195, %f178;
fma.rn.f32 %f197, %f196, %f178, %f178;
mov.f32 %f198, 0f3F317218;
fma.rn.f32 %f828, %f177, %f198, %f197;
setp.lt.u32	%p20, %r50, 2139095040;
@%p20 bra BB174_11;

mov.f32 %f199, 0f7F800000;
fma.rn.f32 %f828, %f16, %f199, %f199;

BB174_11:
setp.eq.f32	%p21, %f16, 0f00000000;
selp.f32	%f836, 0fFF800000, %f828, %p21;
ld.global.u16 %rs43, [%rd18+256];
ld.global.u16 %rs46, [%rd19+256];

	{ cvt.f32.f16 %f200, %rs43;}


	neg.f32 %f201, %f200;

	{ cvt.rn.f16.f32 %rs44, %f201;}


	
	{ cvt.f32.f16 %f202, %rs44;}


	
	{ cvt.f32.f16 %f203, %rs46;}


	mul.f32 %f206, %f202, %f203;
mul.f32 %f207, %f206, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f208, %f207;
fma.rn.f32 %f210, %f208, %f163, %f206;
fma.rn.f32 %f212, %f208, %f165, %f210;
mul.f32 %f205, %f212, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f204,%f205;

	add.f32 %f213, %f208, 0f00000000;
ex2.approx.f32 %f214, %f213;
setp.lt.f32	%p22, %f206, 0fC2D20000;
setp.gt.f32	%p23, %f206, 0f42D20000;
fma.rn.f32 %f215, %f204, %f214, 0f3F800000;
selp.f32	%f216, 0f3F800000, %f215, %p22;
selp.f32	%f217, 0f7F800000, %f216, %p23;
setp.lt.f32	%p24, %f217, 0f00800000;
mul.f32 %f218, %f217, 0f4B000000;
selp.f32	%f21, %f218, %f217, %p24;
selp.f32	%f219, 0fC1B80000, 0f00000000, %p24;
mov.b32 %r54, %f21;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f220, %r57;
cvt.rn.f32.s32	%f221, %r56;
fma.rn.f32 %f223, %f221, %f176, %f219;
add.f32 %f224, %f220, 0fBF800000;
fma.rn.f32 %f227, %f180, %f224, %f179;
fma.rn.f32 %f229, %f227, %f224, %f182;
fma.rn.f32 %f231, %f229, %f224, %f184;
fma.rn.f32 %f233, %f231, %f224, %f186;
fma.rn.f32 %f235, %f233, %f224, %f188;
fma.rn.f32 %f237, %f235, %f224, %f190;
fma.rn.f32 %f239, %f237, %f224, %f192;
fma.rn.f32 %f241, %f239, %f224, %f194;
mul.f32 %f242, %f241, %f224;
fma.rn.f32 %f243, %f242, %f224, %f224;
fma.rn.f32 %f829, %f223, %f198, %f243;
setp.lt.u32	%p25, %r54, 2139095040;
@%p25 bra BB174_13;

mov.f32 %f245, 0f7F800000;
fma.rn.f32 %f829, %f21, %f245, %f245;

BB174_13:
setp.eq.f32	%p26, %f21, 0f00000000;
selp.f32	%f838, 0fFF800000, %f829, %p26;
ld.global.u16 %rs47, [%rd18+512];
ld.global.u16 %rs50, [%rd19+512];

	{ cvt.f32.f16 %f246, %rs47;}


	neg.f32 %f247, %f246;

	{ cvt.rn.f16.f32 %rs48, %f247;}


	
	{ cvt.f32.f16 %f248, %rs48;}


	
	{ cvt.f32.f16 %f249, %rs50;}


	mul.f32 %f252, %f248, %f249;
mul.f32 %f253, %f252, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f254, %f253;
fma.rn.f32 %f256, %f254, %f163, %f252;
fma.rn.f32 %f258, %f254, %f165, %f256;
mul.f32 %f251, %f258, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f250,%f251;

	add.f32 %f259, %f254, 0f00000000;
ex2.approx.f32 %f260, %f259;
setp.lt.f32	%p27, %f252, 0fC2D20000;
setp.gt.f32	%p28, %f252, 0f42D20000;
fma.rn.f32 %f261, %f250, %f260, 0f3F800000;
selp.f32	%f262, 0f3F800000, %f261, %p27;
selp.f32	%f263, 0f7F800000, %f262, %p28;
setp.lt.f32	%p29, %f263, 0f00800000;
mul.f32 %f264, %f263, 0f4B000000;
selp.f32	%f26, %f264, %f263, %p29;
selp.f32	%f265, 0fC1B80000, 0f00000000, %p29;
mov.b32 %r58, %f26;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f266, %r61;
cvt.rn.f32.s32	%f267, %r60;
fma.rn.f32 %f269, %f267, %f176, %f265;
add.f32 %f270, %f266, 0fBF800000;
fma.rn.f32 %f273, %f180, %f270, %f179;
fma.rn.f32 %f275, %f273, %f270, %f182;
fma.rn.f32 %f277, %f275, %f270, %f184;
fma.rn.f32 %f279, %f277, %f270, %f186;
fma.rn.f32 %f281, %f279, %f270, %f188;
fma.rn.f32 %f283, %f281, %f270, %f190;
fma.rn.f32 %f285, %f283, %f270, %f192;
fma.rn.f32 %f287, %f285, %f270, %f194;
mul.f32 %f288, %f287, %f270;
fma.rn.f32 %f289, %f288, %f270, %f270;
fma.rn.f32 %f830, %f269, %f198, %f289;
setp.lt.u32	%p30, %r58, 2139095040;
@%p30 bra BB174_15;

mov.f32 %f291, 0f7F800000;
fma.rn.f32 %f830, %f26, %f291, %f291;

BB174_15:
setp.eq.f32	%p31, %f26, 0f00000000;
selp.f32	%f840, 0fFF800000, %f830, %p31;
ld.global.u16 %rs51, [%rd18+768];
ld.global.u16 %rs54, [%rd19+768];

	{ cvt.f32.f16 %f292, %rs51;}


	neg.f32 %f293, %f292;

	{ cvt.rn.f16.f32 %rs52, %f293;}


	
	{ cvt.f32.f16 %f294, %rs52;}


	
	{ cvt.f32.f16 %f295, %rs54;}


	mul.f32 %f298, %f294, %f295;
mul.f32 %f299, %f298, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f300, %f299;
fma.rn.f32 %f302, %f300, %f163, %f298;
fma.rn.f32 %f304, %f300, %f165, %f302;
mul.f32 %f297, %f304, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f296,%f297;

	add.f32 %f305, %f300, 0f00000000;
ex2.approx.f32 %f306, %f305;
setp.lt.f32	%p32, %f298, 0fC2D20000;
setp.gt.f32	%p33, %f298, 0f42D20000;
fma.rn.f32 %f307, %f296, %f306, 0f3F800000;
selp.f32	%f308, 0f3F800000, %f307, %p32;
selp.f32	%f309, 0f7F800000, %f308, %p33;
setp.lt.f32	%p34, %f309, 0f00800000;
mul.f32 %f310, %f309, 0f4B000000;
selp.f32	%f31, %f310, %f309, %p34;
selp.f32	%f311, 0fC1B80000, 0f00000000, %p34;
mov.b32 %r62, %f31;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f312, %r65;
cvt.rn.f32.s32	%f313, %r64;
fma.rn.f32 %f315, %f313, %f176, %f311;
add.f32 %f316, %f312, 0fBF800000;
fma.rn.f32 %f319, %f180, %f316, %f179;
fma.rn.f32 %f321, %f319, %f316, %f182;
fma.rn.f32 %f323, %f321, %f316, %f184;
fma.rn.f32 %f325, %f323, %f316, %f186;
fma.rn.f32 %f327, %f325, %f316, %f188;
fma.rn.f32 %f329, %f327, %f316, %f190;
fma.rn.f32 %f331, %f329, %f316, %f192;
fma.rn.f32 %f333, %f331, %f316, %f194;
mul.f32 %f334, %f333, %f316;
fma.rn.f32 %f335, %f334, %f316, %f316;
fma.rn.f32 %f831, %f315, %f198, %f335;
setp.lt.u32	%p35, %r62, 2139095040;
@%p35 bra BB174_17;

mov.f32 %f337, 0f7F800000;
fma.rn.f32 %f831, %f31, %f337, %f337;

BB174_17:
setp.eq.f32	%p36, %f31, 0f00000000;
selp.f32	%f842, 0fFF800000, %f831, %p36;
ld.global.u16 %rs55, [%rd18+1024];
ld.global.u16 %rs58, [%rd19+1024];

	{ cvt.f32.f16 %f338, %rs55;}


	neg.f32 %f339, %f338;

	{ cvt.rn.f16.f32 %rs56, %f339;}


	
	{ cvt.f32.f16 %f340, %rs56;}


	
	{ cvt.f32.f16 %f341, %rs58;}


	mul.f32 %f344, %f340, %f341;
mul.f32 %f345, %f344, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f346, %f345;
fma.rn.f32 %f348, %f346, %f163, %f344;
fma.rn.f32 %f350, %f346, %f165, %f348;
mul.f32 %f343, %f350, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f342,%f343;

	add.f32 %f351, %f346, 0f00000000;
ex2.approx.f32 %f352, %f351;
setp.lt.f32	%p37, %f344, 0fC2D20000;
setp.gt.f32	%p38, %f344, 0f42D20000;
fma.rn.f32 %f353, %f342, %f352, 0f3F800000;
selp.f32	%f354, 0f3F800000, %f353, %p37;
selp.f32	%f355, 0f7F800000, %f354, %p38;
setp.lt.f32	%p39, %f355, 0f00800000;
mul.f32 %f356, %f355, 0f4B000000;
selp.f32	%f36, %f356, %f355, %p39;
selp.f32	%f357, 0fC1B80000, 0f00000000, %p39;
mov.b32 %r66, %f36;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f358, %r69;
cvt.rn.f32.s32	%f359, %r68;
fma.rn.f32 %f361, %f359, %f176, %f357;
add.f32 %f362, %f358, 0fBF800000;
fma.rn.f32 %f365, %f180, %f362, %f179;
fma.rn.f32 %f367, %f365, %f362, %f182;
fma.rn.f32 %f369, %f367, %f362, %f184;
fma.rn.f32 %f371, %f369, %f362, %f186;
fma.rn.f32 %f373, %f371, %f362, %f188;
fma.rn.f32 %f375, %f373, %f362, %f190;
fma.rn.f32 %f377, %f375, %f362, %f192;
fma.rn.f32 %f379, %f377, %f362, %f194;
mul.f32 %f380, %f379, %f362;
fma.rn.f32 %f381, %f380, %f362, %f362;
fma.rn.f32 %f832, %f361, %f198, %f381;
setp.lt.u32	%p40, %r66, 2139095040;
@%p40 bra BB174_19;

mov.f32 %f383, 0f7F800000;
fma.rn.f32 %f832, %f36, %f383, %f383;

BB174_19:
setp.eq.f32	%p41, %f36, 0f00000000;
selp.f32	%f844, 0fFF800000, %f832, %p41;
ld.global.u16 %rs59, [%rd18+1280];
ld.global.u16 %rs62, [%rd19+1280];

	{ cvt.f32.f16 %f384, %rs59;}


	neg.f32 %f385, %f384;

	{ cvt.rn.f16.f32 %rs60, %f385;}


	
	{ cvt.f32.f16 %f386, %rs60;}


	
	{ cvt.f32.f16 %f387, %rs62;}


	mul.f32 %f390, %f386, %f387;
mul.f32 %f391, %f390, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f392, %f391;
fma.rn.f32 %f394, %f392, %f163, %f390;
fma.rn.f32 %f396, %f392, %f165, %f394;
mul.f32 %f389, %f396, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f388,%f389;

	add.f32 %f397, %f392, 0f00000000;
ex2.approx.f32 %f398, %f397;
setp.lt.f32	%p42, %f390, 0fC2D20000;
setp.gt.f32	%p43, %f390, 0f42D20000;
fma.rn.f32 %f399, %f388, %f398, 0f3F800000;
selp.f32	%f400, 0f3F800000, %f399, %p42;
selp.f32	%f401, 0f7F800000, %f400, %p43;
setp.lt.f32	%p44, %f401, 0f00800000;
mul.f32 %f402, %f401, 0f4B000000;
selp.f32	%f41, %f402, %f401, %p44;
selp.f32	%f403, 0fC1B80000, 0f00000000, %p44;
mov.b32 %r70, %f41;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f404, %r73;
cvt.rn.f32.s32	%f405, %r72;
fma.rn.f32 %f407, %f405, %f176, %f403;
add.f32 %f408, %f404, 0fBF800000;
fma.rn.f32 %f411, %f180, %f408, %f179;
fma.rn.f32 %f413, %f411, %f408, %f182;
fma.rn.f32 %f415, %f413, %f408, %f184;
fma.rn.f32 %f417, %f415, %f408, %f186;
fma.rn.f32 %f419, %f417, %f408, %f188;
fma.rn.f32 %f421, %f419, %f408, %f190;
fma.rn.f32 %f423, %f421, %f408, %f192;
fma.rn.f32 %f425, %f423, %f408, %f194;
mul.f32 %f426, %f425, %f408;
fma.rn.f32 %f427, %f426, %f408, %f408;
fma.rn.f32 %f833, %f407, %f198, %f427;
setp.lt.u32	%p45, %r70, 2139095040;
@%p45 bra BB174_21;

mov.f32 %f429, 0f7F800000;
fma.rn.f32 %f833, %f41, %f429, %f429;

BB174_21:
setp.eq.f32	%p46, %f41, 0f00000000;
selp.f32	%f846, 0fFF800000, %f833, %p46;
ld.global.u16 %rs63, [%rd18+1536];
ld.global.u16 %rs66, [%rd19+1536];

	{ cvt.f32.f16 %f430, %rs63;}


	neg.f32 %f431, %f430;

	{ cvt.rn.f16.f32 %rs64, %f431;}


	
	{ cvt.f32.f16 %f432, %rs64;}


	
	{ cvt.f32.f16 %f433, %rs66;}


	mul.f32 %f436, %f432, %f433;
mul.f32 %f437, %f436, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f438, %f437;
fma.rn.f32 %f440, %f438, %f163, %f436;
fma.rn.f32 %f442, %f438, %f165, %f440;
mul.f32 %f435, %f442, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f434,%f435;

	add.f32 %f443, %f438, 0f00000000;
ex2.approx.f32 %f444, %f443;
setp.lt.f32	%p47, %f436, 0fC2D20000;
setp.gt.f32	%p48, %f436, 0f42D20000;
fma.rn.f32 %f445, %f434, %f444, 0f3F800000;
selp.f32	%f446, 0f3F800000, %f445, %p47;
selp.f32	%f447, 0f7F800000, %f446, %p48;
setp.lt.f32	%p49, %f447, 0f00800000;
mul.f32 %f448, %f447, 0f4B000000;
selp.f32	%f46, %f448, %f447, %p49;
selp.f32	%f449, 0fC1B80000, 0f00000000, %p49;
mov.b32 %r74, %f46;
add.s32 %r75, %r74, -1059760811;
and.b32 %r76, %r75, -8388608;
sub.s32 %r77, %r74, %r76;
mov.b32 %f450, %r77;
cvt.rn.f32.s32	%f451, %r76;
fma.rn.f32 %f453, %f451, %f176, %f449;
add.f32 %f454, %f450, 0fBF800000;
fma.rn.f32 %f457, %f180, %f454, %f179;
fma.rn.f32 %f459, %f457, %f454, %f182;
fma.rn.f32 %f461, %f459, %f454, %f184;
fma.rn.f32 %f463, %f461, %f454, %f186;
fma.rn.f32 %f465, %f463, %f454, %f188;
fma.rn.f32 %f467, %f465, %f454, %f190;
fma.rn.f32 %f469, %f467, %f454, %f192;
fma.rn.f32 %f471, %f469, %f454, %f194;
mul.f32 %f472, %f471, %f454;
fma.rn.f32 %f473, %f472, %f454, %f454;
fma.rn.f32 %f834, %f453, %f198, %f473;
setp.lt.u32	%p50, %r74, 2139095040;
@%p50 bra BB174_23;

mov.f32 %f475, 0f7F800000;
fma.rn.f32 %f834, %f46, %f475, %f475;

BB174_23:
setp.eq.f32	%p51, %f46, 0f00000000;
selp.f32	%f827, 0fFF800000, %f834, %p51;
mov.u32 %r131, 7;

BB174_52:
and.b16 %rs95, %rs113, 255;
setp.eq.s16	%p94, %rs95, 0;
@%p94 bra BB174_54;
bra.uni BB174_53;

BB174_54:
mul.wide.u32 %rd110, %r131, 4;
add.s64 %rd111, %rd110, 17179869180;
shr.u64 %rd112, %rd111, 2;
cvt.u32.u64	%r122, %rd112;
setp.gt.s32	%p102, %r122, 0;
add.f32 %f811, %f836, %f838;
selp.f32	%f812, %f811, %f836, %p102;
setp.gt.s32	%p103, %r122, 1;
add.f32 %f813, %f812, %f840;
selp.f32	%f814, %f813, %f812, %p103;
setp.gt.s32	%p104, %r122, 2;
add.f32 %f815, %f814, %f842;
selp.f32	%f816, %f815, %f814, %p104;
setp.gt.s32	%p105, %r122, 3;
add.f32 %f817, %f816, %f844;
selp.f32	%f818, %f817, %f816, %p105;
setp.gt.s32	%p106, %r122, 4;
add.f32 %f819, %f818, %f846;
selp.f32	%f820, %f819, %f818, %p106;
setp.gt.s32	%p107, %r122, 5;
add.f32 %f821, %f820, %f827;
selp.f32	%f848, %f821, %f820, %p107;
bra.uni BB174_55;

BB174_53:
setp.gt.s32	%p95, %r131, 0;
add.f32 %f798, %f848, %f836;
selp.f32	%f799, %f798, %f848, %p95;
add.f32 %f800, %f799, %f838;
setp.gt.s32	%p96, %r131, 1;
selp.f32	%f801, %f800, %f799, %p96;
add.f32 %f802, %f801, %f840;
setp.gt.s32	%p97, %r131, 2;
selp.f32	%f803, %f802, %f801, %p97;
add.f32 %f804, %f803, %f842;
setp.gt.s32	%p98, %r131, 3;
selp.f32	%f805, %f804, %f803, %p98;
add.f32 %f806, %f805, %f844;
setp.gt.s32	%p99, %r131, 4;
selp.f32	%f807, %f806, %f805, %p99;
add.f32 %f808, %f807, %f846;
setp.gt.s32	%p100, %r131, 5;
selp.f32	%f809, %f808, %f807, %p100;
add.f32 %f810, %f809, %f827;
setp.gt.s32	%p101, %r131, 6;
selp.f32	%f848, %f810, %f809, %p101;

BB174_55:
add.s64 %rd184, %rd184, 1792;
add.s32 %r130, %r130, 896;
setp.lt.s32	%p108, %r130, %r5;
mov.u16 %rs114, 1;
mov.u16 %rs113, %rs114;
@%p108 bra BB174_8;

BB174_56:
bar.sync 0;
@%p5 bra BB174_77;

ld.shared.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
mov.u64 %rd190, %rd21;
mov.u64 %rd185, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd192, %rd185;
setp.eq.s64	%p110, %rd21, %rd192;
@%p110 bra BB174_61;

mov.u64 %rd191, %rd190;

BB174_59:
mov.u64 %rd187, %rd192;
mov.u64 %rd190, %rd191;
mov.u64 %rd191, %rd187;
ld.shared.u8 %rs98, [%rd185];
and.b16 %rs99, %rs98, 1;
setp.eq.b16	%p111, %rs99, 1;
not.pred %p112, %p111;
ld.shared.u64 %rd26, [%rd185];
setp.lt.u64	%p113, %rd26, 1024;
or.pred %p114, %p112, %p113;
@!%p114 bra BB174_61;
bra.uni BB174_60;

BB174_60:
shr.u64 %rd115, %rd26, 1;
add.s64 %rd116, %rd185, %rd115;
add.s64 %rd185, %rd116, 16;
add.s64 %rd117, %rd191, %rd115;
add.s64 %rd192, %rd117, 16;
setp.ne.s64	%p115, %rd192, %rd21;
mov.u64 %rd190, %rd191;
@%p115 bra BB174_59;

BB174_61:
setp.eq.s64	%p117, %rd190, %rd21;
mov.pred %p140, 0;
@%p117 bra BB174_63;

ld.u64 %rd119, [%rd190];
shr.u64 %rd120, %rd119, 1;
add.s64 %rd121, %rd190, %rd120;
add.s64 %rd196, %rd121, 16;
setp.ne.s64	%p140, %rd196, %rd21;

BB174_63:
@%p140 bra BB174_69;
bra.uni BB174_64;

BB174_69:
ld.u64 %rd37, [%rd196];
and.b64 %rd136, %rd37, -32;
setp.eq.s64	%p121, %rd136, 1024;
cvt.u16.u64	%rs115, %rd37;
@%p121 bra BB174_72;

add.s64 %rd38, %rd196, 16;
ld.u64 %rd137, [%rd196+528];
and.b64 %rd138, %rd137, 1;
add.s64 %rd139, %rd37, -1056;
and.b64 %rd140, %rd139, -2;
or.b64 %rd141, %rd138, %rd140;
st.u64 [%rd196+528], %rd141;
st.u64 [%rd196+536], %rd196;
cvt.u16.u64	%rs101, %rd139;
or.b16 %rs102, %rs101, 1;
and.b64 %rd142, %rd37, 1;
or.b64 %rd143, %rd142, 1024;
st.u64 [%rd196], %rd143;
st.u8 [%rd196+528], %rs102;
ld.u64 %rd144, [%rd196+528];
shr.u64 %rd39, %rd144, 1;
add.s64 %rd145, %rd39, %rd38;
add.s64 %rd146, %rd145, 528;
ld.shared.u64 %rd147, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p122, %rd146, %rd147;
cvt.u16.u64	%rs103, %rd37;
and.b16 %rs115, %rs103, 1;
@%p122 bra BB174_72;

add.s64 %rd148, %rd38, 512;
st.u64 [%rd145+536], %rd148;
ld.u8 %rs115, [%rd196];

BB174_72:
and.b16 %rs104, %rs115, 254;
st.u8 [%rd196], %rs104;
bra.uni BB174_73;

BB174_64:
mov.u64 %rd123, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd124, %rd123;
sub.s64 %rd125, %rd21, %rd124;
add.s64 %rd126, %rd125, 528;
ld.shared.u64 %rd127, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16];
setp.gt.u64	%p118, %rd126, %rd127;
mov.u64 %rd194, -1;
mov.u64 %rd195, %rd21;
@%p118 bra BB174_66;

add.s64 %rd32, %rd21, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd32;
mov.u64 %rd194, %rd32;
mov.u64 %rd195, %rd32;

BB174_66:
mov.u64 %rd33, %rd195;
setp.eq.s64	%p119, %rd194, -1;
@%p119 bra BB174_68;

mov.u64 %rd128, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd129, %rd128;
sub.s64 %rd130, %rd21, %rd129;
add.s64 %rd131, %rd128, %rd130;
ld.shared.u64 %rd132, [%rd131];
and.b64 %rd133, %rd132, 1;
or.b64 %rd134, %rd133, 1024;
st.shared.u64 [%rd131], %rd134;
st.shared.u64 [%rd131+8], %rd190;
mov.u16 %rs100, 0;
st.shared.u8 [%rd131], %rs100;

BB174_68:
mov.u64 %rd196, %rd21;
setp.eq.s64	%p120, %rd21, %rd33;
mov.u64 %rd197, 0;
@%p120 bra BB174_74;

BB174_73:
add.s64 %rd197, %rd196, 16;

BB174_74:
mov.u64 %rd198, %rd197;
setp.ne.s64	%p123, %rd197, 0;
@%p123 bra BB174_76;

mov.u64 %rd150, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd150;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd198, [retval0+0];


	}

BB174_76:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd198;

BB174_77:
bar.sync 0;
ld.shared.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd151, %r2, 4;
add.s64 %rd47, %rd46, %rd151;
setp.eq.s16	%p124, %rs114, 0;
@%p124 bra BB174_79;

st.f32 [%rd47], %f848;

BB174_79:
bar.sync 0;
mov.u32 %r124, 128;
min.s32 %r23, %r5, %r124;
setp.lt.s32	%p125, %r23, 2;
@%p125 bra BB174_84;

not.b32 %r24, %r2;
mov.u32 %r132, %r23;

BB174_81:
mov.u32 %r25, %r132;
shr.s32 %r26, %r25, 1;
setp.ge.s32	%p126, %r2, %r26;
@%p126 bra BB174_83;

add.s32 %r126, %r25, %r24;
mul.wide.s32 %rd152, %r126, 4;
add.s64 %rd153, %rd46, %rd152;
ld.f32 %f822, [%rd153];
ld.f32 %f823, [%rd47];
add.f32 %f824, %f823, %f822;
st.f32 [%rd47], %f824;

BB174_83:
bar.sync 0;
sub.s32 %r27, %r25, %r26;
setp.gt.s32	%p127, %r27, 1;
mov.u32 %r132, %r27;
@%p127 bra BB174_81;

BB174_84:
bar.sync 0;
setp.lt.s32	%p128, %r23, 1;
@%p128 bra BB174_86;

ld.f32 %f825, [%rd46];
add.f32 %f849, %f849, %f825;

BB174_86:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB174_102;
bra.uni BB174_87;

BB174_87:

	{ 
.reg .pred p; 
isspacep.shared p, %rd46; 
selp.u32 %r128, 1, 0, p; 
} 


	setp.eq.s32	%p129, %r128, 0;
@%p129 bra BB174_101;

mov.u64 %rd155, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd156, %rd155;
sub.s64 %rd48, %rd46, %rd156;
setp.eq.s64	%p130, %rd46, 0;
@%p130 bra BB174_102;

add.s64 %rd157, %rd48, -16;
add.s64 %rd159, %rd155, %rd157;
add.s64 %rd50, %rd156, %rd157;
ld.shared.u8 %rs105, [%rd159];
or.b16 %rs106, %rs105, 1;
st.shared.u8 [%rd159], %rs106;
ld.shared.u64 %rd51, [%rd159+8];
setp.eq.s64	%p131, %rd51, 0;
mov.u64 %rd202, %rd50;
@%p131 bra BB174_95;

mov.u64 %rd52, %rd50;
ld.u8 %rs107, [%rd51];
and.b16 %rs108, %rs107, 1;
setp.eq.b16	%p132, %rs108, 1;
mov.u64 %rd202, %rd52;
@!%p132 bra BB174_95;
bra.uni BB174_91;

BB174_91:
ld.u64 %rd54, [%rd51];
shr.u64 %rd55, %rd54, 1;
add.s64 %rd56, %rd51, 16;
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd161, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p133, %rd57, %rd161;
mov.u64 %rd202, %rd51;
@%p133 bra BB174_95;

ld.u8 %rs109, [%rd57];
and.b16 %rs110, %rs109, 1;
setp.eq.b16	%p134, %rs110, 1;
mov.u64 %rd199, %rd51;
mov.u64 %rd202, %rd199;
@!%p134 bra BB174_95;
bra.uni BB174_93;

BB174_93:
ld.u64 %rd162, [%rd57];
shr.u64 %rd163, %rd162, 1;
add.s64 %rd164, %rd163, %rd55;
add.s64 %rd165, %rd164, 16;
shl.b64 %rd166, %rd165, 1;
and.b64 %rd167, %rd54, 1;
or.b64 %rd168, %rd166, %rd167;
st.u64 [%rd51], %rd168;
and.b64 %rd58, %rd165, 9223372036854775807;
add.s64 %rd169, %rd56, %rd58;
ld.shared.u64 %rd170, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p135, %rd169, %rd170;
mov.u64 %rd200, %rd51;
mov.u64 %rd202, %rd200;
@%p135 bra BB174_95;

add.s64 %rd171, %rd58, %rd56;
st.u64 [%rd171+8], %rd51;
mov.u64 %rd202, %rd51;

BB174_95:
ld.u64 %rd61, [%rd202];
shr.u64 %rd62, %rd61, 1;
add.s64 %rd63, %rd202, 16;
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd172, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p136, %rd64, %rd172;
@%p136 bra BB174_99;

ld.u8 %rs111, [%rd64];
and.b16 %rs112, %rs111, 1;
setp.eq.b16	%p137, %rs112, 1;
@!%p137 bra BB174_102;
bra.uni BB174_97;

BB174_97:
ld.u64 %rd173, [%rd64];
shr.u64 %rd174, %rd173, 1;
add.s64 %rd175, %rd174, %rd62;
add.s64 %rd176, %rd175, 16;
shl.b64 %rd177, %rd176, 1;
and.b64 %rd178, %rd61, 1;
or.b64 %rd179, %rd177, %rd178;
st.u64 [%rd202], %rd179;
and.b64 %rd65, %rd176, 9223372036854775807;
add.s64 %rd180, %rd63, %rd65;
ld.shared.u64 %rd181, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p138, %rd180, %rd181;
@%p138 bra BB174_102;

add.s64 %rd182, %rd65, %rd63;
st.u64 [%rd182+8], %rd202;
bra.uni BB174_102;

BB174_101:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
call.uni 
free, 
(
param0
);


	}

BB174_102:
bar.sync 0;
@!%p3 bra BB174_104;
bra.uni BB174_103;

BB174_103:
st.global.f32 [%rd13], %f849;

BB174_104:
ret;

BB174_99:
setp.lt.u64	%p139, %rd64, %rd202;
@%p139 bra BB174_102;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd202;
bra.uni BB174_102;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB175_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd12;

BB175_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB175_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB175_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB175_4;

BB175_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB176_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd19;

BB176_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB176_4;

BB176_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB176_3;

BB176_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB177_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd12;

BB177_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB177_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB177_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB177_4;

BB177_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB178_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd19;

BB178_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB178_4;

BB178_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB178_3;

BB178_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .f32 %f<82>;
.reg .b32 %r<68>;
.reg .b64 %rd<163>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd57, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB179_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd60;

BB179_2:
mov.u64 %rd144, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f32 %f81, [%rd3+-4];
add.s64 %rd4, %rd56, -4;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 2;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB179_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 4;
add.s64 %rd143, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB179_4:
sub.s64 %rd67, %rd4, %rd144;
shr.u64 %rd68, %rd67, 2;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB179_6;
bra.uni BB179_5;

BB179_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB179_8;

ld.global.f32 %f74, [%rd143];
mov.u32 %r66, 1;

BB179_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB179_10;

ld.global.f32 %f75, [%rd143+512];
add.s32 %r66, %r66, 1;

BB179_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB179_12;

ld.global.f32 %f76, [%rd143+1024];
add.s32 %r66, %r66, 1;

BB179_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB179_14;

ld.global.f32 %f77, [%rd143+1536];
add.s32 %r66, %r66, 1;

BB179_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB179_16;

ld.global.f32 %f78, [%rd143+2048];
add.s32 %r66, %r66, 1;

BB179_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB179_18;

ld.global.f32 %f79, [%rd143+2560];
add.s32 %r66, %r66, 1;

BB179_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB179_20;

ld.global.f32 %f73, [%rd143+3072];
add.s32 %r66, %r66, 1;
bra.uni BB179_20;

BB179_5:
ld.global.f32 %f74, [%rd143];
ld.global.f32 %f75, [%rd143+512];
ld.global.f32 %f76, [%rd143+1024];
ld.global.f32 %f77, [%rd143+1536];
ld.global.f32 %f78, [%rd143+2048];
ld.global.f32 %f79, [%rd143+2560];
ld.global.f32 %f73, [%rd143+3072];
mov.u32 %r66, 7;

BB179_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB179_22;
bra.uni BB179_21;

BB179_22:
mul.wide.u32 %rd69, %r66, 4;
add.s64 %rd70, %rd69, 17179869180;
shr.u64 %rd71, %rd70, 2;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f32 %f58, %f74, %f75;
selp.f32	%f59, %f58, %f74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f32 %f60, %f59, %f76;
selp.f32	%f61, %f60, %f59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f32 %f62, %f61, %f77;
selp.f32	%f63, %f62, %f61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f32 %f64, %f63, %f78;
selp.f32	%f65, %f64, %f63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f32 %f66, %f65, %f79;
selp.f32	%f67, %f66, %f65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f32 %f68, %f67, %f73;
selp.f32	%f80, %f68, %f67, %p30;
bra.uni BB179_23;

BB179_21:
setp.gt.s32	%p18, %r66, 0;
add.f32 %f45, %f80, %f74;
selp.f32	%f46, %f45, %f80, %p18;
add.f32 %f47, %f46, %f75;
setp.gt.s32	%p19, %r66, 1;
selp.f32	%f48, %f47, %f46, %p19;
add.f32 %f49, %f48, %f76;
setp.gt.s32	%p20, %r66, 2;
selp.f32	%f50, %f49, %f48, %p20;
add.f32 %f51, %f50, %f77;
setp.gt.s32	%p21, %r66, 3;
selp.f32	%f52, %f51, %f50, %p21;
add.f32 %f53, %f52, %f78;
setp.gt.s32	%p22, %r66, 4;
selp.f32	%f54, %f53, %f52, %p22;
add.f32 %f55, %f54, %f79;
setp.gt.s32	%p23, %r66, 5;
selp.f32	%f56, %f55, %f54, %p23;
add.f32 %f57, %f56, %f73;
setp.gt.s32	%p24, %r66, 6;
selp.f32	%f80, %f57, %f56, %p24;

BB179_23:
add.s64 %rd144, %rd144, 3584;
add.s64 %rd143, %rd143, 3584;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB179_4;

BB179_24:
bar.sync 0;
@%p5 bra BB179_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
mov.u64 %rd150, %rd10;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd152, %rd145;
setp.eq.s64	%p33, %rd10, %rd152;
@%p33 bra BB179_29;

mov.u64 %rd151, %rd150;

BB179_27:
mov.u64 %rd147, %rd152;
mov.u64 %rd150, %rd151;
mov.u64 %rd151, %rd147;
ld.shared.u8 %rs30, [%rd145];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd145];
setp.lt.u64	%p36, %rd15, 1024;
or.pred %p37, %p35, %p36;
@!%p37 bra BB179_29;
bra.uni BB179_28;

BB179_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd145, %rd74;
add.s64 %rd145, %rd75, 16;
add.s64 %rd76, %rd151, %rd74;
add.s64 %rd152, %rd76, 16;
setp.ne.s64	%p38, %rd152, %rd10;
mov.u64 %rd150, %rd151;
@%p38 bra BB179_27;

BB179_29:
setp.eq.s64	%p40, %rd150, %rd10;
mov.pred %p63, 0;
@%p40 bra BB179_31;

ld.u64 %rd78, [%rd150];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd150, %rd79;
add.s64 %rd156, %rd80, 16;
setp.ne.s64	%p63, %rd156, %rd10;

BB179_31:
@%p63 bra BB179_37;
bra.uni BB179_32;

BB179_37:
ld.u64 %rd26, [%rd156];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 1024;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB179_40;

add.s64 %rd27, %rd156, 16;
ld.u64 %rd96, [%rd156+528];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -1056;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd156+528], %rd100;
st.u64 [%rd156+536], %rd156;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 1024;
st.u64 [%rd156], %rd102;
st.u8 [%rd156+528], %rs34;
ld.u64 %rd103, [%rd156+528];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 528;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB179_40;

add.s64 %rd107, %rd27, 512;
st.u64 [%rd104+536], %rd107;
ld.u8 %rs47, [%rd156];

BB179_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd156], %rs36;
bra.uni BB179_41;

BB179_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 528;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd154, -1;
mov.u64 %rd155, %rd10;
@%p41 bra BB179_34;

add.s64 %rd21, %rd10, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd154, %rd21;
mov.u64 %rd155, %rd21;

BB179_34:
mov.u64 %rd22, %rd155;
setp.eq.s64	%p42, %rd154, -1;
@%p42 bra BB179_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 1024;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd150;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB179_36:
mov.u64 %rd156, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd157, 0;
@%p43 bra BB179_42;

BB179_41:
add.s64 %rd157, %rd156, 16;

BB179_42:
mov.u64 %rd158, %rd157;
setp.ne.s64	%p46, %rd157, 0;
@%p46 bra BB179_44;

mov.u64 %rd109, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd158, [retval0+0];


	}

BB179_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd158;

BB179_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 4;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB179_47;

st.f32 [%rd36], %f80;

BB179_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB179_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB179_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB179_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 4;
add.s64 %rd112, %rd35, %rd111;
ld.f32 %f69, [%rd112];
ld.f32 %f70, [%rd36];
add.f32 %f71, %f70, %f69;
st.f32 [%rd36], %f71;

BB179_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB179_49;

BB179_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB179_54;

ld.f32 %f72, [%rd35];
add.f32 %f81, %f81, %f72;

BB179_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB179_70;
bra.uni BB179_55;

BB179_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB179_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB179_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd162, %rd39;
@%p54 bra BB179_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd162, %rd41;
@!%p55 bra BB179_63;
bra.uni BB179_59;

BB179_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd162, %rd40;
@%p56 bra BB179_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd159, %rd40;
mov.u64 %rd162, %rd159;
@!%p57 bra BB179_63;
bra.uni BB179_61;

BB179_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd160, %rd40;
mov.u64 %rd162, %rd160;
@%p58 bra BB179_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd162, %rd40;

BB179_63:
ld.u64 %rd50, [%rd162];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd162, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB179_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB179_70;
bra.uni BB179_65;

BB179_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd162], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB179_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd162;
bra.uni BB179_70;

BB179_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB179_70:
bar.sync 0;
@!%p3 bra BB179_72;
bra.uni BB179_71;

BB179_71:
cvta.to.global.u64 %rd142, %rd57;
st.global.f32 [%rd142], %f81;

BB179_72:
ret;

BB179_67:
setp.lt.u64	%p62, %rd53, %rd162;
@%p62 bra BB179_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd162;
bra.uni BB179_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB180_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd12;

BB180_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB180_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB180_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB180_4;

BB180_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB181_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd19;

BB181_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB181_4;

BB181_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB181_3;

BB181_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<34>;
.reg .f32 %f<30>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u16 %rs4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB182_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd16;

BB182_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB182_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r26, 2;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 1;

BB182_4:
ld.global.u16 %rs25, [%rd26];

	{ cvt.f32.f16 %f3, %rs25;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs26, %f4;}


	
	{ cvt.f32.f16 %f5, %rs26;}


	ld.global.u16 %rs28, [%rd25];

	{ cvt.f32.f16 %f6, %rs28;}


	mul.f32 %f14, %f5, %f6;
mul.f32 %f15, %f14, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f16, %f15;
mov.f32 %f17, 0fBF317200;
fma.rn.f32 %f18, %f16, %f17, %f14;
mov.f32 %f19, 0fB5BFBE8E;
fma.rn.f32 %f20, %f16, %f19, %f18;
mul.f32 %f8, %f20, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f7,%f8;

	add.f32 %f21, %f16, 0f00000000;
ex2.approx.f32 %f22, %f21;
mul.f32 %f23, %f7, %f22;
setp.lt.f32	%p5, %f14, 0fC2D20000;
selp.f32	%f24, 0f00000000, %f23, %p5;
setp.gt.f32	%p6, %f14, 0f42D20000;
selp.f32	%f25, 0f7F800000, %f24, %p6;
ld.global.u16 %rs29, [%rd25];

	{ cvt.f32.f16 %f9, %rs29;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs30, %f10;}


	
	{ cvt.f32.f16 %f11, %rs30;}


	mul.f32 %f26, %f25, %f11;
mul.f32 %f27, %f2, %f26;
add.f32 %f28, %f25, 0f3F800000;
div.rn.f32 %f29, %f27, %f28;

	{ cvt.f32.f16 %f12, %rs4;}


	mul.f32 %f13, %f29, %f12;

	{ cvt.rn.f16.f32 %rs33, %f13;}


	st.global.u16 [%rd24], %rs33;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p7, %r26, %r10;
@%p7 bra BB182_4;

BB182_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<26>;
.reg .f32 %f<30>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u16 %rs4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI34softmargin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB183_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd24;

BB183_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 2;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB183_4;

BB183_3:
ld.global.u16 %rs17, [%rd32];

	{ cvt.f32.f16 %f3, %rs17;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs18, %f4;}


	
	{ cvt.f32.f16 %f5, %rs18;}


	ld.global.u16 %rs20, [%rd31];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f14, %f5, %f6;
mul.f32 %f15, %f14, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f16, %f15;
mov.f32 %f17, 0fBF317200;
fma.rn.f32 %f18, %f16, %f17, %f14;
mov.f32 %f19, 0fB5BFBE8E;
fma.rn.f32 %f20, %f16, %f19, %f18;
mul.f32 %f8, %f20, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f7,%f8;

	add.f32 %f21, %f16, 0f00000000;
ex2.approx.f32 %f22, %f21;
mul.f32 %f23, %f7, %f22;
setp.lt.f32	%p5, %f14, 0fC2D20000;
selp.f32	%f24, 0f00000000, %f23, %p5;
setp.gt.f32	%p6, %f14, 0f42D20000;
selp.f32	%f25, 0f7F800000, %f24, %p6;
ld.global.u16 %rs21, [%rd31];

	{ cvt.f32.f16 %f9, %rs21;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs22, %f10;}


	
	{ cvt.f32.f16 %f11, %rs22;}


	mul.f32 %f26, %f25, %f11;
mul.f32 %f27, %f2, %f26;
add.f32 %f28, %f25, 0f3F800000;
div.rn.f32 %f29, %f27, %f28;

	{ cvt.f32.f16 %f12, %rs4;}


	mul.f32 %f13, %f29, %f12;

	{ cvt.rn.f16.f32 %rs25, %f13;}


	st.global.u16 [%rd30], %rs25;
shl.b64 %rd28, %rd5, 1;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p7, %rd29, %rd21;
@%p7 bra BB183_3;

BB183_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.reg .pred %p<141>;
.reg .b16 %rs<56>;
.reg .f32 %f<835>;
.reg .b32 %r<133>;
.reg .b64 %rd<203>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f105, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd73, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd72, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd71, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd70, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd68, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd66, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd67, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf18softmargin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd1, %rd67;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd74, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd75, %rd74;
setp.eq.s64	%p6, %rd75, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB184_2;

cvt.s64.s32	%rd76, %r36;
mov.u32 %r40, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r40;
mov.u64 %rd77, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd78, %rd77;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd78;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd76;

BB184_2:
mov.f32 %f834, %f105;
add.s32 %r4, %r1, %r35;
bar.sync 0;
cvt.s64.s32	%rd7, %r4;
mul.lo.s64 %rd79, %rd7, %rd70;
min.s64 %rd8, %rd72, %rd7;
add.s64 %rd9, %rd8, %rd79;
setp.lt.s64	%p8, %rd7, %rd72;
selp.u64	%rd80, 1, 0, %p8;
add.s64 %rd81, %rd80, %rd70;
add.s64 %rd82, %rd81, %rd9;
mul.lo.s64 %rd83, %rd82, %rd71;
min.s64 %rd10, %rd83, %rd68;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd183, %rd10;
@%p9 bra BB184_6;

cvta.to.global.u64 %rd84, %rd66;
add.s64 %rd11, %rd10, -1;
shl.b64 %rd85, %rd10, 2;
add.s64 %rd86, %rd85, -4;
add.s64 %rd87, %rd84, %rd86;
add.s64 %rd88, %rd1, %rd86;
ld.global.f32 %f108, [%rd88];
ld.global.f32 %f109, [%rd87];
mul.f32 %f110, %f109, %f108;
neg.f32 %f111, %f110;
mul.f32 %f112, %f110, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f113, %f112;
mov.f32 %f114, 0fBF317200;
fma.rn.f32 %f115, %f113, %f114, %f111;
mov.f32 %f116, 0fB5BFBE8E;
fma.rn.f32 %f117, %f113, %f116, %f115;
mul.f32 %f107, %f117, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f106,%f107;

	add.f32 %f118, %f113, 0f00000000;
ex2.approx.f32 %f119, %f118;
setp.gt.f32	%p10, %f110, 0f42D20000;
setp.lt.f32	%p11, %f110, 0fC2D20000;
fma.rn.f32 %f120, %f106, %f119, 0f3F800000;
selp.f32	%f121, 0f3F800000, %f120, %p10;
selp.f32	%f122, 0f7F800000, %f121, %p11;
setp.lt.f32	%p12, %f122, 0f00800000;
mul.f32 %f123, %f122, 0f4B000000;
selp.f32	%f2, %f123, %f122, %p12;
selp.f32	%f124, 0fC1B80000, 0f00000000, %p12;
mov.b32 %r41, %f2;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f125, %r44;
cvt.rn.f32.s32	%f126, %r43;
mov.f32 %f127, 0f34000000;
fma.rn.f32 %f128, %f126, %f127, %f124;
add.f32 %f129, %f125, 0fBF800000;
mov.f32 %f130, 0f3E1039F6;
mov.f32 %f131, 0fBE055027;
fma.rn.f32 %f132, %f131, %f129, %f130;
mov.f32 %f133, 0fBDF8CDCC;
fma.rn.f32 %f134, %f132, %f129, %f133;
mov.f32 %f135, 0f3E0F2955;
fma.rn.f32 %f136, %f134, %f129, %f135;
mov.f32 %f137, 0fBE2AD8B9;
fma.rn.f32 %f138, %f136, %f129, %f137;
mov.f32 %f139, 0f3E4CED0B;
fma.rn.f32 %f140, %f138, %f129, %f139;
mov.f32 %f141, 0fBE7FFF22;
fma.rn.f32 %f142, %f140, %f129, %f141;
mov.f32 %f143, 0f3EAAAA78;
fma.rn.f32 %f144, %f142, %f129, %f143;
mov.f32 %f145, 0fBF000000;
fma.rn.f32 %f146, %f144, %f129, %f145;
mul.f32 %f147, %f146, %f129;
fma.rn.f32 %f148, %f147, %f129, %f129;
mov.f32 %f149, 0f3F317218;
fma.rn.f32 %f811, %f128, %f149, %f148;
setp.lt.u32	%p13, %r41, 2139095040;
@%p13 bra BB184_5;

mov.f32 %f150, 0f7F800000;
fma.rn.f32 %f811, %f2, %f150, %f150;

BB184_5:
setp.eq.f32	%p14, %f2, 0f00000000;
selp.f32	%f834, 0fFF800000, %f811, %p14;
mov.u64 %rd183, %rd11;

BB184_6:
cvta.to.global.u64 %rd89, %rd73;
mul.lo.s64 %rd90, %rd9, %rd71;
shl.b64 %rd91, %rd90, 2;
add.s64 %rd92, %rd66, %rd91;
shl.b64 %rd93, %rd7, 2;
add.s64 %rd13, %rd89, %rd93;
shl.b64 %rd94, %rd183, 2;
add.s64 %rd14, %rd66, %rd94;
sub.s64 %rd95, %rd92, %rd14;
shr.u64 %rd96, %rd95, 2;
neg.s64 %rd97, %rd96;
cvt.u32.u64	%r5, %rd97;
mov.u16 %rs54, 0;
setp.lt.s32	%p15, %r5, 1;
@%p15 bra BB184_56;

add.s32 %r46, %r35, %r1;
cvt.s64.s32	%rd98, %r46;
mul.lo.s64 %rd99, %rd70, %rd98;
add.s64 %rd100, %rd8, %rd99;
mul.lo.s64 %rd101, %rd71, %rd100;
shl.b64 %rd184, %rd101, 2;
mul.wide.s32 %rd102, %r2, 4;
add.s64 %rd16, %rd1, %rd102;
mov.u16 %rs53, 0;
mov.u32 %r130, 0;

BB184_8:
cvta.to.global.u64 %rd103, %rd66;
add.s64 %rd105, %rd103, %rd102;
add.s64 %rd106, %rd66, %rd184;
sub.s64 %rd107, %rd106, %rd14;
shr.u64 %rd108, %rd107, 2;
neg.s64 %rd109, %rd108;
cvt.u32.u64	%r48, %rd109;
setp.lt.s32	%p16, %r48, 896;
mov.u32 %r49, 896;
min.s32 %r7, %r48, %r49;
add.s64 %rd18, %rd105, %rd184;
add.s64 %rd19, %rd16, %rd184;
@%p16 bra BB184_24;
bra.uni BB184_9;

BB184_24:
mov.u32 %r131, 0;
setp.ge.s32	%p52, %r2, %r7;
@%p52 bra BB184_28;

ld.global.f32 %f470, [%rd18];
ld.global.f32 %f471, [%rd19];
mul.f32 %f472, %f470, %f471;
neg.f32 %f473, %f472;
mul.f32 %f474, %f472, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f475, %f474;
mov.f32 %f476, 0fBF317200;
fma.rn.f32 %f477, %f475, %f476, %f473;
mov.f32 %f478, 0fB5BFBE8E;
fma.rn.f32 %f479, %f475, %f478, %f477;
mul.f32 %f469, %f479, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f468,%f469;

	add.f32 %f480, %f475, 0f00000000;
ex2.approx.f32 %f481, %f480;
setp.gt.f32	%p53, %f472, 0f42D20000;
setp.lt.f32	%p54, %f472, 0fC2D20000;
fma.rn.f32 %f482, %f468, %f481, 0f3F800000;
selp.f32	%f483, 0f3F800000, %f482, %p53;
selp.f32	%f484, 0f7F800000, %f483, %p54;
setp.lt.f32	%p55, %f484, 0f00800000;
mul.f32 %f485, %f484, 0f4B000000;
selp.f32	%f51, %f485, %f484, %p55;
selp.f32	%f486, 0fC1B80000, 0f00000000, %p55;
mov.b32 %r81, %f51;
add.s32 %r82, %r81, -1059760811;
and.b32 %r83, %r82, -8388608;
sub.s32 %r84, %r81, %r83;
mov.b32 %f487, %r84;
cvt.rn.f32.s32	%f488, %r83;
mov.f32 %f489, 0f34000000;
fma.rn.f32 %f490, %f488, %f489, %f486;
add.f32 %f491, %f487, 0fBF800000;
mov.f32 %f492, 0f3E1039F6;
mov.f32 %f493, 0fBE055027;
fma.rn.f32 %f494, %f493, %f491, %f492;
mov.f32 %f495, 0fBDF8CDCC;
fma.rn.f32 %f496, %f494, %f491, %f495;
mov.f32 %f497, 0f3E0F2955;
fma.rn.f32 %f498, %f496, %f491, %f497;
mov.f32 %f499, 0fBE2AD8B9;
fma.rn.f32 %f500, %f498, %f491, %f499;
mov.f32 %f501, 0f3E4CED0B;
fma.rn.f32 %f502, %f500, %f491, %f501;
mov.f32 %f503, 0fBE7FFF22;
fma.rn.f32 %f504, %f502, %f491, %f503;
mov.f32 %f505, 0f3EAAAA78;
fma.rn.f32 %f506, %f504, %f491, %f505;
mov.f32 %f507, 0fBF000000;
fma.rn.f32 %f508, %f506, %f491, %f507;
mul.f32 %f509, %f508, %f491;
fma.rn.f32 %f510, %f509, %f491, %f491;
mov.f32 %f511, 0f3F317218;
fma.rn.f32 %f820, %f490, %f511, %f510;
setp.lt.u32	%p56, %r81, 2139095040;
@%p56 bra BB184_27;

mov.f32 %f512, 0f7F800000;
fma.rn.f32 %f820, %f51, %f512, %f512;

BB184_27:
setp.eq.f32	%p57, %f51, 0f00000000;
selp.f32	%f821, 0fFF800000, %f820, %p57;
mov.u32 %r131, 1;

BB184_28:
add.s32 %r87, %r2, 128;
setp.ge.s32	%p58, %r87, %r7;
@%p58 bra BB184_32;

ld.global.f32 %f515, [%rd19+512];
ld.global.f32 %f516, [%rd18+512];
mul.f32 %f517, %f516, %f515;
neg.f32 %f518, %f517;
mul.f32 %f519, %f517, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f520, %f519;
mov.f32 %f521, 0fBF317200;
fma.rn.f32 %f522, %f520, %f521, %f518;
mov.f32 %f523, 0fB5BFBE8E;
fma.rn.f32 %f524, %f520, %f523, %f522;
mul.f32 %f514, %f524, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f513,%f514;

	add.f32 %f525, %f520, 0f00000000;
ex2.approx.f32 %f526, %f525;
setp.gt.f32	%p59, %f517, 0f42D20000;
setp.lt.f32	%p60, %f517, 0fC2D20000;
fma.rn.f32 %f527, %f513, %f526, 0f3F800000;
selp.f32	%f528, 0f3F800000, %f527, %p59;
selp.f32	%f529, 0f7F800000, %f528, %p60;
setp.lt.f32	%p61, %f529, 0f00800000;
mul.f32 %f530, %f529, 0f4B000000;
selp.f32	%f57, %f530, %f529, %p61;
selp.f32	%f531, 0fC1B80000, 0f00000000, %p61;
mov.b32 %r88, %f57;
add.s32 %r89, %r88, -1059760811;
and.b32 %r90, %r89, -8388608;
sub.s32 %r91, %r88, %r90;
mov.b32 %f532, %r91;
cvt.rn.f32.s32	%f533, %r90;
mov.f32 %f534, 0f34000000;
fma.rn.f32 %f535, %f533, %f534, %f531;
add.f32 %f536, %f532, 0fBF800000;
mov.f32 %f537, 0f3E1039F6;
mov.f32 %f538, 0fBE055027;
fma.rn.f32 %f539, %f538, %f536, %f537;
mov.f32 %f540, 0fBDF8CDCC;
fma.rn.f32 %f541, %f539, %f536, %f540;
mov.f32 %f542, 0f3E0F2955;
fma.rn.f32 %f543, %f541, %f536, %f542;
mov.f32 %f544, 0fBE2AD8B9;
fma.rn.f32 %f545, %f543, %f536, %f544;
mov.f32 %f546, 0f3E4CED0B;
fma.rn.f32 %f547, %f545, %f536, %f546;
mov.f32 %f548, 0fBE7FFF22;
fma.rn.f32 %f549, %f547, %f536, %f548;
mov.f32 %f550, 0f3EAAAA78;
fma.rn.f32 %f551, %f549, %f536, %f550;
mov.f32 %f552, 0fBF000000;
fma.rn.f32 %f553, %f551, %f536, %f552;
mul.f32 %f554, %f553, %f536;
fma.rn.f32 %f555, %f554, %f536, %f536;
mov.f32 %f556, 0f3F317218;
fma.rn.f32 %f822, %f535, %f556, %f555;
setp.lt.u32	%p62, %r88, 2139095040;
@%p62 bra BB184_31;

mov.f32 %f557, 0f7F800000;
fma.rn.f32 %f822, %f57, %f557, %f557;

BB184_31:
setp.eq.f32	%p63, %f57, 0f00000000;
selp.f32	%f823, 0fFF800000, %f822, %p63;
add.s32 %r131, %r131, 1;

BB184_32:
add.s32 %r93, %r2, 256;
setp.ge.s32	%p64, %r93, %r7;
@%p64 bra BB184_36;

ld.global.f32 %f560, [%rd19+1024];
ld.global.f32 %f561, [%rd18+1024];
mul.f32 %f562, %f561, %f560;
neg.f32 %f563, %f562;
mul.f32 %f564, %f562, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f565, %f564;
mov.f32 %f566, 0fBF317200;
fma.rn.f32 %f567, %f565, %f566, %f563;
mov.f32 %f568, 0fB5BFBE8E;
fma.rn.f32 %f569, %f565, %f568, %f567;
mul.f32 %f559, %f569, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f558,%f559;

	add.f32 %f570, %f565, 0f00000000;
ex2.approx.f32 %f571, %f570;
setp.gt.f32	%p65, %f562, 0f42D20000;
setp.lt.f32	%p66, %f562, 0fC2D20000;
fma.rn.f32 %f572, %f558, %f571, 0f3F800000;
selp.f32	%f573, 0f3F800000, %f572, %p65;
selp.f32	%f574, 0f7F800000, %f573, %p66;
setp.lt.f32	%p67, %f574, 0f00800000;
mul.f32 %f575, %f574, 0f4B000000;
selp.f32	%f63, %f575, %f574, %p67;
selp.f32	%f576, 0fC1B80000, 0f00000000, %p67;
mov.b32 %r94, %f63;
add.s32 %r95, %r94, -1059760811;
and.b32 %r96, %r95, -8388608;
sub.s32 %r97, %r94, %r96;
mov.b32 %f577, %r97;
cvt.rn.f32.s32	%f578, %r96;
mov.f32 %f579, 0f34000000;
fma.rn.f32 %f580, %f578, %f579, %f576;
add.f32 %f581, %f577, 0fBF800000;
mov.f32 %f582, 0f3E1039F6;
mov.f32 %f583, 0fBE055027;
fma.rn.f32 %f584, %f583, %f581, %f582;
mov.f32 %f585, 0fBDF8CDCC;
fma.rn.f32 %f586, %f584, %f581, %f585;
mov.f32 %f587, 0f3E0F2955;
fma.rn.f32 %f588, %f586, %f581, %f587;
mov.f32 %f589, 0fBE2AD8B9;
fma.rn.f32 %f590, %f588, %f581, %f589;
mov.f32 %f591, 0f3E4CED0B;
fma.rn.f32 %f592, %f590, %f581, %f591;
mov.f32 %f593, 0fBE7FFF22;
fma.rn.f32 %f594, %f592, %f581, %f593;
mov.f32 %f595, 0f3EAAAA78;
fma.rn.f32 %f596, %f594, %f581, %f595;
mov.f32 %f597, 0fBF000000;
fma.rn.f32 %f598, %f596, %f581, %f597;
mul.f32 %f599, %f598, %f581;
fma.rn.f32 %f600, %f599, %f581, %f581;
mov.f32 %f601, 0f3F317218;
fma.rn.f32 %f824, %f580, %f601, %f600;
setp.lt.u32	%p68, %r94, 2139095040;
@%p68 bra BB184_35;

mov.f32 %f602, 0f7F800000;
fma.rn.f32 %f824, %f63, %f602, %f602;

BB184_35:
setp.eq.f32	%p69, %f63, 0f00000000;
selp.f32	%f825, 0fFF800000, %f824, %p69;
add.s32 %r131, %r131, 1;

BB184_36:
add.s32 %r99, %r2, 384;
setp.ge.s32	%p70, %r99, %r7;
@%p70 bra BB184_40;

ld.global.f32 %f605, [%rd19+1536];
ld.global.f32 %f606, [%rd18+1536];
mul.f32 %f607, %f606, %f605;
neg.f32 %f608, %f607;
mul.f32 %f609, %f607, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f610, %f609;
mov.f32 %f611, 0fBF317200;
fma.rn.f32 %f612, %f610, %f611, %f608;
mov.f32 %f613, 0fB5BFBE8E;
fma.rn.f32 %f614, %f610, %f613, %f612;
mul.f32 %f604, %f614, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f603,%f604;

	add.f32 %f615, %f610, 0f00000000;
ex2.approx.f32 %f616, %f615;
setp.gt.f32	%p71, %f607, 0f42D20000;
setp.lt.f32	%p72, %f607, 0fC2D20000;
fma.rn.f32 %f617, %f603, %f616, 0f3F800000;
selp.f32	%f618, 0f3F800000, %f617, %p71;
selp.f32	%f619, 0f7F800000, %f618, %p72;
setp.lt.f32	%p73, %f619, 0f00800000;
mul.f32 %f620, %f619, 0f4B000000;
selp.f32	%f69, %f620, %f619, %p73;
selp.f32	%f621, 0fC1B80000, 0f00000000, %p73;
mov.b32 %r100, %f69;
add.s32 %r101, %r100, -1059760811;
and.b32 %r102, %r101, -8388608;
sub.s32 %r103, %r100, %r102;
mov.b32 %f622, %r103;
cvt.rn.f32.s32	%f623, %r102;
mov.f32 %f624, 0f34000000;
fma.rn.f32 %f625, %f623, %f624, %f621;
add.f32 %f626, %f622, 0fBF800000;
mov.f32 %f627, 0f3E1039F6;
mov.f32 %f628, 0fBE055027;
fma.rn.f32 %f629, %f628, %f626, %f627;
mov.f32 %f630, 0fBDF8CDCC;
fma.rn.f32 %f631, %f629, %f626, %f630;
mov.f32 %f632, 0f3E0F2955;
fma.rn.f32 %f633, %f631, %f626, %f632;
mov.f32 %f634, 0fBE2AD8B9;
fma.rn.f32 %f635, %f633, %f626, %f634;
mov.f32 %f636, 0f3E4CED0B;
fma.rn.f32 %f637, %f635, %f626, %f636;
mov.f32 %f638, 0fBE7FFF22;
fma.rn.f32 %f639, %f637, %f626, %f638;
mov.f32 %f640, 0f3EAAAA78;
fma.rn.f32 %f641, %f639, %f626, %f640;
mov.f32 %f642, 0fBF000000;
fma.rn.f32 %f643, %f641, %f626, %f642;
mul.f32 %f644, %f643, %f626;
fma.rn.f32 %f645, %f644, %f626, %f626;
mov.f32 %f646, 0f3F317218;
fma.rn.f32 %f826, %f625, %f646, %f645;
setp.lt.u32	%p74, %r100, 2139095040;
@%p74 bra BB184_39;

mov.f32 %f647, 0f7F800000;
fma.rn.f32 %f826, %f69, %f647, %f647;

BB184_39:
setp.eq.f32	%p75, %f69, 0f00000000;
selp.f32	%f827, 0fFF800000, %f826, %p75;
add.s32 %r131, %r131, 1;

BB184_40:
add.s32 %r105, %r2, 512;
setp.ge.s32	%p76, %r105, %r7;
@%p76 bra BB184_44;

ld.global.f32 %f650, [%rd19+2048];
ld.global.f32 %f651, [%rd18+2048];
mul.f32 %f652, %f651, %f650;
neg.f32 %f653, %f652;
mul.f32 %f654, %f652, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f655, %f654;
mov.f32 %f656, 0fBF317200;
fma.rn.f32 %f657, %f655, %f656, %f653;
mov.f32 %f658, 0fB5BFBE8E;
fma.rn.f32 %f659, %f655, %f658, %f657;
mul.f32 %f649, %f659, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f648,%f649;

	add.f32 %f660, %f655, 0f00000000;
ex2.approx.f32 %f661, %f660;
setp.gt.f32	%p77, %f652, 0f42D20000;
setp.lt.f32	%p78, %f652, 0fC2D20000;
fma.rn.f32 %f662, %f648, %f661, 0f3F800000;
selp.f32	%f663, 0f3F800000, %f662, %p77;
selp.f32	%f664, 0f7F800000, %f663, %p78;
setp.lt.f32	%p79, %f664, 0f00800000;
mul.f32 %f665, %f664, 0f4B000000;
selp.f32	%f75, %f665, %f664, %p79;
selp.f32	%f666, 0fC1B80000, 0f00000000, %p79;
mov.b32 %r106, %f75;
add.s32 %r107, %r106, -1059760811;
and.b32 %r108, %r107, -8388608;
sub.s32 %r109, %r106, %r108;
mov.b32 %f667, %r109;
cvt.rn.f32.s32	%f668, %r108;
mov.f32 %f669, 0f34000000;
fma.rn.f32 %f670, %f668, %f669, %f666;
add.f32 %f671, %f667, 0fBF800000;
mov.f32 %f672, 0f3E1039F6;
mov.f32 %f673, 0fBE055027;
fma.rn.f32 %f674, %f673, %f671, %f672;
mov.f32 %f675, 0fBDF8CDCC;
fma.rn.f32 %f676, %f674, %f671, %f675;
mov.f32 %f677, 0f3E0F2955;
fma.rn.f32 %f678, %f676, %f671, %f677;
mov.f32 %f679, 0fBE2AD8B9;
fma.rn.f32 %f680, %f678, %f671, %f679;
mov.f32 %f681, 0f3E4CED0B;
fma.rn.f32 %f682, %f680, %f671, %f681;
mov.f32 %f683, 0fBE7FFF22;
fma.rn.f32 %f684, %f682, %f671, %f683;
mov.f32 %f685, 0f3EAAAA78;
fma.rn.f32 %f686, %f684, %f671, %f685;
mov.f32 %f687, 0fBF000000;
fma.rn.f32 %f688, %f686, %f671, %f687;
mul.f32 %f689, %f688, %f671;
fma.rn.f32 %f690, %f689, %f671, %f671;
mov.f32 %f691, 0f3F317218;
fma.rn.f32 %f828, %f670, %f691, %f690;
setp.lt.u32	%p80, %r106, 2139095040;
@%p80 bra BB184_43;

mov.f32 %f692, 0f7F800000;
fma.rn.f32 %f828, %f75, %f692, %f692;

BB184_43:
setp.eq.f32	%p81, %f75, 0f00000000;
selp.f32	%f829, 0fFF800000, %f828, %p81;
add.s32 %r131, %r131, 1;

BB184_44:
add.s32 %r111, %r2, 640;
setp.ge.s32	%p82, %r111, %r7;
@%p82 bra BB184_48;

ld.global.f32 %f695, [%rd19+2560];
ld.global.f32 %f696, [%rd18+2560];
mul.f32 %f697, %f696, %f695;
neg.f32 %f698, %f697;
mul.f32 %f699, %f697, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f700, %f699;
mov.f32 %f701, 0fBF317200;
fma.rn.f32 %f702, %f700, %f701, %f698;
mov.f32 %f703, 0fB5BFBE8E;
fma.rn.f32 %f704, %f700, %f703, %f702;
mul.f32 %f694, %f704, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f693,%f694;

	add.f32 %f705, %f700, 0f00000000;
ex2.approx.f32 %f706, %f705;
setp.gt.f32	%p83, %f697, 0f42D20000;
setp.lt.f32	%p84, %f697, 0fC2D20000;
fma.rn.f32 %f707, %f693, %f706, 0f3F800000;
selp.f32	%f708, 0f3F800000, %f707, %p83;
selp.f32	%f709, 0f7F800000, %f708, %p84;
setp.lt.f32	%p85, %f709, 0f00800000;
mul.f32 %f710, %f709, 0f4B000000;
selp.f32	%f81, %f710, %f709, %p85;
selp.f32	%f711, 0fC1B80000, 0f00000000, %p85;
mov.b32 %r112, %f81;
add.s32 %r113, %r112, -1059760811;
and.b32 %r114, %r113, -8388608;
sub.s32 %r115, %r112, %r114;
mov.b32 %f712, %r115;
cvt.rn.f32.s32	%f713, %r114;
mov.f32 %f714, 0f34000000;
fma.rn.f32 %f715, %f713, %f714, %f711;
add.f32 %f716, %f712, 0fBF800000;
mov.f32 %f717, 0f3E1039F6;
mov.f32 %f718, 0fBE055027;
fma.rn.f32 %f719, %f718, %f716, %f717;
mov.f32 %f720, 0fBDF8CDCC;
fma.rn.f32 %f721, %f719, %f716, %f720;
mov.f32 %f722, 0f3E0F2955;
fma.rn.f32 %f723, %f721, %f716, %f722;
mov.f32 %f724, 0fBE2AD8B9;
fma.rn.f32 %f725, %f723, %f716, %f724;
mov.f32 %f726, 0f3E4CED0B;
fma.rn.f32 %f727, %f725, %f716, %f726;
mov.f32 %f728, 0fBE7FFF22;
fma.rn.f32 %f729, %f727, %f716, %f728;
mov.f32 %f730, 0f3EAAAA78;
fma.rn.f32 %f731, %f729, %f716, %f730;
mov.f32 %f732, 0fBF000000;
fma.rn.f32 %f733, %f731, %f716, %f732;
mul.f32 %f734, %f733, %f716;
fma.rn.f32 %f735, %f734, %f716, %f716;
mov.f32 %f736, 0f3F317218;
fma.rn.f32 %f830, %f715, %f736, %f735;
setp.lt.u32	%p86, %r112, 2139095040;
@%p86 bra BB184_47;

mov.f32 %f737, 0f7F800000;
fma.rn.f32 %f830, %f81, %f737, %f737;

BB184_47:
setp.eq.f32	%p87, %f81, 0f00000000;
selp.f32	%f831, 0fFF800000, %f830, %p87;
add.s32 %r131, %r131, 1;

BB184_48:
add.s32 %r117, %r2, 768;
setp.ge.s32	%p88, %r117, %r7;
@%p88 bra BB184_52;

ld.global.f32 %f740, [%rd19+3072];
ld.global.f32 %f741, [%rd18+3072];
mul.f32 %f742, %f741, %f740;
neg.f32 %f743, %f742;
mul.f32 %f744, %f742, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f745, %f744;
mov.f32 %f746, 0fBF317200;
fma.rn.f32 %f747, %f745, %f746, %f743;
mov.f32 %f748, 0fB5BFBE8E;
fma.rn.f32 %f749, %f745, %f748, %f747;
mul.f32 %f739, %f749, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f738,%f739;

	add.f32 %f750, %f745, 0f00000000;
ex2.approx.f32 %f751, %f750;
setp.gt.f32	%p89, %f742, 0f42D20000;
setp.lt.f32	%p90, %f742, 0fC2D20000;
fma.rn.f32 %f752, %f738, %f751, 0f3F800000;
selp.f32	%f753, 0f3F800000, %f752, %p89;
selp.f32	%f754, 0f7F800000, %f753, %p90;
setp.lt.f32	%p91, %f754, 0f00800000;
mul.f32 %f755, %f754, 0f4B000000;
selp.f32	%f87, %f755, %f754, %p91;
selp.f32	%f756, 0fC1B80000, 0f00000000, %p91;
mov.b32 %r118, %f87;
add.s32 %r119, %r118, -1059760811;
and.b32 %r120, %r119, -8388608;
sub.s32 %r121, %r118, %r120;
mov.b32 %f757, %r121;
cvt.rn.f32.s32	%f758, %r120;
mov.f32 %f759, 0f34000000;
fma.rn.f32 %f760, %f758, %f759, %f756;
add.f32 %f761, %f757, 0fBF800000;
mov.f32 %f762, 0f3E1039F6;
mov.f32 %f763, 0fBE055027;
fma.rn.f32 %f764, %f763, %f761, %f762;
mov.f32 %f765, 0fBDF8CDCC;
fma.rn.f32 %f766, %f764, %f761, %f765;
mov.f32 %f767, 0f3E0F2955;
fma.rn.f32 %f768, %f766, %f761, %f767;
mov.f32 %f769, 0fBE2AD8B9;
fma.rn.f32 %f770, %f768, %f761, %f769;
mov.f32 %f771, 0f3E4CED0B;
fma.rn.f32 %f772, %f770, %f761, %f771;
mov.f32 %f773, 0fBE7FFF22;
fma.rn.f32 %f774, %f772, %f761, %f773;
mov.f32 %f775, 0f3EAAAA78;
fma.rn.f32 %f776, %f774, %f761, %f775;
mov.f32 %f777, 0fBF000000;
fma.rn.f32 %f778, %f776, %f761, %f777;
mul.f32 %f779, %f778, %f761;
fma.rn.f32 %f780, %f779, %f761, %f761;
mov.f32 %f781, 0f3F317218;
fma.rn.f32 %f832, %f760, %f781, %f780;
setp.lt.u32	%p92, %r118, 2139095040;
@%p92 bra BB184_51;

mov.f32 %f782, 0f7F800000;
fma.rn.f32 %f832, %f87, %f782, %f782;

BB184_51:
setp.eq.f32	%p93, %f87, 0f00000000;
selp.f32	%f812, 0fFF800000, %f832, %p93;
add.s32 %r131, %r131, 1;
bra.uni BB184_52;

BB184_9:
ld.global.f32 %f155, [%rd18];
ld.global.f32 %f156, [%rd19];
mul.f32 %f157, %f155, %f156;
neg.f32 %f158, %f157;
mul.f32 %f159, %f157, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f160, %f159;
mov.f32 %f161, 0fBF317200;
fma.rn.f32 %f162, %f160, %f161, %f158;
mov.f32 %f163, 0fB5BFBE8E;
fma.rn.f32 %f164, %f160, %f163, %f162;
mul.f32 %f154, %f164, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f153,%f154;

	add.f32 %f165, %f160, 0f00000000;
ex2.approx.f32 %f166, %f165;
setp.gt.f32	%p17, %f157, 0f42D20000;
setp.lt.f32	%p18, %f157, 0fC2D20000;
fma.rn.f32 %f167, %f153, %f166, 0f3F800000;
selp.f32	%f168, 0f3F800000, %f167, %p17;
selp.f32	%f169, 0f7F800000, %f168, %p18;
setp.lt.f32	%p19, %f169, 0f00800000;
mul.f32 %f170, %f169, 0f4B000000;
selp.f32	%f16, %f170, %f169, %p19;
selp.f32	%f171, 0fC1B80000, 0f00000000, %p19;
mov.b32 %r50, %f16;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f172, %r53;
cvt.rn.f32.s32	%f173, %r52;
mov.f32 %f174, 0f34000000;
fma.rn.f32 %f175, %f173, %f174, %f171;
add.f32 %f176, %f172, 0fBF800000;
mov.f32 %f177, 0f3E1039F6;
mov.f32 %f178, 0fBE055027;
fma.rn.f32 %f179, %f178, %f176, %f177;
mov.f32 %f180, 0fBDF8CDCC;
fma.rn.f32 %f181, %f179, %f176, %f180;
mov.f32 %f182, 0f3E0F2955;
fma.rn.f32 %f183, %f181, %f176, %f182;
mov.f32 %f184, 0fBE2AD8B9;
fma.rn.f32 %f185, %f183, %f176, %f184;
mov.f32 %f186, 0f3E4CED0B;
fma.rn.f32 %f187, %f185, %f176, %f186;
mov.f32 %f188, 0fBE7FFF22;
fma.rn.f32 %f189, %f187, %f176, %f188;
mov.f32 %f190, 0f3EAAAA78;
fma.rn.f32 %f191, %f189, %f176, %f190;
mov.f32 %f192, 0fBF000000;
fma.rn.f32 %f193, %f191, %f176, %f192;
mul.f32 %f194, %f193, %f176;
fma.rn.f32 %f195, %f194, %f176, %f176;
mov.f32 %f196, 0f3F317218;
fma.rn.f32 %f813, %f175, %f196, %f195;
setp.lt.u32	%p20, %r50, 2139095040;
@%p20 bra BB184_11;

mov.f32 %f197, 0f7F800000;
fma.rn.f32 %f813, %f16, %f197, %f197;

BB184_11:
setp.eq.f32	%p21, %f16, 0f00000000;
selp.f32	%f821, 0fFF800000, %f813, %p21;
ld.global.f32 %f200, [%rd19+512];
ld.global.f32 %f201, [%rd18+512];
mul.f32 %f202, %f201, %f200;
neg.f32 %f203, %f202;
mul.f32 %f204, %f202, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f205, %f204;
fma.rn.f32 %f207, %f205, %f161, %f203;
fma.rn.f32 %f209, %f205, %f163, %f207;
mul.f32 %f199, %f209, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f198,%f199;

	add.f32 %f210, %f205, 0f00000000;
ex2.approx.f32 %f211, %f210;
setp.gt.f32	%p22, %f202, 0f42D20000;
setp.lt.f32	%p23, %f202, 0fC2D20000;
fma.rn.f32 %f212, %f198, %f211, 0f3F800000;
selp.f32	%f213, 0f3F800000, %f212, %p22;
selp.f32	%f214, 0f7F800000, %f213, %p23;
setp.lt.f32	%p24, %f214, 0f00800000;
mul.f32 %f215, %f214, 0f4B000000;
selp.f32	%f21, %f215, %f214, %p24;
selp.f32	%f216, 0fC1B80000, 0f00000000, %p24;
mov.b32 %r54, %f21;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f217, %r57;
cvt.rn.f32.s32	%f218, %r56;
fma.rn.f32 %f220, %f218, %f174, %f216;
add.f32 %f221, %f217, 0fBF800000;
fma.rn.f32 %f224, %f178, %f221, %f177;
fma.rn.f32 %f226, %f224, %f221, %f180;
fma.rn.f32 %f228, %f226, %f221, %f182;
fma.rn.f32 %f230, %f228, %f221, %f184;
fma.rn.f32 %f232, %f230, %f221, %f186;
fma.rn.f32 %f234, %f232, %f221, %f188;
fma.rn.f32 %f236, %f234, %f221, %f190;
fma.rn.f32 %f238, %f236, %f221, %f192;
mul.f32 %f239, %f238, %f221;
fma.rn.f32 %f240, %f239, %f221, %f221;
fma.rn.f32 %f814, %f220, %f196, %f240;
setp.lt.u32	%p25, %r54, 2139095040;
@%p25 bra BB184_13;

mov.f32 %f242, 0f7F800000;
fma.rn.f32 %f814, %f21, %f242, %f242;

BB184_13:
setp.eq.f32	%p26, %f21, 0f00000000;
selp.f32	%f823, 0fFF800000, %f814, %p26;
ld.global.f32 %f245, [%rd19+1024];
ld.global.f32 %f246, [%rd18+1024];
mul.f32 %f247, %f246, %f245;
neg.f32 %f248, %f247;
mul.f32 %f249, %f247, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f250, %f249;
fma.rn.f32 %f252, %f250, %f161, %f248;
fma.rn.f32 %f254, %f250, %f163, %f252;
mul.f32 %f244, %f254, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f243,%f244;

	add.f32 %f255, %f250, 0f00000000;
ex2.approx.f32 %f256, %f255;
setp.gt.f32	%p27, %f247, 0f42D20000;
setp.lt.f32	%p28, %f247, 0fC2D20000;
fma.rn.f32 %f257, %f243, %f256, 0f3F800000;
selp.f32	%f258, 0f3F800000, %f257, %p27;
selp.f32	%f259, 0f7F800000, %f258, %p28;
setp.lt.f32	%p29, %f259, 0f00800000;
mul.f32 %f260, %f259, 0f4B000000;
selp.f32	%f26, %f260, %f259, %p29;
selp.f32	%f261, 0fC1B80000, 0f00000000, %p29;
mov.b32 %r58, %f26;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f262, %r61;
cvt.rn.f32.s32	%f263, %r60;
fma.rn.f32 %f265, %f263, %f174, %f261;
add.f32 %f266, %f262, 0fBF800000;
fma.rn.f32 %f269, %f178, %f266, %f177;
fma.rn.f32 %f271, %f269, %f266, %f180;
fma.rn.f32 %f273, %f271, %f266, %f182;
fma.rn.f32 %f275, %f273, %f266, %f184;
fma.rn.f32 %f277, %f275, %f266, %f186;
fma.rn.f32 %f279, %f277, %f266, %f188;
fma.rn.f32 %f281, %f279, %f266, %f190;
fma.rn.f32 %f283, %f281, %f266, %f192;
mul.f32 %f284, %f283, %f266;
fma.rn.f32 %f285, %f284, %f266, %f266;
fma.rn.f32 %f815, %f265, %f196, %f285;
setp.lt.u32	%p30, %r58, 2139095040;
@%p30 bra BB184_15;

mov.f32 %f287, 0f7F800000;
fma.rn.f32 %f815, %f26, %f287, %f287;

BB184_15:
setp.eq.f32	%p31, %f26, 0f00000000;
selp.f32	%f825, 0fFF800000, %f815, %p31;
ld.global.f32 %f290, [%rd19+1536];
ld.global.f32 %f291, [%rd18+1536];
mul.f32 %f292, %f291, %f290;
neg.f32 %f293, %f292;
mul.f32 %f294, %f292, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f295, %f294;
fma.rn.f32 %f297, %f295, %f161, %f293;
fma.rn.f32 %f299, %f295, %f163, %f297;
mul.f32 %f289, %f299, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f288,%f289;

	add.f32 %f300, %f295, 0f00000000;
ex2.approx.f32 %f301, %f300;
setp.gt.f32	%p32, %f292, 0f42D20000;
setp.lt.f32	%p33, %f292, 0fC2D20000;
fma.rn.f32 %f302, %f288, %f301, 0f3F800000;
selp.f32	%f303, 0f3F800000, %f302, %p32;
selp.f32	%f304, 0f7F800000, %f303, %p33;
setp.lt.f32	%p34, %f304, 0f00800000;
mul.f32 %f305, %f304, 0f4B000000;
selp.f32	%f31, %f305, %f304, %p34;
selp.f32	%f306, 0fC1B80000, 0f00000000, %p34;
mov.b32 %r62, %f31;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f307, %r65;
cvt.rn.f32.s32	%f308, %r64;
fma.rn.f32 %f310, %f308, %f174, %f306;
add.f32 %f311, %f307, 0fBF800000;
fma.rn.f32 %f314, %f178, %f311, %f177;
fma.rn.f32 %f316, %f314, %f311, %f180;
fma.rn.f32 %f318, %f316, %f311, %f182;
fma.rn.f32 %f320, %f318, %f311, %f184;
fma.rn.f32 %f322, %f320, %f311, %f186;
fma.rn.f32 %f324, %f322, %f311, %f188;
fma.rn.f32 %f326, %f324, %f311, %f190;
fma.rn.f32 %f328, %f326, %f311, %f192;
mul.f32 %f329, %f328, %f311;
fma.rn.f32 %f330, %f329, %f311, %f311;
fma.rn.f32 %f816, %f310, %f196, %f330;
setp.lt.u32	%p35, %r62, 2139095040;
@%p35 bra BB184_17;

mov.f32 %f332, 0f7F800000;
fma.rn.f32 %f816, %f31, %f332, %f332;

BB184_17:
setp.eq.f32	%p36, %f31, 0f00000000;
selp.f32	%f827, 0fFF800000, %f816, %p36;
ld.global.f32 %f335, [%rd19+2048];
ld.global.f32 %f336, [%rd18+2048];
mul.f32 %f337, %f336, %f335;
neg.f32 %f338, %f337;
mul.f32 %f339, %f337, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f340, %f339;
fma.rn.f32 %f342, %f340, %f161, %f338;
fma.rn.f32 %f344, %f340, %f163, %f342;
mul.f32 %f334, %f344, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f333,%f334;

	add.f32 %f345, %f340, 0f00000000;
ex2.approx.f32 %f346, %f345;
setp.gt.f32	%p37, %f337, 0f42D20000;
setp.lt.f32	%p38, %f337, 0fC2D20000;
fma.rn.f32 %f347, %f333, %f346, 0f3F800000;
selp.f32	%f348, 0f3F800000, %f347, %p37;
selp.f32	%f349, 0f7F800000, %f348, %p38;
setp.lt.f32	%p39, %f349, 0f00800000;
mul.f32 %f350, %f349, 0f4B000000;
selp.f32	%f36, %f350, %f349, %p39;
selp.f32	%f351, 0fC1B80000, 0f00000000, %p39;
mov.b32 %r66, %f36;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f352, %r69;
cvt.rn.f32.s32	%f353, %r68;
fma.rn.f32 %f355, %f353, %f174, %f351;
add.f32 %f356, %f352, 0fBF800000;
fma.rn.f32 %f359, %f178, %f356, %f177;
fma.rn.f32 %f361, %f359, %f356, %f180;
fma.rn.f32 %f363, %f361, %f356, %f182;
fma.rn.f32 %f365, %f363, %f356, %f184;
fma.rn.f32 %f367, %f365, %f356, %f186;
fma.rn.f32 %f369, %f367, %f356, %f188;
fma.rn.f32 %f371, %f369, %f356, %f190;
fma.rn.f32 %f373, %f371, %f356, %f192;
mul.f32 %f374, %f373, %f356;
fma.rn.f32 %f375, %f374, %f356, %f356;
fma.rn.f32 %f817, %f355, %f196, %f375;
setp.lt.u32	%p40, %r66, 2139095040;
@%p40 bra BB184_19;

mov.f32 %f377, 0f7F800000;
fma.rn.f32 %f817, %f36, %f377, %f377;

BB184_19:
setp.eq.f32	%p41, %f36, 0f00000000;
selp.f32	%f829, 0fFF800000, %f817, %p41;
ld.global.f32 %f380, [%rd19+2560];
ld.global.f32 %f381, [%rd18+2560];
mul.f32 %f382, %f381, %f380;
neg.f32 %f383, %f382;
mul.f32 %f384, %f382, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f385, %f384;
fma.rn.f32 %f387, %f385, %f161, %f383;
fma.rn.f32 %f389, %f385, %f163, %f387;
mul.f32 %f379, %f389, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f378,%f379;

	add.f32 %f390, %f385, 0f00000000;
ex2.approx.f32 %f391, %f390;
setp.gt.f32	%p42, %f382, 0f42D20000;
setp.lt.f32	%p43, %f382, 0fC2D20000;
fma.rn.f32 %f392, %f378, %f391, 0f3F800000;
selp.f32	%f393, 0f3F800000, %f392, %p42;
selp.f32	%f394, 0f7F800000, %f393, %p43;
setp.lt.f32	%p44, %f394, 0f00800000;
mul.f32 %f395, %f394, 0f4B000000;
selp.f32	%f41, %f395, %f394, %p44;
selp.f32	%f396, 0fC1B80000, 0f00000000, %p44;
mov.b32 %r70, %f41;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f397, %r73;
cvt.rn.f32.s32	%f398, %r72;
fma.rn.f32 %f400, %f398, %f174, %f396;
add.f32 %f401, %f397, 0fBF800000;
fma.rn.f32 %f404, %f178, %f401, %f177;
fma.rn.f32 %f406, %f404, %f401, %f180;
fma.rn.f32 %f408, %f406, %f401, %f182;
fma.rn.f32 %f410, %f408, %f401, %f184;
fma.rn.f32 %f412, %f410, %f401, %f186;
fma.rn.f32 %f414, %f412, %f401, %f188;
fma.rn.f32 %f416, %f414, %f401, %f190;
fma.rn.f32 %f418, %f416, %f401, %f192;
mul.f32 %f419, %f418, %f401;
fma.rn.f32 %f420, %f419, %f401, %f401;
fma.rn.f32 %f818, %f400, %f196, %f420;
setp.lt.u32	%p45, %r70, 2139095040;
@%p45 bra BB184_21;

mov.f32 %f422, 0f7F800000;
fma.rn.f32 %f818, %f41, %f422, %f422;

BB184_21:
setp.eq.f32	%p46, %f41, 0f00000000;
selp.f32	%f831, 0fFF800000, %f818, %p46;
ld.global.f32 %f425, [%rd19+3072];
ld.global.f32 %f426, [%rd18+3072];
mul.f32 %f427, %f426, %f425;
neg.f32 %f428, %f427;
mul.f32 %f429, %f427, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f430, %f429;
fma.rn.f32 %f432, %f430, %f161, %f428;
fma.rn.f32 %f434, %f430, %f163, %f432;
mul.f32 %f424, %f434, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f423,%f424;

	add.f32 %f435, %f430, 0f00000000;
ex2.approx.f32 %f436, %f435;
setp.gt.f32	%p47, %f427, 0f42D20000;
setp.lt.f32	%p48, %f427, 0fC2D20000;
fma.rn.f32 %f437, %f423, %f436, 0f3F800000;
selp.f32	%f438, 0f3F800000, %f437, %p47;
selp.f32	%f439, 0f7F800000, %f438, %p48;
setp.lt.f32	%p49, %f439, 0f00800000;
mul.f32 %f440, %f439, 0f4B000000;
selp.f32	%f46, %f440, %f439, %p49;
selp.f32	%f441, 0fC1B80000, 0f00000000, %p49;
mov.b32 %r74, %f46;
add.s32 %r75, %r74, -1059760811;
and.b32 %r76, %r75, -8388608;
sub.s32 %r77, %r74, %r76;
mov.b32 %f442, %r77;
cvt.rn.f32.s32	%f443, %r76;
fma.rn.f32 %f445, %f443, %f174, %f441;
add.f32 %f446, %f442, 0fBF800000;
fma.rn.f32 %f449, %f178, %f446, %f177;
fma.rn.f32 %f451, %f449, %f446, %f180;
fma.rn.f32 %f453, %f451, %f446, %f182;
fma.rn.f32 %f455, %f453, %f446, %f184;
fma.rn.f32 %f457, %f455, %f446, %f186;
fma.rn.f32 %f459, %f457, %f446, %f188;
fma.rn.f32 %f461, %f459, %f446, %f190;
fma.rn.f32 %f463, %f461, %f446, %f192;
mul.f32 %f464, %f463, %f446;
fma.rn.f32 %f465, %f464, %f446, %f446;
fma.rn.f32 %f819, %f445, %f196, %f465;
setp.lt.u32	%p50, %r74, 2139095040;
@%p50 bra BB184_23;

mov.f32 %f467, 0f7F800000;
fma.rn.f32 %f819, %f46, %f467, %f467;

BB184_23:
setp.eq.f32	%p51, %f46, 0f00000000;
selp.f32	%f812, 0fFF800000, %f819, %p51;
mov.u32 %r131, 7;

BB184_52:
and.b16 %rs35, %rs53, 255;
setp.eq.s16	%p94, %rs35, 0;
@%p94 bra BB184_54;
bra.uni BB184_53;

BB184_54:
mul.wide.u32 %rd110, %r131, 4;
add.s64 %rd111, %rd110, 17179869180;
shr.u64 %rd112, %rd111, 2;
cvt.u32.u64	%r122, %rd112;
setp.gt.s32	%p102, %r122, 0;
add.f32 %f796, %f821, %f823;
selp.f32	%f797, %f796, %f821, %p102;
setp.gt.s32	%p103, %r122, 1;
add.f32 %f798, %f797, %f825;
selp.f32	%f799, %f798, %f797, %p103;
setp.gt.s32	%p104, %r122, 2;
add.f32 %f800, %f799, %f827;
selp.f32	%f801, %f800, %f799, %p104;
setp.gt.s32	%p105, %r122, 3;
add.f32 %f802, %f801, %f829;
selp.f32	%f803, %f802, %f801, %p105;
setp.gt.s32	%p106, %r122, 4;
add.f32 %f804, %f803, %f831;
selp.f32	%f805, %f804, %f803, %p106;
setp.gt.s32	%p107, %r122, 5;
add.f32 %f806, %f805, %f812;
selp.f32	%f833, %f806, %f805, %p107;
bra.uni BB184_55;

BB184_53:
setp.gt.s32	%p95, %r131, 0;
add.f32 %f783, %f833, %f821;
selp.f32	%f784, %f783, %f833, %p95;
add.f32 %f785, %f784, %f823;
setp.gt.s32	%p96, %r131, 1;
selp.f32	%f786, %f785, %f784, %p96;
add.f32 %f787, %f786, %f825;
setp.gt.s32	%p97, %r131, 2;
selp.f32	%f788, %f787, %f786, %p97;
add.f32 %f789, %f788, %f827;
setp.gt.s32	%p98, %r131, 3;
selp.f32	%f790, %f789, %f788, %p98;
add.f32 %f791, %f790, %f829;
setp.gt.s32	%p99, %r131, 4;
selp.f32	%f792, %f791, %f790, %p99;
add.f32 %f793, %f792, %f831;
setp.gt.s32	%p100, %r131, 5;
selp.f32	%f794, %f793, %f792, %p100;
add.f32 %f795, %f794, %f812;
setp.gt.s32	%p101, %r131, 6;
selp.f32	%f833, %f795, %f794, %p101;

BB184_55:
add.s64 %rd184, %rd184, 3584;
add.s32 %r130, %r130, 896;
setp.lt.s32	%p108, %r130, %r5;
mov.u16 %rs54, 1;
mov.u16 %rs53, %rs54;
@%p108 bra BB184_8;

BB184_56:
bar.sync 0;
@%p5 bra BB184_77;

ld.shared.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
mov.u64 %rd190, %rd21;
mov.u64 %rd185, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd192, %rd185;
setp.eq.s64	%p110, %rd21, %rd192;
@%p110 bra BB184_61;

mov.u64 %rd191, %rd190;

BB184_59:
mov.u64 %rd187, %rd192;
mov.u64 %rd190, %rd191;
mov.u64 %rd191, %rd187;
ld.shared.u8 %rs38, [%rd185];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p111, %rs39, 1;
not.pred %p112, %p111;
ld.shared.u64 %rd26, [%rd185];
setp.lt.u64	%p113, %rd26, 1024;
or.pred %p114, %p112, %p113;
@!%p114 bra BB184_61;
bra.uni BB184_60;

BB184_60:
shr.u64 %rd115, %rd26, 1;
add.s64 %rd116, %rd185, %rd115;
add.s64 %rd185, %rd116, 16;
add.s64 %rd117, %rd191, %rd115;
add.s64 %rd192, %rd117, 16;
setp.ne.s64	%p115, %rd192, %rd21;
mov.u64 %rd190, %rd191;
@%p115 bra BB184_59;

BB184_61:
setp.eq.s64	%p117, %rd190, %rd21;
mov.pred %p140, 0;
@%p117 bra BB184_63;

ld.u64 %rd119, [%rd190];
shr.u64 %rd120, %rd119, 1;
add.s64 %rd121, %rd190, %rd120;
add.s64 %rd196, %rd121, 16;
setp.ne.s64	%p140, %rd196, %rd21;

BB184_63:
@%p140 bra BB184_69;
bra.uni BB184_64;

BB184_69:
ld.u64 %rd37, [%rd196];
and.b64 %rd136, %rd37, -32;
setp.eq.s64	%p121, %rd136, 1024;
cvt.u16.u64	%rs55, %rd37;
@%p121 bra BB184_72;

add.s64 %rd38, %rd196, 16;
ld.u64 %rd137, [%rd196+528];
and.b64 %rd138, %rd137, 1;
add.s64 %rd139, %rd37, -1056;
and.b64 %rd140, %rd139, -2;
or.b64 %rd141, %rd138, %rd140;
st.u64 [%rd196+528], %rd141;
st.u64 [%rd196+536], %rd196;
cvt.u16.u64	%rs41, %rd139;
or.b16 %rs42, %rs41, 1;
and.b64 %rd142, %rd37, 1;
or.b64 %rd143, %rd142, 1024;
st.u64 [%rd196], %rd143;
st.u8 [%rd196+528], %rs42;
ld.u64 %rd144, [%rd196+528];
shr.u64 %rd39, %rd144, 1;
add.s64 %rd145, %rd39, %rd38;
add.s64 %rd146, %rd145, 528;
ld.shared.u64 %rd147, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p122, %rd146, %rd147;
cvt.u16.u64	%rs43, %rd37;
and.b16 %rs55, %rs43, 1;
@%p122 bra BB184_72;

add.s64 %rd148, %rd38, 512;
st.u64 [%rd145+536], %rd148;
ld.u8 %rs55, [%rd196];

BB184_72:
and.b16 %rs44, %rs55, 254;
st.u8 [%rd196], %rs44;
bra.uni BB184_73;

BB184_64:
mov.u64 %rd123, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd124, %rd123;
sub.s64 %rd125, %rd21, %rd124;
add.s64 %rd126, %rd125, 528;
ld.shared.u64 %rd127, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16];
setp.gt.u64	%p118, %rd126, %rd127;
mov.u64 %rd194, -1;
mov.u64 %rd195, %rd21;
@%p118 bra BB184_66;

add.s64 %rd32, %rd21, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd32;
mov.u64 %rd194, %rd32;
mov.u64 %rd195, %rd32;

BB184_66:
mov.u64 %rd33, %rd195;
setp.eq.s64	%p119, %rd194, -1;
@%p119 bra BB184_68;

mov.u64 %rd128, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd129, %rd128;
sub.s64 %rd130, %rd21, %rd129;
add.s64 %rd131, %rd128, %rd130;
ld.shared.u64 %rd132, [%rd131];
and.b64 %rd133, %rd132, 1;
or.b64 %rd134, %rd133, 1024;
st.shared.u64 [%rd131], %rd134;
st.shared.u64 [%rd131+8], %rd190;
mov.u16 %rs40, 0;
st.shared.u8 [%rd131], %rs40;

BB184_68:
mov.u64 %rd196, %rd21;
setp.eq.s64	%p120, %rd21, %rd33;
mov.u64 %rd197, 0;
@%p120 bra BB184_74;

BB184_73:
add.s64 %rd197, %rd196, 16;

BB184_74:
mov.u64 %rd198, %rd197;
setp.ne.s64	%p123, %rd197, 0;
@%p123 bra BB184_76;

mov.u64 %rd150, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd150;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd198, [retval0+0];


	}

BB184_76:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd198;

BB184_77:
bar.sync 0;
ld.shared.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd151, %r2, 4;
add.s64 %rd47, %rd46, %rd151;
setp.eq.s16	%p124, %rs54, 0;
@%p124 bra BB184_79;

st.f32 [%rd47], %f833;

BB184_79:
bar.sync 0;
mov.u32 %r124, 128;
min.s32 %r23, %r5, %r124;
setp.lt.s32	%p125, %r23, 2;
@%p125 bra BB184_84;

not.b32 %r24, %r2;
mov.u32 %r132, %r23;

BB184_81:
mov.u32 %r25, %r132;
shr.s32 %r26, %r25, 1;
setp.ge.s32	%p126, %r2, %r26;
@%p126 bra BB184_83;

add.s32 %r126, %r25, %r24;
mul.wide.s32 %rd152, %r126, 4;
add.s64 %rd153, %rd46, %rd152;
ld.f32 %f807, [%rd153];
ld.f32 %f808, [%rd47];
add.f32 %f809, %f808, %f807;
st.f32 [%rd47], %f809;

BB184_83:
bar.sync 0;
sub.s32 %r27, %r25, %r26;
setp.gt.s32	%p127, %r27, 1;
mov.u32 %r132, %r27;
@%p127 bra BB184_81;

BB184_84:
bar.sync 0;
setp.lt.s32	%p128, %r23, 1;
@%p128 bra BB184_86;

ld.f32 %f810, [%rd46];
add.f32 %f834, %f834, %f810;

BB184_86:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB184_102;
bra.uni BB184_87;

BB184_87:

	{ 
.reg .pred p; 
isspacep.shared p, %rd46; 
selp.u32 %r128, 1, 0, p; 
} 


	setp.eq.s32	%p129, %r128, 0;
@%p129 bra BB184_101;

mov.u64 %rd155, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd156, %rd155;
sub.s64 %rd48, %rd46, %rd156;
setp.eq.s64	%p130, %rd46, 0;
@%p130 bra BB184_102;

add.s64 %rd157, %rd48, -16;
add.s64 %rd159, %rd155, %rd157;
add.s64 %rd50, %rd156, %rd157;
ld.shared.u8 %rs45, [%rd159];
or.b16 %rs46, %rs45, 1;
st.shared.u8 [%rd159], %rs46;
ld.shared.u64 %rd51, [%rd159+8];
setp.eq.s64	%p131, %rd51, 0;
mov.u64 %rd202, %rd50;
@%p131 bra BB184_95;

mov.u64 %rd52, %rd50;
ld.u8 %rs47, [%rd51];
and.b16 %rs48, %rs47, 1;
setp.eq.b16	%p132, %rs48, 1;
mov.u64 %rd202, %rd52;
@!%p132 bra BB184_95;
bra.uni BB184_91;

BB184_91:
ld.u64 %rd54, [%rd51];
shr.u64 %rd55, %rd54, 1;
add.s64 %rd56, %rd51, 16;
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd161, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p133, %rd57, %rd161;
mov.u64 %rd202, %rd51;
@%p133 bra BB184_95;

ld.u8 %rs49, [%rd57];
and.b16 %rs50, %rs49, 1;
setp.eq.b16	%p134, %rs50, 1;
mov.u64 %rd199, %rd51;
mov.u64 %rd202, %rd199;
@!%p134 bra BB184_95;
bra.uni BB184_93;

BB184_93:
ld.u64 %rd162, [%rd57];
shr.u64 %rd163, %rd162, 1;
add.s64 %rd164, %rd163, %rd55;
add.s64 %rd165, %rd164, 16;
shl.b64 %rd166, %rd165, 1;
and.b64 %rd167, %rd54, 1;
or.b64 %rd168, %rd166, %rd167;
st.u64 [%rd51], %rd168;
and.b64 %rd58, %rd165, 9223372036854775807;
add.s64 %rd169, %rd56, %rd58;
ld.shared.u64 %rd170, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p135, %rd169, %rd170;
mov.u64 %rd200, %rd51;
mov.u64 %rd202, %rd200;
@%p135 bra BB184_95;

add.s64 %rd171, %rd58, %rd56;
st.u64 [%rd171+8], %rd51;
mov.u64 %rd202, %rd51;

BB184_95:
ld.u64 %rd61, [%rd202];
shr.u64 %rd62, %rd61, 1;
add.s64 %rd63, %rd202, 16;
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd172, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p136, %rd64, %rd172;
@%p136 bra BB184_99;

ld.u8 %rs51, [%rd64];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p137, %rs52, 1;
@!%p137 bra BB184_102;
bra.uni BB184_97;

BB184_97:
ld.u64 %rd173, [%rd64];
shr.u64 %rd174, %rd173, 1;
add.s64 %rd175, %rd174, %rd62;
add.s64 %rd176, %rd175, 16;
shl.b64 %rd177, %rd176, 1;
and.b64 %rd178, %rd61, 1;
or.b64 %rd179, %rd177, %rd178;
st.u64 [%rd202], %rd179;
and.b64 %rd65, %rd176, 9223372036854775807;
add.s64 %rd180, %rd63, %rd65;
ld.shared.u64 %rd181, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p138, %rd180, %rd181;
@%p138 bra BB184_102;

add.s64 %rd182, %rd65, %rd63;
st.u64 [%rd182+8], %rd202;
bra.uni BB184_102;

BB184_101:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
call.uni 
free, 
(
param0
);


	}

BB184_102:
bar.sync 0;
@!%p3 bra BB184_104;
bra.uni BB184_103;

BB184_103:
st.global.f32 [%rd13], %f834;

BB184_104:
ret;

BB184_99:
setp.lt.u64	%p139, %rd64, %rd202;
@%p139 bra BB184_102;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd202;
bra.uni BB184_102;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB185_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd12;

BB185_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB185_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB185_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB185_4;

BB185_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB186_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd19;

BB186_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB186_4;

BB186_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB186_3;

BB186_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .f32 %f<28>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB187_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd16;

BB187_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB187_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r26, 4;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 2;

BB187_4:
ld.global.f32 %f7, [%rd25];
ld.global.f32 %f8, [%rd26];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
mul.f32 %f19, %f5, %f18;
setp.gt.f32	%p5, %f9, 0f42D20000;
selp.f32	%f20, 0f00000000, %f19, %p5;
setp.lt.f32	%p6, %f9, 0fC2D20000;
selp.f32	%f21, 0f7F800000, %f20, %p6;
mul.f32 %f22, %f7, %f21;
mul.f32 %f23, %f3, %f22;
neg.f32 %f24, %f23;
add.f32 %f25, %f21, 0f3F800000;
div.rn.f32 %f26, %f24, %f25;
mul.f32 %f27, %f4, %f26;
st.global.f32 [%rd24], %f27;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p7, %r26, %r10;
@%p7 bra BB187_4;

BB187_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .f32 %f<28>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB188_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd24;

BB188_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 4;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB188_4;

BB188_3:
ld.global.f32 %f7, [%rd31];
ld.global.f32 %f8, [%rd32];
mul.f32 %f9, %f8, %f7;
neg.f32 %f10, %f9;
mul.f32 %f11, %f9, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f6, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f5,%f6;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
mul.f32 %f19, %f5, %f18;
setp.gt.f32	%p5, %f9, 0f42D20000;
selp.f32	%f20, 0f00000000, %f19, %p5;
setp.lt.f32	%p6, %f9, 0fC2D20000;
selp.f32	%f21, 0f7F800000, %f20, %p6;
mul.f32 %f22, %f7, %f21;
mul.f32 %f23, %f3, %f22;
neg.f32 %f24, %f23;
add.f32 %f25, %f21, 0f3F800000;
div.rn.f32 %f26, %f24, %f25;
mul.f32 %f27, %f4, %f26;
st.global.f32 [%rd30], %f27;
shl.b64 %rd28, %rd5, 2;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p7, %rd29, %rd21;
@%p7 bra BB188_3;

BB188_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId18softmargin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId18softmargin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot189[56];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<83>;
.reg .b16 %rs<30>;
.reg .f32 %f<10>;
.reg .b32 %r<186>;
.reg .f64 %fd<361>;
.reg .b64 %rd<231>;


mov.u64 %rd230, __local_depot189;
cvta.local.u64 %SP, %rd230;
mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId18softmargin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u64 %rd2, [%rd1+16];
cvta.to.global.u64 %rd3, %rd2;
ld.param.u64 %rd79, [%rd1+24];
cvta.to.global.u64 %rd4, %rd79;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd80, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd81, %rd80;
setp.eq.s64	%p6, %rd81, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB189_2;

ld.param.s32 %rd82, [%rd1+112];
mov.u32 %r66, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r66;
mov.u64 %rd83, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd84, %rd83;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd84;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd82;

BB189_2:
ld.param.u64 %rd5, [%rd1+40];
ld.param.u64 %rd6, [%rd1+56];
ld.param.u64 %rd7, [%rd1+64];
ld.param.u64 %rd8, [%rd1+72];
ld.param.f64 %fd360, [%rd1+88];
ld.param.u32 %r3, [%rd1+124];
add.s32 %r4, %r1, %r3;
bar.sync 0;
cvt.s64.s32	%rd9, %r4;
mul.lo.s64 %rd85, %rd9, %rd6;
min.s64 %rd10, %rd8, %rd9;
add.s64 %rd11, %rd10, %rd85;
setp.lt.s64	%p8, %rd9, %rd8;
selp.u64	%rd86, 1, 0, %p8;
add.s64 %rd87, %rd86, %rd6;
add.s64 %rd88, %rd87, %rd11;
mul.lo.s64 %rd89, %rd88, %rd7;
min.s64 %rd12, %rd89, %rd5;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd207, %rd12;
@%p9 bra BB189_14;

add.s64 %rd13, %rd12, -1;
shl.b64 %rd90, %rd12, 3;
add.s64 %rd91, %rd90, -8;
add.s64 %rd92, %rd3, %rd91;
add.s64 %rd93, %rd4, %rd91;
ld.global.f64 %fd74, [%rd93];
ld.global.f64 %fd75, [%rd92];
mul.f64 %fd2, %fd75, %fd74;
neg.f64 %fd76, %fd2;
mov.f64 %fd77, 0d4338000000000000;
mov.f64 %fd78, 0d3FF71547652B82FE;
fma.rn.f64 %fd79, %fd76, %fd78, %fd77;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd79;
}
mov.f64 %fd80, 0dC338000000000000;
add.rn.f64 %fd81, %fd79, %fd80;
mov.f64 %fd82, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd83, %fd81, %fd82, %fd76;
mov.f64 %fd84, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd85, %fd81, %fd84, %fd83;
mov.f64 %fd86, 0d3E928AF3FCA213EA;
mov.f64 %fd87, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd88, %fd87, %fd85, %fd86;
mov.f64 %fd89, 0d3EC71DEE62401315;
fma.rn.f64 %fd90, %fd88, %fd85, %fd89;
mov.f64 %fd91, 0d3EFA01997C89EB71;
fma.rn.f64 %fd92, %fd90, %fd85, %fd91;
mov.f64 %fd93, 0d3F2A01A014761F65;
fma.rn.f64 %fd94, %fd92, %fd85, %fd93;
mov.f64 %fd95, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd96, %fd94, %fd85, %fd95;
mov.f64 %fd97, 0d3F81111111122322;
fma.rn.f64 %fd98, %fd96, %fd85, %fd97;
mov.f64 %fd99, 0d3FA55555555502A1;
fma.rn.f64 %fd100, %fd98, %fd85, %fd99;
mov.f64 %fd101, 0d3FC5555555555511;
fma.rn.f64 %fd102, %fd100, %fd85, %fd101;
mov.f64 %fd103, 0d3FE000000000000B;
fma.rn.f64 %fd104, %fd102, %fd85, %fd103;
mov.f64 %fd105, 0d3FF0000000000000;
fma.rn.f64 %fd106, %fd104, %fd85, %fd105;
fma.rn.f64 %fd107, %fd106, %fd85, %fd105;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd107;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd107;
}
shl.b32 %r67, %r5, 20;
add.s32 %r68, %r7, %r67;
mov.b64 %fd348, {%r6, %r68};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r69}, %fd76;
}
mov.b32 %f4, %r69;
abs.f32 %f1, %f4;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB189_6;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd108, 0d7FF0000000000000;
sub.f64 %fd109, %fd108, %fd2;
selp.f64	%fd348, 0d0000000000000000, %fd109, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB189_6;

shr.u32 %r70, %r5, 31;
add.s32 %r71, %r5, %r70;
shr.s32 %r72, %r71, 1;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, %r7;
mov.b64 %fd110, {%r6, %r74};
sub.s32 %r75, %r5, %r72;
shl.b32 %r76, %r75, 20;
add.s32 %r77, %r76, 1072693248;
mov.u32 %r78, 0;
mov.b64 %fd111, {%r78, %r77};
mul.f64 %fd348, %fd110, %fd111;

BB189_6:
add.f64 %fd349, %fd348, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r162}, %fd349;
}
{
.reg .b32 %temp; 
mov.b64 {%r163, %temp}, %fd349;
}
mov.u32 %r164, -1023;
setp.gt.s32	%p13, %r162, 1048575;
@%p13 bra BB189_8;

mul.f64 %fd349, %fd349, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r162}, %fd349;
}
{
.reg .b32 %temp; 
mov.b64 {%r163, %temp}, %fd349;
}
mov.u32 %r164, -1077;

BB189_8:
add.s32 %r81, %r162, -1;
setp.lt.u32	%p14, %r81, 2146435071;
@%p14 bra BB189_10;
bra.uni BB189_9;

BB189_10:
shr.u32 %r83, %r162, 20;
add.s32 %r165, %r164, %r83;
and.b32 %r84, %r162, -2146435073;
or.b32 %r85, %r84, 1072693248;
mov.b64 %fd350, {%r163, %r85};
setp.lt.s32	%p16, %r85, 1073127583;
@%p16 bra BB189_12;

{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd350;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd350;
}
add.s32 %r88, %r87, -1048576;
mov.b64 %fd350, {%r86, %r88};
add.s32 %r165, %r165, 1;

BB189_12:
mov.f64 %fd346, 0d3FF0000000000000;
add.f64 %fd115, %fd350, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd114,%fd115;

	neg.f64 %fd116, %fd115;
fma.rn.f64 %fd118, %fd116, %fd114, %fd346;
fma.rn.f64 %fd119, %fd118, %fd118, %fd118;
fma.rn.f64 %fd120, %fd119, %fd114, %fd114;
add.f64 %fd121, %fd350, 0dBFF0000000000000;
mul.f64 %fd122, %fd121, %fd120;
fma.rn.f64 %fd123, %fd121, %fd120, %fd122;
mul.f64 %fd124, %fd123, %fd123;
mov.f64 %fd125, 0d3ED0EE258B7A8B04;
mov.f64 %fd126, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd127, %fd126, %fd124, %fd125;
mov.f64 %fd128, 0d3EF3B2669F02676F;
fma.rn.f64 %fd129, %fd127, %fd124, %fd128;
mov.f64 %fd130, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd131, %fd129, %fd124, %fd130;
mov.f64 %fd132, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd133, %fd131, %fd124, %fd132;
mov.f64 %fd134, 0d3F624924923BE72D;
fma.rn.f64 %fd135, %fd133, %fd124, %fd134;
mov.f64 %fd136, 0d3F8999999999A3C4;
fma.rn.f64 %fd137, %fd135, %fd124, %fd136;
mov.f64 %fd138, 0d3FB5555555555554;
fma.rn.f64 %fd139, %fd137, %fd124, %fd138;
sub.f64 %fd140, %fd121, %fd123;
add.f64 %fd141, %fd140, %fd140;
neg.f64 %fd142, %fd123;
fma.rn.f64 %fd143, %fd142, %fd121, %fd141;
mul.f64 %fd144, %fd120, %fd143;
mul.f64 %fd145, %fd124, %fd139;
fma.rn.f64 %fd146, %fd145, %fd123, %fd144;
xor.b32 %r89, %r165, -2147483648;
mov.u32 %r90, 1127219200;
mov.b64 %fd147, {%r89, %r90};
mov.u32 %r91, -2147483648;
mov.b64 %fd148, {%r91, %r90};
sub.f64 %fd149, %fd147, %fd148;
mov.f64 %fd150, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd151, %fd149, %fd150, %fd123;
neg.f64 %fd152, %fd149;
fma.rn.f64 %fd153, %fd152, %fd150, %fd151;
sub.f64 %fd154, %fd153, %fd123;
sub.f64 %fd155, %fd146, %fd154;
mov.f64 %fd156, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd157, %fd149, %fd156, %fd155;
add.f64 %fd360, %fd151, %fd157;
bra.uni BB189_13;

BB189_9:
mov.f64 %fd112, 0d7FF0000000000000;
fma.rn.f64 %fd113, %fd349, %fd112, %fd112;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r82}, %fd349;
}
mov.b32 %f5, %r82;
setp.eq.f32	%p15, %f5, 0f00000000;
selp.f64	%fd360, 0dFFF0000000000000, %fd113, %p15;

BB189_13:
mov.u64 %rd207, %rd13;

BB189_14:
mov.u64 %rd196, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId18softmargin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u64 %rd195, [%rd196+16];
mul.lo.s64 %rd96, %rd11, %rd7;
shl.b64 %rd97, %rd96, 3;
add.s64 %rd209, %rd195, %rd97;
shl.b64 %rd99, %rd207, 3;
add.s64 %rd17, %rd195, %rd99;
sub.s64 %rd100, %rd209, %rd17;
shr.u64 %rd101, %rd100, 3;
neg.s64 %rd102, %rd101;
cvt.u32.u64	%r18, %rd102;
mov.u16 %rs28, 0;
setp.lt.s32	%p17, %r18, 1;
@%p17 bra BB189_69;

mov.u64 %rd198, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId18softmargin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u32 %r158, [%rd198+124];
ld.param.u64 %rd197, [%rd198+56];
mov.u32 %r157, %ctaid.x;
add.s32 %r93, %r158, %r157;
cvt.s64.s32	%rd104, %r93;
mul.lo.s64 %rd105, %rd197, %rd104;
add.s64 %rd106, %rd10, %rd105;
mul.lo.s64 %rd107, %rd7, %rd106;
neg.s64 %rd108, %rd107;
cvt.s64.s32	%rd109, %r2;
sub.s64 %rd18, %rd108, %rd109;
mov.u16 %rs27, 0;
mov.u32 %r92, 0;
mov.u64 %rd208, 0;
mov.u32 %r184, %r92;

BB189_16:
add.s64 %rd210, %rd18, %rd208;
sub.s64 %rd110, %rd209, %rd17;
shr.u64 %rd111, %rd110, 3;
neg.s64 %rd112, %rd111;
cvt.u32.u64	%r97, %rd112;
setp.lt.s32	%p18, %r97, 896;
mov.u32 %r98, 896;
min.s32 %r20, %r97, %r98;
add.u64 %rd113, %SP, 0;
cvta.to.local.u64 %rd211, %rd113;
mov.u32 %r166, -7;
mov.u32 %r171, %r166;
mov.u32 %r172, %r2;
mov.u32 %r182, %r92;
@%p18 bra BB189_28;
bra.uni BB189_17;

BB189_28:
mov.u32 %r178, %r182;
mov.u32 %r183, %r178;
mov.u32 %r38, %r172;
setp.ge.s32	%p27, %r38, %r20;
@%p27 bra BB189_40;

shl.b64 %rd117, %rd210, 3;
sub.s64 %rd118, %rd4, %rd117;
sub.s64 %rd119, %rd3, %rd117;
ld.global.f64 %fd244, [%rd119];
ld.global.f64 %fd245, [%rd118];
mul.f64 %fd31, %fd244, %fd245;
neg.f64 %fd246, %fd31;
mov.f64 %fd247, 0d4338000000000000;
mov.f64 %fd248, 0d3FF71547652B82FE;
fma.rn.f64 %fd249, %fd246, %fd248, %fd247;
{
.reg .b32 %temp; 
mov.b64 {%r40, %temp}, %fd249;
}
mov.f64 %fd250, 0dC338000000000000;
add.rn.f64 %fd251, %fd249, %fd250;
mov.f64 %fd252, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd253, %fd251, %fd252, %fd246;
mov.f64 %fd254, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd255, %fd251, %fd254, %fd253;
mov.f64 %fd256, 0d3E928AF3FCA213EA;
mov.f64 %fd257, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd258, %fd257, %fd255, %fd256;
mov.f64 %fd259, 0d3EC71DEE62401315;
fma.rn.f64 %fd260, %fd258, %fd255, %fd259;
mov.f64 %fd261, 0d3EFA01997C89EB71;
fma.rn.f64 %fd262, %fd260, %fd255, %fd261;
mov.f64 %fd263, 0d3F2A01A014761F65;
fma.rn.f64 %fd264, %fd262, %fd255, %fd263;
mov.f64 %fd265, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd266, %fd264, %fd255, %fd265;
mov.f64 %fd267, 0d3F81111111122322;
fma.rn.f64 %fd268, %fd266, %fd255, %fd267;
mov.f64 %fd269, 0d3FA55555555502A1;
fma.rn.f64 %fd270, %fd268, %fd255, %fd269;
mov.f64 %fd271, 0d3FC5555555555511;
fma.rn.f64 %fd272, %fd270, %fd255, %fd271;
mov.f64 %fd273, 0d3FE000000000000B;
fma.rn.f64 %fd274, %fd272, %fd255, %fd273;
mov.f64 %fd275, 0d3FF0000000000000;
fma.rn.f64 %fd276, %fd274, %fd255, %fd275;
fma.rn.f64 %fd277, %fd276, %fd255, %fd275;
{
.reg .b32 %temp; 
mov.b64 {%r41, %temp}, %fd277;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r42}, %fd277;
}
shl.b32 %r125, %r40, 20;
add.s32 %r126, %r42, %r125;
mov.b64 %fd355, {%r41, %r126};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r127}, %fd246;
}
mov.b32 %f8, %r127;
abs.f32 %f3, %f8;
setp.lt.f32	%p28, %f3, 0f4086232B;
@%p28 bra BB189_32;

setp.gt.f64	%p29, %fd31, 0d8000000000000000;
mov.f64 %fd278, 0d7FF0000000000000;
sub.f64 %fd279, %fd278, %fd31;
selp.f64	%fd355, 0d0000000000000000, %fd279, %p29;
setp.geu.f32	%p30, %f3, 0f40874800;
@%p30 bra BB189_32;

shr.u32 %r128, %r40, 31;
add.s32 %r129, %r40, %r128;
shr.s32 %r130, %r129, 1;
shl.b32 %r131, %r130, 20;
add.s32 %r132, %r131, %r42;
mov.b64 %fd280, {%r41, %r132};
sub.s32 %r133, %r40, %r130;
shl.b32 %r134, %r133, 20;
add.s32 %r135, %r134, 1072693248;
mov.u32 %r136, 0;
mov.b64 %fd281, {%r136, %r135};
mul.f64 %fd355, %fd280, %fd281;

BB189_32:
add.f64 %fd356, %fd355, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r173}, %fd356;
}
{
.reg .b32 %temp; 
mov.b64 {%r174, %temp}, %fd356;
}
mov.u32 %r175, -1023;
setp.gt.s32	%p31, %r173, 1048575;
@%p31 bra BB189_34;

mul.f64 %fd356, %fd356, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r173}, %fd356;
}
{
.reg .b32 %temp; 
mov.b64 {%r174, %temp}, %fd356;
}
mov.u32 %r175, -1077;

BB189_34:
add.s32 %r139, %r173, -1;
setp.lt.u32	%p32, %r139, 2146435071;
@%p32 bra BB189_36;
bra.uni BB189_35;

BB189_36:
shr.u32 %r141, %r173, 20;
add.s32 %r176, %r175, %r141;
and.b32 %r142, %r173, -2146435073;
or.b32 %r143, %r142, 1072693248;
mov.b64 %fd357, {%r174, %r143};
setp.lt.s32	%p34, %r143, 1073127583;
@%p34 bra BB189_38;

{
.reg .b32 %temp; 
mov.b64 {%r144, %temp}, %fd357;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r145}, %fd357;
}
add.s32 %r146, %r145, -1048576;
mov.b64 %fd357, {%r144, %r146};
add.s32 %r176, %r176, 1;

BB189_38:
mov.f64 %fd345, 0d3FF0000000000000;
add.f64 %fd285, %fd357, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd284,%fd285;

	neg.f64 %fd286, %fd285;
fma.rn.f64 %fd288, %fd286, %fd284, %fd345;
fma.rn.f64 %fd289, %fd288, %fd288, %fd288;
fma.rn.f64 %fd290, %fd289, %fd284, %fd284;
add.f64 %fd291, %fd357, 0dBFF0000000000000;
mul.f64 %fd292, %fd291, %fd290;
fma.rn.f64 %fd293, %fd291, %fd290, %fd292;
mul.f64 %fd294, %fd293, %fd293;
mov.f64 %fd295, 0d3ED0EE258B7A8B04;
mov.f64 %fd296, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd297, %fd296, %fd294, %fd295;
mov.f64 %fd298, 0d3EF3B2669F02676F;
fma.rn.f64 %fd299, %fd297, %fd294, %fd298;
mov.f64 %fd300, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd301, %fd299, %fd294, %fd300;
mov.f64 %fd302, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd303, %fd301, %fd294, %fd302;
mov.f64 %fd304, 0d3F624924923BE72D;
fma.rn.f64 %fd305, %fd303, %fd294, %fd304;
mov.f64 %fd306, 0d3F8999999999A3C4;
fma.rn.f64 %fd307, %fd305, %fd294, %fd306;
mov.f64 %fd308, 0d3FB5555555555554;
fma.rn.f64 %fd309, %fd307, %fd294, %fd308;
sub.f64 %fd310, %fd291, %fd293;
add.f64 %fd311, %fd310, %fd310;
neg.f64 %fd312, %fd293;
fma.rn.f64 %fd313, %fd312, %fd291, %fd311;
mul.f64 %fd314, %fd290, %fd313;
mul.f64 %fd315, %fd294, %fd309;
fma.rn.f64 %fd316, %fd315, %fd293, %fd314;
xor.b32 %r147, %r176, -2147483648;
mov.u32 %r148, 1127219200;
mov.b64 %fd317, {%r147, %r148};
mov.u32 %r149, -2147483648;
mov.b64 %fd318, {%r149, %r148};
sub.f64 %fd319, %fd317, %fd318;
mov.f64 %fd320, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd321, %fd319, %fd320, %fd293;
neg.f64 %fd322, %fd319;
fma.rn.f64 %fd323, %fd322, %fd320, %fd321;
sub.f64 %fd324, %fd323, %fd293;
sub.f64 %fd325, %fd316, %fd324;
mov.f64 %fd326, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd327, %fd319, %fd326, %fd325;
add.f64 %fd358, %fd321, %fd327;
bra.uni BB189_39;

BB189_35:
mov.f64 %fd282, 0d7FF0000000000000;
fma.rn.f64 %fd283, %fd356, %fd282, %fd282;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r140}, %fd356;
}
mov.b32 %f9, %r140;
setp.eq.f32	%p33, %f9, 0f00000000;
selp.f64	%fd358, 0dFFF0000000000000, %fd283, %p33;

BB189_39:
st.local.f64 [%rd211], %fd358;
add.s32 %r183, %r183, 1;

BB189_40:
mov.u32 %r54, %r183;
add.s32 %r55, %r38, 128;
add.s64 %rd211, %rd211, 8;
add.s64 %rd210, %rd210, -128;
add.s32 %r171, %r171, 1;
setp.ne.s32	%p35, %r171, 0;
mov.u32 %r172, %r55;
mov.u32 %r181, %r54;
mov.u32 %r182, %r54;
@%p35 bra BB189_28;
bra.uni BB189_41;

BB189_17:
shl.b64 %rd114, %rd210, 3;
sub.s64 %rd115, %rd3, %rd114;
sub.s64 %rd116, %rd4, %rd114;
ld.global.f64 %fd160, [%rd116];
ld.global.f64 %fd161, [%rd115];
mul.f64 %fd17, %fd161, %fd160;
neg.f64 %fd162, %fd17;
mov.f64 %fd163, 0d4338000000000000;
mov.f64 %fd164, 0d3FF71547652B82FE;
fma.rn.f64 %fd165, %fd162, %fd164, %fd163;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd165;
}
mov.f64 %fd166, 0dC338000000000000;
add.rn.f64 %fd167, %fd165, %fd166;
mov.f64 %fd168, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd169, %fd167, %fd168, %fd162;
mov.f64 %fd170, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd171, %fd167, %fd170, %fd169;
mov.f64 %fd172, 0d3E928AF3FCA213EA;
mov.f64 %fd173, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd174, %fd173, %fd171, %fd172;
mov.f64 %fd175, 0d3EC71DEE62401315;
fma.rn.f64 %fd176, %fd174, %fd171, %fd175;
mov.f64 %fd177, 0d3EFA01997C89EB71;
fma.rn.f64 %fd178, %fd176, %fd171, %fd177;
mov.f64 %fd179, 0d3F2A01A014761F65;
fma.rn.f64 %fd180, %fd178, %fd171, %fd179;
mov.f64 %fd181, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd182, %fd180, %fd171, %fd181;
mov.f64 %fd183, 0d3F81111111122322;
fma.rn.f64 %fd184, %fd182, %fd171, %fd183;
mov.f64 %fd185, 0d3FA55555555502A1;
fma.rn.f64 %fd186, %fd184, %fd171, %fd185;
mov.f64 %fd187, 0d3FC5555555555511;
fma.rn.f64 %fd188, %fd186, %fd171, %fd187;
mov.f64 %fd189, 0d3FE000000000000B;
fma.rn.f64 %fd190, %fd188, %fd171, %fd189;
mov.f64 %fd191, 0d3FF0000000000000;
fma.rn.f64 %fd192, %fd190, %fd171, %fd191;
fma.rn.f64 %fd193, %fd192, %fd171, %fd191;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd193;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r25}, %fd193;
}
shl.b32 %r99, %r23, 20;
add.s32 %r100, %r25, %r99;
mov.b64 %fd351, {%r24, %r100};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd162;
}
mov.b32 %f6, %r101;
abs.f32 %f2, %f6;
setp.lt.f32	%p19, %f2, 0f4086232B;
@%p19 bra BB189_20;

setp.gt.f64	%p20, %fd17, 0d8000000000000000;
mov.f64 %fd194, 0d7FF0000000000000;
sub.f64 %fd195, %fd194, %fd17;
selp.f64	%fd351, 0d0000000000000000, %fd195, %p20;
setp.geu.f32	%p21, %f2, 0f40874800;
@%p21 bra BB189_20;

shr.u32 %r102, %r23, 31;
add.s32 %r103, %r23, %r102;
shr.s32 %r104, %r103, 1;
shl.b32 %r105, %r104, 20;
add.s32 %r106, %r105, %r25;
mov.b64 %fd196, {%r24, %r106};
sub.s32 %r107, %r23, %r104;
shl.b32 %r108, %r107, 20;
add.s32 %r109, %r108, 1072693248;
mov.u32 %r110, 0;
mov.b64 %fd197, {%r110, %r109};
mul.f64 %fd351, %fd196, %fd197;

BB189_20:
add.f64 %fd352, %fd351, 0d3FF0000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r167}, %fd352;
}
{
.reg .b32 %temp; 
mov.b64 {%r168, %temp}, %fd352;
}
mov.u32 %r169, -1023;
setp.gt.s32	%p22, %r167, 1048575;
@%p22 bra BB189_22;

mul.f64 %fd352, %fd352, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r167}, %fd352;
}
{
.reg .b32 %temp; 
mov.b64 {%r168, %temp}, %fd352;
}
mov.u32 %r169, -1077;

BB189_22:
add.s32 %r113, %r167, -1;
setp.lt.u32	%p23, %r113, 2146435071;
@%p23 bra BB189_24;
bra.uni BB189_23;

BB189_24:
shr.u32 %r115, %r167, 20;
add.s32 %r170, %r169, %r115;
and.b32 %r116, %r167, -2146435073;
or.b32 %r117, %r116, 1072693248;
mov.b64 %fd353, {%r168, %r117};
setp.lt.s32	%p25, %r117, 1073127583;
@%p25 bra BB189_26;

{
.reg .b32 %temp; 
mov.b64 {%r118, %temp}, %fd353;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd353;
}
add.s32 %r120, %r119, -1048576;
mov.b64 %fd353, {%r118, %r120};
add.s32 %r170, %r170, 1;

BB189_26:
mov.f64 %fd347, 0d3FF0000000000000;
add.f64 %fd201, %fd353, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd200,%fd201;

	neg.f64 %fd202, %fd201;
fma.rn.f64 %fd204, %fd202, %fd200, %fd347;
fma.rn.f64 %fd205, %fd204, %fd204, %fd204;
fma.rn.f64 %fd206, %fd205, %fd200, %fd200;
add.f64 %fd207, %fd353, 0dBFF0000000000000;
mul.f64 %fd208, %fd207, %fd206;
fma.rn.f64 %fd209, %fd207, %fd206, %fd208;
mul.f64 %fd210, %fd209, %fd209;
mov.f64 %fd211, 0d3ED0EE258B7A8B04;
mov.f64 %fd212, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd213, %fd212, %fd210, %fd211;
mov.f64 %fd214, 0d3EF3B2669F02676F;
fma.rn.f64 %fd215, %fd213, %fd210, %fd214;
mov.f64 %fd216, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd217, %fd215, %fd210, %fd216;
mov.f64 %fd218, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd219, %fd217, %fd210, %fd218;
mov.f64 %fd220, 0d3F624924923BE72D;
fma.rn.f64 %fd221, %fd219, %fd210, %fd220;
mov.f64 %fd222, 0d3F8999999999A3C4;
fma.rn.f64 %fd223, %fd221, %fd210, %fd222;
mov.f64 %fd224, 0d3FB5555555555554;
fma.rn.f64 %fd225, %fd223, %fd210, %fd224;
sub.f64 %fd226, %fd207, %fd209;
add.f64 %fd227, %fd226, %fd226;
neg.f64 %fd228, %fd209;
fma.rn.f64 %fd229, %fd228, %fd207, %fd227;
mul.f64 %fd230, %fd206, %fd229;
mul.f64 %fd231, %fd210, %fd225;
fma.rn.f64 %fd232, %fd231, %fd209, %fd230;
xor.b32 %r121, %r170, -2147483648;
mov.u32 %r122, 1127219200;
mov.b64 %fd233, {%r121, %r122};
mov.u32 %r123, -2147483648;
mov.b64 %fd234, {%r123, %r122};
sub.f64 %fd235, %fd233, %fd234;
mov.f64 %fd236, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd237, %fd235, %fd236, %fd209;
neg.f64 %fd238, %fd235;
fma.rn.f64 %fd239, %fd238, %fd236, %fd237;
sub.f64 %fd240, %fd239, %fd209;
sub.f64 %fd241, %fd232, %fd240;
mov.f64 %fd242, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd243, %fd235, %fd242, %fd241;
add.f64 %fd354, %fd237, %fd243;
bra.uni BB189_27;

BB189_23:
mov.f64 %fd198, 0d7FF0000000000000;
fma.rn.f64 %fd199, %fd352, %fd198, %fd198;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r114}, %fd352;
}
mov.b32 %f7, %r114;
setp.eq.f32	%p24, %f7, 0f00000000;
selp.f64	%fd354, 0dFFF0000000000000, %fd199, %p24;

BB189_27:
st.local.f64 [%rd211], %fd354;
add.s64 %rd211, %rd211, 8;
add.s64 %rd210, %rd210, -128;
add.s32 %r166, %r166, 1;
setp.eq.s32	%p26, %r166, 0;
mov.u32 %r181, 7;
@%p26 bra BB189_41;
bra.uni BB189_17;

BB189_41:
add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd31, %rd194;
and.b16 %rs9, %rs27, 255;
setp.eq.s16	%p36, %rs9, 0;
@%p36 bra BB189_56;
bra.uni BB189_42;

BB189_56:
ld.local.f64 %fd359, [%rd31];
mul.wide.u32 %rd121, %r181, 8;
add.s64 %rd122, %rd121, 34359738360;
shr.u64 %rd123, %rd122, 3;
cvt.u32.u64	%r58, %rd123;
setp.lt.s32	%p44, %r58, 1;
@%p44 bra BB189_58;

ld.local.f64 %fd335, [%rd31+8];
add.f64 %fd359, %fd359, %fd335;

BB189_58:
setp.lt.s32	%p45, %r58, 2;
@%p45 bra BB189_60;

ld.local.f64 %fd336, [%rd31+16];
add.f64 %fd359, %fd359, %fd336;

BB189_60:
setp.lt.s32	%p46, %r58, 3;
@%p46 bra BB189_62;

ld.local.f64 %fd337, [%rd31+24];
add.f64 %fd359, %fd359, %fd337;

BB189_62:
setp.lt.s32	%p47, %r58, 4;
@%p47 bra BB189_64;

ld.local.f64 %fd338, [%rd31+32];
add.f64 %fd359, %fd359, %fd338;

BB189_64:
setp.lt.s32	%p48, %r58, 5;
@%p48 bra BB189_66;

ld.local.f64 %fd339, [%rd31+40];
add.f64 %fd359, %fd359, %fd339;

BB189_66:
setp.lt.s32	%p49, %r58, 6;
@%p49 bra BB189_68;

ld.local.f64 %fd340, [%rd31+48];
add.f64 %fd359, %fd359, %fd340;
bra.uni BB189_68;

BB189_42:
setp.lt.s32	%p37, %r181, 1;
@%p37 bra BB189_44;

ld.local.f64 %fd328, [%rd31];
add.f64 %fd359, %fd359, %fd328;

BB189_44:
setp.lt.s32	%p38, %r181, 2;
@%p38 bra BB189_46;

ld.local.f64 %fd329, [%rd31+8];
add.f64 %fd359, %fd359, %fd329;

BB189_46:
setp.lt.s32	%p39, %r181, 3;
@%p39 bra BB189_48;

ld.local.f64 %fd330, [%rd31+16];
add.f64 %fd359, %fd359, %fd330;

BB189_48:
setp.lt.s32	%p40, %r181, 4;
@%p40 bra BB189_50;

ld.local.f64 %fd331, [%rd31+24];
add.f64 %fd359, %fd359, %fd331;

BB189_50:
setp.lt.s32	%p41, %r181, 5;
@%p41 bra BB189_52;

ld.local.f64 %fd332, [%rd31+32];
add.f64 %fd359, %fd359, %fd332;

BB189_52:
setp.lt.s32	%p42, %r181, 6;
@%p42 bra BB189_54;

ld.local.f64 %fd333, [%rd31+40];
add.f64 %fd359, %fd359, %fd333;

BB189_54:
setp.lt.s32	%p43, %r181, 7;
@%p43 bra BB189_68;

ld.local.f64 %fd334, [%rd31+48];
add.f64 %fd359, %fd359, %fd334;

BB189_68:
add.s64 %rd209, %rd209, 7168;
add.s32 %r184, %r184, 896;
setp.lt.s32	%p50, %r184, %r18;
add.s64 %rd208, %rd208, -896;
mov.u16 %rs28, 1;
mov.u16 %rs27, %rs28;
@%p50 bra BB189_16;

BB189_69:
bar.sync 0;
@%p5 bra BB189_90;

ld.shared.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
mov.u64 %rd217, %rd34;
mov.u64 %rd212, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd219, %rd212;
setp.eq.s64	%p52, %rd34, %rd219;
@%p52 bra BB189_74;

mov.u64 %rd218, %rd217;

BB189_72:
mov.u64 %rd214, %rd219;
mov.u64 %rd217, %rd218;
mov.u64 %rd218, %rd214;
ld.shared.u8 %rs12, [%rd212];
and.b16 %rs13, %rs12, 1;
setp.eq.b16	%p53, %rs13, 1;
not.pred %p54, %p53;
ld.shared.u64 %rd39, [%rd212];
setp.lt.u64	%p55, %rd39, 2048;
or.pred %p56, %p54, %p55;
@!%p56 bra BB189_74;
bra.uni BB189_73;

BB189_73:
shr.u64 %rd126, %rd39, 1;
add.s64 %rd127, %rd212, %rd126;
add.s64 %rd212, %rd127, 16;
add.s64 %rd128, %rd218, %rd126;
add.s64 %rd219, %rd128, 16;
setp.ne.s64	%p57, %rd219, %rd34;
mov.u64 %rd217, %rd218;
@%p57 bra BB189_72;

BB189_74:
setp.eq.s64	%p59, %rd217, %rd34;
mov.pred %p82, 0;
@%p59 bra BB189_76;

ld.u64 %rd130, [%rd217];
shr.u64 %rd131, %rd130, 1;
add.s64 %rd132, %rd217, %rd131;
add.s64 %rd223, %rd132, 16;
setp.ne.s64	%p82, %rd223, %rd34;

BB189_76:
@%p82 bra BB189_82;
bra.uni BB189_77;

BB189_82:
ld.u64 %rd50, [%rd223];
and.b64 %rd147, %rd50, -32;
setp.eq.s64	%p63, %rd147, 2048;
cvt.u16.u64	%rs29, %rd50;
@%p63 bra BB189_85;

add.s64 %rd51, %rd223, 16;
ld.u64 %rd148, [%rd223+1040];
and.b64 %rd149, %rd148, 1;
add.s64 %rd150, %rd50, -2080;
and.b64 %rd151, %rd150, -2;
or.b64 %rd152, %rd149, %rd151;
st.u64 [%rd223+1040], %rd152;
st.u64 [%rd223+1048], %rd223;
cvt.u16.u64	%rs15, %rd150;
or.b16 %rs16, %rs15, 1;
and.b64 %rd153, %rd50, 1;
or.b64 %rd154, %rd153, 2048;
st.u64 [%rd223], %rd154;
st.u8 [%rd223+1040], %rs16;
ld.u64 %rd155, [%rd223+1040];
shr.u64 %rd52, %rd155, 1;
add.s64 %rd156, %rd52, %rd51;
add.s64 %rd157, %rd156, 1040;
ld.shared.u64 %rd158, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p64, %rd157, %rd158;
cvt.u16.u64	%rs17, %rd50;
and.b16 %rs29, %rs17, 1;
@%p64 bra BB189_85;

add.s64 %rd159, %rd51, 1024;
st.u64 [%rd156+1048], %rd159;
ld.u8 %rs29, [%rd223];

BB189_85:
and.b16 %rs18, %rs29, 254;
st.u8 [%rd223], %rs18;
bra.uni BB189_86;

BB189_77:
mov.u64 %rd134, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd135, %rd134;
sub.s64 %rd136, %rd34, %rd135;
add.s64 %rd137, %rd136, 1040;
ld.shared.u64 %rd138, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16];
setp.gt.u64	%p60, %rd137, %rd138;
mov.u64 %rd221, -1;
mov.u64 %rd222, %rd34;
@%p60 bra BB189_79;

add.s64 %rd45, %rd34, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd45;
mov.u64 %rd221, %rd45;
mov.u64 %rd222, %rd45;

BB189_79:
mov.u64 %rd46, %rd222;
setp.eq.s64	%p61, %rd221, -1;
@%p61 bra BB189_81;

mov.u64 %rd139, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd140, %rd139;
sub.s64 %rd141, %rd34, %rd140;
add.s64 %rd142, %rd139, %rd141;
ld.shared.u64 %rd143, [%rd142];
and.b64 %rd144, %rd143, 1;
or.b64 %rd145, %rd144, 2048;
st.shared.u64 [%rd142], %rd145;
st.shared.u64 [%rd142+8], %rd217;
mov.u16 %rs14, 0;
st.shared.u8 [%rd142], %rs14;

BB189_81:
mov.u64 %rd223, %rd34;
setp.eq.s64	%p62, %rd34, %rd46;
mov.u64 %rd224, 0;
@%p62 bra BB189_87;

BB189_86:
add.s64 %rd224, %rd223, 16;

BB189_87:
mov.u64 %rd225, %rd224;
setp.ne.s64	%p65, %rd224, 0;
@%p65 bra BB189_89;

mov.u64 %rd161, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd161;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd225, [retval0+0];


	}

BB189_89:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd225;

BB189_90:
bar.sync 0;
ld.shared.u64 %rd59, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd162, %r2, 8;
add.s64 %rd60, %rd59, %rd162;
setp.eq.s16	%p66, %rs28, 0;
@%p66 bra BB189_92;

st.f64 [%rd60], %fd359;

BB189_92:
bar.sync 0;
mov.u32 %r151, 128;
min.s32 %r61, %r18, %r151;
setp.lt.s32	%p67, %r61, 2;
@%p67 bra BB189_97;

not.b32 %r62, %r2;
mov.u32 %r185, %r61;

BB189_94:
mov.u32 %r63, %r185;
shr.s32 %r64, %r63, 1;
setp.ge.s32	%p68, %r2, %r64;
@%p68 bra BB189_96;

add.s32 %r153, %r63, %r62;
mul.wide.s32 %rd163, %r153, 8;
add.s64 %rd164, %rd59, %rd163;
ld.f64 %fd341, [%rd164];
ld.f64 %fd342, [%rd60];
add.f64 %fd343, %fd342, %fd341;
st.f64 [%rd60], %fd343;

BB189_96:
bar.sync 0;
sub.s32 %r65, %r63, %r64;
setp.gt.s32	%p69, %r65, 1;
mov.u32 %r185, %r65;
@%p69 bra BB189_94;

BB189_97:
bar.sync 0;
setp.lt.s32	%p70, %r61, 1;
@%p70 bra BB189_99;

ld.f64 %fd344, [%rd59];
add.f64 %fd360, %fd360, %fd344;

BB189_99:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB189_115;
bra.uni BB189_100;

BB189_100:

	{ 
.reg .pred p; 
isspacep.shared p, %rd59; 
selp.u32 %r155, 1, 0, p; 
} 


	setp.eq.s32	%p71, %r155, 0;
@%p71 bra BB189_114;

mov.u64 %rd166, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd167, %rd166;
sub.s64 %rd61, %rd59, %rd167;
setp.eq.s64	%p72, %rd59, 0;
@%p72 bra BB189_115;

add.s64 %rd168, %rd61, -16;
add.s64 %rd170, %rd166, %rd168;
add.s64 %rd63, %rd167, %rd168;
ld.shared.u8 %rs19, [%rd170];
or.b16 %rs20, %rs19, 1;
st.shared.u8 [%rd170], %rs20;
ld.shared.u64 %rd64, [%rd170+8];
setp.eq.s64	%p73, %rd64, 0;
mov.u64 %rd229, %rd63;
@%p73 bra BB189_108;

mov.u64 %rd65, %rd63;
ld.u8 %rs21, [%rd64];
and.b16 %rs22, %rs21, 1;
setp.eq.b16	%p74, %rs22, 1;
mov.u64 %rd229, %rd65;
@!%p74 bra BB189_108;
bra.uni BB189_104;

BB189_104:
ld.u64 %rd67, [%rd64];
shr.u64 %rd68, %rd67, 1;
add.s64 %rd69, %rd64, 16;
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd172, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p75, %rd70, %rd172;
mov.u64 %rd229, %rd64;
@%p75 bra BB189_108;

ld.u8 %rs23, [%rd70];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p76, %rs24, 1;
mov.u64 %rd226, %rd64;
mov.u64 %rd229, %rd226;
@!%p76 bra BB189_108;
bra.uni BB189_106;

BB189_106:
ld.u64 %rd173, [%rd70];
shr.u64 %rd174, %rd173, 1;
add.s64 %rd175, %rd174, %rd68;
add.s64 %rd176, %rd175, 16;
shl.b64 %rd177, %rd176, 1;
and.b64 %rd178, %rd67, 1;
or.b64 %rd179, %rd177, %rd178;
st.u64 [%rd64], %rd179;
and.b64 %rd71, %rd176, 9223372036854775807;
add.s64 %rd180, %rd69, %rd71;
ld.shared.u64 %rd181, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p77, %rd180, %rd181;
mov.u64 %rd227, %rd64;
mov.u64 %rd229, %rd227;
@%p77 bra BB189_108;

add.s64 %rd182, %rd71, %rd69;
st.u64 [%rd182+8], %rd64;
mov.u64 %rd229, %rd64;

BB189_108:
ld.u64 %rd74, [%rd229];
shr.u64 %rd75, %rd74, 1;
add.s64 %rd76, %rd229, 16;
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd183, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p78, %rd77, %rd183;
@%p78 bra BB189_112;

ld.u8 %rs25, [%rd77];
and.b16 %rs26, %rs25, 1;
setp.eq.b16	%p79, %rs26, 1;
@!%p79 bra BB189_115;
bra.uni BB189_110;

BB189_110:
ld.u64 %rd184, [%rd77];
shr.u64 %rd185, %rd184, 1;
add.s64 %rd186, %rd185, %rd75;
add.s64 %rd187, %rd186, 16;
shl.b64 %rd188, %rd187, 1;
and.b64 %rd189, %rd74, 1;
or.b64 %rd190, %rd188, %rd189;
st.u64 [%rd229], %rd190;
and.b64 %rd78, %rd187, 9223372036854775807;
add.s64 %rd191, %rd76, %rd78;
ld.shared.u64 %rd192, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p80, %rd191, %rd192;
@%p80 bra BB189_115;

add.s64 %rd193, %rd78, %rd76;
st.u64 [%rd193+8], %rd229;
bra.uni BB189_115;

BB189_114:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd59;
call.uni 
free, 
(
param0
);


	}

BB189_115:
bar.sync 0;
@!%p3 bra BB189_117;
bra.uni BB189_116;

BB189_116:
mov.u64 %rd205, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId18softmargin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u64 %rd204, [%rd205+80];
mov.u64 %rd203, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId18softmargin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u32 %r161, [%rd203+124];
mov.u32 %r160, %ctaid.x;
add.s32 %r159, %r160, %r161;
cvt.s64.s32	%rd202, %r159;
shl.b64 %rd201, %rd202, 3;
cvta.to.global.u64 %rd200, %rd204;
add.s64 %rd199, %rd200, %rd201;
st.global.f64 [%rd199], %fd360;

BB189_117:
ret;

BB189_112:
setp.lt.u64	%p81, %rd77, %rd229;
@%p81 bra BB189_115;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd229;
bra.uni BB189_115;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB190_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd12;

BB190_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB190_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB190_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB190_4;

BB190_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB191_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd19;

BB191_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB191_4;

BB191_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB191_3;

BB191_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB192_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd12;

BB192_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB192_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB192_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB192_4;

BB192_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB193_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd19;

BB193_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB193_4;

BB193_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB193_3;

BB193_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .b32 %r<68>;
.reg .f64 %fd<82>;
.reg .b64 %rd<164>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB194_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd60;

BB194_2:
mov.u64 %rd145, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f64 %fd81, [%rd3+-8];
add.s64 %rd4, %rd56, -8;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 3;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB194_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 8;
add.s64 %rd144, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB194_4:
sub.s64 %rd67, %rd4, %rd145;
shr.u64 %rd68, %rd67, 3;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB194_6;
bra.uni BB194_5;

BB194_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB194_8;

ld.global.f64 %fd74, [%rd144];
mov.u32 %r66, 1;

BB194_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB194_10;

ld.global.f64 %fd75, [%rd144+1024];
add.s32 %r66, %r66, 1;

BB194_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB194_12;

ld.global.f64 %fd76, [%rd144+2048];
add.s32 %r66, %r66, 1;

BB194_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB194_14;

ld.global.f64 %fd77, [%rd144+3072];
add.s32 %r66, %r66, 1;

BB194_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB194_16;

ld.global.f64 %fd78, [%rd144+4096];
add.s32 %r66, %r66, 1;

BB194_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB194_18;

ld.global.f64 %fd79, [%rd144+5120];
add.s32 %r66, %r66, 1;

BB194_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB194_20;

ld.global.f64 %fd73, [%rd144+6144];
add.s32 %r66, %r66, 1;
bra.uni BB194_20;

BB194_5:
ld.global.f64 %fd74, [%rd144];
ld.global.f64 %fd75, [%rd144+1024];
ld.global.f64 %fd76, [%rd144+2048];
ld.global.f64 %fd77, [%rd144+3072];
ld.global.f64 %fd78, [%rd144+4096];
ld.global.f64 %fd79, [%rd144+5120];
ld.global.f64 %fd73, [%rd144+6144];
mov.u32 %r66, 7;

BB194_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB194_22;
bra.uni BB194_21;

BB194_22:
mul.wide.u32 %rd69, %r66, 8;
add.s64 %rd70, %rd69, 34359738360;
shr.u64 %rd71, %rd70, 3;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f64 %fd58, %fd74, %fd75;
selp.f64	%fd59, %fd58, %fd74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f64 %fd60, %fd59, %fd76;
selp.f64	%fd61, %fd60, %fd59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f64 %fd62, %fd61, %fd77;
selp.f64	%fd63, %fd62, %fd61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f64 %fd64, %fd63, %fd78;
selp.f64	%fd65, %fd64, %fd63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f64 %fd66, %fd65, %fd79;
selp.f64	%fd67, %fd66, %fd65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f64 %fd68, %fd67, %fd73;
selp.f64	%fd80, %fd68, %fd67, %p30;
bra.uni BB194_23;

BB194_21:
setp.gt.s32	%p18, %r66, 0;
add.f64 %fd45, %fd80, %fd74;
selp.f64	%fd46, %fd45, %fd80, %p18;
add.f64 %fd47, %fd46, %fd75;
setp.gt.s32	%p19, %r66, 1;
selp.f64	%fd48, %fd47, %fd46, %p19;
add.f64 %fd49, %fd48, %fd76;
setp.gt.s32	%p20, %r66, 2;
selp.f64	%fd50, %fd49, %fd48, %p20;
add.f64 %fd51, %fd50, %fd77;
setp.gt.s32	%p21, %r66, 3;
selp.f64	%fd52, %fd51, %fd50, %p21;
add.f64 %fd53, %fd52, %fd78;
setp.gt.s32	%p22, %r66, 4;
selp.f64	%fd54, %fd53, %fd52, %p22;
add.f64 %fd55, %fd54, %fd79;
setp.gt.s32	%p23, %r66, 5;
selp.f64	%fd56, %fd55, %fd54, %p23;
add.f64 %fd57, %fd56, %fd73;
setp.gt.s32	%p24, %r66, 6;
selp.f64	%fd80, %fd57, %fd56, %p24;

BB194_23:
add.s64 %rd145, %rd145, 7168;
add.s64 %rd144, %rd144, 7168;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB194_4;

BB194_24:
bar.sync 0;
@%p5 bra BB194_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
mov.u64 %rd151, %rd10;
mov.u64 %rd146, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd153, %rd146;
setp.eq.s64	%p33, %rd10, %rd153;
@%p33 bra BB194_29;

mov.u64 %rd152, %rd151;

BB194_27:
mov.u64 %rd148, %rd153;
mov.u64 %rd151, %rd152;
mov.u64 %rd152, %rd148;
ld.shared.u8 %rs30, [%rd146];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd146];
setp.lt.u64	%p36, %rd15, 2048;
or.pred %p37, %p35, %p36;
@!%p37 bra BB194_29;
bra.uni BB194_28;

BB194_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd146, %rd74;
add.s64 %rd146, %rd75, 16;
add.s64 %rd76, %rd152, %rd74;
add.s64 %rd153, %rd76, 16;
setp.ne.s64	%p38, %rd153, %rd10;
mov.u64 %rd151, %rd152;
@%p38 bra BB194_27;

BB194_29:
setp.eq.s64	%p40, %rd151, %rd10;
mov.pred %p63, 0;
@%p40 bra BB194_31;

ld.u64 %rd78, [%rd151];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd151, %rd79;
add.s64 %rd157, %rd80, 16;
setp.ne.s64	%p63, %rd157, %rd10;

BB194_31:
@%p63 bra BB194_37;
bra.uni BB194_32;

BB194_37:
ld.u64 %rd26, [%rd157];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 2048;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB194_40;

add.s64 %rd27, %rd157, 16;
ld.u64 %rd96, [%rd157+1040];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -2080;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd157+1040], %rd100;
st.u64 [%rd157+1048], %rd157;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 2048;
st.u64 [%rd157], %rd102;
st.u8 [%rd157+1040], %rs34;
ld.u64 %rd103, [%rd157+1040];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 1040;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB194_40;

add.s64 %rd107, %rd27, 1024;
st.u64 [%rd104+1048], %rd107;
ld.u8 %rs47, [%rd157];

BB194_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd157], %rs36;
bra.uni BB194_41;

BB194_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 1040;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd155, -1;
mov.u64 %rd156, %rd10;
@%p41 bra BB194_34;

add.s64 %rd21, %rd10, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd155, %rd21;
mov.u64 %rd156, %rd21;

BB194_34:
mov.u64 %rd22, %rd156;
setp.eq.s64	%p42, %rd155, -1;
@%p42 bra BB194_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 2048;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd151;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB194_36:
mov.u64 %rd157, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd158, 0;
@%p43 bra BB194_42;

BB194_41:
add.s64 %rd158, %rd157, 16;

BB194_42:
mov.u64 %rd159, %rd158;
setp.ne.s64	%p46, %rd158, 0;
@%p46 bra BB194_44;

mov.u64 %rd109, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd159, [retval0+0];


	}

BB194_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd159;

BB194_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 8;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB194_47;

st.f64 [%rd36], %fd80;

BB194_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB194_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB194_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB194_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 8;
add.s64 %rd112, %rd35, %rd111;
ld.f64 %fd69, [%rd112];
ld.f64 %fd70, [%rd36];
add.f64 %fd71, %fd70, %fd69;
st.f64 [%rd36], %fd71;

BB194_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB194_49;

BB194_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB194_54;

ld.f64 %fd72, [%rd35];
add.f64 %fd81, %fd81, %fd72;

BB194_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB194_70;
bra.uni BB194_55;

BB194_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB194_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB194_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd163, %rd39;
@%p54 bra BB194_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd163, %rd41;
@!%p55 bra BB194_63;
bra.uni BB194_59;

BB194_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd163, %rd40;
@%p56 bra BB194_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd160, %rd40;
mov.u64 %rd163, %rd160;
@!%p57 bra BB194_63;
bra.uni BB194_61;

BB194_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd161, %rd40;
mov.u64 %rd163, %rd161;
@%p58 bra BB194_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd163, %rd40;

BB194_63:
ld.u64 %rd50, [%rd163];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd163, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB194_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB194_70;
bra.uni BB194_65;

BB194_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd163], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB194_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd163;
bra.uni BB194_70;

BB194_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB194_70:
bar.sync 0;
@!%p3 bra BB194_72;
bra.uni BB194_71;

BB194_71:
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
cvta.to.global.u64 %rd142, %rd143;
st.global.f64 [%rd142], %fd81;

BB194_72:
ret;

BB194_67:
setp.lt.u64	%p62, %rd53, %rd163;
@%p62 bra BB194_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd163;
bra.uni BB194_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB195_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd12;

BB195_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB195_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB195_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB195_4;

BB195_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB196_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd19;

BB196_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB196_4;

BB196_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB196_3;

BB196_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<9>;
.reg .b16 %rs<19>;
.reg .f32 %f<3>;
.reg .b32 %r<42>;
.reg .f64 %fd<55>;
.reg .b64 %rd<26>;


ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r22, %r23}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd14, %rd13;
setp.eq.s64	%p2, %rd14, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB197_2;

cvt.s64.s32	%rd15, %r23;
mov.u32 %r26, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r26;
mov.u64 %rd16, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd17, %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd15;

BB197_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r27, %ctaid.x;
add.s32 %r4, %r27, %r19;
bar.sync 0;
mad.lo.s32 %r41, %r4, %r3, %r1;
setp.ge.u32	%p4, %r41, %r12;
@%p4 bra BB197_8;

cvta.to.global.u64 %rd18, %rd10;
cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
mul.lo.s32 %r6, %r3, %r20;
mul.wide.u32 %rd21, %r41, 8;
add.s64 %rd25, %rd18, %rd21;
add.s64 %rd24, %rd19, %rd21;
add.s64 %rd23, %rd20, %rd21;

BB197_4:
ld.global.f64 %fd3, [%rd24];
ld.global.f64 %fd11, [%rd25];
mul.f64 %fd4, %fd11, %fd3;
neg.f64 %fd12, %fd4;
mov.f64 %fd13, 0d4338000000000000;
mov.f64 %fd14, 0d3FF71547652B82FE;
fma.rn.f64 %fd15, %fd12, %fd14, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%r8, %temp}, %fd15;
}
mov.f64 %fd16, 0dC338000000000000;
add.rn.f64 %fd17, %fd15, %fd16;
mov.f64 %fd18, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd19, %fd17, %fd18, %fd12;
mov.f64 %fd20, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd21, %fd17, %fd20, %fd19;
mov.f64 %fd22, 0d3E928AF3FCA213EA;
mov.f64 %fd23, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd24, %fd23, %fd21, %fd22;
mov.f64 %fd25, 0d3EC71DEE62401315;
fma.rn.f64 %fd26, %fd24, %fd21, %fd25;
mov.f64 %fd27, 0d3EFA01997C89EB71;
fma.rn.f64 %fd28, %fd26, %fd21, %fd27;
mov.f64 %fd29, 0d3F2A01A014761F65;
fma.rn.f64 %fd30, %fd28, %fd21, %fd29;
mov.f64 %fd31, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd32, %fd30, %fd21, %fd31;
mov.f64 %fd33, 0d3F81111111122322;
fma.rn.f64 %fd34, %fd32, %fd21, %fd33;
mov.f64 %fd35, 0d3FA55555555502A1;
fma.rn.f64 %fd36, %fd34, %fd21, %fd35;
mov.f64 %fd37, 0d3FC5555555555511;
fma.rn.f64 %fd38, %fd36, %fd21, %fd37;
mov.f64 %fd39, 0d3FE000000000000B;
fma.rn.f64 %fd40, %fd38, %fd21, %fd39;
mov.f64 %fd41, 0d3FF0000000000000;
fma.rn.f64 %fd42, %fd40, %fd21, %fd41;
fma.rn.f64 %fd43, %fd42, %fd21, %fd41;
{
.reg .b32 %temp; 
mov.b64 {%r9, %temp}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r10}, %fd43;
}
shl.b32 %r28, %r8, 20;
add.s32 %r29, %r10, %r28;
mov.b64 %fd54, {%r9, %r29};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r30}, %fd12;
}
mov.b32 %f2, %r30;
abs.f32 %f1, %f2;
setp.lt.f32	%p5, %f1, 0f4086232B;
@%p5 bra BB197_7;

setp.gt.f64	%p6, %fd4, 0d8000000000000000;
mov.f64 %fd44, 0d7FF0000000000000;
sub.f64 %fd45, %fd44, %fd4;
selp.f64	%fd54, 0d0000000000000000, %fd45, %p6;
setp.geu.f32	%p7, %f1, 0f40874800;
@%p7 bra BB197_7;

shr.u32 %r31, %r8, 31;
add.s32 %r32, %r8, %r31;
shr.s32 %r33, %r32, 1;
shl.b32 %r34, %r33, 20;
add.s32 %r35, %r34, %r10;
mov.b64 %fd46, {%r9, %r35};
sub.s32 %r36, %r8, %r33;
shl.b32 %r37, %r36, 20;
add.s32 %r38, %r37, 1072693248;
mov.u32 %r39, 0;
mov.b64 %fd47, {%r39, %r38};
mul.f64 %fd54, %fd46, %fd47;

BB197_7:
ld.param.u32 %r40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
mul.f64 %fd48, %fd3, %fd54;
mul.f64 %fd49, %fd9, %fd48;
neg.f64 %fd50, %fd49;
add.f64 %fd51, %fd54, 0d3FF0000000000000;
div.rn.f64 %fd52, %fd50, %fd51;
mul.f64 %fd53, %fd10, %fd52;
st.global.f64 [%rd23], %fd53;
mul.wide.u32 %rd22, %r6, 8;
add.s64 %rd25, %rd25, %rd22;
add.s64 %rd24, %rd24, %rd22;
add.s64 %rd23, %rd23, %rd22;
add.s32 %r41, %r41, %r6;
setp.lt.u32	%p8, %r41, %r40;
@%p8 bra BB197_4;

BB197_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .f32 %f<3>;
.reg .b32 %r<37>;
.reg .f64 %fd<56>;
.reg .b64 %rd<34>;


ld.param.v2.u32 {%r15, %r16}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB198_2;

cvt.s64.s32	%rd24, %r18;
mov.u32 %r21, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE], %r21;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_0000487b_00000000_7_SoftMarginCriterion_cpp1_ii_eb3289e319s_on_chip_allocatorE+16], %rd24;

BB198_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r22, %ctaid.x;
add.s32 %r4, %r22, %r14;
bar.sync 0;
mul.lo.s32 %r23, %r3, %r15;
cvt.s64.s32	%rd5, %r23;
mad.lo.s32 %r24, %r4, %r3, %r1;
cvt.s64.s32	%rd30, %r24;
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd33, %rd1, %rd27;
add.s64 %rd32, %rd2, %rd27;
add.s64 %rd31, %rd3, %rd27;
setp.ge.s64	%p4, %rd30, %rd21;
@%p4 bra BB198_7;

BB198_3:
ld.global.f64 %fd3, [%rd32];
ld.global.f64 %fd11, [%rd33];
mul.f64 %fd4, %fd11, %fd3;
neg.f64 %fd12, %fd4;
mov.f64 %fd13, 0d4338000000000000;
mov.f64 %fd14, 0d3FF71547652B82FE;
fma.rn.f64 %fd15, %fd12, %fd14, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd15;
}
mov.f64 %fd16, 0dC338000000000000;
add.rn.f64 %fd17, %fd15, %fd16;
mov.f64 %fd18, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd19, %fd17, %fd18, %fd12;
mov.f64 %fd20, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd21, %fd17, %fd20, %fd19;
mov.f64 %fd22, 0d3E928AF3FCA213EA;
mov.f64 %fd23, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd24, %fd23, %fd21, %fd22;
mov.f64 %fd25, 0d3EC71DEE62401315;
fma.rn.f64 %fd26, %fd24, %fd21, %fd25;
mov.f64 %fd27, 0d3EFA01997C89EB71;
fma.rn.f64 %fd28, %fd26, %fd21, %fd27;
mov.f64 %fd29, 0d3F2A01A014761F65;
fma.rn.f64 %fd30, %fd28, %fd21, %fd29;
mov.f64 %fd31, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd32, %fd30, %fd21, %fd31;
mov.f64 %fd33, 0d3F81111111122322;
fma.rn.f64 %fd34, %fd32, %fd21, %fd33;
mov.f64 %fd35, 0d3FA55555555502A1;
fma.rn.f64 %fd36, %fd34, %fd21, %fd35;
mov.f64 %fd37, 0d3FC5555555555511;
fma.rn.f64 %fd38, %fd36, %fd21, %fd37;
mov.f64 %fd39, 0d3FE000000000000B;
fma.rn.f64 %fd40, %fd38, %fd21, %fd39;
mov.f64 %fd41, 0d3FF0000000000000;
fma.rn.f64 %fd42, %fd40, %fd21, %fd41;
fma.rn.f64 %fd43, %fd42, %fd21, %fd41;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd43;
}
shl.b32 %r25, %r5, 20;
add.s32 %r26, %r7, %r25;
mov.b64 %fd55, {%r6, %r26};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r27}, %fd12;
}
mov.b32 %f2, %r27;
abs.f32 %f1, %f2;
setp.lt.f32	%p5, %f1, 0f4086232B;
@%p5 bra BB198_6;

setp.gt.f64	%p6, %fd4, 0d8000000000000000;
mov.f64 %fd44, 0d7FF0000000000000;
sub.f64 %fd45, %fd44, %fd4;
selp.f64	%fd55, 0d0000000000000000, %fd45, %p6;
setp.geu.f32	%p7, %f1, 0f40874800;
@%p7 bra BB198_6;

shr.u32 %r28, %r5, 31;
add.s32 %r29, %r5, %r28;
shr.s32 %r30, %r29, 1;
shl.b32 %r31, %r30, 20;
add.s32 %r32, %r31, %r7;
mov.b64 %fd46, {%r6, %r32};
sub.s32 %r33, %r5, %r30;
shl.b32 %r34, %r33, 20;
add.s32 %r35, %r34, 1072693248;
mov.u32 %r36, 0;
mov.b64 %fd47, {%r36, %r35};
mul.f64 %fd55, %fd46, %fd47;

BB198_6:
ld.param.f64 %fd54, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI34softmargin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
mul.f64 %fd48, %fd3, %fd55;
mul.f64 %fd49, %fd54, %fd48;
neg.f64 %fd50, %fd49;
add.f64 %fd51, %fd55, 0d3FF0000000000000;
div.rn.f64 %fd52, %fd50, %fd51;
mul.f64 %fd53, %fd10, %fd52;
st.global.f64 [%rd31], %fd53;
shl.b64 %rd28, %rd5, 3;
add.s64 %rd33, %rd33, %rd28;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd5;
setp.lt.s64	%p8, %rd30, %rd29;
@%p8 bra BB198_3;

BB198_7:
ret;
}


