Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 040fbf20cf124eddb048d028cf0dca8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mc_TB_behav xil_defaultlib.mc_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA_nb
Compiling module xil_defaultlib.multi_nb
Compiling module xil_defaultlib.mac_cell
Compiling module xil_defaultlib.mc_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mc_TB_behav
