





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="vgaregs-style.css">
    <title>VGA registers » VGA » Regs</title>
    <meta name="description" content="VGA registers">
    <link rel="prev" href="vgaregs-28609.html">
    <link rel="next" href="vgaregs-30842.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="vgaregs-about.html">About</a></li>


          

<li><a href="vgaregs-28609.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="vgaregs-30842.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>VGA</li>
              <ul>
                <li><a href="index.html">Regs</a></li>
                <li><a href="vgaregs-43932.html">ASM</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">Mode register          index 05h  GRAPH</span></span><br /><span class="line"></span><br /><span class="line">Layout  b6-b5  SR   Shift register</span><br /><span class="line">        b4     OE   Odd/even mode</span><br /><span class="line">        b3     RM   Read mode</span><br /><span class="line">        b2     TC   (EGA only)</span><br /><span class="line">        b1-b0  WM   Write mode</span><br /><span class="line"></span><br /><span class="line">- Shift register (bits 6-5)</span><br /><span class="line">        0 : Output the data in a straightforward serial fashion with</span><br /><span class="line">            each display plane output on its associated serial output.</span><br /><span class="line">            This is the standard VGA format.</span><br /><span class="line">        1 : Output the data in a CGA-compatible 320-by-200, four-color</span><br /><span class="line">            graphics mode. This is used in display modes 4 and 5.</span><br /><span class="line">        2 : Output the data eight bits at a time from the four bit</span><br /><span class="line">            planes. This is the format for the VGA mode 13h.</span><br /><span class="line">            </span><br /><span class="line">- Odd/even mode (bit 4)</span><br /><span class="line">        This bit should be the complement of the O/E field in the</span><br /><span class="line">        Memory mode register.</span><br /><span class="line"></span><br /><span class="line">        0 : Normal VGA operating mode.</span><br /><span class="line">        1 : Controls the VGA, so that even host addresses access even</span><br /><span class="line">            display planes (0,2) and odd host addresses access odd</span><br /><span class="line">            display planes (1,3).</span><br /><span class="line"></span><br /><span class="line">- Read mode (bit 3)</span><br /><span class="line">        0 : Select read mode #0. Data read from the VGA represents</span><br /><span class="line">            eight neighboring horizontal pixels in one display plane,</span><br /><span class="line">            as specified in the Read map select register.</span><br /><span class="line">        1 : Select read mode #1. Data read from the VGA represents</span><br /><span class="line">            the result of a comparison made between the eight</span><br /><span class="line">            neighboring horizontal pixels from any or all display</span><br /><span class="line">            planes with the value in the Color compare register. The</span><br /><span class="line">            display planes selected for the comparison are determined</span><br /><span class="line">            in the Color don&#39;t care register.</span><br /><span class="line"></span><br /><span class="line">- Write mode (bits 1-0)</span><br /><span class="line"></span><br /><span class="line">        b1 b0 Write mode</span><br /><span class="line">        0  0  #0   (default) Direct write. See Data rotate, Set/reset,</span><br /><span class="line">                   Enable set/reset, Bit mask registers.</span><br /><span class="line">        0  1  #1   Used for fast 32-bit mem-to-mem MOVS.</span><br /><span class="line">        1  0  #2   Color plane n (0-3) is filled with the value of</span><br /><span class="line">                   bit n in the write data (Bit mask register).</span><br /><span class="line">        1  1  #3   Uses (rotated) write data ANDed with Bit mask as</span><br /><span class="line">                   bit mask. Uses set/reset as if set/reset were</span><br /><span class="line">                   enabled for all planes.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="vgaregs-10018.html">Memory mode</a>
            
          </li>
        
          <li>
            
              <a href="vgaregs-26977.html">Color compare</a>
            
          </li>
        
          <li>
            
              <a href="vgaregs-27739.html">Data rotate</a>
            
          </li>
        
          <li>
            
              <a href="vgaregs-25964.html">Set/reset</a>
            
          </li>
        
          <li>
            
              <a href="vgaregs-32381.html">Bit mask</a>
            
          </li>
        
      </ul>
    </nav>
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

