#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 12 15:27:36 2020
# Process ID: 7820
# Current directory: C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1
# Command line: vivado.exe -log mb_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_design_wrapper.tcl -notrace
# Log file: C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper.vdi
# Journal file: C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HwAssistedWhosWho/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top mb_design_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_PearsonHashing128Per_0_0/mb_design_PearsonHashing128Per_0_0.dcp' for cell 'mb_design_i/PearsonHashing128Per_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.dcp' for cell 'mb_design_i/axi_gpio_buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0.dcp' for cell 'mb_design_i/axi_gpio_display'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.dcp' for cell 'mb_design_i/axi_gpio_leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0.dcp' for cell 'mb_design_i/axi_gpio_switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0.dcp' for cell 'mb_design_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0.dcp' for cell 'mb_design_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.dcp' for cell 'mb_design_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_djb2Cop_0_0/mb_design_djb2Cop_0_0.dcp' for cell 'mb_design_i/djb2Cop_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_fit_timer_0_0/mb_design_fit_timer_0_0.dcp' for cell 'mb_design_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.dcp' for cell 'mb_design_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_3/mb_design_microblaze_0_3.dcp' for cell 'mb_design_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0.dcp' for cell 'mb_design_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_design_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0.dcp' for cell 'mb_design_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_3/mb_design_dlmb_bram_if_cntlr_3.dcp' for cell 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_3/mb_design_dlmb_v10_3.dcp' for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_3/mb_design_ilmb_bram_if_cntlr_3.dcp' for cell 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_3/mb_design_ilmb_v10_3.dcp' for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_lmb_bram_3/mb_design_lmb_bram_3.dcp' for cell 'mb_design_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 793.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.xdc] for cell 'mb_design_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1524.910 ; gain = 583.398
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.xdc] for cell 'mb_design_i/mdm_1/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_board.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_board.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_board.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_board.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0_board.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0_board.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_board.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_board.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0_board.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0_board.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0_board.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0_board.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0.xdc] for cell 'mb_design_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0.xdc] for cell 'mb_design_i/axi_timer_0/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_3/mb_design_microblaze_0_3.xdc] for cell 'mb_design_i/microblaze_0/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_3/mb_design_microblaze_0_3.xdc] for cell 'mb_design_i/microblaze_0/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_3/mb_design_dlmb_v10_3.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_3/mb_design_dlmb_v10_3.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_3/mb_design_ilmb_v10_3.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_3/mb_design_ilmb_v10_3.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_3/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1524.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1524.910 ; gain = 1067.633
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1524.910 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16eaeae89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1542.398 ; gain = 17.488

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1713dfb3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 158 cells and removed 248 cells
INFO: [Opt 31-1021] In phase Retarget, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13d202e17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: cac7c69d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 678 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 40 load(s) on clock net mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1a5bcdd2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a5bcdd2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a5bcdd2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             158  |             248  |                                             56  |
|  Constant propagation         |              11  |              60  |                                              1  |
|  Sweep                        |               0  |             678  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1728.094 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 205c8881f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.094 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.788 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 205c8881f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1895.652 ; gain = 0.000
Ending Power Optimization Task | Checksum: 205c8881f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.652 ; gain = 167.559

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 205c8881f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 205c8881f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.652 ; gain = 370.742
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_design_wrapper_drc_opted.rpt -pb mb_design_wrapper_drc_opted.pb -rpx mb_design_wrapper_drc_opted.rpx
Command: report_drc -file mb_design_wrapper_drc_opted.rpt -pb mb_design_wrapper_drc_opted.pb -rpx mb_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 118c7eaec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1895.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1347e229f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27e71bfc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27e71bfc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27e71bfc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24c45aaa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 195 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 81 nets or cells. Created 0 new cell, deleted 81 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             81  |                    81  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             81  |                    81  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 105face9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 15b459eec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15b459eec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1039aff3f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ca20068a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e4e9a24e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8eee119c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d2ffc62e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dbc47f24

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 172c23f87

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 172c23f87

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2117fc446

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2117fc446

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.524. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cd7b56bc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cd7b56bc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd7b56bc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cd7b56bc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.652 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 10bd9113a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.652 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10bd9113a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.652 ; gain = 0.000
Ending Placer Task | Checksum: b8c4f57e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1895.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.451 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_design_wrapper_utilization_placed.rpt -pb mb_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1895.652 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1895.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8d9569ac ConstDB: 0 ShapeSum: 2b2f8bd2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebfe6883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1920.055 ; gain = 24.402
Post Restoration Checksum: NetGraph: d6c47967 NumContArr: 1539ef1c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebfe6883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1920.055 ; gain = 24.402

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebfe6883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1926.344 ; gain = 30.691

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebfe6883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1926.344 ; gain = 30.691
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f87f47b7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1951.023 ; gain = 55.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.730  | TNS=0.000  | WHS=-0.147 | THS=-59.946|

Phase 2 Router Initialization | Checksum: 255a14cbd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1953.605 ; gain = 57.953

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5451
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5451
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15caddb23

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1956
 Number of Nodes with overlaps = 897
 Number of Nodes with overlaps = 447
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.333 | TNS=-0.626 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e9bdca8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 788
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.149 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14c8ea446

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 932
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.136 | TNS=-0.136 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ad93a36f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.156 ; gain = 67.504
Phase 4 Rip-up And Reroute | Checksum: 1ad93a36f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24c78aef2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.053 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 116159513

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116159513

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504
Phase 5 Delay and Skew Optimization | Checksum: 116159513

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 130bac071

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bdcf3f64

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504
Phase 6 Post Hold Fix | Checksum: bdcf3f64

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14397 %
  Global Horizontal Routing Utilization  = 1.50646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ccf4deb5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ccf4deb5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 764f35eb

Time (s): cpu = 00:01:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1963.156 ; gain = 67.504

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.061  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 764f35eb

Time (s): cpu = 00:01:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1963.156 ; gain = 67.504
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1963.156 ; gain = 67.504

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1963.156 ; gain = 67.504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1963.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.573 . Memory (MB): peak = 1965.184 ; gain = 2.027
INFO: [Common 17-1381] The checkpoint 'C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_design_wrapper_drc_routed.rpt -pb mb_design_wrapper_drc_routed.pb -rpx mb_design_wrapper_drc_routed.rpx
Command: report_drc -file mb_design_wrapper_drc_routed.rpt -pb mb_design_wrapper_drc_routed.pb -rpx mb_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_design_wrapper_methodology_drc_routed.rpt -pb mb_design_wrapper_methodology_drc_routed.pb -rpx mb_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mb_design_wrapper_methodology_drc_routed.rpt -pb mb_design_wrapper_methodology_drc_routed.pb -rpx mb_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/HwAssistedWhosWho/WhosWhoHardware/WhosWhoHardware.runs/impl_1/mb_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_design_wrapper_power_routed.rpt -pb mb_design_wrapper_power_summary_routed.pb -rpx mb_design_wrapper_power_routed.rpx
Command: report_power -file mb_design_wrapper_power_routed.rpt -pb mb_design_wrapper_power_summary_routed.pb -rpx mb_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_design_wrapper_route_status.rpt -pb mb_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mb_design_wrapper_timing_summary_routed.rpt -pb mb_design_wrapper_timing_summary_routed.pb -rpx mb_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_design_wrapper_bus_skew_routed.rpt -pb mb_design_wrapper_bus_skew_routed.pb -rpx mb_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 12 15:29:46 2020...
