module Control(ins,Branch,MemRead,MemtoReg,ALUOp,MemWrite,ALUSrc,RegWrite);
input [6:0] ins;
output reg Branch,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite;
output reg [1:0] ALUOp;
always@(ins)
begin
 case(ins)
 7'b0110011:
 begin
 Branch=0;
 MemRead=0;
 MemtoReg=0;
 ALUOp=2'b10;
 MemWrite=0;
 ALUSrc=0;
 RegWrite=0;
 end
 7'b0000011:
 begin
 Branch=0;
 MemRead=1;
 MemtoReg=1;
 ALUOp=2'b00;
 MemWrite=0;
 ALUSrc=1;
 RegWrite=1;
 end
 7'b0100011:
 begin
 Branch=0;
 MemRead=1;
 /*MemtoReg=x;*/
 ALUOp=2'b00;
 MemWrite=1;
 ALUSrc=1;
 RegWrite=0;
 end
 7'b1100011:
 begin
 Branch=1;
 MemRead=0;
 /*MemtoReg=x;*/
 ALUOp=2'b01;
 MemWrite=1;
 ALUSrc=0;
 RegWrite=0;
 end
 endcase
 end
 endmodule