{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622120915163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622120915170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:08:35 2021 " "Processing started: Thu May 27 15:08:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622120915170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120915170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Endat_Controller_Firmware -c A0212_0002_007_Infrastructure_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Endat_Controller_Firmware -c A0212_0002_007_Infrastructure_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120915170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622120916089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622120916090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/version_logger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/version_logger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Logger-log_to_file " "Found design unit 1: Version_Logger-log_to_file" {  } { { "../scr/Version_Logger.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Version_Logger.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Version_Logger " "Found entity 1: Version_Logger" {  } { { "../scr/Version_Logger.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Version_Logger.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/timer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/timer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Controller-Arch_DUT " "Found design unit 1: Timer_Controller-Arch_DUT" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Controller " "Found entity 1: Timer_Controller" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_output_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_output_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Output_Handler-Arch_DUT " "Found design unit 1: SPI_Output_Handler-Arch_DUT" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930825 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Output_Handler " "Found entity 1: SPI_Output_Handler" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_io_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_io_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_IO_Driver-Arch_DUT " "Found design unit 1: SPI_IO_Driver-Arch_DUT" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930845 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_IO_Driver " "Found entity 1: SPI_IO_Driver" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Input_Handler-Arch_DUT " "Found design unit 1: SPI_Input_Handler-Arch_DUT" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930877 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Input_Handler " "Found entity 1: SPI_Input_Handler" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Handler-Arch_DUT " "Found design unit 1: SPI_Analog_Handler-Arch_DUT" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930895 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Handler " "Found entity 1: SPI_Analog_Handler" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Driver-Arch_DUT " "Found design unit 1: SPI_Analog_Driver-Arch_DUT" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930925 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Driver " "Found entity 1: SPI_Analog_Driver" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/myfifo8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/myfifo8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myfifo8-SYN " "Found design unit 1: myfifo8-SYN" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930946 ""} { "Info" "ISGN_ENTITY_NAME" "1 myfifo8 " "Found entity 1: myfifo8" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Mux-Arch_DUT " "Found design unit 1: Main_Mux-Arch_DUT" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Mux " "Found entity 1: Main_Mux" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120930987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120930987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Demux-Arch_DUT " "Found design unit 1: Main_Demux-Arch_DUT" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120931015 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Demux " "Found entity 1: Main_Demux" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120931015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120931015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/endat_controller_firmware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/endat_controller_firmware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Endat_Controller_Firmware-Arch_DUT " "Found design unit 1: Endat_Controller_Firmware-Arch_DUT" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120931046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Endat_Controller_Firmware " "Found entity 1: Endat_Controller_Firmware" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120931046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120931046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_Rate_Generator-Arch_DUT " "Found design unit 1: Baud_Rate_Generator-Arch_DUT" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120931070 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate_Generator " "Found entity 1: Baud_Rate_Generator" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622120931070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120931070 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "Version_Reg work Endat_Controller_Firmware.vhd(1047) " "VHDL Use Clause error at Endat_Controller_Firmware.vhd(1047): design library \"work\" does not contain primary unit \"Version_Reg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1047 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1622120931095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622120931368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 27 15:08:51 2021 " "Processing ended: Thu May 27 15:08:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622120931368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622120931368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622120931368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622120931368 ""}
