#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1617430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16175c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x160a2d0 .functor NOT 1, L_0x1664bc0, C4<0>, C4<0>, C4<0>;
L_0x16649a0 .functor XOR 2, L_0x1664840, L_0x1664900, C4<00>, C4<00>;
L_0x1664ab0 .functor XOR 2, L_0x16649a0, L_0x1664a10, C4<00>, C4<00>;
v0x1660560_0 .net *"_ivl_10", 1 0, L_0x1664a10;  1 drivers
v0x1660660_0 .net *"_ivl_12", 1 0, L_0x1664ab0;  1 drivers
v0x1660740_0 .net *"_ivl_2", 1 0, L_0x16638d0;  1 drivers
v0x1660800_0 .net *"_ivl_4", 1 0, L_0x1664840;  1 drivers
v0x16608e0_0 .net *"_ivl_6", 1 0, L_0x1664900;  1 drivers
v0x1660a10_0 .net *"_ivl_8", 1 0, L_0x16649a0;  1 drivers
v0x1660af0_0 .net "a", 0 0, v0x165d770_0;  1 drivers
v0x1660b90_0 .net "b", 0 0, v0x165d810_0;  1 drivers
v0x1660c30_0 .net "c", 0 0, v0x165d8b0_0;  1 drivers
v0x1660cd0_0 .var "clk", 0 0;
v0x1660d70_0 .net "d", 0 0, v0x165d9f0_0;  1 drivers
v0x1660e10_0 .net "out_pos_dut", 0 0, L_0x16645c0;  1 drivers
v0x1660eb0_0 .net "out_pos_ref", 0 0, L_0x16623e0;  1 drivers
v0x1660f50_0 .net "out_sop_dut", 0 0, L_0x1663970;  1 drivers
v0x1660ff0_0 .net "out_sop_ref", 0 0, L_0x1637f20;  1 drivers
v0x1661090_0 .var/2u "stats1", 223 0;
v0x1661130_0 .var/2u "strobe", 0 0;
v0x16611d0_0 .net "tb_match", 0 0, L_0x1664bc0;  1 drivers
v0x16612a0_0 .net "tb_mismatch", 0 0, L_0x160a2d0;  1 drivers
v0x1661340_0 .net "wavedrom_enable", 0 0, v0x165dcc0_0;  1 drivers
v0x1661410_0 .net "wavedrom_title", 511 0, v0x165dd60_0;  1 drivers
L_0x16638d0 .concat [ 1 1 0 0], L_0x16623e0, L_0x1637f20;
L_0x1664840 .concat [ 1 1 0 0], L_0x16623e0, L_0x1637f20;
L_0x1664900 .concat [ 1 1 0 0], L_0x16645c0, L_0x1663970;
L_0x1664a10 .concat [ 1 1 0 0], L_0x16623e0, L_0x1637f20;
L_0x1664bc0 .cmp/eeq 2, L_0x16638d0, L_0x1664ab0;
S_0x1617750 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16175c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x160a6b0 .functor AND 1, v0x165d8b0_0, v0x165d9f0_0, C4<1>, C4<1>;
L_0x160aa90 .functor NOT 1, v0x165d770_0, C4<0>, C4<0>, C4<0>;
L_0x160ae70 .functor NOT 1, v0x165d810_0, C4<0>, C4<0>, C4<0>;
L_0x160b0f0 .functor AND 1, L_0x160aa90, L_0x160ae70, C4<1>, C4<1>;
L_0x16220d0 .functor AND 1, L_0x160b0f0, v0x165d8b0_0, C4<1>, C4<1>;
L_0x1637f20 .functor OR 1, L_0x160a6b0, L_0x16220d0, C4<0>, C4<0>;
L_0x1661860 .functor NOT 1, v0x165d810_0, C4<0>, C4<0>, C4<0>;
L_0x16618d0 .functor OR 1, L_0x1661860, v0x165d9f0_0, C4<0>, C4<0>;
L_0x16619e0 .functor AND 1, v0x165d8b0_0, L_0x16618d0, C4<1>, C4<1>;
L_0x1661aa0 .functor NOT 1, v0x165d770_0, C4<0>, C4<0>, C4<0>;
L_0x1661b70 .functor OR 1, L_0x1661aa0, v0x165d810_0, C4<0>, C4<0>;
L_0x1661be0 .functor AND 1, L_0x16619e0, L_0x1661b70, C4<1>, C4<1>;
L_0x1661d60 .functor NOT 1, v0x165d810_0, C4<0>, C4<0>, C4<0>;
L_0x1661dd0 .functor OR 1, L_0x1661d60, v0x165d9f0_0, C4<0>, C4<0>;
L_0x1661cf0 .functor AND 1, v0x165d8b0_0, L_0x1661dd0, C4<1>, C4<1>;
L_0x1661f60 .functor NOT 1, v0x165d770_0, C4<0>, C4<0>, C4<0>;
L_0x1662060 .functor OR 1, L_0x1661f60, v0x165d9f0_0, C4<0>, C4<0>;
L_0x1662120 .functor AND 1, L_0x1661cf0, L_0x1662060, C4<1>, C4<1>;
L_0x16622d0 .functor XNOR 1, L_0x1661be0, L_0x1662120, C4<0>, C4<0>;
v0x1609c00_0 .net *"_ivl_0", 0 0, L_0x160a6b0;  1 drivers
v0x160a000_0 .net *"_ivl_12", 0 0, L_0x1661860;  1 drivers
v0x160a3e0_0 .net *"_ivl_14", 0 0, L_0x16618d0;  1 drivers
v0x160a7c0_0 .net *"_ivl_16", 0 0, L_0x16619e0;  1 drivers
v0x160aba0_0 .net *"_ivl_18", 0 0, L_0x1661aa0;  1 drivers
v0x160af80_0 .net *"_ivl_2", 0 0, L_0x160aa90;  1 drivers
v0x160b200_0 .net *"_ivl_20", 0 0, L_0x1661b70;  1 drivers
v0x165bce0_0 .net *"_ivl_24", 0 0, L_0x1661d60;  1 drivers
v0x165bdc0_0 .net *"_ivl_26", 0 0, L_0x1661dd0;  1 drivers
v0x165bea0_0 .net *"_ivl_28", 0 0, L_0x1661cf0;  1 drivers
v0x165bf80_0 .net *"_ivl_30", 0 0, L_0x1661f60;  1 drivers
v0x165c060_0 .net *"_ivl_32", 0 0, L_0x1662060;  1 drivers
v0x165c140_0 .net *"_ivl_36", 0 0, L_0x16622d0;  1 drivers
L_0x7f259454b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x165c200_0 .net *"_ivl_38", 0 0, L_0x7f259454b018;  1 drivers
v0x165c2e0_0 .net *"_ivl_4", 0 0, L_0x160ae70;  1 drivers
v0x165c3c0_0 .net *"_ivl_6", 0 0, L_0x160b0f0;  1 drivers
v0x165c4a0_0 .net *"_ivl_8", 0 0, L_0x16220d0;  1 drivers
v0x165c580_0 .net "a", 0 0, v0x165d770_0;  alias, 1 drivers
v0x165c640_0 .net "b", 0 0, v0x165d810_0;  alias, 1 drivers
v0x165c700_0 .net "c", 0 0, v0x165d8b0_0;  alias, 1 drivers
v0x165c7c0_0 .net "d", 0 0, v0x165d9f0_0;  alias, 1 drivers
v0x165c880_0 .net "out_pos", 0 0, L_0x16623e0;  alias, 1 drivers
v0x165c940_0 .net "out_sop", 0 0, L_0x1637f20;  alias, 1 drivers
v0x165ca00_0 .net "pos0", 0 0, L_0x1661be0;  1 drivers
v0x165cac0_0 .net "pos1", 0 0, L_0x1662120;  1 drivers
L_0x16623e0 .functor MUXZ 1, L_0x7f259454b018, L_0x1661be0, L_0x16622d0, C4<>;
S_0x165cc40 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16175c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x165d770_0 .var "a", 0 0;
v0x165d810_0 .var "b", 0 0;
v0x165d8b0_0 .var "c", 0 0;
v0x165d950_0 .net "clk", 0 0, v0x1660cd0_0;  1 drivers
v0x165d9f0_0 .var "d", 0 0;
v0x165dae0_0 .var/2u "fail", 0 0;
v0x165db80_0 .var/2u "fail1", 0 0;
v0x165dc20_0 .net "tb_match", 0 0, L_0x1664bc0;  alias, 1 drivers
v0x165dcc0_0 .var "wavedrom_enable", 0 0;
v0x165dd60_0 .var "wavedrom_title", 511 0;
E_0x1615df0/0 .event negedge, v0x165d950_0;
E_0x1615df0/1 .event posedge, v0x165d950_0;
E_0x1615df0 .event/or E_0x1615df0/0, E_0x1615df0/1;
S_0x165cf70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x165cc40;
 .timescale -12 -12;
v0x165d1b0_0 .var/2s "i", 31 0;
E_0x1615c90 .event posedge, v0x165d950_0;
S_0x165d2b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x165cc40;
 .timescale -12 -12;
v0x165d4b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x165d590 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x165cc40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x165df40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16175c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1662590 .functor AND 1, v0x165d770_0, v0x165d810_0, C4<1>, C4<1>;
L_0x1662730 .functor NOT 1, v0x165d8b0_0, C4<0>, C4<0>, C4<0>;
L_0x16628d0 .functor AND 1, L_0x1662590, L_0x1662730, C4<1>, C4<1>;
L_0x16629e0 .functor NOT 1, v0x165d9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1662b90 .functor AND 1, L_0x16628d0, L_0x16629e0, C4<1>, C4<1>;
L_0x1662ca0 .functor NOT 1, v0x165d770_0, C4<0>, C4<0>, C4<0>;
L_0x1662e60 .functor NOT 1, v0x165d810_0, C4<0>, C4<0>, C4<0>;
L_0x1662ed0 .functor AND 1, L_0x1662ca0, L_0x1662e60, C4<1>, C4<1>;
L_0x1663030 .functor NOT 1, v0x165d8b0_0, C4<0>, C4<0>, C4<0>;
L_0x16630a0 .functor AND 1, L_0x1662ed0, L_0x1663030, C4<1>, C4<1>;
L_0x1663210 .functor NOT 1, v0x165d9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1663280 .functor AND 1, L_0x16630a0, L_0x1663210, C4<1>, C4<1>;
L_0x16633b0 .functor OR 1, L_0x1662b90, L_0x1663280, C4<0>, C4<0>;
L_0x16634c0 .functor NOT 1, v0x165d810_0, C4<0>, C4<0>, C4<0>;
L_0x1663340 .functor AND 1, v0x165d770_0, L_0x16634c0, C4<1>, C4<1>;
L_0x1663600 .functor NOT 1, v0x165d8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1663700 .functor AND 1, L_0x1663340, L_0x1663600, C4<1>, C4<1>;
L_0x1663810 .functor AND 1, L_0x1663700, v0x165d9f0_0, C4<1>, C4<1>;
L_0x1663970 .functor OR 1, L_0x16633b0, L_0x1663810, C4<0>, C4<0>;
L_0x1663ad0 .functor OR 1, v0x165d770_0, v0x165d810_0, C4<0>, C4<0>;
L_0x1663bf0 .functor OR 1, L_0x1663ad0, v0x165d8b0_0, C4<0>, C4<0>;
L_0x1663cb0 .functor OR 1, L_0x1663bf0, v0x165d9f0_0, C4<0>, C4<0>;
L_0x1663e30 .functor NOT 1, v0x165d770_0, C4<0>, C4<0>, C4<0>;
L_0x1663ea0 .functor NOT 1, v0x165d810_0, C4<0>, C4<0>, C4<0>;
L_0x1663fe0 .functor OR 1, L_0x1663e30, L_0x1663ea0, C4<0>, C4<0>;
L_0x16640f0 .functor NOT 1, v0x165d8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1664240 .functor OR 1, L_0x1663fe0, L_0x16640f0, C4<0>, C4<0>;
L_0x1664350 .functor NOT 1, v0x165d9f0_0, C4<0>, C4<0>, C4<0>;
L_0x16644b0 .functor OR 1, L_0x1664240, L_0x1664350, C4<0>, C4<0>;
L_0x16645c0 .functor AND 1, L_0x1663cb0, L_0x16644b0, C4<1>, C4<1>;
v0x165e100_0 .net *"_ivl_0", 0 0, L_0x1662590;  1 drivers
v0x165e1e0_0 .net *"_ivl_10", 0 0, L_0x1662ca0;  1 drivers
v0x165e2c0_0 .net *"_ivl_12", 0 0, L_0x1662e60;  1 drivers
v0x165e3b0_0 .net *"_ivl_14", 0 0, L_0x1662ed0;  1 drivers
v0x165e490_0 .net *"_ivl_16", 0 0, L_0x1663030;  1 drivers
v0x165e5c0_0 .net *"_ivl_18", 0 0, L_0x16630a0;  1 drivers
v0x165e6a0_0 .net *"_ivl_2", 0 0, L_0x1662730;  1 drivers
v0x165e780_0 .net *"_ivl_20", 0 0, L_0x1663210;  1 drivers
v0x165e860_0 .net *"_ivl_22", 0 0, L_0x1663280;  1 drivers
v0x165e9d0_0 .net *"_ivl_24", 0 0, L_0x16633b0;  1 drivers
v0x165eab0_0 .net *"_ivl_26", 0 0, L_0x16634c0;  1 drivers
v0x165eb90_0 .net *"_ivl_28", 0 0, L_0x1663340;  1 drivers
v0x165ec70_0 .net *"_ivl_30", 0 0, L_0x1663600;  1 drivers
v0x165ed50_0 .net *"_ivl_32", 0 0, L_0x1663700;  1 drivers
v0x165ee30_0 .net *"_ivl_34", 0 0, L_0x1663810;  1 drivers
v0x165ef10_0 .net *"_ivl_38", 0 0, L_0x1663ad0;  1 drivers
v0x165eff0_0 .net *"_ivl_4", 0 0, L_0x16628d0;  1 drivers
v0x165f1e0_0 .net *"_ivl_40", 0 0, L_0x1663bf0;  1 drivers
v0x165f2c0_0 .net *"_ivl_42", 0 0, L_0x1663cb0;  1 drivers
v0x165f3a0_0 .net *"_ivl_44", 0 0, L_0x1663e30;  1 drivers
v0x165f480_0 .net *"_ivl_46", 0 0, L_0x1663ea0;  1 drivers
v0x165f560_0 .net *"_ivl_48", 0 0, L_0x1663fe0;  1 drivers
v0x165f640_0 .net *"_ivl_50", 0 0, L_0x16640f0;  1 drivers
v0x165f720_0 .net *"_ivl_52", 0 0, L_0x1664240;  1 drivers
v0x165f800_0 .net *"_ivl_54", 0 0, L_0x1664350;  1 drivers
v0x165f8e0_0 .net *"_ivl_56", 0 0, L_0x16644b0;  1 drivers
v0x165f9c0_0 .net *"_ivl_6", 0 0, L_0x16629e0;  1 drivers
v0x165faa0_0 .net *"_ivl_8", 0 0, L_0x1662b90;  1 drivers
v0x165fb80_0 .net "a", 0 0, v0x165d770_0;  alias, 1 drivers
v0x165fc20_0 .net "b", 0 0, v0x165d810_0;  alias, 1 drivers
v0x165fd10_0 .net "c", 0 0, v0x165d8b0_0;  alias, 1 drivers
v0x165fe00_0 .net "d", 0 0, v0x165d9f0_0;  alias, 1 drivers
v0x165fef0_0 .net "out_pos", 0 0, L_0x16645c0;  alias, 1 drivers
v0x16601c0_0 .net "out_sop", 0 0, L_0x1663970;  alias, 1 drivers
S_0x1660340 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16175c0;
 .timescale -12 -12;
E_0x15ff9f0 .event anyedge, v0x1661130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1661130_0;
    %nor/r;
    %assign/vec4 v0x1661130_0, 0;
    %wait E_0x15ff9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x165cc40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x165dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x165db80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x165cc40;
T_4 ;
    %wait E_0x1615df0;
    %load/vec4 v0x165dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x165dae0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x165cc40;
T_5 ;
    %wait E_0x1615c90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %wait E_0x1615c90;
    %load/vec4 v0x165dae0_0;
    %store/vec4 v0x165db80_0, 0, 1;
    %fork t_1, S_0x165cf70;
    %jmp t_0;
    .scope S_0x165cf70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x165d1b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x165d1b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1615c90;
    %load/vec4 v0x165d1b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x165d1b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x165d1b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x165cc40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1615df0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x165d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x165d810_0, 0;
    %assign/vec4 v0x165d770_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x165dae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x165db80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16175c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1660cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1661130_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16175c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1660cd0_0;
    %inv;
    %store/vec4 v0x1660cd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16175c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x165d950_0, v0x16612a0_0, v0x1660af0_0, v0x1660b90_0, v0x1660c30_0, v0x1660d70_0, v0x1660ff0_0, v0x1660f50_0, v0x1660eb0_0, v0x1660e10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16175c0;
T_9 ;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1661090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16175c0;
T_10 ;
    %wait E_0x1615df0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1661090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1661090_0, 4, 32;
    %load/vec4 v0x16611d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1661090_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1661090_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1661090_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1660ff0_0;
    %load/vec4 v0x1660ff0_0;
    %load/vec4 v0x1660f50_0;
    %xor;
    %load/vec4 v0x1660ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1661090_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1661090_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1660eb0_0;
    %load/vec4 v0x1660eb0_0;
    %load/vec4 v0x1660e10_0;
    %xor;
    %load/vec4 v0x1660eb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1661090_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1661090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1661090_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/ece241_2013_q2/iter0/response1/top_module.sv";
