;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 1
	ADD 20, 20
	ADD 12, <10
	ADD 12, <10
	ADD 10, 9
	SLT 721, 1
	SLT 721, 1
	SUB #22, @2
	ADD -22, @72
	SUB #22, @2
	SLT 900, @2
	CMP -7, <-420
	ADD 10, 1
	SPL 0, #2
	SPL 0, #2
	CMP 12, <10
	SPL 0, #2
	CMP 12, <10
	DJN -1, @-20
	SLT 1, <-1
	ADD 12, <10
	SUB #22, @2
	SLT 1, <-1
	SLT 1, <-1
	ADD 210, 30
	SLT 0, @42
	SUB 0, @2
	SUB #22, @2
	SUB @121, 103
	ADD 12, <10
	SUB @121, 100
	SUB @127, 100
	CMP 2, @-7
	SUB #22, @2
	SLT 0, @2
	SLT 0, @2
	ADD 12, <10
	DAT #112, #400
	MOV 112, 400
	SUB 0, @2
	CMP -7, <-420
	SPL @22, #2
	MOV -1, <-20
	ADD 10, 9
	CMP -7, <-420
	CMP -7, <-420
