{
    "title": "Leveraging High-Level Synthesis and Large Language Models to Generate, Simulate, and Deploy a Uniform Random Number Generator Hardware Design. (arXiv:2311.03489v4 [cs.AR] UPDATED)",
    "abstract": "We present a new high-level synthesis methodology for using large language model tools to generate hardware designs. The methodology uses exclusively open-source tools excluding the large language model. As a case study, we use our methodology to generate a permuted congruential random number generator design with a wishbone interface. We verify the functionality and quality of the random number generator design using large language model-generated simulations and the Dieharder randomness test suite. We document all the large language model chat logs, Python scripts, Verilog scripts, and simulation results used in the case study. We believe that our method of hardware design generation coupled with the open source silicon 130 nm design tools will revolutionize application-specific integrated circuit design. Our methodology significantly lowers the bar to entry when building domain-specific computing accelerators for the Internet of Things and proof of concept prototypes for later fabri",
    "link": "http://arxiv.org/abs/2311.03489",
    "context": "Title: Leveraging High-Level Synthesis and Large Language Models to Generate, Simulate, and Deploy a Uniform Random Number Generator Hardware Design. (arXiv:2311.03489v4 [cs.AR] UPDATED)\nAbstract: We present a new high-level synthesis methodology for using large language model tools to generate hardware designs. The methodology uses exclusively open-source tools excluding the large language model. As a case study, we use our methodology to generate a permuted congruential random number generator design with a wishbone interface. We verify the functionality and quality of the random number generator design using large language model-generated simulations and the Dieharder randomness test suite. We document all the large language model chat logs, Python scripts, Verilog scripts, and simulation results used in the case study. We believe that our method of hardware design generation coupled with the open source silicon 130 nm design tools will revolutionize application-specific integrated circuit design. Our methodology significantly lowers the bar to entry when building domain-specific computing accelerators for the Internet of Things and proof of concept prototypes for later fabri",
    "path": "papers/23/11/2311.03489.json",
    "total_tokens": 869,
    "translated_title": "利用高级综合和大型语言模型生成、模拟和部署统一随机数生成器硬件设计",
    "translated_abstract": "我们提出了一种新的高级综合方法，利用大型语言模型工具来生成硬件设计。该方法仅使用开源工具，不包括大型语言模型。我们以生成具有wishbone接口的置换同余随机数生成器设计为案例研究。我们使用大型语言模型生成的仿真和Dieharder随机性测试套件验证了随机数生成器设计的功能和质量。我们记录了案例研究中使用的所有大型语言模型聊天记录、Python脚本、Verilog脚本和仿真结果。我们相信，我们的硬件设计生成方法与开源硅130纳米设计工具相结合，将改变应用特定集成电路设计的方式。我们的方法在构建物联网的领域专用计算加速器和概念验证原型时显著降低了门槛。",
    "tldr": "我们提出了一种利用高级综合和大型语言模型生成硬件设计的方法，通过案例研究验证了其功能和质量，并记录了所有相关的工具和结果。我们相信这一方法将在应用特定集成电路设计中产生革命性影响。",
    "en_tdlr": "We propose a method that leverages high-level synthesis and large language models to generate hardware designs, and demonstrate its functionality and quality through a case study. Our approach significantly lowers the bar to entry in application-specific integrated circuit design."
}