# SysML-to-mCRL2
UML state machines with SysML port communication formalised in mCRL2
