
Lab8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003578  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800375c  0800375c  0001375c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037e8  080037e8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  080037e8  080037e8  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037e8  080037e8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037e8  080037e8  000137e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037ec  080037ec  000137ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080037f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000005c  0800384c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  0800384c  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c8cf  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000228a  00000000  00000000  0002c997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  0002ec28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009bd  00000000  00000000  0002f8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a39b  00000000  00000000  00030275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000106ad  00000000  00000000  0004a610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098d32  00000000  00000000  0005acbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003804  00000000  00000000  000f39f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  000f71f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000005c 	.word	0x2000005c
 8000200:	00000000 	.word	0x00000000
 8000204:	08003744 	.word	0x08003744

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000060 	.word	0x20000060
 8000220:	08003744 	.word	0x08003744

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	f107 0308 	add.w	r3, r7, #8
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000248:	4b18      	ldr	r3, [pc, #96]	; (80002ac <MX_GPIO_Init+0x78>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	4a17      	ldr	r2, [pc, #92]	; (80002ac <MX_GPIO_Init+0x78>)
 800024e:	f043 0320 	orr.w	r3, r3, #32
 8000252:	6193      	str	r3, [r2, #24]
 8000254:	4b15      	ldr	r3, [pc, #84]	; (80002ac <MX_GPIO_Init+0x78>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f003 0320 	and.w	r3, r3, #32
 800025c:	607b      	str	r3, [r7, #4]
 800025e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000260:	4b12      	ldr	r3, [pc, #72]	; (80002ac <MX_GPIO_Init+0x78>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a11      	ldr	r2, [pc, #68]	; (80002ac <MX_GPIO_Init+0x78>)
 8000266:	f043 0304 	orr.w	r3, r3, #4
 800026a:	6193      	str	r3, [r2, #24]
 800026c:	4b0f      	ldr	r3, [pc, #60]	; (80002ac <MX_GPIO_Init+0x78>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	f003 0304 	and.w	r3, r3, #4
 8000274:	603b      	str	r3, [r7, #0]
 8000276:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 8000278:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800027c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800027e:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <MX_GPIO_Init+0x7c>)
 8000280:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000282:	2301      	movs	r3, #1
 8000284:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8000286:	f107 0308 	add.w	r3, r7, #8
 800028a:	4619      	mov	r1, r3
 800028c:	4809      	ldr	r0, [pc, #36]	; (80002b4 <MX_GPIO_Init+0x80>)
 800028e:	f000 fd83 	bl	8000d98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000292:	2200      	movs	r2, #0
 8000294:	2101      	movs	r1, #1
 8000296:	2028      	movs	r0, #40	; 0x28
 8000298:	f000 fc05 	bl	8000aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800029c:	2028      	movs	r0, #40	; 0x28
 800029e:	f000 fc1e 	bl	8000ade <HAL_NVIC_EnableIRQ>

}
 80002a2:	bf00      	nop
 80002a4:	3718      	adds	r7, #24
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	40021000 	.word	0x40021000
 80002b0:	10210000 	.word	0x10210000
 80002b4:	40010800 	.word	0x40010800

080002b8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80002bc:	4b09      	ldr	r3, [pc, #36]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002be:	4a0a      	ldr	r2, [pc, #40]	; (80002e8 <MX_IWDG_Init+0x30>)
 80002c0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80002c2:	4b08      	ldr	r3, [pc, #32]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002c4:	2204      	movs	r2, #4
 80002c6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1250;
 80002c8:	4b06      	ldr	r3, [pc, #24]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002ca:	f240 42e2 	movw	r2, #1250	; 0x4e2
 80002ce:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80002d0:	4804      	ldr	r0, [pc, #16]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002d2:	f000 ff25 	bl	8001120 <HAL_IWDG_Init>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80002dc:	f000 f885 	bl	80003ea <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80002e0:	bf00      	nop
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	20000078 	.word	0x20000078
 80002e8:	40003000 	.word	0x40003000

080002ec <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b09a      	sub	sp, #104	; 0x68
 80002f0:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80002f2:	f000 fa7b 	bl	80007ec <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80002f6:	f000 f831 	bl	800035c <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80002fa:	f7ff ff9b 	bl	8000234 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 80002fe:	f000 f9d1 	bl	80006a4 <MX_USART1_UART_Init>
    MX_IWDG_Init();
 8000302:	f7ff ffd9 	bl	80002b8 <MX_IWDG_Init>
    MX_TIM3_Init();
 8000306:	f000 f959 	bl	80005bc <MX_TIM3_Init>
    /* USER CODE BEGIN 2 */
    int i = 0;
 800030a:	2300      	movs	r3, #0
 800030c:	667b      	str	r3, [r7, #100]	; 0x64
    unsigned char msg[100];
    HAL_UART_Transmit(&huart1, "Restart\r\n", 9, HAL_MAX_DELAY);
 800030e:	f04f 33ff 	mov.w	r3, #4294967295
 8000312:	2209      	movs	r2, #9
 8000314:	490e      	ldr	r1, [pc, #56]	; (8000350 <main+0x64>)
 8000316:	480f      	ldr	r0, [pc, #60]	; (8000354 <main+0x68>)
 8000318:	f001 ff8e 	bl	8002238 <HAL_UART_Transmit>
    /* USER CODE BEGIN WHILE */
    while (1) {
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
        i++;
 800031c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800031e:	3301      	adds	r3, #1
 8000320:	667b      	str	r3, [r7, #100]	; 0x64
        sprintf(msg, "i = %d\r\n", i);
 8000322:	463b      	mov	r3, r7
 8000324:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000326:	490c      	ldr	r1, [pc, #48]	; (8000358 <main+0x6c>)
 8000328:	4618      	mov	r0, r3
 800032a:	f002 fd59 	bl	8002de0 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t *) msg, strlen(msg), HAL_MAX_DELAY);
 800032e:	463b      	mov	r3, r7
 8000330:	4618      	mov	r0, r3
 8000332:	f7ff ff77 	bl	8000224 <strlen>
 8000336:	4603      	mov	r3, r0
 8000338:	b29a      	uxth	r2, r3
 800033a:	4639      	mov	r1, r7
 800033c:	f04f 33ff 	mov.w	r3, #4294967295
 8000340:	4804      	ldr	r0, [pc, #16]	; (8000354 <main+0x68>)
 8000342:	f001 ff79 	bl	8002238 <HAL_UART_Transmit>
        HAL_Delay(1000);
 8000346:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800034a:	f000 fab1 	bl	80008b0 <HAL_Delay>
        i++;
 800034e:	e7e5      	b.n	800031c <main+0x30>
 8000350:	0800375c 	.word	0x0800375c
 8000354:	200000d0 	.word	0x200000d0
 8000358:	08003768 	.word	0x08003768

0800035c <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 800035c:	b580      	push	{r7, lr}
 800035e:	b090      	sub	sp, #64	; 0x40
 8000360:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000362:	f107 0318 	add.w	r3, r7, #24
 8000366:	2228      	movs	r2, #40	; 0x28
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f002 fd58 	bl	8002e20 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	2200      	movs	r2, #0
 8000374:	601a      	str	r2, [r3, #0]
 8000376:	605a      	str	r2, [r3, #4]
 8000378:	609a      	str	r2, [r3, #8]
 800037a:	60da      	str	r2, [r3, #12]
 800037c:	611a      	str	r2, [r3, #16]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 800037e:	2309      	movs	r3, #9
 8000380:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000382:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000386:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000388:	2300      	movs	r3, #0
 800038a:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800038c:	2301      	movs	r3, #1
 800038e:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000390:	2301      	movs	r3, #1
 8000392:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000394:	2302      	movs	r3, #2
 8000396:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800039c:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800039e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80003a4:	f107 0318 	add.w	r3, r7, #24
 80003a8:	4618      	mov	r0, r3
 80003aa:	f000 ff0b 	bl	80011c4 <HAL_RCC_OscConfig>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <SystemClock_Config+0x5c>
        Error_Handler();
 80003b4:	f000 f819 	bl	80003ea <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80003b8:	230f      	movs	r3, #15
 80003ba:	607b      	str	r3, [r7, #4]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003bc:	2302      	movs	r3, #2
 80003be:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003c8:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2102      	movs	r1, #2
 80003d2:	4618      	mov	r0, r3
 80003d4:	f001 f978 	bl	80016c8 <HAL_RCC_ClockConfig>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0x86>
        Error_Handler();
 80003de:	f000 f804 	bl	80003ea <Error_Handler>
    }
}
 80003e2:	bf00      	nop
 80003e4:	3740      	adds	r7, #64	; 0x40
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}

080003ea <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) {
 80003ea:	b480      	push	{r7}
 80003ec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ee:	b672      	cpsid	i
}
 80003f0:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 80003f2:	e7fe      	b.n	80003f2 <Error_Handler+0x8>

080003f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b084      	sub	sp, #16
 80003f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003fa:	4b16      	ldr	r3, [pc, #88]	; (8000454 <HAL_MspInit+0x60>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	4a15      	ldr	r2, [pc, #84]	; (8000454 <HAL_MspInit+0x60>)
 8000400:	f043 0301 	orr.w	r3, r3, #1
 8000404:	6193      	str	r3, [r2, #24]
 8000406:	4b13      	ldr	r3, [pc, #76]	; (8000454 <HAL_MspInit+0x60>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	f003 0301 	and.w	r3, r3, #1
 800040e:	60bb      	str	r3, [r7, #8]
 8000410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000412:	4b10      	ldr	r3, [pc, #64]	; (8000454 <HAL_MspInit+0x60>)
 8000414:	69db      	ldr	r3, [r3, #28]
 8000416:	4a0f      	ldr	r2, [pc, #60]	; (8000454 <HAL_MspInit+0x60>)
 8000418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800041c:	61d3      	str	r3, [r2, #28]
 800041e:	4b0d      	ldr	r3, [pc, #52]	; (8000454 <HAL_MspInit+0x60>)
 8000420:	69db      	ldr	r3, [r3, #28]
 8000422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800042a:	2005      	movs	r0, #5
 800042c:	f000 fb30 	bl	8000a90 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000430:	4b09      	ldr	r3, [pc, #36]	; (8000458 <HAL_MspInit+0x64>)
 8000432:	685b      	ldr	r3, [r3, #4]
 8000434:	60fb      	str	r3, [r7, #12]
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000444:	60fb      	str	r3, [r7, #12]
 8000446:	4a04      	ldr	r2, [pc, #16]	; (8000458 <HAL_MspInit+0x64>)
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800044c:	bf00      	nop
 800044e:	3710      	adds	r7, #16
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	40021000 	.word	0x40021000
 8000458:	40010000 	.word	0x40010000

0800045c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1) {
 8000460:	e7fe      	b.n	8000460 <NMI_Handler+0x4>

08000462 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000462:	b480      	push	{r7}
 8000464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000466:	e7fe      	b.n	8000466 <HardFault_Handler+0x4>

08000468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800046c:	e7fe      	b.n	800046c <MemManage_Handler+0x4>

0800046e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000472:	e7fe      	b.n	8000472 <BusFault_Handler+0x4>

08000474 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000478:	e7fe      	b.n	8000478 <UsageFault_Handler+0x4>

0800047a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800047a:	b480      	push	{r7}
 800047c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800047e:	bf00      	nop
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr

08000486 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000486:	b480      	push	{r7}
 8000488:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800048a:	bf00      	nop
 800048c:	46bd      	mov	sp, r7
 800048e:	bc80      	pop	{r7}
 8000490:	4770      	bx	lr

08000492 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000492:	b480      	push	{r7}
 8000494:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000496:	bf00      	nop
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr

0800049e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800049e:	b580      	push	{r7, lr}
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004a2:	f000 f9e9 	bl	8000878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004a6:	bf00      	nop
 80004a8:	bd80      	pop	{r7, pc}
	...

080004ac <TIM3_IRQHandler>:
/**
  * @brief This function handles TIM3 global interrupt.
  */
extern IWDG_HandleTypeDef hiwdg;
void TIM3_IRQHandler(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
    HAL_UART_Transmit(&huart1, "TIM3_IRQHandler\r\n", 20, HAL_MAX_DELAY);
 80004b0:	f04f 33ff 	mov.w	r3, #4294967295
 80004b4:	2214      	movs	r2, #20
 80004b6:	4906      	ldr	r1, [pc, #24]	; (80004d0 <TIM3_IRQHandler+0x24>)
 80004b8:	4806      	ldr	r0, [pc, #24]	; (80004d4 <TIM3_IRQHandler+0x28>)
 80004ba:	f001 febd 	bl	8002238 <HAL_UART_Transmit>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80004be:	4806      	ldr	r0, [pc, #24]	; (80004d8 <TIM3_IRQHandler+0x2c>)
 80004c0:	f001 fadf 	bl	8001a82 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
    HAL_IWDG_Refresh(&hiwdg);
 80004c4:	4805      	ldr	r0, [pc, #20]	; (80004dc <TIM3_IRQHandler+0x30>)
 80004c6:	f000 fe6d 	bl	80011a4 <HAL_IWDG_Refresh>
  /* USER CODE END TIM3_IRQn 1 */
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	08003774 	.word	0x08003774
 80004d4:	200000d0 	.word	0x200000d0
 80004d8:	20000088 	.word	0x20000088
 80004dc:	20000078 	.word	0x20000078

080004e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80004e4:	4802      	ldr	r0, [pc, #8]	; (80004f0 <USART1_IRQHandler+0x10>)
 80004e6:	f001 ff2b 	bl	8002340 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80004ea:	bf00      	nop
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	200000d0 	.word	0x200000d0

080004f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 80004f8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80004fc:	f000 fdf8 	bl	80010f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000500:	bf00      	nop
 8000502:	bd80      	pop	{r7, pc}

08000504 <HAL_GPIO_EXTI_Callback>:


/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 800050e:	88fb      	ldrh	r3, [r7, #6]
 8000510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000514:	d10b      	bne.n	800052e <HAL_GPIO_EXTI_Callback+0x2a>
        case KEY1_Pin:
            if (HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET) {
 8000516:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800051a:	4808      	ldr	r0, [pc, #32]	; (800053c <HAL_GPIO_EXTI_Callback+0x38>)
 800051c:	f000 fdd0 	bl	80010c0 <HAL_GPIO_ReadPin>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d105      	bne.n	8000532 <HAL_GPIO_EXTI_Callback+0x2e>
                HAL_IWDG_Refresh(&hiwdg);
 8000526:	4806      	ldr	r0, [pc, #24]	; (8000540 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000528:	f000 fe3c 	bl	80011a4 <HAL_IWDG_Refresh>
            }
            break;
 800052c:	e001      	b.n	8000532 <HAL_GPIO_EXTI_Callback+0x2e>
        default:
            break;
 800052e:	bf00      	nop
 8000530:	e000      	b.n	8000534 <HAL_GPIO_EXTI_Callback+0x30>
            break;
 8000532:	bf00      	nop
    }
}
 8000534:	bf00      	nop
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40010800 	.word	0x40010800
 8000540:	20000078 	.word	0x20000078

08000544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b086      	sub	sp, #24
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800054c:	4a14      	ldr	r2, [pc, #80]	; (80005a0 <_sbrk+0x5c>)
 800054e:	4b15      	ldr	r3, [pc, #84]	; (80005a4 <_sbrk+0x60>)
 8000550:	1ad3      	subs	r3, r2, r3
 8000552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000554:	697b      	ldr	r3, [r7, #20]
 8000556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000558:	4b13      	ldr	r3, [pc, #76]	; (80005a8 <_sbrk+0x64>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d102      	bne.n	8000566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000560:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <_sbrk+0x64>)
 8000562:	4a12      	ldr	r2, [pc, #72]	; (80005ac <_sbrk+0x68>)
 8000564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000566:	4b10      	ldr	r3, [pc, #64]	; (80005a8 <_sbrk+0x64>)
 8000568:	681a      	ldr	r2, [r3, #0]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4413      	add	r3, r2
 800056e:	693a      	ldr	r2, [r7, #16]
 8000570:	429a      	cmp	r2, r3
 8000572:	d207      	bcs.n	8000584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000574:	f002 fc5c 	bl	8002e30 <__errno>
 8000578:	4603      	mov	r3, r0
 800057a:	220c      	movs	r2, #12
 800057c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800057e:	f04f 33ff 	mov.w	r3, #4294967295
 8000582:	e009      	b.n	8000598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000584:	4b08      	ldr	r3, [pc, #32]	; (80005a8 <_sbrk+0x64>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800058a:	4b07      	ldr	r3, [pc, #28]	; (80005a8 <_sbrk+0x64>)
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	4413      	add	r3, r2
 8000592:	4a05      	ldr	r2, [pc, #20]	; (80005a8 <_sbrk+0x64>)
 8000594:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000596:	68fb      	ldr	r3, [r7, #12]
}
 8000598:	4618      	mov	r0, r3
 800059a:	3718      	adds	r7, #24
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	2000c000 	.word	0x2000c000
 80005a4:	00000400 	.word	0x00000400
 80005a8:	20000084 	.word	0x20000084
 80005ac:	20000268 	.word	0x20000268

080005b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr

080005bc <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005c2:	f107 0308 	add.w	r3, r7, #8
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005d0:	463b      	mov	r3, r7
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005d8:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <MX_TIM3_Init+0x94>)
 80005da:	4a1e      	ldr	r2, [pc, #120]	; (8000654 <MX_TIM3_Init+0x98>)
 80005dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 80005de:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <MX_TIM3_Init+0x94>)
 80005e0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80005e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005e6:	4b1a      	ldr	r3, [pc, #104]	; (8000650 <MX_TIM3_Init+0x94>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <MX_TIM3_Init+0x94>)
 80005ee:	f242 720f 	movw	r2, #9999	; 0x270f
 80005f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005f4:	4b16      	ldr	r3, [pc, #88]	; (8000650 <MX_TIM3_Init+0x94>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <MX_TIM3_Init+0x94>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000600:	4813      	ldr	r0, [pc, #76]	; (8000650 <MX_TIM3_Init+0x94>)
 8000602:	f001 f9ef 	bl	80019e4 <HAL_TIM_Base_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800060c:	f7ff feed 	bl	80003ea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000610:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000614:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000616:	f107 0308 	add.w	r3, r7, #8
 800061a:	4619      	mov	r1, r3
 800061c:	480c      	ldr	r0, [pc, #48]	; (8000650 <MX_TIM3_Init+0x94>)
 800061e:	f001 fb38 	bl	8001c92 <HAL_TIM_ConfigClockSource>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000628:	f7ff fedf 	bl	80003ea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800062c:	2300      	movs	r3, #0
 800062e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000630:	2300      	movs	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000634:	463b      	mov	r3, r7
 8000636:	4619      	mov	r1, r3
 8000638:	4805      	ldr	r0, [pc, #20]	; (8000650 <MX_TIM3_Init+0x94>)
 800063a:	f001 fd2f 	bl	800209c <HAL_TIMEx_MasterConfigSynchronization>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000644:	f7ff fed1 	bl	80003ea <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000648:	bf00      	nop
 800064a:	3718      	adds	r7, #24
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000088 	.word	0x20000088
 8000654:	40000400 	.word	0x40000400

08000658 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a0d      	ldr	r2, [pc, #52]	; (800069c <HAL_TIM_Base_MspInit+0x44>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d113      	bne.n	8000692 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800066a:	4b0d      	ldr	r3, [pc, #52]	; (80006a0 <HAL_TIM_Base_MspInit+0x48>)
 800066c:	69db      	ldr	r3, [r3, #28]
 800066e:	4a0c      	ldr	r2, [pc, #48]	; (80006a0 <HAL_TIM_Base_MspInit+0x48>)
 8000670:	f043 0302 	orr.w	r3, r3, #2
 8000674:	61d3      	str	r3, [r2, #28]
 8000676:	4b0a      	ldr	r3, [pc, #40]	; (80006a0 <HAL_TIM_Base_MspInit+0x48>)
 8000678:	69db      	ldr	r3, [r3, #28]
 800067a:	f003 0302 	and.w	r3, r3, #2
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2101      	movs	r1, #1
 8000686:	201d      	movs	r0, #29
 8000688:	f000 fa0d 	bl	8000aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800068c:	201d      	movs	r0, #29
 800068e:	f000 fa26 	bl	8000ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000692:	bf00      	nop
 8000694:	3710      	adds	r7, #16
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40000400 	.word	0x40000400
 80006a0:	40021000 	.word	0x40021000

080006a4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006a8:	4b11      	ldr	r3, [pc, #68]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <MX_USART1_UART_Init+0x50>)
 80006ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006ae:	4b10      	ldr	r3, [pc, #64]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006b6:	4b0e      	ldr	r3, [pc, #56]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006bc:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006c2:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006c8:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006ca:	220c      	movs	r2, #12
 80006cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ce:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006da:	4805      	ldr	r0, [pc, #20]	; (80006f0 <MX_USART1_UART_Init+0x4c>)
 80006dc:	f001 fd5c 	bl	8002198 <HAL_UART_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006e6:	f7ff fe80 	bl	80003ea <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	200000d0 	.word	0x200000d0
 80006f4:	40013800 	.word	0x40013800

080006f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000700:	f107 0310 	add.w	r3, r7, #16
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4a20      	ldr	r2, [pc, #128]	; (8000794 <HAL_UART_MspInit+0x9c>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d139      	bne.n	800078c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000718:	4b1f      	ldr	r3, [pc, #124]	; (8000798 <HAL_UART_MspInit+0xa0>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	4a1e      	ldr	r2, [pc, #120]	; (8000798 <HAL_UART_MspInit+0xa0>)
 800071e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000722:	6193      	str	r3, [r2, #24]
 8000724:	4b1c      	ldr	r3, [pc, #112]	; (8000798 <HAL_UART_MspInit+0xa0>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800072c:	60fb      	str	r3, [r7, #12]
 800072e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000730:	4b19      	ldr	r3, [pc, #100]	; (8000798 <HAL_UART_MspInit+0xa0>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a18      	ldr	r2, [pc, #96]	; (8000798 <HAL_UART_MspInit+0xa0>)
 8000736:	f043 0304 	orr.w	r3, r3, #4
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b16      	ldr	r3, [pc, #88]	; (8000798 <HAL_UART_MspInit+0xa0>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f003 0304 	and.w	r3, r3, #4
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800074c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074e:	2302      	movs	r3, #2
 8000750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000752:	2303      	movs	r3, #3
 8000754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000756:	f107 0310 	add.w	r3, r7, #16
 800075a:	4619      	mov	r1, r3
 800075c:	480f      	ldr	r0, [pc, #60]	; (800079c <HAL_UART_MspInit+0xa4>)
 800075e:	f000 fb1b 	bl	8000d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000766:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	4809      	ldr	r0, [pc, #36]	; (800079c <HAL_UART_MspInit+0xa4>)
 8000778:	f000 fb0e 	bl	8000d98 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2101      	movs	r1, #1
 8000780:	2025      	movs	r0, #37	; 0x25
 8000782:	f000 f990 	bl	8000aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000786:	2025      	movs	r0, #37	; 0x25
 8000788:	f000 f9a9 	bl	8000ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800078c:	bf00      	nop
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40013800 	.word	0x40013800
 8000798:	40021000 	.word	0x40021000
 800079c:	40010800 	.word	0x40010800

080007a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a0:	f7ff ff06 	bl	80005b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a4:	480b      	ldr	r0, [pc, #44]	; (80007d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007a6:	490c      	ldr	r1, [pc, #48]	; (80007d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007a8:	4a0c      	ldr	r2, [pc, #48]	; (80007dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a09      	ldr	r2, [pc, #36]	; (80007e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007bc:	4c09      	ldr	r4, [pc, #36]	; (80007e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ca:	f002 fb37 	bl	8002e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ce:	f7ff fd8d 	bl	80002ec <main>
  bx lr
 80007d2:	4770      	bx	lr
  ldr r0, =_sdata
 80007d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80007dc:	080037f0 	.word	0x080037f0
  ldr r2, =_sbss
 80007e0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80007e4:	20000264 	.word	0x20000264

080007e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e8:	e7fe      	b.n	80007e8 <ADC1_2_IRQHandler>
	...

080007ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f0:	4b08      	ldr	r3, [pc, #32]	; (8000814 <HAL_Init+0x28>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a07      	ldr	r2, [pc, #28]	; (8000814 <HAL_Init+0x28>)
 80007f6:	f043 0310 	orr.w	r3, r3, #16
 80007fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007fc:	2003      	movs	r0, #3
 80007fe:	f000 f947 	bl	8000a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000802:	2000      	movs	r0, #0
 8000804:	f000 f808 	bl	8000818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000808:	f7ff fdf4 	bl	80003f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800080c:	2300      	movs	r3, #0
}
 800080e:	4618      	mov	r0, r3
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40022000 	.word	0x40022000

08000818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000820:	4b12      	ldr	r3, [pc, #72]	; (800086c <HAL_InitTick+0x54>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4b12      	ldr	r3, [pc, #72]	; (8000870 <HAL_InitTick+0x58>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	4619      	mov	r1, r3
 800082a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800082e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000832:	fbb2 f3f3 	udiv	r3, r2, r3
 8000836:	4618      	mov	r0, r3
 8000838:	f000 f95f 	bl	8000afa <HAL_SYSTICK_Config>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000842:	2301      	movs	r3, #1
 8000844:	e00e      	b.n	8000864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b0f      	cmp	r3, #15
 800084a:	d80a      	bhi.n	8000862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800084c:	2200      	movs	r2, #0
 800084e:	6879      	ldr	r1, [r7, #4]
 8000850:	f04f 30ff 	mov.w	r0, #4294967295
 8000854:	f000 f927 	bl	8000aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000858:	4a06      	ldr	r2, [pc, #24]	; (8000874 <HAL_InitTick+0x5c>)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800085e:	2300      	movs	r3, #0
 8000860:	e000      	b.n	8000864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000862:	2301      	movs	r3, #1
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20000000 	.word	0x20000000
 8000870:	20000008 	.word	0x20000008
 8000874:	20000004 	.word	0x20000004

08000878 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800087c:	4b05      	ldr	r3, [pc, #20]	; (8000894 <HAL_IncTick+0x1c>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	461a      	mov	r2, r3
 8000882:	4b05      	ldr	r3, [pc, #20]	; (8000898 <HAL_IncTick+0x20>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4413      	add	r3, r2
 8000888:	4a03      	ldr	r2, [pc, #12]	; (8000898 <HAL_IncTick+0x20>)
 800088a:	6013      	str	r3, [r2, #0]
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	20000008 	.word	0x20000008
 8000898:	20000118 	.word	0x20000118

0800089c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  return uwTick;
 80008a0:	4b02      	ldr	r3, [pc, #8]	; (80008ac <HAL_GetTick+0x10>)
 80008a2:	681b      	ldr	r3, [r3, #0]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr
 80008ac:	20000118 	.word	0x20000118

080008b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008b8:	f7ff fff0 	bl	800089c <HAL_GetTick>
 80008bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c8:	d005      	beq.n	80008d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008ca:	4b0a      	ldr	r3, [pc, #40]	; (80008f4 <HAL_Delay+0x44>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	461a      	mov	r2, r3
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4413      	add	r3, r2
 80008d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008d6:	bf00      	nop
 80008d8:	f7ff ffe0 	bl	800089c <HAL_GetTick>
 80008dc:	4602      	mov	r2, r0
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	1ad3      	subs	r3, r2, r3
 80008e2:	68fa      	ldr	r2, [r7, #12]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d8f7      	bhi.n	80008d8 <HAL_Delay+0x28>
  {
  }
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3710      	adds	r7, #16
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000008 	.word	0x20000008

080008f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	f003 0307 	and.w	r3, r3, #7
 8000906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000914:	4013      	ands	r3, r2
 8000916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800092a:	4a04      	ldr	r2, [pc, #16]	; (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	60d3      	str	r3, [r2, #12]
}
 8000930:	bf00      	nop
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000944:	4b04      	ldr	r3, [pc, #16]	; (8000958 <__NVIC_GetPriorityGrouping+0x18>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	0a1b      	lsrs	r3, r3, #8
 800094a:	f003 0307 	and.w	r3, r3, #7
}
 800094e:	4618      	mov	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	2b00      	cmp	r3, #0
 800096c:	db0b      	blt.n	8000986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	f003 021f 	and.w	r2, r3, #31
 8000974:	4906      	ldr	r1, [pc, #24]	; (8000990 <__NVIC_EnableIRQ+0x34>)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	095b      	lsrs	r3, r3, #5
 800097c:	2001      	movs	r0, #1
 800097e:	fa00 f202 	lsl.w	r2, r0, r2
 8000982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr
 8000990:	e000e100 	.word	0xe000e100

08000994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	db0a      	blt.n	80009be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	490c      	ldr	r1, [pc, #48]	; (80009e0 <__NVIC_SetPriority+0x4c>)
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	0112      	lsls	r2, r2, #4
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	440b      	add	r3, r1
 80009b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009bc:	e00a      	b.n	80009d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4908      	ldr	r1, [pc, #32]	; (80009e4 <__NVIC_SetPriority+0x50>)
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	f003 030f 	and.w	r3, r3, #15
 80009ca:	3b04      	subs	r3, #4
 80009cc:	0112      	lsls	r2, r2, #4
 80009ce:	b2d2      	uxtb	r2, r2
 80009d0:	440b      	add	r3, r1
 80009d2:	761a      	strb	r2, [r3, #24]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	bc80      	pop	{r7}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000e100 	.word	0xe000e100
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b089      	sub	sp, #36	; 0x24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	f1c3 0307 	rsb	r3, r3, #7
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	bf28      	it	cs
 8000a06:	2304      	movcs	r3, #4
 8000a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	2b06      	cmp	r3, #6
 8000a10:	d902      	bls.n	8000a18 <NVIC_EncodePriority+0x30>
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	3b03      	subs	r3, #3
 8000a16:	e000      	b.n	8000a1a <NVIC_EncodePriority+0x32>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	43da      	mvns	r2, r3
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a30:	f04f 31ff 	mov.w	r1, #4294967295
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3a:	43d9      	mvns	r1, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a40:	4313      	orrs	r3, r2
         );
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3724      	adds	r7, #36	; 0x24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3b01      	subs	r3, #1
 8000a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a5c:	d301      	bcc.n	8000a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e00f      	b.n	8000a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a62:	4a0a      	ldr	r2, [pc, #40]	; (8000a8c <SysTick_Config+0x40>)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a6a:	210f      	movs	r1, #15
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	f7ff ff90 	bl	8000994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a74:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <SysTick_Config+0x40>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7a:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <SysTick_Config+0x40>)
 8000a7c:	2207      	movs	r2, #7
 8000a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	e000e010 	.word	0xe000e010

08000a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff ff2d 	bl	80008f8 <__NVIC_SetPriorityGrouping>
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	4603      	mov	r3, r0
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
 8000ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ab8:	f7ff ff42 	bl	8000940 <__NVIC_GetPriorityGrouping>
 8000abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	68b9      	ldr	r1, [r7, #8]
 8000ac2:	6978      	ldr	r0, [r7, #20]
 8000ac4:	f7ff ff90 	bl	80009e8 <NVIC_EncodePriority>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ff5f 	bl	8000994 <__NVIC_SetPriority>
}
 8000ad6:	bf00      	nop
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff35 	bl	800095c <__NVIC_EnableIRQ>
}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b082      	sub	sp, #8
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f7ff ffa2 	bl	8000a4c <SysTick_Config>
 8000b08:	4603      	mov	r3, r0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b085      	sub	sp, #20
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d008      	beq.n	8000b3c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2200      	movs	r2, #0
 8000b34:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e020      	b.n	8000b7e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f022 020e 	bic.w	r2, r2, #14
 8000b4a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f022 0201 	bic.w	r2, r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b64:	2101      	movs	r1, #1
 8000b66:	fa01 f202 	lsl.w	r2, r1, r2
 8000b6a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2200      	movs	r2, #0
 8000b78:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b90:	2300      	movs	r3, #0
 8000b92:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d005      	beq.n	8000bac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	73fb      	strb	r3, [r7, #15]
 8000baa:	e0d6      	b.n	8000d5a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f022 020e 	bic.w	r2, r2, #14
 8000bba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f022 0201 	bic.w	r2, r2, #1
 8000bca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4b64      	ldr	r3, [pc, #400]	; (8000d64 <HAL_DMA_Abort_IT+0x1dc>)
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d958      	bls.n	8000c8a <HAL_DMA_Abort_IT+0x102>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a62      	ldr	r2, [pc, #392]	; (8000d68 <HAL_DMA_Abort_IT+0x1e0>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d04f      	beq.n	8000c82 <HAL_DMA_Abort_IT+0xfa>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a61      	ldr	r2, [pc, #388]	; (8000d6c <HAL_DMA_Abort_IT+0x1e4>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d048      	beq.n	8000c7e <HAL_DMA_Abort_IT+0xf6>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a5f      	ldr	r2, [pc, #380]	; (8000d70 <HAL_DMA_Abort_IT+0x1e8>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d040      	beq.n	8000c78 <HAL_DMA_Abort_IT+0xf0>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a5e      	ldr	r2, [pc, #376]	; (8000d74 <HAL_DMA_Abort_IT+0x1ec>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d038      	beq.n	8000c72 <HAL_DMA_Abort_IT+0xea>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a5c      	ldr	r2, [pc, #368]	; (8000d78 <HAL_DMA_Abort_IT+0x1f0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d030      	beq.n	8000c6c <HAL_DMA_Abort_IT+0xe4>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a5b      	ldr	r2, [pc, #364]	; (8000d7c <HAL_DMA_Abort_IT+0x1f4>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d028      	beq.n	8000c66 <HAL_DMA_Abort_IT+0xde>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a52      	ldr	r2, [pc, #328]	; (8000d64 <HAL_DMA_Abort_IT+0x1dc>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d020      	beq.n	8000c60 <HAL_DMA_Abort_IT+0xd8>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a57      	ldr	r2, [pc, #348]	; (8000d80 <HAL_DMA_Abort_IT+0x1f8>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d019      	beq.n	8000c5c <HAL_DMA_Abort_IT+0xd4>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a55      	ldr	r2, [pc, #340]	; (8000d84 <HAL_DMA_Abort_IT+0x1fc>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d012      	beq.n	8000c58 <HAL_DMA_Abort_IT+0xd0>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a54      	ldr	r2, [pc, #336]	; (8000d88 <HAL_DMA_Abort_IT+0x200>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d00a      	beq.n	8000c52 <HAL_DMA_Abort_IT+0xca>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a52      	ldr	r2, [pc, #328]	; (8000d8c <HAL_DMA_Abort_IT+0x204>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d102      	bne.n	8000c4c <HAL_DMA_Abort_IT+0xc4>
 8000c46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c4a:	e01b      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c50:	e018      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c56:	e015      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c58:	2310      	movs	r3, #16
 8000c5a:	e013      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	e011      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c64:	e00e      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c66:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c6a:	e00b      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c70:	e008      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c76:	e005      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c7c:	e002      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c7e:	2310      	movs	r3, #16
 8000c80:	e000      	b.n	8000c84 <HAL_DMA_Abort_IT+0xfc>
 8000c82:	2301      	movs	r3, #1
 8000c84:	4a42      	ldr	r2, [pc, #264]	; (8000d90 <HAL_DMA_Abort_IT+0x208>)
 8000c86:	6053      	str	r3, [r2, #4]
 8000c88:	e057      	b.n	8000d3a <HAL_DMA_Abort_IT+0x1b2>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a36      	ldr	r2, [pc, #216]	; (8000d68 <HAL_DMA_Abort_IT+0x1e0>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d04f      	beq.n	8000d34 <HAL_DMA_Abort_IT+0x1ac>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a34      	ldr	r2, [pc, #208]	; (8000d6c <HAL_DMA_Abort_IT+0x1e4>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d048      	beq.n	8000d30 <HAL_DMA_Abort_IT+0x1a8>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a33      	ldr	r2, [pc, #204]	; (8000d70 <HAL_DMA_Abort_IT+0x1e8>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d040      	beq.n	8000d2a <HAL_DMA_Abort_IT+0x1a2>
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a31      	ldr	r2, [pc, #196]	; (8000d74 <HAL_DMA_Abort_IT+0x1ec>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d038      	beq.n	8000d24 <HAL_DMA_Abort_IT+0x19c>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a30      	ldr	r2, [pc, #192]	; (8000d78 <HAL_DMA_Abort_IT+0x1f0>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d030      	beq.n	8000d1e <HAL_DMA_Abort_IT+0x196>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a2e      	ldr	r2, [pc, #184]	; (8000d7c <HAL_DMA_Abort_IT+0x1f4>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d028      	beq.n	8000d18 <HAL_DMA_Abort_IT+0x190>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a26      	ldr	r2, [pc, #152]	; (8000d64 <HAL_DMA_Abort_IT+0x1dc>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d020      	beq.n	8000d12 <HAL_DMA_Abort_IT+0x18a>
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a2a      	ldr	r2, [pc, #168]	; (8000d80 <HAL_DMA_Abort_IT+0x1f8>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d019      	beq.n	8000d0e <HAL_DMA_Abort_IT+0x186>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a29      	ldr	r2, [pc, #164]	; (8000d84 <HAL_DMA_Abort_IT+0x1fc>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d012      	beq.n	8000d0a <HAL_DMA_Abort_IT+0x182>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a27      	ldr	r2, [pc, #156]	; (8000d88 <HAL_DMA_Abort_IT+0x200>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d00a      	beq.n	8000d04 <HAL_DMA_Abort_IT+0x17c>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a26      	ldr	r2, [pc, #152]	; (8000d8c <HAL_DMA_Abort_IT+0x204>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d102      	bne.n	8000cfe <HAL_DMA_Abort_IT+0x176>
 8000cf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cfc:	e01b      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000cfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d02:	e018      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d08:	e015      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d0a:	2310      	movs	r3, #16
 8000d0c:	e013      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e011      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d16:	e00e      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d18:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d1c:	e00b      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d22:	e008      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d28:	e005      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d2e:	e002      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d30:	2310      	movs	r3, #16
 8000d32:	e000      	b.n	8000d36 <HAL_DMA_Abort_IT+0x1ae>
 8000d34:	2301      	movs	r3, #1
 8000d36:	4a17      	ldr	r2, [pc, #92]	; (8000d94 <HAL_DMA_Abort_IT+0x20c>)
 8000d38:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d003      	beq.n	8000d5a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	4798      	blx	r3
    } 
  }
  return status;
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40020080 	.word	0x40020080
 8000d68:	40020008 	.word	0x40020008
 8000d6c:	4002001c 	.word	0x4002001c
 8000d70:	40020030 	.word	0x40020030
 8000d74:	40020044 	.word	0x40020044
 8000d78:	40020058 	.word	0x40020058
 8000d7c:	4002006c 	.word	0x4002006c
 8000d80:	40020408 	.word	0x40020408
 8000d84:	4002041c 	.word	0x4002041c
 8000d88:	40020430 	.word	0x40020430
 8000d8c:	40020444 	.word	0x40020444
 8000d90:	40020400 	.word	0x40020400
 8000d94:	40020000 	.word	0x40020000

08000d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b08b      	sub	sp, #44	; 0x2c
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000da2:	2300      	movs	r3, #0
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000da6:	2300      	movs	r3, #0
 8000da8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000daa:	e179      	b.n	80010a0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000dac:	2201      	movs	r2, #1
 8000dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	69fa      	ldr	r2, [r7, #28]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000dc0:	69ba      	ldr	r2, [r7, #24]
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	f040 8168 	bne.w	800109a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	4a96      	ldr	r2, [pc, #600]	; (8001028 <HAL_GPIO_Init+0x290>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d05e      	beq.n	8000e92 <HAL_GPIO_Init+0xfa>
 8000dd4:	4a94      	ldr	r2, [pc, #592]	; (8001028 <HAL_GPIO_Init+0x290>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d875      	bhi.n	8000ec6 <HAL_GPIO_Init+0x12e>
 8000dda:	4a94      	ldr	r2, [pc, #592]	; (800102c <HAL_GPIO_Init+0x294>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d058      	beq.n	8000e92 <HAL_GPIO_Init+0xfa>
 8000de0:	4a92      	ldr	r2, [pc, #584]	; (800102c <HAL_GPIO_Init+0x294>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d86f      	bhi.n	8000ec6 <HAL_GPIO_Init+0x12e>
 8000de6:	4a92      	ldr	r2, [pc, #584]	; (8001030 <HAL_GPIO_Init+0x298>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d052      	beq.n	8000e92 <HAL_GPIO_Init+0xfa>
 8000dec:	4a90      	ldr	r2, [pc, #576]	; (8001030 <HAL_GPIO_Init+0x298>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d869      	bhi.n	8000ec6 <HAL_GPIO_Init+0x12e>
 8000df2:	4a90      	ldr	r2, [pc, #576]	; (8001034 <HAL_GPIO_Init+0x29c>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d04c      	beq.n	8000e92 <HAL_GPIO_Init+0xfa>
 8000df8:	4a8e      	ldr	r2, [pc, #568]	; (8001034 <HAL_GPIO_Init+0x29c>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d863      	bhi.n	8000ec6 <HAL_GPIO_Init+0x12e>
 8000dfe:	4a8e      	ldr	r2, [pc, #568]	; (8001038 <HAL_GPIO_Init+0x2a0>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d046      	beq.n	8000e92 <HAL_GPIO_Init+0xfa>
 8000e04:	4a8c      	ldr	r2, [pc, #560]	; (8001038 <HAL_GPIO_Init+0x2a0>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d85d      	bhi.n	8000ec6 <HAL_GPIO_Init+0x12e>
 8000e0a:	2b12      	cmp	r3, #18
 8000e0c:	d82a      	bhi.n	8000e64 <HAL_GPIO_Init+0xcc>
 8000e0e:	2b12      	cmp	r3, #18
 8000e10:	d859      	bhi.n	8000ec6 <HAL_GPIO_Init+0x12e>
 8000e12:	a201      	add	r2, pc, #4	; (adr r2, 8000e18 <HAL_GPIO_Init+0x80>)
 8000e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e18:	08000e93 	.word	0x08000e93
 8000e1c:	08000e6d 	.word	0x08000e6d
 8000e20:	08000e7f 	.word	0x08000e7f
 8000e24:	08000ec1 	.word	0x08000ec1
 8000e28:	08000ec7 	.word	0x08000ec7
 8000e2c:	08000ec7 	.word	0x08000ec7
 8000e30:	08000ec7 	.word	0x08000ec7
 8000e34:	08000ec7 	.word	0x08000ec7
 8000e38:	08000ec7 	.word	0x08000ec7
 8000e3c:	08000ec7 	.word	0x08000ec7
 8000e40:	08000ec7 	.word	0x08000ec7
 8000e44:	08000ec7 	.word	0x08000ec7
 8000e48:	08000ec7 	.word	0x08000ec7
 8000e4c:	08000ec7 	.word	0x08000ec7
 8000e50:	08000ec7 	.word	0x08000ec7
 8000e54:	08000ec7 	.word	0x08000ec7
 8000e58:	08000ec7 	.word	0x08000ec7
 8000e5c:	08000e75 	.word	0x08000e75
 8000e60:	08000e89 	.word	0x08000e89
 8000e64:	4a75      	ldr	r2, [pc, #468]	; (800103c <HAL_GPIO_Init+0x2a4>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d013      	beq.n	8000e92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e6a:	e02c      	b.n	8000ec6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	623b      	str	r3, [r7, #32]
          break;
 8000e72:	e029      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	3304      	adds	r3, #4
 8000e7a:	623b      	str	r3, [r7, #32]
          break;
 8000e7c:	e024      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	68db      	ldr	r3, [r3, #12]
 8000e82:	3308      	adds	r3, #8
 8000e84:	623b      	str	r3, [r7, #32]
          break;
 8000e86:	e01f      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	330c      	adds	r3, #12
 8000e8e:	623b      	str	r3, [r7, #32]
          break;
 8000e90:	e01a      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d102      	bne.n	8000ea0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e9a:	2304      	movs	r3, #4
 8000e9c:	623b      	str	r3, [r7, #32]
          break;
 8000e9e:	e013      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d105      	bne.n	8000eb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ea8:	2308      	movs	r3, #8
 8000eaa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	69fa      	ldr	r2, [r7, #28]
 8000eb0:	611a      	str	r2, [r3, #16]
          break;
 8000eb2:	e009      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000eb4:	2308      	movs	r3, #8
 8000eb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	69fa      	ldr	r2, [r7, #28]
 8000ebc:	615a      	str	r2, [r3, #20]
          break;
 8000ebe:	e003      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	623b      	str	r3, [r7, #32]
          break;
 8000ec4:	e000      	b.n	8000ec8 <HAL_GPIO_Init+0x130>
          break;
 8000ec6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	2bff      	cmp	r3, #255	; 0xff
 8000ecc:	d801      	bhi.n	8000ed2 <HAL_GPIO_Init+0x13a>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	e001      	b.n	8000ed6 <HAL_GPIO_Init+0x13e>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	3304      	adds	r3, #4
 8000ed6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	2bff      	cmp	r3, #255	; 0xff
 8000edc:	d802      	bhi.n	8000ee4 <HAL_GPIO_Init+0x14c>
 8000ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	e002      	b.n	8000eea <HAL_GPIO_Init+0x152>
 8000ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee6:	3b08      	subs	r3, #8
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	210f      	movs	r1, #15
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	401a      	ands	r2, r3
 8000efc:	6a39      	ldr	r1, [r7, #32]
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	fa01 f303 	lsl.w	r3, r1, r3
 8000f04:	431a      	orrs	r2, r3
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f000 80c1 	beq.w	800109a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f18:	4b49      	ldr	r3, [pc, #292]	; (8001040 <HAL_GPIO_Init+0x2a8>)
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	4a48      	ldr	r2, [pc, #288]	; (8001040 <HAL_GPIO_Init+0x2a8>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	6193      	str	r3, [r2, #24]
 8000f24:	4b46      	ldr	r3, [pc, #280]	; (8001040 <HAL_GPIO_Init+0x2a8>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f30:	4a44      	ldr	r2, [pc, #272]	; (8001044 <HAL_GPIO_Init+0x2ac>)
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	089b      	lsrs	r3, r3, #2
 8000f36:	3302      	adds	r3, #2
 8000f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f40:	f003 0303 	and.w	r3, r3, #3
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	220f      	movs	r2, #15
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	68fa      	ldr	r2, [r7, #12]
 8000f50:	4013      	ands	r3, r2
 8000f52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a3c      	ldr	r2, [pc, #240]	; (8001048 <HAL_GPIO_Init+0x2b0>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d01f      	beq.n	8000f9c <HAL_GPIO_Init+0x204>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a3b      	ldr	r2, [pc, #236]	; (800104c <HAL_GPIO_Init+0x2b4>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d019      	beq.n	8000f98 <HAL_GPIO_Init+0x200>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a3a      	ldr	r2, [pc, #232]	; (8001050 <HAL_GPIO_Init+0x2b8>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d013      	beq.n	8000f94 <HAL_GPIO_Init+0x1fc>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4a39      	ldr	r2, [pc, #228]	; (8001054 <HAL_GPIO_Init+0x2bc>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d00d      	beq.n	8000f90 <HAL_GPIO_Init+0x1f8>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a38      	ldr	r2, [pc, #224]	; (8001058 <HAL_GPIO_Init+0x2c0>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d007      	beq.n	8000f8c <HAL_GPIO_Init+0x1f4>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a37      	ldr	r2, [pc, #220]	; (800105c <HAL_GPIO_Init+0x2c4>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d101      	bne.n	8000f88 <HAL_GPIO_Init+0x1f0>
 8000f84:	2305      	movs	r3, #5
 8000f86:	e00a      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f88:	2306      	movs	r3, #6
 8000f8a:	e008      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f8c:	2304      	movs	r3, #4
 8000f8e:	e006      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f90:	2303      	movs	r3, #3
 8000f92:	e004      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f94:	2302      	movs	r3, #2
 8000f96:	e002      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4093      	lsls	r3, r2
 8000fa8:	68fa      	ldr	r2, [r7, #12]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fae:	4925      	ldr	r1, [pc, #148]	; (8001044 <HAL_GPIO_Init+0x2ac>)
 8000fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d006      	beq.n	8000fd6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fc8:	4b25      	ldr	r3, [pc, #148]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	4924      	ldr	r1, [pc, #144]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	608b      	str	r3, [r1, #8]
 8000fd4:	e006      	b.n	8000fe4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fd6:	4b22      	ldr	r3, [pc, #136]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	4920      	ldr	r1, [pc, #128]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d006      	beq.n	8000ffe <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ff0:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8000ff2:	68da      	ldr	r2, [r3, #12]
 8000ff4:	491a      	ldr	r1, [pc, #104]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8000ff6:	69bb      	ldr	r3, [r7, #24]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	60cb      	str	r3, [r1, #12]
 8000ffc:	e006      	b.n	800100c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ffe:	4b18      	ldr	r3, [pc, #96]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8001000:	68da      	ldr	r2, [r3, #12]
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	43db      	mvns	r3, r3
 8001006:	4916      	ldr	r1, [pc, #88]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 8001008:	4013      	ands	r3, r2
 800100a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d025      	beq.n	8001064 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001018:	4b11      	ldr	r3, [pc, #68]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 800101a:	685a      	ldr	r2, [r3, #4]
 800101c:	4910      	ldr	r1, [pc, #64]	; (8001060 <HAL_GPIO_Init+0x2c8>)
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	4313      	orrs	r3, r2
 8001022:	604b      	str	r3, [r1, #4]
 8001024:	e025      	b.n	8001072 <HAL_GPIO_Init+0x2da>
 8001026:	bf00      	nop
 8001028:	10320000 	.word	0x10320000
 800102c:	10310000 	.word	0x10310000
 8001030:	10220000 	.word	0x10220000
 8001034:	10210000 	.word	0x10210000
 8001038:	10120000 	.word	0x10120000
 800103c:	10110000 	.word	0x10110000
 8001040:	40021000 	.word	0x40021000
 8001044:	40010000 	.word	0x40010000
 8001048:	40010800 	.word	0x40010800
 800104c:	40010c00 	.word	0x40010c00
 8001050:	40011000 	.word	0x40011000
 8001054:	40011400 	.word	0x40011400
 8001058:	40011800 	.word	0x40011800
 800105c:	40011c00 	.word	0x40011c00
 8001060:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001064:	4b15      	ldr	r3, [pc, #84]	; (80010bc <HAL_GPIO_Init+0x324>)
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	43db      	mvns	r3, r3
 800106c:	4913      	ldr	r1, [pc, #76]	; (80010bc <HAL_GPIO_Init+0x324>)
 800106e:	4013      	ands	r3, r2
 8001070:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d006      	beq.n	800108c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800107e:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <HAL_GPIO_Init+0x324>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	490e      	ldr	r1, [pc, #56]	; (80010bc <HAL_GPIO_Init+0x324>)
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	600b      	str	r3, [r1, #0]
 800108a:	e006      	b.n	800109a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800108c:	4b0b      	ldr	r3, [pc, #44]	; (80010bc <HAL_GPIO_Init+0x324>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	43db      	mvns	r3, r3
 8001094:	4909      	ldr	r1, [pc, #36]	; (80010bc <HAL_GPIO_Init+0x324>)
 8001096:	4013      	ands	r3, r2
 8001098:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800109a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109c:	3301      	adds	r3, #1
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a6:	fa22 f303 	lsr.w	r3, r2, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f47f ae7e 	bne.w	8000dac <HAL_GPIO_Init+0x14>
  }
}
 80010b0:	bf00      	nop
 80010b2:	bf00      	nop
 80010b4:	372c      	adds	r7, #44	; 0x2c
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	40010400 	.word	0x40010400

080010c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	460b      	mov	r3, r1
 80010ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	887b      	ldrh	r3, [r7, #2]
 80010d2:	4013      	ands	r3, r2
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010d8:	2301      	movs	r3, #1
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e001      	b.n	80010e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010de:	2300      	movs	r3, #0
 80010e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3714      	adds	r7, #20
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
	...

080010f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010fc:	695a      	ldr	r2, [r3, #20]
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	4013      	ands	r3, r2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d006      	beq.n	8001114 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001106:	4a05      	ldr	r2, [pc, #20]	; (800111c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800110c:	88fb      	ldrh	r3, [r7, #6]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff f9f8 	bl	8000504 <HAL_GPIO_EXTI_Callback>
  }
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40010400 	.word	0x40010400

08001120 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d101      	bne.n	8001132 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e034      	b.n	800119c <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800113a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f245 5255 	movw	r2, #21845	; 0x5555
 8001144:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	6852      	ldr	r2, [r2, #4]
 800114e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	6892      	ldr	r2, [r2, #8]
 8001158:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800115a:	f7ff fb9f 	bl	800089c <HAL_GetTick>
 800115e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001160:	e00f      	b.n	8001182 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001162:	f7ff fb9b 	bl	800089c <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b27      	cmp	r3, #39	; 0x27
 800116e:	d908      	bls.n	8001182 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	f003 0303 	and.w	r3, r3, #3
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800117e:	2303      	movs	r3, #3
 8001180:	e00c      	b.n	800119c <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	f003 0303 	and.w	r3, r3, #3
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1e8      	bne.n	8001162 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001198:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80011b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80011b6:	2300      	movs	r3, #0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
	...

080011c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d101      	bne.n	80011d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e272      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f000 8087 	beq.w	80012f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011e4:	4b92      	ldr	r3, [pc, #584]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 030c 	and.w	r3, r3, #12
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	d00c      	beq.n	800120a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011f0:	4b8f      	ldr	r3, [pc, #572]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 030c 	and.w	r3, r3, #12
 80011f8:	2b08      	cmp	r3, #8
 80011fa:	d112      	bne.n	8001222 <HAL_RCC_OscConfig+0x5e>
 80011fc:	4b8c      	ldr	r3, [pc, #560]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001208:	d10b      	bne.n	8001222 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800120a:	4b89      	ldr	r3, [pc, #548]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d06c      	beq.n	80012f0 <HAL_RCC_OscConfig+0x12c>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d168      	bne.n	80012f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e24c      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800122a:	d106      	bne.n	800123a <HAL_RCC_OscConfig+0x76>
 800122c:	4b80      	ldr	r3, [pc, #512]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a7f      	ldr	r2, [pc, #508]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001236:	6013      	str	r3, [r2, #0]
 8001238:	e02e      	b.n	8001298 <HAL_RCC_OscConfig+0xd4>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d10c      	bne.n	800125c <HAL_RCC_OscConfig+0x98>
 8001242:	4b7b      	ldr	r3, [pc, #492]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a7a      	ldr	r2, [pc, #488]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001248:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	4b78      	ldr	r3, [pc, #480]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a77      	ldr	r2, [pc, #476]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001254:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001258:	6013      	str	r3, [r2, #0]
 800125a:	e01d      	b.n	8001298 <HAL_RCC_OscConfig+0xd4>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001264:	d10c      	bne.n	8001280 <HAL_RCC_OscConfig+0xbc>
 8001266:	4b72      	ldr	r3, [pc, #456]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a71      	ldr	r2, [pc, #452]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800126c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001270:	6013      	str	r3, [r2, #0]
 8001272:	4b6f      	ldr	r3, [pc, #444]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a6e      	ldr	r2, [pc, #440]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	e00b      	b.n	8001298 <HAL_RCC_OscConfig+0xd4>
 8001280:	4b6b      	ldr	r3, [pc, #428]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a6a      	ldr	r2, [pc, #424]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	4b68      	ldr	r3, [pc, #416]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a67      	ldr	r2, [pc, #412]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001292:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001296:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d013      	beq.n	80012c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a0:	f7ff fafc 	bl	800089c <HAL_GetTick>
 80012a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a6:	e008      	b.n	80012ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a8:	f7ff faf8 	bl	800089c <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b64      	cmp	r3, #100	; 0x64
 80012b4:	d901      	bls.n	80012ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e200      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ba:	4b5d      	ldr	r3, [pc, #372]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d0f0      	beq.n	80012a8 <HAL_RCC_OscConfig+0xe4>
 80012c6:	e014      	b.n	80012f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c8:	f7ff fae8 	bl	800089c <HAL_GetTick>
 80012cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d0:	f7ff fae4 	bl	800089c <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b64      	cmp	r3, #100	; 0x64
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e1ec      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012e2:	4b53      	ldr	r3, [pc, #332]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1f0      	bne.n	80012d0 <HAL_RCC_OscConfig+0x10c>
 80012ee:	e000      	b.n	80012f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d063      	beq.n	80013c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012fe:	4b4c      	ldr	r3, [pc, #304]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f003 030c 	and.w	r3, r3, #12
 8001306:	2b00      	cmp	r3, #0
 8001308:	d00b      	beq.n	8001322 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800130a:	4b49      	ldr	r3, [pc, #292]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f003 030c 	and.w	r3, r3, #12
 8001312:	2b08      	cmp	r3, #8
 8001314:	d11c      	bne.n	8001350 <HAL_RCC_OscConfig+0x18c>
 8001316:	4b46      	ldr	r3, [pc, #280]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d116      	bne.n	8001350 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001322:	4b43      	ldr	r3, [pc, #268]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d005      	beq.n	800133a <HAL_RCC_OscConfig+0x176>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d001      	beq.n	800133a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e1c0      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800133a:	4b3d      	ldr	r3, [pc, #244]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	695b      	ldr	r3, [r3, #20]
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	4939      	ldr	r1, [pc, #228]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800134a:	4313      	orrs	r3, r2
 800134c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134e:	e03a      	b.n	80013c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d020      	beq.n	800139a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001358:	4b36      	ldr	r3, [pc, #216]	; (8001434 <HAL_RCC_OscConfig+0x270>)
 800135a:	2201      	movs	r2, #1
 800135c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135e:	f7ff fa9d 	bl	800089c <HAL_GetTick>
 8001362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001366:	f7ff fa99 	bl	800089c <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e1a1      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001378:	4b2d      	ldr	r3, [pc, #180]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0302 	and.w	r3, r3, #2
 8001380:	2b00      	cmp	r3, #0
 8001382:	d0f0      	beq.n	8001366 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001384:	4b2a      	ldr	r3, [pc, #168]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	695b      	ldr	r3, [r3, #20]
 8001390:	00db      	lsls	r3, r3, #3
 8001392:	4927      	ldr	r1, [pc, #156]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 8001394:	4313      	orrs	r3, r2
 8001396:	600b      	str	r3, [r1, #0]
 8001398:	e015      	b.n	80013c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800139a:	4b26      	ldr	r3, [pc, #152]	; (8001434 <HAL_RCC_OscConfig+0x270>)
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a0:	f7ff fa7c 	bl	800089c <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a6:	e008      	b.n	80013ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013a8:	f7ff fa78 	bl	800089c <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e180      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ba:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1f0      	bne.n	80013a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0308 	and.w	r3, r3, #8
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d03a      	beq.n	8001448 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	699b      	ldr	r3, [r3, #24]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d019      	beq.n	800140e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013da:	4b17      	ldr	r3, [pc, #92]	; (8001438 <HAL_RCC_OscConfig+0x274>)
 80013dc:	2201      	movs	r2, #1
 80013de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e0:	f7ff fa5c 	bl	800089c <HAL_GetTick>
 80013e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e6:	e008      	b.n	80013fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013e8:	f7ff fa58 	bl	800089c <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e160      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013fa:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <HAL_RCC_OscConfig+0x26c>)
 80013fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d0f0      	beq.n	80013e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001406:	2001      	movs	r0, #1
 8001408:	f000 face 	bl	80019a8 <RCC_Delay>
 800140c:	e01c      	b.n	8001448 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800140e:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <HAL_RCC_OscConfig+0x274>)
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001414:	f7ff fa42 	bl	800089c <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800141a:	e00f      	b.n	800143c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800141c:	f7ff fa3e 	bl	800089c <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d908      	bls.n	800143c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e146      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
 800142e:	bf00      	nop
 8001430:	40021000 	.word	0x40021000
 8001434:	42420000 	.word	0x42420000
 8001438:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800143c:	4b92      	ldr	r3, [pc, #584]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d1e9      	bne.n	800141c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	f000 80a6 	beq.w	80015a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001456:	2300      	movs	r3, #0
 8001458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800145a:	4b8b      	ldr	r3, [pc, #556]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10d      	bne.n	8001482 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001466:	4b88      	ldr	r3, [pc, #544]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001468:	69db      	ldr	r3, [r3, #28]
 800146a:	4a87      	ldr	r2, [pc, #540]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800146c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001470:	61d3      	str	r3, [r2, #28]
 8001472:	4b85      	ldr	r3, [pc, #532]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800147e:	2301      	movs	r3, #1
 8001480:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001482:	4b82      	ldr	r3, [pc, #520]	; (800168c <HAL_RCC_OscConfig+0x4c8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800148a:	2b00      	cmp	r3, #0
 800148c:	d118      	bne.n	80014c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800148e:	4b7f      	ldr	r3, [pc, #508]	; (800168c <HAL_RCC_OscConfig+0x4c8>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a7e      	ldr	r2, [pc, #504]	; (800168c <HAL_RCC_OscConfig+0x4c8>)
 8001494:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001498:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800149a:	f7ff f9ff 	bl	800089c <HAL_GetTick>
 800149e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014a2:	f7ff f9fb 	bl	800089c <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b64      	cmp	r3, #100	; 0x64
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e103      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b4:	4b75      	ldr	r3, [pc, #468]	; (800168c <HAL_RCC_OscConfig+0x4c8>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d0f0      	beq.n	80014a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d106      	bne.n	80014d6 <HAL_RCC_OscConfig+0x312>
 80014c8:	4b6f      	ldr	r3, [pc, #444]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80014ca:	6a1b      	ldr	r3, [r3, #32]
 80014cc:	4a6e      	ldr	r2, [pc, #440]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80014ce:	f043 0301 	orr.w	r3, r3, #1
 80014d2:	6213      	str	r3, [r2, #32]
 80014d4:	e02d      	b.n	8001532 <HAL_RCC_OscConfig+0x36e>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d10c      	bne.n	80014f8 <HAL_RCC_OscConfig+0x334>
 80014de:	4b6a      	ldr	r3, [pc, #424]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	4a69      	ldr	r2, [pc, #420]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80014e4:	f023 0301 	bic.w	r3, r3, #1
 80014e8:	6213      	str	r3, [r2, #32]
 80014ea:	4b67      	ldr	r3, [pc, #412]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	4a66      	ldr	r2, [pc, #408]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80014f0:	f023 0304 	bic.w	r3, r3, #4
 80014f4:	6213      	str	r3, [r2, #32]
 80014f6:	e01c      	b.n	8001532 <HAL_RCC_OscConfig+0x36e>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b05      	cmp	r3, #5
 80014fe:	d10c      	bne.n	800151a <HAL_RCC_OscConfig+0x356>
 8001500:	4b61      	ldr	r3, [pc, #388]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001502:	6a1b      	ldr	r3, [r3, #32]
 8001504:	4a60      	ldr	r2, [pc, #384]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001506:	f043 0304 	orr.w	r3, r3, #4
 800150a:	6213      	str	r3, [r2, #32]
 800150c:	4b5e      	ldr	r3, [pc, #376]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800150e:	6a1b      	ldr	r3, [r3, #32]
 8001510:	4a5d      	ldr	r2, [pc, #372]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	6213      	str	r3, [r2, #32]
 8001518:	e00b      	b.n	8001532 <HAL_RCC_OscConfig+0x36e>
 800151a:	4b5b      	ldr	r3, [pc, #364]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	4a5a      	ldr	r2, [pc, #360]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001520:	f023 0301 	bic.w	r3, r3, #1
 8001524:	6213      	str	r3, [r2, #32]
 8001526:	4b58      	ldr	r3, [pc, #352]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001528:	6a1b      	ldr	r3, [r3, #32]
 800152a:	4a57      	ldr	r2, [pc, #348]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800152c:	f023 0304 	bic.w	r3, r3, #4
 8001530:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d015      	beq.n	8001566 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153a:	f7ff f9af 	bl	800089c <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001540:	e00a      	b.n	8001558 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001542:	f7ff f9ab 	bl	800089c <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001550:	4293      	cmp	r3, r2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e0b1      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001558:	4b4b      	ldr	r3, [pc, #300]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0ee      	beq.n	8001542 <HAL_RCC_OscConfig+0x37e>
 8001564:	e014      	b.n	8001590 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001566:	f7ff f999 	bl	800089c <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156c:	e00a      	b.n	8001584 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800156e:	f7ff f995 	bl	800089c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	f241 3288 	movw	r2, #5000	; 0x1388
 800157c:	4293      	cmp	r3, r2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e09b      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001584:	4b40      	ldr	r3, [pc, #256]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1ee      	bne.n	800156e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001590:	7dfb      	ldrb	r3, [r7, #23]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d105      	bne.n	80015a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001596:	4b3c      	ldr	r3, [pc, #240]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a3b      	ldr	r2, [pc, #236]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800159c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 8087 	beq.w	80016ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015ac:	4b36      	ldr	r3, [pc, #216]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 030c 	and.w	r3, r3, #12
 80015b4:	2b08      	cmp	r3, #8
 80015b6:	d061      	beq.n	800167c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	69db      	ldr	r3, [r3, #28]
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d146      	bne.n	800164e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c0:	4b33      	ldr	r3, [pc, #204]	; (8001690 <HAL_RCC_OscConfig+0x4cc>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c6:	f7ff f969 	bl	800089c <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015cc:	e008      	b.n	80015e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ce:	f7ff f965 	bl	800089c <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e06d      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015e0:	4b29      	ldr	r3, [pc, #164]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1f0      	bne.n	80015ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f4:	d108      	bne.n	8001608 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015f6:	4b24      	ldr	r3, [pc, #144]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	4921      	ldr	r1, [pc, #132]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001604:	4313      	orrs	r3, r2
 8001606:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001608:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a19      	ldr	r1, [r3, #32]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001618:	430b      	orrs	r3, r1
 800161a:	491b      	ldr	r1, [pc, #108]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 800161c:	4313      	orrs	r3, r2
 800161e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001620:	4b1b      	ldr	r3, [pc, #108]	; (8001690 <HAL_RCC_OscConfig+0x4cc>)
 8001622:	2201      	movs	r2, #1
 8001624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001626:	f7ff f939 	bl	800089c <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800162e:	f7ff f935 	bl	800089c <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e03d      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001640:	4b11      	ldr	r3, [pc, #68]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d0f0      	beq.n	800162e <HAL_RCC_OscConfig+0x46a>
 800164c:	e035      	b.n	80016ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <HAL_RCC_OscConfig+0x4cc>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001654:	f7ff f922 	bl	800089c <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800165c:	f7ff f91e 	bl	800089c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e026      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <HAL_RCC_OscConfig+0x4c4>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x498>
 800167a:	e01e      	b.n	80016ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d107      	bne.n	8001694 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e019      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
 8001688:	40021000 	.word	0x40021000
 800168c:	40007000 	.word	0x40007000
 8001690:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001694:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <HAL_RCC_OscConfig+0x500>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a1b      	ldr	r3, [r3, #32]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d106      	bne.n	80016b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d001      	beq.n	80016ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e000      	b.n	80016bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80016ba:	2300      	movs	r3, #0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40021000 	.word	0x40021000

080016c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d101      	bne.n	80016dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e0d0      	b.n	800187e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016dc:	4b6a      	ldr	r3, [pc, #424]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0307 	and.w	r3, r3, #7
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d910      	bls.n	800170c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ea:	4b67      	ldr	r3, [pc, #412]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f023 0207 	bic.w	r2, r3, #7
 80016f2:	4965      	ldr	r1, [pc, #404]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fa:	4b63      	ldr	r3, [pc, #396]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	429a      	cmp	r2, r3
 8001706:	d001      	beq.n	800170c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e0b8      	b.n	800187e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d020      	beq.n	800175a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	d005      	beq.n	8001730 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001724:	4b59      	ldr	r3, [pc, #356]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	4a58      	ldr	r2, [pc, #352]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 800172a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800172e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0308 	and.w	r3, r3, #8
 8001738:	2b00      	cmp	r3, #0
 800173a:	d005      	beq.n	8001748 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800173c:	4b53      	ldr	r3, [pc, #332]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	4a52      	ldr	r2, [pc, #328]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001742:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001746:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001748:	4b50      	ldr	r3, [pc, #320]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	494d      	ldr	r1, [pc, #308]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001756:	4313      	orrs	r3, r2
 8001758:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	2b00      	cmp	r3, #0
 8001764:	d040      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d107      	bne.n	800177e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800176e:	4b47      	ldr	r3, [pc, #284]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d115      	bne.n	80017a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e07f      	b.n	800187e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	2b02      	cmp	r3, #2
 8001784:	d107      	bne.n	8001796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001786:	4b41      	ldr	r3, [pc, #260]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d109      	bne.n	80017a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e073      	b.n	800187e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001796:	4b3d      	ldr	r3, [pc, #244]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d101      	bne.n	80017a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e06b      	b.n	800187e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017a6:	4b39      	ldr	r3, [pc, #228]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f023 0203 	bic.w	r2, r3, #3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	4936      	ldr	r1, [pc, #216]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017b8:	f7ff f870 	bl	800089c <HAL_GetTick>
 80017bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017be:	e00a      	b.n	80017d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017c0:	f7ff f86c 	bl	800089c <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e053      	b.n	800187e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d6:	4b2d      	ldr	r3, [pc, #180]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 020c 	and.w	r2, r3, #12
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d1eb      	bne.n	80017c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017e8:	4b27      	ldr	r3, [pc, #156]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d210      	bcs.n	8001818 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f6:	4b24      	ldr	r3, [pc, #144]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f023 0207 	bic.w	r2, r3, #7
 80017fe:	4922      	ldr	r1, [pc, #136]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	4313      	orrs	r3, r2
 8001804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001806:	4b20      	ldr	r3, [pc, #128]	; (8001888 <HAL_RCC_ClockConfig+0x1c0>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	429a      	cmp	r2, r3
 8001812:	d001      	beq.n	8001818 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e032      	b.n	800187e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	d008      	beq.n	8001836 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	4916      	ldr	r1, [pc, #88]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001832:	4313      	orrs	r3, r2
 8001834:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	2b00      	cmp	r3, #0
 8001840:	d009      	beq.n	8001856 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001842:	4b12      	ldr	r3, [pc, #72]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	490e      	ldr	r1, [pc, #56]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 8001852:	4313      	orrs	r3, r2
 8001854:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001856:	f000 f821 	bl	800189c <HAL_RCC_GetSysClockFreq>
 800185a:	4602      	mov	r2, r0
 800185c:	4b0b      	ldr	r3, [pc, #44]	; (800188c <HAL_RCC_ClockConfig+0x1c4>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	091b      	lsrs	r3, r3, #4
 8001862:	f003 030f 	and.w	r3, r3, #15
 8001866:	490a      	ldr	r1, [pc, #40]	; (8001890 <HAL_RCC_ClockConfig+0x1c8>)
 8001868:	5ccb      	ldrb	r3, [r1, r3]
 800186a:	fa22 f303 	lsr.w	r3, r2, r3
 800186e:	4a09      	ldr	r2, [pc, #36]	; (8001894 <HAL_RCC_ClockConfig+0x1cc>)
 8001870:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_RCC_ClockConfig+0x1d0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe ffce 	bl	8000818 <HAL_InitTick>

  return HAL_OK;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40022000 	.word	0x40022000
 800188c:	40021000 	.word	0x40021000
 8001890:	08003788 	.word	0x08003788
 8001894:	20000000 	.word	0x20000000
 8001898:	20000004 	.word	0x20000004

0800189c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800189c:	b480      	push	{r7}
 800189e:	b087      	sub	sp, #28
 80018a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	2300      	movs	r3, #0
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	2300      	movs	r3, #0
 80018b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018b6:	4b1e      	ldr	r3, [pc, #120]	; (8001930 <HAL_RCC_GetSysClockFreq+0x94>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f003 030c 	and.w	r3, r3, #12
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	d002      	beq.n	80018cc <HAL_RCC_GetSysClockFreq+0x30>
 80018c6:	2b08      	cmp	r3, #8
 80018c8:	d003      	beq.n	80018d2 <HAL_RCC_GetSysClockFreq+0x36>
 80018ca:	e027      	b.n	800191c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018cc:	4b19      	ldr	r3, [pc, #100]	; (8001934 <HAL_RCC_GetSysClockFreq+0x98>)
 80018ce:	613b      	str	r3, [r7, #16]
      break;
 80018d0:	e027      	b.n	8001922 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	0c9b      	lsrs	r3, r3, #18
 80018d6:	f003 030f 	and.w	r3, r3, #15
 80018da:	4a17      	ldr	r2, [pc, #92]	; (8001938 <HAL_RCC_GetSysClockFreq+0x9c>)
 80018dc:	5cd3      	ldrb	r3, [r2, r3]
 80018de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d010      	beq.n	800190c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018ea:	4b11      	ldr	r3, [pc, #68]	; (8001930 <HAL_RCC_GetSysClockFreq+0x94>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	0c5b      	lsrs	r3, r3, #17
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	4a11      	ldr	r2, [pc, #68]	; (800193c <HAL_RCC_GetSysClockFreq+0xa0>)
 80018f6:	5cd3      	ldrb	r3, [r2, r3]
 80018f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a0d      	ldr	r2, [pc, #52]	; (8001934 <HAL_RCC_GetSysClockFreq+0x98>)
 80018fe:	fb03 f202 	mul.w	r2, r3, r2
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	fbb2 f3f3 	udiv	r3, r2, r3
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	e004      	b.n	8001916 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a0c      	ldr	r2, [pc, #48]	; (8001940 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001910:	fb02 f303 	mul.w	r3, r2, r3
 8001914:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	613b      	str	r3, [r7, #16]
      break;
 800191a:	e002      	b.n	8001922 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800191c:	4b05      	ldr	r3, [pc, #20]	; (8001934 <HAL_RCC_GetSysClockFreq+0x98>)
 800191e:	613b      	str	r3, [r7, #16]
      break;
 8001920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001922:	693b      	ldr	r3, [r7, #16]
}
 8001924:	4618      	mov	r0, r3
 8001926:	371c      	adds	r7, #28
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	007a1200 	.word	0x007a1200
 8001938:	080037a0 	.word	0x080037a0
 800193c:	080037b0 	.word	0x080037b0
 8001940:	003d0900 	.word	0x003d0900

08001944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001948:	4b02      	ldr	r3, [pc, #8]	; (8001954 <HAL_RCC_GetHCLKFreq+0x10>)
 800194a:	681b      	ldr	r3, [r3, #0]
}
 800194c:	4618      	mov	r0, r3
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	20000000 	.word	0x20000000

08001958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800195c:	f7ff fff2 	bl	8001944 <HAL_RCC_GetHCLKFreq>
 8001960:	4602      	mov	r2, r0
 8001962:	4b05      	ldr	r3, [pc, #20]	; (8001978 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	0a1b      	lsrs	r3, r3, #8
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	4903      	ldr	r1, [pc, #12]	; (800197c <HAL_RCC_GetPCLK1Freq+0x24>)
 800196e:	5ccb      	ldrb	r3, [r1, r3]
 8001970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001974:	4618      	mov	r0, r3
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40021000 	.word	0x40021000
 800197c:	08003798 	.word	0x08003798

08001980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001984:	f7ff ffde 	bl	8001944 <HAL_RCC_GetHCLKFreq>
 8001988:	4602      	mov	r2, r0
 800198a:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	0adb      	lsrs	r3, r3, #11
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	4903      	ldr	r1, [pc, #12]	; (80019a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001996:	5ccb      	ldrb	r3, [r1, r3]
 8001998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800199c:	4618      	mov	r0, r3
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40021000 	.word	0x40021000
 80019a4:	08003798 	.word	0x08003798

080019a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <RCC_Delay+0x34>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0a      	ldr	r2, [pc, #40]	; (80019e0 <RCC_Delay+0x38>)
 80019b6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ba:	0a5b      	lsrs	r3, r3, #9
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	fb02 f303 	mul.w	r3, r2, r3
 80019c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019c4:	bf00      	nop
  }
  while (Delay --);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	1e5a      	subs	r2, r3, #1
 80019ca:	60fa      	str	r2, [r7, #12]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1f9      	bne.n	80019c4 <RCC_Delay+0x1c>
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	3714      	adds	r7, #20
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr
 80019dc:	20000000 	.word	0x20000000
 80019e0:	10624dd3 	.word	0x10624dd3

080019e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e041      	b.n	8001a7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d106      	bne.n	8001a10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7fe fe24 	bl	8000658 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2202      	movs	r2, #2
 8001a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3304      	adds	r3, #4
 8001a20:	4619      	mov	r1, r3
 8001a22:	4610      	mov	r0, r2
 8001a24:	f000 fa2a 	bl	8001e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	691b      	ldr	r3, [r3, #16]
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d122      	bne.n	8001ade <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d11b      	bne.n	8001ade <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f06f 0202 	mvn.w	r2, #2
 8001aae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d003      	beq.n	8001acc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 f9bd 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001aca:	e005      	b.n	8001ad8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f000 f9b0 	bl	8001e32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f9bf 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	f003 0304 	and.w	r3, r3, #4
 8001ae8:	2b04      	cmp	r3, #4
 8001aea:	d122      	bne.n	8001b32 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d11b      	bne.n	8001b32 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f06f 0204 	mvn.w	r2, #4
 8001b02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2202      	movs	r2, #2
 8001b08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d003      	beq.n	8001b20 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f993 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001b1e:	e005      	b.n	8001b2c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f000 f986 	bl	8001e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f000 f995 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	f003 0308 	and.w	r3, r3, #8
 8001b3c:	2b08      	cmp	r3, #8
 8001b3e:	d122      	bne.n	8001b86 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b08      	cmp	r3, #8
 8001b4c:	d11b      	bne.n	8001b86 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f06f 0208 	mvn.w	r2, #8
 8001b56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2204      	movs	r2, #4
 8001b5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	f003 0303 	and.w	r3, r3, #3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f000 f969 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001b72:	e005      	b.n	8001b80 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 f95c 	bl	8001e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f000 f96b 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	f003 0310 	and.w	r3, r3, #16
 8001b90:	2b10      	cmp	r3, #16
 8001b92:	d122      	bne.n	8001bda <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	f003 0310 	and.w	r3, r3, #16
 8001b9e:	2b10      	cmp	r3, #16
 8001ba0:	d11b      	bne.n	8001bda <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f06f 0210 	mvn.w	r2, #16
 8001baa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2208      	movs	r2, #8
 8001bb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f000 f93f 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001bc6:	e005      	b.n	8001bd4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f000 f932 	bl	8001e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f000 f941 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d10e      	bne.n	8001c06 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d107      	bne.n	8001c06 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f06f 0201 	mvn.w	r2, #1
 8001bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f90d 	bl	8001e20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c10:	2b80      	cmp	r3, #128	; 0x80
 8001c12:	d10e      	bne.n	8001c32 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c1e:	2b80      	cmp	r3, #128	; 0x80
 8001c20:	d107      	bne.n	8001c32 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f000 faaa 	bl	8002186 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c3c:	2b40      	cmp	r3, #64	; 0x40
 8001c3e:	d10e      	bne.n	8001c5e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c4a:	2b40      	cmp	r3, #64	; 0x40
 8001c4c:	d107      	bne.n	8001c5e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 f905 	bl	8001e68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	f003 0320 	and.w	r3, r3, #32
 8001c68:	2b20      	cmp	r3, #32
 8001c6a:	d10e      	bne.n	8001c8a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	f003 0320 	and.w	r3, r3, #32
 8001c76:	2b20      	cmp	r3, #32
 8001c78:	d107      	bne.n	8001c8a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f06f 0220 	mvn.w	r2, #32
 8001c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 fa75 	bl	8002174 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b084      	sub	sp, #16
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
 8001c9a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d101      	bne.n	8001cae <HAL_TIM_ConfigClockSource+0x1c>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e0b4      	b.n	8001e18 <HAL_TIM_ConfigClockSource+0x186>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2202      	movs	r2, #2
 8001cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001ccc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001cd4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ce6:	d03e      	beq.n	8001d66 <HAL_TIM_ConfigClockSource+0xd4>
 8001ce8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cec:	f200 8087 	bhi.w	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cf4:	f000 8086 	beq.w	8001e04 <HAL_TIM_ConfigClockSource+0x172>
 8001cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cfc:	d87f      	bhi.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001cfe:	2b70      	cmp	r3, #112	; 0x70
 8001d00:	d01a      	beq.n	8001d38 <HAL_TIM_ConfigClockSource+0xa6>
 8001d02:	2b70      	cmp	r3, #112	; 0x70
 8001d04:	d87b      	bhi.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001d06:	2b60      	cmp	r3, #96	; 0x60
 8001d08:	d050      	beq.n	8001dac <HAL_TIM_ConfigClockSource+0x11a>
 8001d0a:	2b60      	cmp	r3, #96	; 0x60
 8001d0c:	d877      	bhi.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001d0e:	2b50      	cmp	r3, #80	; 0x50
 8001d10:	d03c      	beq.n	8001d8c <HAL_TIM_ConfigClockSource+0xfa>
 8001d12:	2b50      	cmp	r3, #80	; 0x50
 8001d14:	d873      	bhi.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001d16:	2b40      	cmp	r3, #64	; 0x40
 8001d18:	d058      	beq.n	8001dcc <HAL_TIM_ConfigClockSource+0x13a>
 8001d1a:	2b40      	cmp	r3, #64	; 0x40
 8001d1c:	d86f      	bhi.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001d1e:	2b30      	cmp	r3, #48	; 0x30
 8001d20:	d064      	beq.n	8001dec <HAL_TIM_ConfigClockSource+0x15a>
 8001d22:	2b30      	cmp	r3, #48	; 0x30
 8001d24:	d86b      	bhi.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001d26:	2b20      	cmp	r3, #32
 8001d28:	d060      	beq.n	8001dec <HAL_TIM_ConfigClockSource+0x15a>
 8001d2a:	2b20      	cmp	r3, #32
 8001d2c:	d867      	bhi.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d05c      	beq.n	8001dec <HAL_TIM_ConfigClockSource+0x15a>
 8001d32:	2b10      	cmp	r3, #16
 8001d34:	d05a      	beq.n	8001dec <HAL_TIM_ConfigClockSource+0x15a>
 8001d36:	e062      	b.n	8001dfe <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001d48:	f000 f989 	bl	800205e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001d5a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	609a      	str	r2, [r3, #8]
      break;
 8001d64:	e04f      	b.n	8001e06 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001d76:	f000 f972 	bl	800205e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d88:	609a      	str	r2, [r3, #8]
      break;
 8001d8a:	e03c      	b.n	8001e06 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d98:	461a      	mov	r2, r3
 8001d9a:	f000 f8e9 	bl	8001f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2150      	movs	r1, #80	; 0x50
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 f940 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001daa:	e02c      	b.n	8001e06 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001db8:	461a      	mov	r2, r3
 8001dba:	f000 f907 	bl	8001fcc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2160      	movs	r1, #96	; 0x60
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f000 f930 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001dca:	e01c      	b.n	8001e06 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dd8:	461a      	mov	r2, r3
 8001dda:	f000 f8c9 	bl	8001f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2140      	movs	r1, #64	; 0x40
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 f920 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001dea:	e00c      	b.n	8001e06 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4619      	mov	r1, r3
 8001df6:	4610      	mov	r0, r2
 8001df8:	f000 f917 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001dfc:	e003      	b.n	8001e06 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	73fb      	strb	r3, [r7, #15]
      break;
 8001e02:	e000      	b.n	8001e06 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001e04:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr

08001e32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr

08001e56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
	...

08001e7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a33      	ldr	r2, [pc, #204]	; (8001f5c <TIM_Base_SetConfig+0xe0>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d013      	beq.n	8001ebc <TIM_Base_SetConfig+0x40>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a32      	ldr	r2, [pc, #200]	; (8001f60 <TIM_Base_SetConfig+0xe4>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d00f      	beq.n	8001ebc <TIM_Base_SetConfig+0x40>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ea2:	d00b      	beq.n	8001ebc <TIM_Base_SetConfig+0x40>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a2f      	ldr	r2, [pc, #188]	; (8001f64 <TIM_Base_SetConfig+0xe8>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d007      	beq.n	8001ebc <TIM_Base_SetConfig+0x40>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a2e      	ldr	r2, [pc, #184]	; (8001f68 <TIM_Base_SetConfig+0xec>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d003      	beq.n	8001ebc <TIM_Base_SetConfig+0x40>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a2d      	ldr	r2, [pc, #180]	; (8001f6c <TIM_Base_SetConfig+0xf0>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d108      	bne.n	8001ece <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ec2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a22      	ldr	r2, [pc, #136]	; (8001f5c <TIM_Base_SetConfig+0xe0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d013      	beq.n	8001efe <TIM_Base_SetConfig+0x82>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a21      	ldr	r2, [pc, #132]	; (8001f60 <TIM_Base_SetConfig+0xe4>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d00f      	beq.n	8001efe <TIM_Base_SetConfig+0x82>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ee4:	d00b      	beq.n	8001efe <TIM_Base_SetConfig+0x82>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a1e      	ldr	r2, [pc, #120]	; (8001f64 <TIM_Base_SetConfig+0xe8>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d007      	beq.n	8001efe <TIM_Base_SetConfig+0x82>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a1d      	ldr	r2, [pc, #116]	; (8001f68 <TIM_Base_SetConfig+0xec>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d003      	beq.n	8001efe <TIM_Base_SetConfig+0x82>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a1c      	ldr	r2, [pc, #112]	; (8001f6c <TIM_Base_SetConfig+0xf0>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d108      	bne.n	8001f10 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <TIM_Base_SetConfig+0xe0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d003      	beq.n	8001f44 <TIM_Base_SetConfig+0xc8>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <TIM_Base_SetConfig+0xe4>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d103      	bne.n	8001f4c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	691a      	ldr	r2, [r3, #16]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	615a      	str	r2, [r3, #20]
}
 8001f52:	bf00      	nop
 8001f54:	3714      	adds	r7, #20
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	40012c00 	.word	0x40012c00
 8001f60:	40013400 	.word	0x40013400
 8001f64:	40000400 	.word	0x40000400
 8001f68:	40000800 	.word	0x40000800
 8001f6c:	40000c00 	.word	0x40000c00

08001f70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b087      	sub	sp, #28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6a1b      	ldr	r3, [r3, #32]
 8001f86:	f023 0201 	bic.w	r2, r3, #1
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f023 030a 	bic.w	r3, r3, #10
 8001fac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	621a      	str	r2, [r3, #32]
}
 8001fc2:	bf00      	nop
 8001fc4:	371c      	adds	r7, #28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	f023 0210 	bic.w	r2, r3, #16
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001ff6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	031b      	lsls	r3, r3, #12
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002008:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	011b      	lsls	r3, r3, #4
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	4313      	orrs	r3, r2
 8002012:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	621a      	str	r2, [r3, #32]
}
 8002020:	bf00      	nop
 8002022:	371c      	adds	r7, #28
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002040:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4313      	orrs	r3, r2
 8002048:	f043 0307 	orr.w	r3, r3, #7
 800204c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	609a      	str	r2, [r3, #8]
}
 8002054:	bf00      	nop
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr

0800205e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800205e:	b480      	push	{r7}
 8002060:	b087      	sub	sp, #28
 8002062:	af00      	add	r7, sp, #0
 8002064:	60f8      	str	r0, [r7, #12]
 8002066:	60b9      	str	r1, [r7, #8]
 8002068:	607a      	str	r2, [r7, #4]
 800206a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002078:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	021a      	lsls	r2, r3, #8
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	431a      	orrs	r2, r3
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	4313      	orrs	r3, r2
 8002086:	697a      	ldr	r2, [r7, #20]
 8002088:	4313      	orrs	r3, r2
 800208a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	609a      	str	r2, [r3, #8]
}
 8002092:	bf00      	nop
 8002094:	371c      	adds	r7, #28
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d101      	bne.n	80020b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020b0:	2302      	movs	r3, #2
 80020b2:	e050      	b.n	8002156 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2202      	movs	r2, #2
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a1b      	ldr	r2, [pc, #108]	; (8002160 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d018      	beq.n	800212a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a19      	ldr	r2, [pc, #100]	; (8002164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d013      	beq.n	800212a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800210a:	d00e      	beq.n	800212a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a15      	ldr	r2, [pc, #84]	; (8002168 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d009      	beq.n	800212a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a14      	ldr	r2, [pc, #80]	; (800216c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d004      	beq.n	800212a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a12      	ldr	r2, [pc, #72]	; (8002170 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d10c      	bne.n	8002144 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002130:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	4313      	orrs	r3, r2
 800213a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68ba      	ldr	r2, [r7, #8]
 8002142:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3714      	adds	r7, #20
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr
 8002160:	40012c00 	.word	0x40012c00
 8002164:	40013400 	.word	0x40013400
 8002168:	40000400 	.word	0x40000400
 800216c:	40000800 	.word	0x40000800
 8002170:	40000c00 	.word	0x40000c00

08002174 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr

08002186 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002186:	b480      	push	{r7}
 8002188:	b083      	sub	sp, #12
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr

08002198 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e042      	b.n	8002230 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d106      	bne.n	80021c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7fe fa9a 	bl	80006f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2224      	movs	r2, #36	; 0x24
 80021c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68da      	ldr	r2, [r3, #12]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 fd71 	bl	8002cc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	691a      	ldr	r2, [r3, #16]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	695a      	ldr	r2, [r3, #20]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002200:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68da      	ldr	r2, [r3, #12]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002210:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2220      	movs	r2, #32
 800221c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2220      	movs	r2, #32
 8002224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	; 0x28
 800223c:	af02      	add	r7, sp, #8
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	603b      	str	r3, [r7, #0]
 8002244:	4613      	mov	r3, r2
 8002246:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002252:	b2db      	uxtb	r3, r3
 8002254:	2b20      	cmp	r3, #32
 8002256:	d16d      	bne.n	8002334 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <HAL_UART_Transmit+0x2c>
 800225e:	88fb      	ldrh	r3, [r7, #6]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e066      	b.n	8002336 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2221      	movs	r2, #33	; 0x21
 8002272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002276:	f7fe fb11 	bl	800089c <HAL_GetTick>
 800227a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	88fa      	ldrh	r2, [r7, #6]
 8002280:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	88fa      	ldrh	r2, [r7, #6]
 8002286:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002290:	d108      	bne.n	80022a4 <HAL_UART_Transmit+0x6c>
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d104      	bne.n	80022a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800229a:	2300      	movs	r3, #0
 800229c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	61bb      	str	r3, [r7, #24]
 80022a2:	e003      	b.n	80022ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022ac:	e02a      	b.n	8002304 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2200      	movs	r2, #0
 80022b6:	2180      	movs	r1, #128	; 0x80
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f000 faf9 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e036      	b.n	8002336 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10b      	bne.n	80022e6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	461a      	mov	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	3302      	adds	r3, #2
 80022e2:	61bb      	str	r3, [r7, #24]
 80022e4:	e007      	b.n	80022f6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	781a      	ldrb	r2, [r3, #0]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	3301      	adds	r3, #1
 80022f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	3b01      	subs	r3, #1
 80022fe:	b29a      	uxth	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002308:	b29b      	uxth	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1cf      	bne.n	80022ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2200      	movs	r2, #0
 8002316:	2140      	movs	r1, #64	; 0x40
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 fac9 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e006      	b.n	8002336 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2220      	movs	r2, #32
 800232c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	e000      	b.n	8002336 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002334:	2302      	movs	r3, #2
  }
}
 8002336:	4618      	mov	r0, r3
 8002338:	3720      	adds	r7, #32
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
	...

08002340 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b0ba      	sub	sp, #232	; 0xe8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002366:	2300      	movs	r3, #0
 8002368:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800236c:	2300      	movs	r3, #0
 800236e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800237e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10f      	bne.n	80023a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800238a:	f003 0320 	and.w	r3, r3, #32
 800238e:	2b00      	cmp	r3, #0
 8002390:	d009      	beq.n	80023a6 <HAL_UART_IRQHandler+0x66>
 8002392:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002396:	f003 0320 	and.w	r3, r3, #32
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 fbd1 	bl	8002b46 <UART_Receive_IT>
      return;
 80023a4:	e25b      	b.n	800285e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 80de 	beq.w	800256c <HAL_UART_IRQHandler+0x22c>
 80023b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d106      	bne.n	80023ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 80d1 	beq.w	800256c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00b      	beq.n	80023ee <HAL_UART_IRQHandler+0xae>
 80023d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d005      	beq.n	80023ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e6:	f043 0201 	orr.w	r2, r3, #1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023f2:	f003 0304 	and.w	r3, r3, #4
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00b      	beq.n	8002412 <HAL_UART_IRQHandler+0xd2>
 80023fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b00      	cmp	r3, #0
 8002404:	d005      	beq.n	8002412 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240a:	f043 0202 	orr.w	r2, r3, #2
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00b      	beq.n	8002436 <HAL_UART_IRQHandler+0xf6>
 800241e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d005      	beq.n	8002436 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	f043 0204 	orr.w	r2, r3, #4
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d011      	beq.n	8002466 <HAL_UART_IRQHandler+0x126>
 8002442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002446:	f003 0320 	and.w	r3, r3, #32
 800244a:	2b00      	cmp	r3, #0
 800244c:	d105      	bne.n	800245a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800244e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d005      	beq.n	8002466 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245e:	f043 0208 	orr.w	r2, r3, #8
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 81f2 	beq.w	8002854 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002474:	f003 0320 	and.w	r3, r3, #32
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <HAL_UART_IRQHandler+0x14e>
 800247c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d002      	beq.n	800248e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f000 fb5c 	bl	8002b46 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	695b      	ldr	r3, [r3, #20]
 8002494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002498:	2b00      	cmp	r3, #0
 800249a:	bf14      	ite	ne
 800249c:	2301      	movne	r3, #1
 800249e:	2300      	moveq	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024aa:	f003 0308 	and.w	r3, r3, #8
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d103      	bne.n	80024ba <HAL_UART_IRQHandler+0x17a>
 80024b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d04f      	beq.n	800255a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 fa66 	bl	800298c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d041      	beq.n	8002552 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	3314      	adds	r3, #20
 80024d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80024dc:	e853 3f00 	ldrex	r3, [r3]
 80024e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80024e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80024e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	3314      	adds	r3, #20
 80024f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80024fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80024fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002502:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002506:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800250a:	e841 2300 	strex	r3, r2, [r1]
 800250e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002512:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1d9      	bne.n	80024ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800251e:	2b00      	cmp	r3, #0
 8002520:	d013      	beq.n	800254a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002526:	4a7e      	ldr	r2, [pc, #504]	; (8002720 <HAL_UART_IRQHandler+0x3e0>)
 8002528:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800252e:	4618      	mov	r0, r3
 8002530:	f7fe fb2a 	bl	8000b88 <HAL_DMA_Abort_IT>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d016      	beq.n	8002568 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002544:	4610      	mov	r0, r2
 8002546:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002548:	e00e      	b.n	8002568 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 f99c 	bl	8002888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002550:	e00a      	b.n	8002568 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f000 f998 	bl	8002888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002558:	e006      	b.n	8002568 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f994 	bl	8002888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002566:	e175      	b.n	8002854 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002568:	bf00      	nop
    return;
 800256a:	e173      	b.n	8002854 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002570:	2b01      	cmp	r3, #1
 8002572:	f040 814f 	bne.w	8002814 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 8148 	beq.w	8002814 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002588:	f003 0310 	and.w	r3, r3, #16
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 8141 	beq.w	8002814 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002592:	2300      	movs	r3, #0
 8002594:	60bb      	str	r3, [r7, #8]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 80b6 	beq.w	8002724 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80025c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 8145 	beq.w	8002858 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80025d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80025d6:	429a      	cmp	r2, r3
 80025d8:	f080 813e 	bcs.w	8002858 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80025e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	2b20      	cmp	r3, #32
 80025ec:	f000 8088 	beq.w	8002700 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	330c      	adds	r3, #12
 80025f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80025fe:	e853 3f00 	ldrex	r3, [r3]
 8002602:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002606:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800260a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800260e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	330c      	adds	r3, #12
 8002618:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800261c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002620:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002624:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002628:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800262c:	e841 2300 	strex	r3, r2, [r1]
 8002630:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002634:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1d9      	bne.n	80025f0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	3314      	adds	r3, #20
 8002642:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002644:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002646:	e853 3f00 	ldrex	r3, [r3]
 800264a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800264c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800264e:	f023 0301 	bic.w	r3, r3, #1
 8002652:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	3314      	adds	r3, #20
 800265c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002660:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002664:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002666:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002668:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800266c:	e841 2300 	strex	r3, r2, [r1]
 8002670:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002672:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1e1      	bne.n	800263c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	3314      	adds	r3, #20
 800267e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002680:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002682:	e853 3f00 	ldrex	r3, [r3]
 8002686:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002688:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800268a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800268e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	3314      	adds	r3, #20
 8002698:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800269c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800269e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80026a2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80026a4:	e841 2300 	strex	r3, r2, [r1]
 80026a8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80026aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1e3      	bne.n	8002678 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2220      	movs	r2, #32
 80026b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	330c      	adds	r3, #12
 80026c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026c8:	e853 3f00 	ldrex	r3, [r3]
 80026cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80026ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026d0:	f023 0310 	bic.w	r3, r3, #16
 80026d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	330c      	adds	r3, #12
 80026de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80026e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80026e4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80026e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80026ea:	e841 2300 	strex	r3, r2, [r1]
 80026ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80026f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1e3      	bne.n	80026be <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe fa09 	bl	8000b12 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800270e:	b29b      	uxth	r3, r3
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	b29b      	uxth	r3, r3
 8002714:	4619      	mov	r1, r3
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 f8bf 	bl	800289a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800271c:	e09c      	b.n	8002858 <HAL_UART_IRQHandler+0x518>
 800271e:	bf00      	nop
 8002720:	08002a51 	.word	0x08002a51
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800272c:	b29b      	uxth	r3, r3
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002738:	b29b      	uxth	r3, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 808e 	beq.w	800285c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002740:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 8089 	beq.w	800285c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	330c      	adds	r3, #12
 8002750:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002754:	e853 3f00 	ldrex	r3, [r3]
 8002758:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800275a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800275c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002760:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	330c      	adds	r3, #12
 800276a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800276e:	647a      	str	r2, [r7, #68]	; 0x44
 8002770:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002772:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002774:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002776:	e841 2300 	strex	r3, r2, [r1]
 800277a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800277c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1e3      	bne.n	800274a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3314      	adds	r3, #20
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	e853 3f00 	ldrex	r3, [r3]
 8002790:	623b      	str	r3, [r7, #32]
   return(result);
 8002792:	6a3b      	ldr	r3, [r7, #32]
 8002794:	f023 0301 	bic.w	r3, r3, #1
 8002798:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	3314      	adds	r3, #20
 80027a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80027a6:	633a      	str	r2, [r7, #48]	; 0x30
 80027a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027ae:	e841 2300 	strex	r3, r2, [r1]
 80027b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80027b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1e3      	bne.n	8002782 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2220      	movs	r2, #32
 80027be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	330c      	adds	r3, #12
 80027ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	e853 3f00 	ldrex	r3, [r3]
 80027d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f023 0310 	bic.w	r3, r3, #16
 80027de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	330c      	adds	r3, #12
 80027e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80027ec:	61fa      	str	r2, [r7, #28]
 80027ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027f0:	69b9      	ldr	r1, [r7, #24]
 80027f2:	69fa      	ldr	r2, [r7, #28]
 80027f4:	e841 2300 	strex	r3, r2, [r1]
 80027f8:	617b      	str	r3, [r7, #20]
   return(result);
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1e3      	bne.n	80027c8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002806:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800280a:	4619      	mov	r1, r3
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 f844 	bl	800289a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002812:	e023      	b.n	800285c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800281c:	2b00      	cmp	r3, #0
 800281e:	d009      	beq.n	8002834 <HAL_UART_IRQHandler+0x4f4>
 8002820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f000 f923 	bl	8002a78 <UART_Transmit_IT>
    return;
 8002832:	e014      	b.n	800285e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00e      	beq.n	800285e <HAL_UART_IRQHandler+0x51e>
 8002840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002848:	2b00      	cmp	r3, #0
 800284a:	d008      	beq.n	800285e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f962 	bl	8002b16 <UART_EndTransmit_IT>
    return;
 8002852:	e004      	b.n	800285e <HAL_UART_IRQHandler+0x51e>
    return;
 8002854:	bf00      	nop
 8002856:	e002      	b.n	800285e <HAL_UART_IRQHandler+0x51e>
      return;
 8002858:	bf00      	nop
 800285a:	e000      	b.n	800285e <HAL_UART_IRQHandler+0x51e>
      return;
 800285c:	bf00      	nop
  }
}
 800285e:	37e8      	adds	r7, #232	; 0xe8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr

08002876 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
 80028a2:	460b      	mov	r3, r1
 80028a4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b090      	sub	sp, #64	; 0x40
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	603b      	str	r3, [r7, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028c0:	e050      	b.n	8002964 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d04c      	beq.n	8002964 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80028ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d007      	beq.n	80028e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80028d0:	f7fd ffe4 	bl	800089c <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028dc:	429a      	cmp	r2, r3
 80028de:	d241      	bcs.n	8002964 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	330c      	adds	r3, #12
 80028e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ea:	e853 3f00 	ldrex	r3, [r3]
 80028ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80028f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80028f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	330c      	adds	r3, #12
 80028fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002900:	637a      	str	r2, [r7, #52]	; 0x34
 8002902:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002904:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002906:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002908:	e841 2300 	strex	r3, r2, [r1]
 800290c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800290e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1e5      	bne.n	80028e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	3314      	adds	r3, #20
 800291a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	e853 3f00 	ldrex	r3, [r3]
 8002922:	613b      	str	r3, [r7, #16]
   return(result);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	f023 0301 	bic.w	r3, r3, #1
 800292a:	63bb      	str	r3, [r7, #56]	; 0x38
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	3314      	adds	r3, #20
 8002932:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002934:	623a      	str	r2, [r7, #32]
 8002936:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002938:	69f9      	ldr	r1, [r7, #28]
 800293a:	6a3a      	ldr	r2, [r7, #32]
 800293c:	e841 2300 	strex	r3, r2, [r1]
 8002940:	61bb      	str	r3, [r7, #24]
   return(result);
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1e5      	bne.n	8002914 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2220      	movs	r2, #32
 8002954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e00f      	b.n	8002984 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	4013      	ands	r3, r2
 800296e:	68ba      	ldr	r2, [r7, #8]
 8002970:	429a      	cmp	r2, r3
 8002972:	bf0c      	ite	eq
 8002974:	2301      	moveq	r3, #1
 8002976:	2300      	movne	r3, #0
 8002978:	b2db      	uxtb	r3, r3
 800297a:	461a      	mov	r2, r3
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	429a      	cmp	r2, r3
 8002980:	d09f      	beq.n	80028c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3740      	adds	r7, #64	; 0x40
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800298c:	b480      	push	{r7}
 800298e:	b095      	sub	sp, #84	; 0x54
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	330c      	adds	r3, #12
 800299a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800299c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299e:	e853 3f00 	ldrex	r3, [r3]
 80029a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80029a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80029aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	330c      	adds	r3, #12
 80029b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029b4:	643a      	str	r2, [r7, #64]	; 0x40
 80029b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80029ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80029bc:	e841 2300 	strex	r3, r2, [r1]
 80029c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80029c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1e5      	bne.n	8002994 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	3314      	adds	r3, #20
 80029ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d0:	6a3b      	ldr	r3, [r7, #32]
 80029d2:	e853 3f00 	ldrex	r3, [r3]
 80029d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f023 0301 	bic.w	r3, r3, #1
 80029de:	64bb      	str	r3, [r7, #72]	; 0x48
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3314      	adds	r3, #20
 80029e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80029e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80029ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029f0:	e841 2300 	strex	r3, r2, [r1]
 80029f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80029f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1e5      	bne.n	80029c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d119      	bne.n	8002a38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	330c      	adds	r3, #12
 8002a0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	e853 3f00 	ldrex	r3, [r3]
 8002a12:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f023 0310 	bic.w	r3, r3, #16
 8002a1a:	647b      	str	r3, [r7, #68]	; 0x44
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	330c      	adds	r3, #12
 8002a22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a24:	61ba      	str	r2, [r7, #24]
 8002a26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a28:	6979      	ldr	r1, [r7, #20]
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	e841 2300 	strex	r3, r2, [r1]
 8002a30:	613b      	str	r3, [r7, #16]
   return(result);
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1e5      	bne.n	8002a04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002a46:	bf00      	nop
 8002a48:	3754      	adds	r7, #84	; 0x54
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr

08002a50 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a6a:	68f8      	ldr	r0, [r7, #12]
 8002a6c:	f7ff ff0c 	bl	8002888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a70:	bf00      	nop
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b21      	cmp	r3, #33	; 0x21
 8002a8a:	d13e      	bne.n	8002b0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a94:	d114      	bne.n	8002ac0 <UART_Transmit_IT+0x48>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d110      	bne.n	8002ac0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	881b      	ldrh	r3, [r3, #0]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ab2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	1c9a      	adds	r2, r3, #2
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	621a      	str	r2, [r3, #32]
 8002abe:	e008      	b.n	8002ad2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	1c59      	adds	r1, r3, #1
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6211      	str	r1, [r2, #32]
 8002aca:	781a      	ldrb	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	4619      	mov	r1, r3
 8002ae0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10f      	bne.n	8002b06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68da      	ldr	r2, [r3, #12]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002af4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68da      	ldr	r2, [r3, #12]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b06:	2300      	movs	r3, #0
 8002b08:	e000      	b.n	8002b0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b0a:	2302      	movs	r3, #2
  }
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3714      	adds	r7, #20
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bc80      	pop	{r7}
 8002b14:	4770      	bx	lr

08002b16 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b2c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2220      	movs	r2, #32
 8002b32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff fe94 	bl	8002864 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b08c      	sub	sp, #48	; 0x30
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b22      	cmp	r3, #34	; 0x22
 8002b58:	f040 80ae 	bne.w	8002cb8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b64:	d117      	bne.n	8002b96 <UART_Receive_IT+0x50>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d113      	bne.n	8002b96 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b76:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b88:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8e:	1c9a      	adds	r2, r3, #2
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	629a      	str	r2, [r3, #40]	; 0x28
 8002b94:	e026      	b.n	8002be4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ba8:	d007      	beq.n	8002bba <UART_Receive_IT+0x74>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10a      	bne.n	8002bc8 <UART_Receive_IT+0x82>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d106      	bne.n	8002bc8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc4:	701a      	strb	r2, [r3, #0]
 8002bc6:	e008      	b.n	8002bda <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	3b01      	subs	r3, #1
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d15d      	bne.n	8002cb4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68da      	ldr	r2, [r3, #12]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0220 	bic.w	r2, r2, #32
 8002c06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695a      	ldr	r2, [r3, #20]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0201 	bic.w	r2, r2, #1
 8002c26:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d135      	bne.n	8002caa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	330c      	adds	r3, #12
 8002c4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	e853 3f00 	ldrex	r3, [r3]
 8002c52:	613b      	str	r3, [r7, #16]
   return(result);
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	f023 0310 	bic.w	r3, r3, #16
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	330c      	adds	r3, #12
 8002c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c64:	623a      	str	r2, [r7, #32]
 8002c66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c68:	69f9      	ldr	r1, [r7, #28]
 8002c6a:	6a3a      	ldr	r2, [r7, #32]
 8002c6c:	e841 2300 	strex	r3, r2, [r1]
 8002c70:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1e5      	bne.n	8002c44 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	2b10      	cmp	r3, #16
 8002c84:	d10a      	bne.n	8002c9c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff fdf9 	bl	800289a <HAL_UARTEx_RxEventCallback>
 8002ca8:	e002      	b.n	8002cb0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7ff fde3 	bl	8002876 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e002      	b.n	8002cba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	e000      	b.n	8002cba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002cb8:	2302      	movs	r3, #2
  }
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3730      	adds	r7, #48	; 0x30
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	431a      	orrs	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002cfe:	f023 030c 	bic.w	r3, r3, #12
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6812      	ldr	r2, [r2, #0]
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	699a      	ldr	r2, [r3, #24]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a2c      	ldr	r2, [pc, #176]	; (8002dd8 <UART_SetConfig+0x114>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d103      	bne.n	8002d34 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d2c:	f7fe fe28 	bl	8001980 <HAL_RCC_GetPCLK2Freq>
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	e002      	b.n	8002d3a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d34:	f7fe fe10 	bl	8001958 <HAL_RCC_GetPCLK1Freq>
 8002d38:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	4413      	add	r3, r2
 8002d42:	009a      	lsls	r2, r3, #2
 8002d44:	441a      	add	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d50:	4a22      	ldr	r2, [pc, #136]	; (8002ddc <UART_SetConfig+0x118>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	0119      	lsls	r1, r3, #4
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	4413      	add	r3, r2
 8002d62:	009a      	lsls	r2, r3, #2
 8002d64:	441a      	add	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d70:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <UART_SetConfig+0x118>)
 8002d72:	fba3 0302 	umull	r0, r3, r3, r2
 8002d76:	095b      	lsrs	r3, r3, #5
 8002d78:	2064      	movs	r0, #100	; 0x64
 8002d7a:	fb00 f303 	mul.w	r3, r0, r3
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	3332      	adds	r3, #50	; 0x32
 8002d84:	4a15      	ldr	r2, [pc, #84]	; (8002ddc <UART_SetConfig+0x118>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d90:	4419      	add	r1, r3
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	009a      	lsls	r2, r3, #2
 8002d9c:	441a      	add	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002da8:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <UART_SetConfig+0x118>)
 8002daa:	fba3 0302 	umull	r0, r3, r3, r2
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	2064      	movs	r0, #100	; 0x64
 8002db2:	fb00 f303 	mul.w	r3, r0, r3
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	011b      	lsls	r3, r3, #4
 8002dba:	3332      	adds	r3, #50	; 0x32
 8002dbc:	4a07      	ldr	r2, [pc, #28]	; (8002ddc <UART_SetConfig+0x118>)
 8002dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc2:	095b      	lsrs	r3, r3, #5
 8002dc4:	f003 020f 	and.w	r2, r3, #15
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	440a      	add	r2, r1
 8002dce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002dd0:	bf00      	nop
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40013800 	.word	0x40013800
 8002ddc:	51eb851f 	.word	0x51eb851f

08002de0 <siprintf>:
 8002de0:	b40e      	push	{r1, r2, r3}
 8002de2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002de6:	b500      	push	{lr}
 8002de8:	b09c      	sub	sp, #112	; 0x70
 8002dea:	ab1d      	add	r3, sp, #116	; 0x74
 8002dec:	9002      	str	r0, [sp, #8]
 8002dee:	9006      	str	r0, [sp, #24]
 8002df0:	9107      	str	r1, [sp, #28]
 8002df2:	9104      	str	r1, [sp, #16]
 8002df4:	4808      	ldr	r0, [pc, #32]	; (8002e18 <siprintf+0x38>)
 8002df6:	4909      	ldr	r1, [pc, #36]	; (8002e1c <siprintf+0x3c>)
 8002df8:	f853 2b04 	ldr.w	r2, [r3], #4
 8002dfc:	9105      	str	r1, [sp, #20]
 8002dfe:	6800      	ldr	r0, [r0, #0]
 8002e00:	a902      	add	r1, sp, #8
 8002e02:	9301      	str	r3, [sp, #4]
 8002e04:	f000 f98e 	bl	8003124 <_svfiprintf_r>
 8002e08:	2200      	movs	r2, #0
 8002e0a:	9b02      	ldr	r3, [sp, #8]
 8002e0c:	701a      	strb	r2, [r3, #0]
 8002e0e:	b01c      	add	sp, #112	; 0x70
 8002e10:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e14:	b003      	add	sp, #12
 8002e16:	4770      	bx	lr
 8002e18:	20000058 	.word	0x20000058
 8002e1c:	ffff0208 	.word	0xffff0208

08002e20 <memset>:
 8002e20:	4603      	mov	r3, r0
 8002e22:	4402      	add	r2, r0
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d100      	bne.n	8002e2a <memset+0xa>
 8002e28:	4770      	bx	lr
 8002e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e2e:	e7f9      	b.n	8002e24 <memset+0x4>

08002e30 <__errno>:
 8002e30:	4b01      	ldr	r3, [pc, #4]	; (8002e38 <__errno+0x8>)
 8002e32:	6818      	ldr	r0, [r3, #0]
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	20000058 	.word	0x20000058

08002e3c <__libc_init_array>:
 8002e3c:	b570      	push	{r4, r5, r6, lr}
 8002e3e:	2600      	movs	r6, #0
 8002e40:	4d0c      	ldr	r5, [pc, #48]	; (8002e74 <__libc_init_array+0x38>)
 8002e42:	4c0d      	ldr	r4, [pc, #52]	; (8002e78 <__libc_init_array+0x3c>)
 8002e44:	1b64      	subs	r4, r4, r5
 8002e46:	10a4      	asrs	r4, r4, #2
 8002e48:	42a6      	cmp	r6, r4
 8002e4a:	d109      	bne.n	8002e60 <__libc_init_array+0x24>
 8002e4c:	f000 fc7a 	bl	8003744 <_init>
 8002e50:	2600      	movs	r6, #0
 8002e52:	4d0a      	ldr	r5, [pc, #40]	; (8002e7c <__libc_init_array+0x40>)
 8002e54:	4c0a      	ldr	r4, [pc, #40]	; (8002e80 <__libc_init_array+0x44>)
 8002e56:	1b64      	subs	r4, r4, r5
 8002e58:	10a4      	asrs	r4, r4, #2
 8002e5a:	42a6      	cmp	r6, r4
 8002e5c:	d105      	bne.n	8002e6a <__libc_init_array+0x2e>
 8002e5e:	bd70      	pop	{r4, r5, r6, pc}
 8002e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e64:	4798      	blx	r3
 8002e66:	3601      	adds	r6, #1
 8002e68:	e7ee      	b.n	8002e48 <__libc_init_array+0xc>
 8002e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e6e:	4798      	blx	r3
 8002e70:	3601      	adds	r6, #1
 8002e72:	e7f2      	b.n	8002e5a <__libc_init_array+0x1e>
 8002e74:	080037e8 	.word	0x080037e8
 8002e78:	080037e8 	.word	0x080037e8
 8002e7c:	080037e8 	.word	0x080037e8
 8002e80:	080037ec 	.word	0x080037ec

08002e84 <__retarget_lock_acquire_recursive>:
 8002e84:	4770      	bx	lr

08002e86 <__retarget_lock_release_recursive>:
 8002e86:	4770      	bx	lr

08002e88 <_free_r>:
 8002e88:	b538      	push	{r3, r4, r5, lr}
 8002e8a:	4605      	mov	r5, r0
 8002e8c:	2900      	cmp	r1, #0
 8002e8e:	d040      	beq.n	8002f12 <_free_r+0x8a>
 8002e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e94:	1f0c      	subs	r4, r1, #4
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	bfb8      	it	lt
 8002e9a:	18e4      	addlt	r4, r4, r3
 8002e9c:	f000 f8dc 	bl	8003058 <__malloc_lock>
 8002ea0:	4a1c      	ldr	r2, [pc, #112]	; (8002f14 <_free_r+0x8c>)
 8002ea2:	6813      	ldr	r3, [r2, #0]
 8002ea4:	b933      	cbnz	r3, 8002eb4 <_free_r+0x2c>
 8002ea6:	6063      	str	r3, [r4, #4]
 8002ea8:	6014      	str	r4, [r2, #0]
 8002eaa:	4628      	mov	r0, r5
 8002eac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002eb0:	f000 b8d8 	b.w	8003064 <__malloc_unlock>
 8002eb4:	42a3      	cmp	r3, r4
 8002eb6:	d908      	bls.n	8002eca <_free_r+0x42>
 8002eb8:	6820      	ldr	r0, [r4, #0]
 8002eba:	1821      	adds	r1, r4, r0
 8002ebc:	428b      	cmp	r3, r1
 8002ebe:	bf01      	itttt	eq
 8002ec0:	6819      	ldreq	r1, [r3, #0]
 8002ec2:	685b      	ldreq	r3, [r3, #4]
 8002ec4:	1809      	addeq	r1, r1, r0
 8002ec6:	6021      	streq	r1, [r4, #0]
 8002ec8:	e7ed      	b.n	8002ea6 <_free_r+0x1e>
 8002eca:	461a      	mov	r2, r3
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	b10b      	cbz	r3, 8002ed4 <_free_r+0x4c>
 8002ed0:	42a3      	cmp	r3, r4
 8002ed2:	d9fa      	bls.n	8002eca <_free_r+0x42>
 8002ed4:	6811      	ldr	r1, [r2, #0]
 8002ed6:	1850      	adds	r0, r2, r1
 8002ed8:	42a0      	cmp	r0, r4
 8002eda:	d10b      	bne.n	8002ef4 <_free_r+0x6c>
 8002edc:	6820      	ldr	r0, [r4, #0]
 8002ede:	4401      	add	r1, r0
 8002ee0:	1850      	adds	r0, r2, r1
 8002ee2:	4283      	cmp	r3, r0
 8002ee4:	6011      	str	r1, [r2, #0]
 8002ee6:	d1e0      	bne.n	8002eaa <_free_r+0x22>
 8002ee8:	6818      	ldr	r0, [r3, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	4408      	add	r0, r1
 8002eee:	6010      	str	r0, [r2, #0]
 8002ef0:	6053      	str	r3, [r2, #4]
 8002ef2:	e7da      	b.n	8002eaa <_free_r+0x22>
 8002ef4:	d902      	bls.n	8002efc <_free_r+0x74>
 8002ef6:	230c      	movs	r3, #12
 8002ef8:	602b      	str	r3, [r5, #0]
 8002efa:	e7d6      	b.n	8002eaa <_free_r+0x22>
 8002efc:	6820      	ldr	r0, [r4, #0]
 8002efe:	1821      	adds	r1, r4, r0
 8002f00:	428b      	cmp	r3, r1
 8002f02:	bf01      	itttt	eq
 8002f04:	6819      	ldreq	r1, [r3, #0]
 8002f06:	685b      	ldreq	r3, [r3, #4]
 8002f08:	1809      	addeq	r1, r1, r0
 8002f0a:	6021      	streq	r1, [r4, #0]
 8002f0c:	6063      	str	r3, [r4, #4]
 8002f0e:	6054      	str	r4, [r2, #4]
 8002f10:	e7cb      	b.n	8002eaa <_free_r+0x22>
 8002f12:	bd38      	pop	{r3, r4, r5, pc}
 8002f14:	2000025c 	.word	0x2000025c

08002f18 <sbrk_aligned>:
 8002f18:	b570      	push	{r4, r5, r6, lr}
 8002f1a:	4e0e      	ldr	r6, [pc, #56]	; (8002f54 <sbrk_aligned+0x3c>)
 8002f1c:	460c      	mov	r4, r1
 8002f1e:	6831      	ldr	r1, [r6, #0]
 8002f20:	4605      	mov	r5, r0
 8002f22:	b911      	cbnz	r1, 8002f2a <sbrk_aligned+0x12>
 8002f24:	f000 fbaa 	bl	800367c <_sbrk_r>
 8002f28:	6030      	str	r0, [r6, #0]
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	4628      	mov	r0, r5
 8002f2e:	f000 fba5 	bl	800367c <_sbrk_r>
 8002f32:	1c43      	adds	r3, r0, #1
 8002f34:	d00a      	beq.n	8002f4c <sbrk_aligned+0x34>
 8002f36:	1cc4      	adds	r4, r0, #3
 8002f38:	f024 0403 	bic.w	r4, r4, #3
 8002f3c:	42a0      	cmp	r0, r4
 8002f3e:	d007      	beq.n	8002f50 <sbrk_aligned+0x38>
 8002f40:	1a21      	subs	r1, r4, r0
 8002f42:	4628      	mov	r0, r5
 8002f44:	f000 fb9a 	bl	800367c <_sbrk_r>
 8002f48:	3001      	adds	r0, #1
 8002f4a:	d101      	bne.n	8002f50 <sbrk_aligned+0x38>
 8002f4c:	f04f 34ff 	mov.w	r4, #4294967295
 8002f50:	4620      	mov	r0, r4
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
 8002f54:	20000260 	.word	0x20000260

08002f58 <_malloc_r>:
 8002f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f5c:	1ccd      	adds	r5, r1, #3
 8002f5e:	f025 0503 	bic.w	r5, r5, #3
 8002f62:	3508      	adds	r5, #8
 8002f64:	2d0c      	cmp	r5, #12
 8002f66:	bf38      	it	cc
 8002f68:	250c      	movcc	r5, #12
 8002f6a:	2d00      	cmp	r5, #0
 8002f6c:	4607      	mov	r7, r0
 8002f6e:	db01      	blt.n	8002f74 <_malloc_r+0x1c>
 8002f70:	42a9      	cmp	r1, r5
 8002f72:	d905      	bls.n	8002f80 <_malloc_r+0x28>
 8002f74:	230c      	movs	r3, #12
 8002f76:	2600      	movs	r6, #0
 8002f78:	603b      	str	r3, [r7, #0]
 8002f7a:	4630      	mov	r0, r6
 8002f7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f80:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003054 <_malloc_r+0xfc>
 8002f84:	f000 f868 	bl	8003058 <__malloc_lock>
 8002f88:	f8d8 3000 	ldr.w	r3, [r8]
 8002f8c:	461c      	mov	r4, r3
 8002f8e:	bb5c      	cbnz	r4, 8002fe8 <_malloc_r+0x90>
 8002f90:	4629      	mov	r1, r5
 8002f92:	4638      	mov	r0, r7
 8002f94:	f7ff ffc0 	bl	8002f18 <sbrk_aligned>
 8002f98:	1c43      	adds	r3, r0, #1
 8002f9a:	4604      	mov	r4, r0
 8002f9c:	d155      	bne.n	800304a <_malloc_r+0xf2>
 8002f9e:	f8d8 4000 	ldr.w	r4, [r8]
 8002fa2:	4626      	mov	r6, r4
 8002fa4:	2e00      	cmp	r6, #0
 8002fa6:	d145      	bne.n	8003034 <_malloc_r+0xdc>
 8002fa8:	2c00      	cmp	r4, #0
 8002faa:	d048      	beq.n	800303e <_malloc_r+0xe6>
 8002fac:	6823      	ldr	r3, [r4, #0]
 8002fae:	4631      	mov	r1, r6
 8002fb0:	4638      	mov	r0, r7
 8002fb2:	eb04 0903 	add.w	r9, r4, r3
 8002fb6:	f000 fb61 	bl	800367c <_sbrk_r>
 8002fba:	4581      	cmp	r9, r0
 8002fbc:	d13f      	bne.n	800303e <_malloc_r+0xe6>
 8002fbe:	6821      	ldr	r1, [r4, #0]
 8002fc0:	4638      	mov	r0, r7
 8002fc2:	1a6d      	subs	r5, r5, r1
 8002fc4:	4629      	mov	r1, r5
 8002fc6:	f7ff ffa7 	bl	8002f18 <sbrk_aligned>
 8002fca:	3001      	adds	r0, #1
 8002fcc:	d037      	beq.n	800303e <_malloc_r+0xe6>
 8002fce:	6823      	ldr	r3, [r4, #0]
 8002fd0:	442b      	add	r3, r5
 8002fd2:	6023      	str	r3, [r4, #0]
 8002fd4:	f8d8 3000 	ldr.w	r3, [r8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d038      	beq.n	800304e <_malloc_r+0xf6>
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	42a2      	cmp	r2, r4
 8002fe0:	d12b      	bne.n	800303a <_malloc_r+0xe2>
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	605a      	str	r2, [r3, #4]
 8002fe6:	e00f      	b.n	8003008 <_malloc_r+0xb0>
 8002fe8:	6822      	ldr	r2, [r4, #0]
 8002fea:	1b52      	subs	r2, r2, r5
 8002fec:	d41f      	bmi.n	800302e <_malloc_r+0xd6>
 8002fee:	2a0b      	cmp	r2, #11
 8002ff0:	d917      	bls.n	8003022 <_malloc_r+0xca>
 8002ff2:	1961      	adds	r1, r4, r5
 8002ff4:	42a3      	cmp	r3, r4
 8002ff6:	6025      	str	r5, [r4, #0]
 8002ff8:	bf18      	it	ne
 8002ffa:	6059      	strne	r1, [r3, #4]
 8002ffc:	6863      	ldr	r3, [r4, #4]
 8002ffe:	bf08      	it	eq
 8003000:	f8c8 1000 	streq.w	r1, [r8]
 8003004:	5162      	str	r2, [r4, r5]
 8003006:	604b      	str	r3, [r1, #4]
 8003008:	4638      	mov	r0, r7
 800300a:	f104 060b 	add.w	r6, r4, #11
 800300e:	f000 f829 	bl	8003064 <__malloc_unlock>
 8003012:	f026 0607 	bic.w	r6, r6, #7
 8003016:	1d23      	adds	r3, r4, #4
 8003018:	1af2      	subs	r2, r6, r3
 800301a:	d0ae      	beq.n	8002f7a <_malloc_r+0x22>
 800301c:	1b9b      	subs	r3, r3, r6
 800301e:	50a3      	str	r3, [r4, r2]
 8003020:	e7ab      	b.n	8002f7a <_malloc_r+0x22>
 8003022:	42a3      	cmp	r3, r4
 8003024:	6862      	ldr	r2, [r4, #4]
 8003026:	d1dd      	bne.n	8002fe4 <_malloc_r+0x8c>
 8003028:	f8c8 2000 	str.w	r2, [r8]
 800302c:	e7ec      	b.n	8003008 <_malloc_r+0xb0>
 800302e:	4623      	mov	r3, r4
 8003030:	6864      	ldr	r4, [r4, #4]
 8003032:	e7ac      	b.n	8002f8e <_malloc_r+0x36>
 8003034:	4634      	mov	r4, r6
 8003036:	6876      	ldr	r6, [r6, #4]
 8003038:	e7b4      	b.n	8002fa4 <_malloc_r+0x4c>
 800303a:	4613      	mov	r3, r2
 800303c:	e7cc      	b.n	8002fd8 <_malloc_r+0x80>
 800303e:	230c      	movs	r3, #12
 8003040:	4638      	mov	r0, r7
 8003042:	603b      	str	r3, [r7, #0]
 8003044:	f000 f80e 	bl	8003064 <__malloc_unlock>
 8003048:	e797      	b.n	8002f7a <_malloc_r+0x22>
 800304a:	6025      	str	r5, [r4, #0]
 800304c:	e7dc      	b.n	8003008 <_malloc_r+0xb0>
 800304e:	605b      	str	r3, [r3, #4]
 8003050:	deff      	udf	#255	; 0xff
 8003052:	bf00      	nop
 8003054:	2000025c 	.word	0x2000025c

08003058 <__malloc_lock>:
 8003058:	4801      	ldr	r0, [pc, #4]	; (8003060 <__malloc_lock+0x8>)
 800305a:	f7ff bf13 	b.w	8002e84 <__retarget_lock_acquire_recursive>
 800305e:	bf00      	nop
 8003060:	20000258 	.word	0x20000258

08003064 <__malloc_unlock>:
 8003064:	4801      	ldr	r0, [pc, #4]	; (800306c <__malloc_unlock+0x8>)
 8003066:	f7ff bf0e 	b.w	8002e86 <__retarget_lock_release_recursive>
 800306a:	bf00      	nop
 800306c:	20000258 	.word	0x20000258

08003070 <__ssputs_r>:
 8003070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003074:	461f      	mov	r7, r3
 8003076:	688e      	ldr	r6, [r1, #8]
 8003078:	4682      	mov	sl, r0
 800307a:	42be      	cmp	r6, r7
 800307c:	460c      	mov	r4, r1
 800307e:	4690      	mov	r8, r2
 8003080:	680b      	ldr	r3, [r1, #0]
 8003082:	d82c      	bhi.n	80030de <__ssputs_r+0x6e>
 8003084:	898a      	ldrh	r2, [r1, #12]
 8003086:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800308a:	d026      	beq.n	80030da <__ssputs_r+0x6a>
 800308c:	6965      	ldr	r5, [r4, #20]
 800308e:	6909      	ldr	r1, [r1, #16]
 8003090:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003094:	eba3 0901 	sub.w	r9, r3, r1
 8003098:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800309c:	1c7b      	adds	r3, r7, #1
 800309e:	444b      	add	r3, r9
 80030a0:	106d      	asrs	r5, r5, #1
 80030a2:	429d      	cmp	r5, r3
 80030a4:	bf38      	it	cc
 80030a6:	461d      	movcc	r5, r3
 80030a8:	0553      	lsls	r3, r2, #21
 80030aa:	d527      	bpl.n	80030fc <__ssputs_r+0x8c>
 80030ac:	4629      	mov	r1, r5
 80030ae:	f7ff ff53 	bl	8002f58 <_malloc_r>
 80030b2:	4606      	mov	r6, r0
 80030b4:	b360      	cbz	r0, 8003110 <__ssputs_r+0xa0>
 80030b6:	464a      	mov	r2, r9
 80030b8:	6921      	ldr	r1, [r4, #16]
 80030ba:	f000 fafd 	bl	80036b8 <memcpy>
 80030be:	89a3      	ldrh	r3, [r4, #12]
 80030c0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80030c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030c8:	81a3      	strh	r3, [r4, #12]
 80030ca:	6126      	str	r6, [r4, #16]
 80030cc:	444e      	add	r6, r9
 80030ce:	6026      	str	r6, [r4, #0]
 80030d0:	463e      	mov	r6, r7
 80030d2:	6165      	str	r5, [r4, #20]
 80030d4:	eba5 0509 	sub.w	r5, r5, r9
 80030d8:	60a5      	str	r5, [r4, #8]
 80030da:	42be      	cmp	r6, r7
 80030dc:	d900      	bls.n	80030e0 <__ssputs_r+0x70>
 80030de:	463e      	mov	r6, r7
 80030e0:	4632      	mov	r2, r6
 80030e2:	4641      	mov	r1, r8
 80030e4:	6820      	ldr	r0, [r4, #0]
 80030e6:	f000 faaf 	bl	8003648 <memmove>
 80030ea:	2000      	movs	r0, #0
 80030ec:	68a3      	ldr	r3, [r4, #8]
 80030ee:	1b9b      	subs	r3, r3, r6
 80030f0:	60a3      	str	r3, [r4, #8]
 80030f2:	6823      	ldr	r3, [r4, #0]
 80030f4:	4433      	add	r3, r6
 80030f6:	6023      	str	r3, [r4, #0]
 80030f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030fc:	462a      	mov	r2, r5
 80030fe:	f000 fae9 	bl	80036d4 <_realloc_r>
 8003102:	4606      	mov	r6, r0
 8003104:	2800      	cmp	r0, #0
 8003106:	d1e0      	bne.n	80030ca <__ssputs_r+0x5a>
 8003108:	4650      	mov	r0, sl
 800310a:	6921      	ldr	r1, [r4, #16]
 800310c:	f7ff febc 	bl	8002e88 <_free_r>
 8003110:	230c      	movs	r3, #12
 8003112:	f8ca 3000 	str.w	r3, [sl]
 8003116:	89a3      	ldrh	r3, [r4, #12]
 8003118:	f04f 30ff 	mov.w	r0, #4294967295
 800311c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003120:	81a3      	strh	r3, [r4, #12]
 8003122:	e7e9      	b.n	80030f8 <__ssputs_r+0x88>

08003124 <_svfiprintf_r>:
 8003124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003128:	4698      	mov	r8, r3
 800312a:	898b      	ldrh	r3, [r1, #12]
 800312c:	4607      	mov	r7, r0
 800312e:	061b      	lsls	r3, r3, #24
 8003130:	460d      	mov	r5, r1
 8003132:	4614      	mov	r4, r2
 8003134:	b09d      	sub	sp, #116	; 0x74
 8003136:	d50e      	bpl.n	8003156 <_svfiprintf_r+0x32>
 8003138:	690b      	ldr	r3, [r1, #16]
 800313a:	b963      	cbnz	r3, 8003156 <_svfiprintf_r+0x32>
 800313c:	2140      	movs	r1, #64	; 0x40
 800313e:	f7ff ff0b 	bl	8002f58 <_malloc_r>
 8003142:	6028      	str	r0, [r5, #0]
 8003144:	6128      	str	r0, [r5, #16]
 8003146:	b920      	cbnz	r0, 8003152 <_svfiprintf_r+0x2e>
 8003148:	230c      	movs	r3, #12
 800314a:	603b      	str	r3, [r7, #0]
 800314c:	f04f 30ff 	mov.w	r0, #4294967295
 8003150:	e0d0      	b.n	80032f4 <_svfiprintf_r+0x1d0>
 8003152:	2340      	movs	r3, #64	; 0x40
 8003154:	616b      	str	r3, [r5, #20]
 8003156:	2300      	movs	r3, #0
 8003158:	9309      	str	r3, [sp, #36]	; 0x24
 800315a:	2320      	movs	r3, #32
 800315c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003160:	2330      	movs	r3, #48	; 0x30
 8003162:	f04f 0901 	mov.w	r9, #1
 8003166:	f8cd 800c 	str.w	r8, [sp, #12]
 800316a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800330c <_svfiprintf_r+0x1e8>
 800316e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003172:	4623      	mov	r3, r4
 8003174:	469a      	mov	sl, r3
 8003176:	f813 2b01 	ldrb.w	r2, [r3], #1
 800317a:	b10a      	cbz	r2, 8003180 <_svfiprintf_r+0x5c>
 800317c:	2a25      	cmp	r2, #37	; 0x25
 800317e:	d1f9      	bne.n	8003174 <_svfiprintf_r+0x50>
 8003180:	ebba 0b04 	subs.w	fp, sl, r4
 8003184:	d00b      	beq.n	800319e <_svfiprintf_r+0x7a>
 8003186:	465b      	mov	r3, fp
 8003188:	4622      	mov	r2, r4
 800318a:	4629      	mov	r1, r5
 800318c:	4638      	mov	r0, r7
 800318e:	f7ff ff6f 	bl	8003070 <__ssputs_r>
 8003192:	3001      	adds	r0, #1
 8003194:	f000 80a9 	beq.w	80032ea <_svfiprintf_r+0x1c6>
 8003198:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800319a:	445a      	add	r2, fp
 800319c:	9209      	str	r2, [sp, #36]	; 0x24
 800319e:	f89a 3000 	ldrb.w	r3, [sl]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f000 80a1 	beq.w	80032ea <_svfiprintf_r+0x1c6>
 80031a8:	2300      	movs	r3, #0
 80031aa:	f04f 32ff 	mov.w	r2, #4294967295
 80031ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031b2:	f10a 0a01 	add.w	sl, sl, #1
 80031b6:	9304      	str	r3, [sp, #16]
 80031b8:	9307      	str	r3, [sp, #28]
 80031ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031be:	931a      	str	r3, [sp, #104]	; 0x68
 80031c0:	4654      	mov	r4, sl
 80031c2:	2205      	movs	r2, #5
 80031c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031c8:	4850      	ldr	r0, [pc, #320]	; (800330c <_svfiprintf_r+0x1e8>)
 80031ca:	f000 fa67 	bl	800369c <memchr>
 80031ce:	9a04      	ldr	r2, [sp, #16]
 80031d0:	b9d8      	cbnz	r0, 800320a <_svfiprintf_r+0xe6>
 80031d2:	06d0      	lsls	r0, r2, #27
 80031d4:	bf44      	itt	mi
 80031d6:	2320      	movmi	r3, #32
 80031d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031dc:	0711      	lsls	r1, r2, #28
 80031de:	bf44      	itt	mi
 80031e0:	232b      	movmi	r3, #43	; 0x2b
 80031e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031e6:	f89a 3000 	ldrb.w	r3, [sl]
 80031ea:	2b2a      	cmp	r3, #42	; 0x2a
 80031ec:	d015      	beq.n	800321a <_svfiprintf_r+0xf6>
 80031ee:	4654      	mov	r4, sl
 80031f0:	2000      	movs	r0, #0
 80031f2:	f04f 0c0a 	mov.w	ip, #10
 80031f6:	9a07      	ldr	r2, [sp, #28]
 80031f8:	4621      	mov	r1, r4
 80031fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80031fe:	3b30      	subs	r3, #48	; 0x30
 8003200:	2b09      	cmp	r3, #9
 8003202:	d94d      	bls.n	80032a0 <_svfiprintf_r+0x17c>
 8003204:	b1b0      	cbz	r0, 8003234 <_svfiprintf_r+0x110>
 8003206:	9207      	str	r2, [sp, #28]
 8003208:	e014      	b.n	8003234 <_svfiprintf_r+0x110>
 800320a:	eba0 0308 	sub.w	r3, r0, r8
 800320e:	fa09 f303 	lsl.w	r3, r9, r3
 8003212:	4313      	orrs	r3, r2
 8003214:	46a2      	mov	sl, r4
 8003216:	9304      	str	r3, [sp, #16]
 8003218:	e7d2      	b.n	80031c0 <_svfiprintf_r+0x9c>
 800321a:	9b03      	ldr	r3, [sp, #12]
 800321c:	1d19      	adds	r1, r3, #4
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	9103      	str	r1, [sp, #12]
 8003222:	2b00      	cmp	r3, #0
 8003224:	bfbb      	ittet	lt
 8003226:	425b      	neglt	r3, r3
 8003228:	f042 0202 	orrlt.w	r2, r2, #2
 800322c:	9307      	strge	r3, [sp, #28]
 800322e:	9307      	strlt	r3, [sp, #28]
 8003230:	bfb8      	it	lt
 8003232:	9204      	strlt	r2, [sp, #16]
 8003234:	7823      	ldrb	r3, [r4, #0]
 8003236:	2b2e      	cmp	r3, #46	; 0x2e
 8003238:	d10c      	bne.n	8003254 <_svfiprintf_r+0x130>
 800323a:	7863      	ldrb	r3, [r4, #1]
 800323c:	2b2a      	cmp	r3, #42	; 0x2a
 800323e:	d134      	bne.n	80032aa <_svfiprintf_r+0x186>
 8003240:	9b03      	ldr	r3, [sp, #12]
 8003242:	3402      	adds	r4, #2
 8003244:	1d1a      	adds	r2, r3, #4
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	9203      	str	r2, [sp, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	bfb8      	it	lt
 800324e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003252:	9305      	str	r3, [sp, #20]
 8003254:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003310 <_svfiprintf_r+0x1ec>
 8003258:	2203      	movs	r2, #3
 800325a:	4650      	mov	r0, sl
 800325c:	7821      	ldrb	r1, [r4, #0]
 800325e:	f000 fa1d 	bl	800369c <memchr>
 8003262:	b138      	cbz	r0, 8003274 <_svfiprintf_r+0x150>
 8003264:	2240      	movs	r2, #64	; 0x40
 8003266:	9b04      	ldr	r3, [sp, #16]
 8003268:	eba0 000a 	sub.w	r0, r0, sl
 800326c:	4082      	lsls	r2, r0
 800326e:	4313      	orrs	r3, r2
 8003270:	3401      	adds	r4, #1
 8003272:	9304      	str	r3, [sp, #16]
 8003274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003278:	2206      	movs	r2, #6
 800327a:	4826      	ldr	r0, [pc, #152]	; (8003314 <_svfiprintf_r+0x1f0>)
 800327c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003280:	f000 fa0c 	bl	800369c <memchr>
 8003284:	2800      	cmp	r0, #0
 8003286:	d038      	beq.n	80032fa <_svfiprintf_r+0x1d6>
 8003288:	4b23      	ldr	r3, [pc, #140]	; (8003318 <_svfiprintf_r+0x1f4>)
 800328a:	bb1b      	cbnz	r3, 80032d4 <_svfiprintf_r+0x1b0>
 800328c:	9b03      	ldr	r3, [sp, #12]
 800328e:	3307      	adds	r3, #7
 8003290:	f023 0307 	bic.w	r3, r3, #7
 8003294:	3308      	adds	r3, #8
 8003296:	9303      	str	r3, [sp, #12]
 8003298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800329a:	4433      	add	r3, r6
 800329c:	9309      	str	r3, [sp, #36]	; 0x24
 800329e:	e768      	b.n	8003172 <_svfiprintf_r+0x4e>
 80032a0:	460c      	mov	r4, r1
 80032a2:	2001      	movs	r0, #1
 80032a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80032a8:	e7a6      	b.n	80031f8 <_svfiprintf_r+0xd4>
 80032aa:	2300      	movs	r3, #0
 80032ac:	f04f 0c0a 	mov.w	ip, #10
 80032b0:	4619      	mov	r1, r3
 80032b2:	3401      	adds	r4, #1
 80032b4:	9305      	str	r3, [sp, #20]
 80032b6:	4620      	mov	r0, r4
 80032b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032bc:	3a30      	subs	r2, #48	; 0x30
 80032be:	2a09      	cmp	r2, #9
 80032c0:	d903      	bls.n	80032ca <_svfiprintf_r+0x1a6>
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0c6      	beq.n	8003254 <_svfiprintf_r+0x130>
 80032c6:	9105      	str	r1, [sp, #20]
 80032c8:	e7c4      	b.n	8003254 <_svfiprintf_r+0x130>
 80032ca:	4604      	mov	r4, r0
 80032cc:	2301      	movs	r3, #1
 80032ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80032d2:	e7f0      	b.n	80032b6 <_svfiprintf_r+0x192>
 80032d4:	ab03      	add	r3, sp, #12
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	462a      	mov	r2, r5
 80032da:	4638      	mov	r0, r7
 80032dc:	4b0f      	ldr	r3, [pc, #60]	; (800331c <_svfiprintf_r+0x1f8>)
 80032de:	a904      	add	r1, sp, #16
 80032e0:	f3af 8000 	nop.w
 80032e4:	1c42      	adds	r2, r0, #1
 80032e6:	4606      	mov	r6, r0
 80032e8:	d1d6      	bne.n	8003298 <_svfiprintf_r+0x174>
 80032ea:	89ab      	ldrh	r3, [r5, #12]
 80032ec:	065b      	lsls	r3, r3, #25
 80032ee:	f53f af2d 	bmi.w	800314c <_svfiprintf_r+0x28>
 80032f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80032f4:	b01d      	add	sp, #116	; 0x74
 80032f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032fa:	ab03      	add	r3, sp, #12
 80032fc:	9300      	str	r3, [sp, #0]
 80032fe:	462a      	mov	r2, r5
 8003300:	4638      	mov	r0, r7
 8003302:	4b06      	ldr	r3, [pc, #24]	; (800331c <_svfiprintf_r+0x1f8>)
 8003304:	a904      	add	r1, sp, #16
 8003306:	f000 f87d 	bl	8003404 <_printf_i>
 800330a:	e7eb      	b.n	80032e4 <_svfiprintf_r+0x1c0>
 800330c:	080037b2 	.word	0x080037b2
 8003310:	080037b8 	.word	0x080037b8
 8003314:	080037bc 	.word	0x080037bc
 8003318:	00000000 	.word	0x00000000
 800331c:	08003071 	.word	0x08003071

08003320 <_printf_common>:
 8003320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003324:	4616      	mov	r6, r2
 8003326:	4699      	mov	r9, r3
 8003328:	688a      	ldr	r2, [r1, #8]
 800332a:	690b      	ldr	r3, [r1, #16]
 800332c:	4607      	mov	r7, r0
 800332e:	4293      	cmp	r3, r2
 8003330:	bfb8      	it	lt
 8003332:	4613      	movlt	r3, r2
 8003334:	6033      	str	r3, [r6, #0]
 8003336:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800333a:	460c      	mov	r4, r1
 800333c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003340:	b10a      	cbz	r2, 8003346 <_printf_common+0x26>
 8003342:	3301      	adds	r3, #1
 8003344:	6033      	str	r3, [r6, #0]
 8003346:	6823      	ldr	r3, [r4, #0]
 8003348:	0699      	lsls	r1, r3, #26
 800334a:	bf42      	ittt	mi
 800334c:	6833      	ldrmi	r3, [r6, #0]
 800334e:	3302      	addmi	r3, #2
 8003350:	6033      	strmi	r3, [r6, #0]
 8003352:	6825      	ldr	r5, [r4, #0]
 8003354:	f015 0506 	ands.w	r5, r5, #6
 8003358:	d106      	bne.n	8003368 <_printf_common+0x48>
 800335a:	f104 0a19 	add.w	sl, r4, #25
 800335e:	68e3      	ldr	r3, [r4, #12]
 8003360:	6832      	ldr	r2, [r6, #0]
 8003362:	1a9b      	subs	r3, r3, r2
 8003364:	42ab      	cmp	r3, r5
 8003366:	dc2b      	bgt.n	80033c0 <_printf_common+0xa0>
 8003368:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800336c:	1e13      	subs	r3, r2, #0
 800336e:	6822      	ldr	r2, [r4, #0]
 8003370:	bf18      	it	ne
 8003372:	2301      	movne	r3, #1
 8003374:	0692      	lsls	r2, r2, #26
 8003376:	d430      	bmi.n	80033da <_printf_common+0xba>
 8003378:	4649      	mov	r1, r9
 800337a:	4638      	mov	r0, r7
 800337c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003380:	47c0      	blx	r8
 8003382:	3001      	adds	r0, #1
 8003384:	d023      	beq.n	80033ce <_printf_common+0xae>
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	6922      	ldr	r2, [r4, #16]
 800338a:	f003 0306 	and.w	r3, r3, #6
 800338e:	2b04      	cmp	r3, #4
 8003390:	bf14      	ite	ne
 8003392:	2500      	movne	r5, #0
 8003394:	6833      	ldreq	r3, [r6, #0]
 8003396:	f04f 0600 	mov.w	r6, #0
 800339a:	bf08      	it	eq
 800339c:	68e5      	ldreq	r5, [r4, #12]
 800339e:	f104 041a 	add.w	r4, r4, #26
 80033a2:	bf08      	it	eq
 80033a4:	1aed      	subeq	r5, r5, r3
 80033a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80033aa:	bf08      	it	eq
 80033ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033b0:	4293      	cmp	r3, r2
 80033b2:	bfc4      	itt	gt
 80033b4:	1a9b      	subgt	r3, r3, r2
 80033b6:	18ed      	addgt	r5, r5, r3
 80033b8:	42b5      	cmp	r5, r6
 80033ba:	d11a      	bne.n	80033f2 <_printf_common+0xd2>
 80033bc:	2000      	movs	r0, #0
 80033be:	e008      	b.n	80033d2 <_printf_common+0xb2>
 80033c0:	2301      	movs	r3, #1
 80033c2:	4652      	mov	r2, sl
 80033c4:	4649      	mov	r1, r9
 80033c6:	4638      	mov	r0, r7
 80033c8:	47c0      	blx	r8
 80033ca:	3001      	adds	r0, #1
 80033cc:	d103      	bne.n	80033d6 <_printf_common+0xb6>
 80033ce:	f04f 30ff 	mov.w	r0, #4294967295
 80033d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033d6:	3501      	adds	r5, #1
 80033d8:	e7c1      	b.n	800335e <_printf_common+0x3e>
 80033da:	2030      	movs	r0, #48	; 0x30
 80033dc:	18e1      	adds	r1, r4, r3
 80033de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80033e2:	1c5a      	adds	r2, r3, #1
 80033e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80033e8:	4422      	add	r2, r4
 80033ea:	3302      	adds	r3, #2
 80033ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80033f0:	e7c2      	b.n	8003378 <_printf_common+0x58>
 80033f2:	2301      	movs	r3, #1
 80033f4:	4622      	mov	r2, r4
 80033f6:	4649      	mov	r1, r9
 80033f8:	4638      	mov	r0, r7
 80033fa:	47c0      	blx	r8
 80033fc:	3001      	adds	r0, #1
 80033fe:	d0e6      	beq.n	80033ce <_printf_common+0xae>
 8003400:	3601      	adds	r6, #1
 8003402:	e7d9      	b.n	80033b8 <_printf_common+0x98>

08003404 <_printf_i>:
 8003404:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003408:	7e0f      	ldrb	r7, [r1, #24]
 800340a:	4691      	mov	r9, r2
 800340c:	2f78      	cmp	r7, #120	; 0x78
 800340e:	4680      	mov	r8, r0
 8003410:	460c      	mov	r4, r1
 8003412:	469a      	mov	sl, r3
 8003414:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003416:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800341a:	d807      	bhi.n	800342c <_printf_i+0x28>
 800341c:	2f62      	cmp	r7, #98	; 0x62
 800341e:	d80a      	bhi.n	8003436 <_printf_i+0x32>
 8003420:	2f00      	cmp	r7, #0
 8003422:	f000 80d5 	beq.w	80035d0 <_printf_i+0x1cc>
 8003426:	2f58      	cmp	r7, #88	; 0x58
 8003428:	f000 80c1 	beq.w	80035ae <_printf_i+0x1aa>
 800342c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003430:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003434:	e03a      	b.n	80034ac <_printf_i+0xa8>
 8003436:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800343a:	2b15      	cmp	r3, #21
 800343c:	d8f6      	bhi.n	800342c <_printf_i+0x28>
 800343e:	a101      	add	r1, pc, #4	; (adr r1, 8003444 <_printf_i+0x40>)
 8003440:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003444:	0800349d 	.word	0x0800349d
 8003448:	080034b1 	.word	0x080034b1
 800344c:	0800342d 	.word	0x0800342d
 8003450:	0800342d 	.word	0x0800342d
 8003454:	0800342d 	.word	0x0800342d
 8003458:	0800342d 	.word	0x0800342d
 800345c:	080034b1 	.word	0x080034b1
 8003460:	0800342d 	.word	0x0800342d
 8003464:	0800342d 	.word	0x0800342d
 8003468:	0800342d 	.word	0x0800342d
 800346c:	0800342d 	.word	0x0800342d
 8003470:	080035b7 	.word	0x080035b7
 8003474:	080034dd 	.word	0x080034dd
 8003478:	08003571 	.word	0x08003571
 800347c:	0800342d 	.word	0x0800342d
 8003480:	0800342d 	.word	0x0800342d
 8003484:	080035d9 	.word	0x080035d9
 8003488:	0800342d 	.word	0x0800342d
 800348c:	080034dd 	.word	0x080034dd
 8003490:	0800342d 	.word	0x0800342d
 8003494:	0800342d 	.word	0x0800342d
 8003498:	08003579 	.word	0x08003579
 800349c:	682b      	ldr	r3, [r5, #0]
 800349e:	1d1a      	adds	r2, r3, #4
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	602a      	str	r2, [r5, #0]
 80034a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034ac:	2301      	movs	r3, #1
 80034ae:	e0a0      	b.n	80035f2 <_printf_i+0x1ee>
 80034b0:	6820      	ldr	r0, [r4, #0]
 80034b2:	682b      	ldr	r3, [r5, #0]
 80034b4:	0607      	lsls	r7, r0, #24
 80034b6:	f103 0104 	add.w	r1, r3, #4
 80034ba:	6029      	str	r1, [r5, #0]
 80034bc:	d501      	bpl.n	80034c2 <_printf_i+0xbe>
 80034be:	681e      	ldr	r6, [r3, #0]
 80034c0:	e003      	b.n	80034ca <_printf_i+0xc6>
 80034c2:	0646      	lsls	r6, r0, #25
 80034c4:	d5fb      	bpl.n	80034be <_printf_i+0xba>
 80034c6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80034ca:	2e00      	cmp	r6, #0
 80034cc:	da03      	bge.n	80034d6 <_printf_i+0xd2>
 80034ce:	232d      	movs	r3, #45	; 0x2d
 80034d0:	4276      	negs	r6, r6
 80034d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034d6:	230a      	movs	r3, #10
 80034d8:	4859      	ldr	r0, [pc, #356]	; (8003640 <_printf_i+0x23c>)
 80034da:	e012      	b.n	8003502 <_printf_i+0xfe>
 80034dc:	682b      	ldr	r3, [r5, #0]
 80034de:	6820      	ldr	r0, [r4, #0]
 80034e0:	1d19      	adds	r1, r3, #4
 80034e2:	6029      	str	r1, [r5, #0]
 80034e4:	0605      	lsls	r5, r0, #24
 80034e6:	d501      	bpl.n	80034ec <_printf_i+0xe8>
 80034e8:	681e      	ldr	r6, [r3, #0]
 80034ea:	e002      	b.n	80034f2 <_printf_i+0xee>
 80034ec:	0641      	lsls	r1, r0, #25
 80034ee:	d5fb      	bpl.n	80034e8 <_printf_i+0xe4>
 80034f0:	881e      	ldrh	r6, [r3, #0]
 80034f2:	2f6f      	cmp	r7, #111	; 0x6f
 80034f4:	bf0c      	ite	eq
 80034f6:	2308      	moveq	r3, #8
 80034f8:	230a      	movne	r3, #10
 80034fa:	4851      	ldr	r0, [pc, #324]	; (8003640 <_printf_i+0x23c>)
 80034fc:	2100      	movs	r1, #0
 80034fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003502:	6865      	ldr	r5, [r4, #4]
 8003504:	2d00      	cmp	r5, #0
 8003506:	bfa8      	it	ge
 8003508:	6821      	ldrge	r1, [r4, #0]
 800350a:	60a5      	str	r5, [r4, #8]
 800350c:	bfa4      	itt	ge
 800350e:	f021 0104 	bicge.w	r1, r1, #4
 8003512:	6021      	strge	r1, [r4, #0]
 8003514:	b90e      	cbnz	r6, 800351a <_printf_i+0x116>
 8003516:	2d00      	cmp	r5, #0
 8003518:	d04b      	beq.n	80035b2 <_printf_i+0x1ae>
 800351a:	4615      	mov	r5, r2
 800351c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003520:	fb03 6711 	mls	r7, r3, r1, r6
 8003524:	5dc7      	ldrb	r7, [r0, r7]
 8003526:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800352a:	4637      	mov	r7, r6
 800352c:	42bb      	cmp	r3, r7
 800352e:	460e      	mov	r6, r1
 8003530:	d9f4      	bls.n	800351c <_printf_i+0x118>
 8003532:	2b08      	cmp	r3, #8
 8003534:	d10b      	bne.n	800354e <_printf_i+0x14a>
 8003536:	6823      	ldr	r3, [r4, #0]
 8003538:	07de      	lsls	r6, r3, #31
 800353a:	d508      	bpl.n	800354e <_printf_i+0x14a>
 800353c:	6923      	ldr	r3, [r4, #16]
 800353e:	6861      	ldr	r1, [r4, #4]
 8003540:	4299      	cmp	r1, r3
 8003542:	bfde      	ittt	le
 8003544:	2330      	movle	r3, #48	; 0x30
 8003546:	f805 3c01 	strble.w	r3, [r5, #-1]
 800354a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800354e:	1b52      	subs	r2, r2, r5
 8003550:	6122      	str	r2, [r4, #16]
 8003552:	464b      	mov	r3, r9
 8003554:	4621      	mov	r1, r4
 8003556:	4640      	mov	r0, r8
 8003558:	f8cd a000 	str.w	sl, [sp]
 800355c:	aa03      	add	r2, sp, #12
 800355e:	f7ff fedf 	bl	8003320 <_printf_common>
 8003562:	3001      	adds	r0, #1
 8003564:	d14a      	bne.n	80035fc <_printf_i+0x1f8>
 8003566:	f04f 30ff 	mov.w	r0, #4294967295
 800356a:	b004      	add	sp, #16
 800356c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003570:	6823      	ldr	r3, [r4, #0]
 8003572:	f043 0320 	orr.w	r3, r3, #32
 8003576:	6023      	str	r3, [r4, #0]
 8003578:	2778      	movs	r7, #120	; 0x78
 800357a:	4832      	ldr	r0, [pc, #200]	; (8003644 <_printf_i+0x240>)
 800357c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003580:	6823      	ldr	r3, [r4, #0]
 8003582:	6829      	ldr	r1, [r5, #0]
 8003584:	061f      	lsls	r7, r3, #24
 8003586:	f851 6b04 	ldr.w	r6, [r1], #4
 800358a:	d402      	bmi.n	8003592 <_printf_i+0x18e>
 800358c:	065f      	lsls	r7, r3, #25
 800358e:	bf48      	it	mi
 8003590:	b2b6      	uxthmi	r6, r6
 8003592:	07df      	lsls	r7, r3, #31
 8003594:	bf48      	it	mi
 8003596:	f043 0320 	orrmi.w	r3, r3, #32
 800359a:	6029      	str	r1, [r5, #0]
 800359c:	bf48      	it	mi
 800359e:	6023      	strmi	r3, [r4, #0]
 80035a0:	b91e      	cbnz	r6, 80035aa <_printf_i+0x1a6>
 80035a2:	6823      	ldr	r3, [r4, #0]
 80035a4:	f023 0320 	bic.w	r3, r3, #32
 80035a8:	6023      	str	r3, [r4, #0]
 80035aa:	2310      	movs	r3, #16
 80035ac:	e7a6      	b.n	80034fc <_printf_i+0xf8>
 80035ae:	4824      	ldr	r0, [pc, #144]	; (8003640 <_printf_i+0x23c>)
 80035b0:	e7e4      	b.n	800357c <_printf_i+0x178>
 80035b2:	4615      	mov	r5, r2
 80035b4:	e7bd      	b.n	8003532 <_printf_i+0x12e>
 80035b6:	682b      	ldr	r3, [r5, #0]
 80035b8:	6826      	ldr	r6, [r4, #0]
 80035ba:	1d18      	adds	r0, r3, #4
 80035bc:	6961      	ldr	r1, [r4, #20]
 80035be:	6028      	str	r0, [r5, #0]
 80035c0:	0635      	lsls	r5, r6, #24
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	d501      	bpl.n	80035ca <_printf_i+0x1c6>
 80035c6:	6019      	str	r1, [r3, #0]
 80035c8:	e002      	b.n	80035d0 <_printf_i+0x1cc>
 80035ca:	0670      	lsls	r0, r6, #25
 80035cc:	d5fb      	bpl.n	80035c6 <_printf_i+0x1c2>
 80035ce:	8019      	strh	r1, [r3, #0]
 80035d0:	2300      	movs	r3, #0
 80035d2:	4615      	mov	r5, r2
 80035d4:	6123      	str	r3, [r4, #16]
 80035d6:	e7bc      	b.n	8003552 <_printf_i+0x14e>
 80035d8:	682b      	ldr	r3, [r5, #0]
 80035da:	2100      	movs	r1, #0
 80035dc:	1d1a      	adds	r2, r3, #4
 80035de:	602a      	str	r2, [r5, #0]
 80035e0:	681d      	ldr	r5, [r3, #0]
 80035e2:	6862      	ldr	r2, [r4, #4]
 80035e4:	4628      	mov	r0, r5
 80035e6:	f000 f859 	bl	800369c <memchr>
 80035ea:	b108      	cbz	r0, 80035f0 <_printf_i+0x1ec>
 80035ec:	1b40      	subs	r0, r0, r5
 80035ee:	6060      	str	r0, [r4, #4]
 80035f0:	6863      	ldr	r3, [r4, #4]
 80035f2:	6123      	str	r3, [r4, #16]
 80035f4:	2300      	movs	r3, #0
 80035f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035fa:	e7aa      	b.n	8003552 <_printf_i+0x14e>
 80035fc:	462a      	mov	r2, r5
 80035fe:	4649      	mov	r1, r9
 8003600:	4640      	mov	r0, r8
 8003602:	6923      	ldr	r3, [r4, #16]
 8003604:	47d0      	blx	sl
 8003606:	3001      	adds	r0, #1
 8003608:	d0ad      	beq.n	8003566 <_printf_i+0x162>
 800360a:	6823      	ldr	r3, [r4, #0]
 800360c:	079b      	lsls	r3, r3, #30
 800360e:	d413      	bmi.n	8003638 <_printf_i+0x234>
 8003610:	68e0      	ldr	r0, [r4, #12]
 8003612:	9b03      	ldr	r3, [sp, #12]
 8003614:	4298      	cmp	r0, r3
 8003616:	bfb8      	it	lt
 8003618:	4618      	movlt	r0, r3
 800361a:	e7a6      	b.n	800356a <_printf_i+0x166>
 800361c:	2301      	movs	r3, #1
 800361e:	4632      	mov	r2, r6
 8003620:	4649      	mov	r1, r9
 8003622:	4640      	mov	r0, r8
 8003624:	47d0      	blx	sl
 8003626:	3001      	adds	r0, #1
 8003628:	d09d      	beq.n	8003566 <_printf_i+0x162>
 800362a:	3501      	adds	r5, #1
 800362c:	68e3      	ldr	r3, [r4, #12]
 800362e:	9903      	ldr	r1, [sp, #12]
 8003630:	1a5b      	subs	r3, r3, r1
 8003632:	42ab      	cmp	r3, r5
 8003634:	dcf2      	bgt.n	800361c <_printf_i+0x218>
 8003636:	e7eb      	b.n	8003610 <_printf_i+0x20c>
 8003638:	2500      	movs	r5, #0
 800363a:	f104 0619 	add.w	r6, r4, #25
 800363e:	e7f5      	b.n	800362c <_printf_i+0x228>
 8003640:	080037c3 	.word	0x080037c3
 8003644:	080037d4 	.word	0x080037d4

08003648 <memmove>:
 8003648:	4288      	cmp	r0, r1
 800364a:	b510      	push	{r4, lr}
 800364c:	eb01 0402 	add.w	r4, r1, r2
 8003650:	d902      	bls.n	8003658 <memmove+0x10>
 8003652:	4284      	cmp	r4, r0
 8003654:	4623      	mov	r3, r4
 8003656:	d807      	bhi.n	8003668 <memmove+0x20>
 8003658:	1e43      	subs	r3, r0, #1
 800365a:	42a1      	cmp	r1, r4
 800365c:	d008      	beq.n	8003670 <memmove+0x28>
 800365e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003662:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003666:	e7f8      	b.n	800365a <memmove+0x12>
 8003668:	4601      	mov	r1, r0
 800366a:	4402      	add	r2, r0
 800366c:	428a      	cmp	r2, r1
 800366e:	d100      	bne.n	8003672 <memmove+0x2a>
 8003670:	bd10      	pop	{r4, pc}
 8003672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800367a:	e7f7      	b.n	800366c <memmove+0x24>

0800367c <_sbrk_r>:
 800367c:	b538      	push	{r3, r4, r5, lr}
 800367e:	2300      	movs	r3, #0
 8003680:	4d05      	ldr	r5, [pc, #20]	; (8003698 <_sbrk_r+0x1c>)
 8003682:	4604      	mov	r4, r0
 8003684:	4608      	mov	r0, r1
 8003686:	602b      	str	r3, [r5, #0]
 8003688:	f7fc ff5c 	bl	8000544 <_sbrk>
 800368c:	1c43      	adds	r3, r0, #1
 800368e:	d102      	bne.n	8003696 <_sbrk_r+0x1a>
 8003690:	682b      	ldr	r3, [r5, #0]
 8003692:	b103      	cbz	r3, 8003696 <_sbrk_r+0x1a>
 8003694:	6023      	str	r3, [r4, #0]
 8003696:	bd38      	pop	{r3, r4, r5, pc}
 8003698:	20000254 	.word	0x20000254

0800369c <memchr>:
 800369c:	4603      	mov	r3, r0
 800369e:	b510      	push	{r4, lr}
 80036a0:	b2c9      	uxtb	r1, r1
 80036a2:	4402      	add	r2, r0
 80036a4:	4293      	cmp	r3, r2
 80036a6:	4618      	mov	r0, r3
 80036a8:	d101      	bne.n	80036ae <memchr+0x12>
 80036aa:	2000      	movs	r0, #0
 80036ac:	e003      	b.n	80036b6 <memchr+0x1a>
 80036ae:	7804      	ldrb	r4, [r0, #0]
 80036b0:	3301      	adds	r3, #1
 80036b2:	428c      	cmp	r4, r1
 80036b4:	d1f6      	bne.n	80036a4 <memchr+0x8>
 80036b6:	bd10      	pop	{r4, pc}

080036b8 <memcpy>:
 80036b8:	440a      	add	r2, r1
 80036ba:	4291      	cmp	r1, r2
 80036bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80036c0:	d100      	bne.n	80036c4 <memcpy+0xc>
 80036c2:	4770      	bx	lr
 80036c4:	b510      	push	{r4, lr}
 80036c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036ca:	4291      	cmp	r1, r2
 80036cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036d0:	d1f9      	bne.n	80036c6 <memcpy+0xe>
 80036d2:	bd10      	pop	{r4, pc}

080036d4 <_realloc_r>:
 80036d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036d8:	4680      	mov	r8, r0
 80036da:	4614      	mov	r4, r2
 80036dc:	460e      	mov	r6, r1
 80036de:	b921      	cbnz	r1, 80036ea <_realloc_r+0x16>
 80036e0:	4611      	mov	r1, r2
 80036e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036e6:	f7ff bc37 	b.w	8002f58 <_malloc_r>
 80036ea:	b92a      	cbnz	r2, 80036f8 <_realloc_r+0x24>
 80036ec:	f7ff fbcc 	bl	8002e88 <_free_r>
 80036f0:	4625      	mov	r5, r4
 80036f2:	4628      	mov	r0, r5
 80036f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036f8:	f000 f81b 	bl	8003732 <_malloc_usable_size_r>
 80036fc:	4284      	cmp	r4, r0
 80036fe:	4607      	mov	r7, r0
 8003700:	d802      	bhi.n	8003708 <_realloc_r+0x34>
 8003702:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003706:	d812      	bhi.n	800372e <_realloc_r+0x5a>
 8003708:	4621      	mov	r1, r4
 800370a:	4640      	mov	r0, r8
 800370c:	f7ff fc24 	bl	8002f58 <_malloc_r>
 8003710:	4605      	mov	r5, r0
 8003712:	2800      	cmp	r0, #0
 8003714:	d0ed      	beq.n	80036f2 <_realloc_r+0x1e>
 8003716:	42bc      	cmp	r4, r7
 8003718:	4622      	mov	r2, r4
 800371a:	4631      	mov	r1, r6
 800371c:	bf28      	it	cs
 800371e:	463a      	movcs	r2, r7
 8003720:	f7ff ffca 	bl	80036b8 <memcpy>
 8003724:	4631      	mov	r1, r6
 8003726:	4640      	mov	r0, r8
 8003728:	f7ff fbae 	bl	8002e88 <_free_r>
 800372c:	e7e1      	b.n	80036f2 <_realloc_r+0x1e>
 800372e:	4635      	mov	r5, r6
 8003730:	e7df      	b.n	80036f2 <_realloc_r+0x1e>

08003732 <_malloc_usable_size_r>:
 8003732:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003736:	1f18      	subs	r0, r3, #4
 8003738:	2b00      	cmp	r3, #0
 800373a:	bfbc      	itt	lt
 800373c:	580b      	ldrlt	r3, [r1, r0]
 800373e:	18c0      	addlt	r0, r0, r3
 8003740:	4770      	bx	lr
	...

08003744 <_init>:
 8003744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003746:	bf00      	nop
 8003748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800374a:	bc08      	pop	{r3}
 800374c:	469e      	mov	lr, r3
 800374e:	4770      	bx	lr

08003750 <_fini>:
 8003750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003752:	bf00      	nop
 8003754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003756:	bc08      	pop	{r3}
 8003758:	469e      	mov	lr, r3
 800375a:	4770      	bx	lr
