<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1015 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/grp_in_circle_fu_470/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_0_U14/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;1495000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1535 ns : File &quot;/home/users/alberto.giusti/Desktop/backup/variableQuery/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle.autotb.v&quot; Line 747&#xA;## quit" projectName="fidelta_apint" solutionName="solution1" date="2020-06-12T01:42:20.508+0200" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
