Analysis & Synthesis report for q4
Wed Mar 31 10:55:24 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 31 10:55:23 2010        ;
; Quartus II Version                 ; 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition ;
; Revision Name                      ; q4                                           ;
; Top-level Entity Name              ; q4                                           ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 5,431                                        ;
;     Total combinational functions  ; 5,419                                        ;
;     Dedicated logic registers      ; 29                                           ;
; Total registers                    ; 29                                           ;
; Total pins                         ; 45                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; q4                 ; q4                 ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ;
+------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/q4.vhd        ; yes             ; User VHDL File                     ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/q4.vhd                     ;
; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/bcd-dec.vhd   ; yes             ; User VHDL File                     ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/bcd-dec.vhd                ;
; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/conv_7seg.bdf ; yes             ; User Block Diagram/Schematic File  ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/conv_7seg.bdf              ;
; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/reg_mux.vhd   ; yes             ; User VHDL File                     ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/reg_mux.vhd                ;
; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/reg4.vhd      ; yes             ; User VHDL File                     ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/reg4.vhd                   ;
; 16dmux.bdf                                           ; yes             ; Megafunction                       ; c:/altera/91sp1/quartus/libraries/others/maxplus2/16dmux.bdf      ;
; lpm_divide.tdf                                       ; yes             ; Megafunction                       ; c:/altera/91sp1/quartus/libraries/megafunctions/lpm_divide.tdf    ;
; lpm_divide_28m.tdf                                   ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/lpm_divide_28m.tdf      ;
; sign_div_unsign_9nh.tdf                              ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/sign_div_unsign_9nh.tdf ;
; alt_u_div_k5f.tdf                                    ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/alt_u_div_k5f.tdf       ;
; add_sub_lkc.tdf                                      ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/add_sub_lkc.tdf         ;
; add_sub_mkc.tdf                                      ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/add_sub_mkc.tdf         ;
; lpm_divide_eem.tdf                                   ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/lpm_divide_eem.tdf      ;
; sign_div_unsign_olh.tdf                              ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/sign_div_unsign_olh.tdf ;
; alt_u_div_i2f.tdf                                    ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/alt_u_div_i2f.tdf       ;
; lpm_divide_hem.tdf                                   ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/lpm_divide_hem.tdf      ;
; sign_div_unsign_rlh.tdf                              ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/sign_div_unsign_rlh.tdf ;
; alt_u_div_o2f.tdf                                    ; yes             ; Auto-Found AHDL File               ; //VBOXSVR/UNICAMP/MC613/q4part/lab2-q4/db/alt_u_div_o2f.tdf       ;
+------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,431                                                                                                                        ;
;                                             ;                                                                                                                              ;
; Total combinational functions               ; 5419                                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                                              ;
;     -- 4 input functions                    ; 1482                                                                                                                         ;
;     -- 3 input functions                    ; 1757                                                                                                                         ;
;     -- <=2 input functions                  ; 2180                                                                                                                         ;
;                                             ;                                                                                                                              ;
; Logic elements by mode                      ;                                                                                                                              ;
;     -- normal mode                          ; 3655                                                                                                                         ;
;     -- arithmetic mode                      ; 1764                                                                                                                         ;
;                                             ;                                                                                                                              ;
; Total registers                             ; 29                                                                                                                           ;
;     -- Dedicated logic registers            ; 29                                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                                            ;
;                                             ;                                                                                                                              ;
; I/O pins                                    ; 45                                                                                                                           ;
; Maximum fan-out node                        ; lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 ;
; Maximum fan-out                             ; 90                                                                                                                           ;
; Total fan-out                               ; 15336                                                                                                                        ;
; Average fan-out                             ; 2.79                                                                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |q4                                    ; 5419 (85)         ; 29 (11)      ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |q4                                                                                                 ; work         ;
;    |bcd_dec:bcd|                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|bcd_dec:bcd                                                                                     ;              ;
;    |conv_7seg:lcd0|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|conv_7seg:lcd0                                                                                  ;              ;
;    |conv_7seg:lcd1|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|conv_7seg:lcd1                                                                                  ;              ;
;    |conv_7seg:lcd2|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|conv_7seg:lcd2                                                                                  ;              ;
;    |lpm_divide:Div0|                   ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div0                                                                                 ;              ;
;       |lpm_divide_eem:auto_generated|  ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div0|lpm_divide_eem:auto_generated                                                   ;              ;
;          |sign_div_unsign_olh:divider| ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;             |alt_u_div_i2f:divider|    ; 368 (368)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ;              ;
;    |lpm_divide:Div1|                   ; 553 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div1                                                                                 ;              ;
;       |lpm_divide_hem:auto_generated|  ; 553 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div1|lpm_divide_hem:auto_generated                                                   ;              ;
;          |sign_div_unsign_rlh:divider| ; 553 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                       ;              ;
;             |alt_u_div_o2f:divider|    ; 553 (553)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ;              ;
;    |lpm_divide:Mod0|                   ; 1505 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod0                                                                                 ;              ;
;       |lpm_divide_28m:auto_generated|  ; 1505 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod0|lpm_divide_28m:auto_generated                                                   ;              ;
;          |sign_div_unsign_9nh:divider| ; 1505 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;             |alt_u_div_k5f:divider|    ; 1505 (1505)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider ;              ;
;    |lpm_divide:Mod1|                   ; 1457 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod1                                                                                 ;              ;
;       |lpm_divide_28m:auto_generated|  ; 1457 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod1|lpm_divide_28m:auto_generated                                                   ;              ;
;          |sign_div_unsign_9nh:divider| ; 1457 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod1|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;             |alt_u_div_k5f:divider|    ; 1457 (1457)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod1|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider ;              ;
;    |lpm_divide:Mod2|                   ; 1404 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod2                                                                                 ;              ;
;       |lpm_divide_28m:auto_generated|  ; 1404 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod2|lpm_divide_28m:auto_generated                                                   ;              ;
;          |sign_div_unsign_9nh:divider| ; 1404 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;             |alt_u_div_k5f:divider|    ; 1404 (1404)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider ;              ;
;    |reg4:r0|                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|reg4:r0                                                                                         ;              ;
;    |reg4:r1|                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|reg4:r1                                                                                         ;              ;
;    |reg4:r2|                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|reg4:r2                                                                                         ;              ;
;    |reg4:r3|                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|reg4:r3                                                                                         ;              ;
;    |reg_mux:sel|                       ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |q4|reg_mux:sel                                                                                     ;              ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; bcd_dec:bcd|zt[3]                                  ; GND                 ; yes                    ;
; bcd_dec:bcd|zt[2]                                  ; GND                 ; yes                    ;
; bcd_dec:bcd|zt[0]                                  ; GND                 ; yes                    ;
; bcd_dec:bcd|zt[1]                                  ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+----------------------------------------+---------------------+
; Register name                          ; Reason for Removal  ;
+----------------------------------------+---------------------+
; reg_mux:sel|creg[2..31]                ; Lost fanout         ;
; res[9..29]                             ; Merged with res[30] ;
; Total Number of Removed Registers = 51 ;                     ;
+----------------------------------------+---------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; res[31]                                ; 33      ;
; res[0]                                 ; 1       ;
; reg_mux:sel|creg[0]                    ; 6       ;
; reg_mux:sel|creg[1]                    ; 5       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 31 10:54:29 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off q4 -c q4
Info: Found 2 design units, including 1 entities, in source file q4.vhd
    Info: Found design unit 1: q4-struct
    Info: Found entity 1: q4
Info: Found 2 design units, including 1 entities, in source file bcd-dec.vhd
    Info: Found design unit 1: bcd_dec-struct
    Info: Found entity 1: bcd_dec
Info: Found 1 design units, including 1 entities, in source file conv_7seg.bdf
    Info: Found entity 1: conv_7seg
Info: Found 1 design units, including 1 entities, in source file q4_sch.bdf
    Info: Found entity 1: q4_sch
Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd
    Info: Found design unit 1: reg_mux-struct
    Info: Found entity 1: reg_mux
Info: Found 2 design units, including 1 entities, in source file reg4.vhd
    Info: Found design unit 1: reg4-struct
    Info: Found entity 1: reg4
Info: Elaborating entity "q4" for the top level hierarchy
Info: Elaborating entity "bcd_dec" for hierarchy "bcd_dec:bcd"
Info (10041): Inferred latch for "zt[0]" at bcd-dec.vhd(16)
Info (10041): Inferred latch for "zt[1]" at bcd-dec.vhd(16)
Info (10041): Inferred latch for "zt[2]" at bcd-dec.vhd(16)
Info (10041): Inferred latch for "zt[3]" at bcd-dec.vhd(16)
Info: Elaborating entity "reg_mux" for hierarchy "reg_mux:sel"
Warning (10492): VHDL Process Statement warning at reg_mux.vhd(21): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "reg4" for hierarchy "reg4:r0"
Warning (10492): VHDL Process Statement warning at reg4.vhd(17): signal "cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "conv_7seg" for hierarchy "conv_7seg:lcd0"
Info: Elaborating entity "16dmux" for hierarchy "conv_7seg:lcd0|16dmux:inst"
Info: Elaborated megafunction instantiation "conv_7seg:lcd0|16dmux:inst"
Info: Inferred 5 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf
    Info: Found entity 1: lpm_divide_28m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info: Found entity 1: lpm_divide_eem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Elaborated megafunction instantiation "lpm_divide:Div1"
Info: Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf
    Info: Found entity 1: lpm_divide_hem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info: Found entity 1: alt_u_div_o2f
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sig[0]" is stuck at VCC
    Warning (13410): Pin "sig[1]" is stuck at VCC
    Warning (13410): Pin "sig[2]" is stuck at VCC
    Warning (13410): Pin "sig[3]" is stuck at VCC
    Warning (13410): Pin "sig[4]" is stuck at VCC
    Warning (13410): Pin "sig[5]" is stuck at VCC
Info: 30 registers lost all their fanouts during netlist optimizations. The first 30 are displayed below.
    Info: Register "reg_mux:sel|creg[31]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[30]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[29]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[28]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[27]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[26]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[25]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[24]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[23]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[22]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[21]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[20]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[19]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[18]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[17]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[16]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[15]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[14]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[13]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[12]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[11]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[10]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[9]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[8]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[7]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[6]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[5]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "reg_mux:sel|creg[2]" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[0]~28"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[0]~30"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[0]~32"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[0]~34"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[0]~36"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[0]~38"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[0]~40"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[0]~42"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[0]~44"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[0]~46"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[0]~48"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[0]~50"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[0]~52"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[0]~54"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[0]~56"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[0]~58"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[0]~60"
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[0]~62"
Info: Implemented 5481 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 32 output pins
    Info: Implemented 5436 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Wed Mar 31 10:55:24 2010
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:33


