// xc4002a
chip CHIP0 {
	kind xc4000a;
	columns 10;
	rows 10;
	cfg_io A0 = IOB_N8_1;
	cfg_io A1 = IOB_N8_0;
	cfg_io A2 = IOB_N7_1;
	cfg_io A3 = IOB_N7_0;
	cfg_io A4 = IOB_N6_1;
	cfg_io A5 = IOB_N6_0;
	cfg_io A6 = IOB_N5_1;
	cfg_io A7 = IOB_N5_0;
	cfg_io A8 = IOB_N4_1;
	cfg_io A9 = IOB_N4_0;
	cfg_io A10 = IOB_N3_1;
	cfg_io A11 = IOB_N3_0;
	cfg_io A12 = IOB_N2_1;
	cfg_io A13 = IOB_N2_0;
	cfg_io A14 = IOB_N1_1;
	cfg_io A15 = IOB_N1_0;
	cfg_io A16 = IOB_W8_0;
	cfg_io A17 = IOB_W8_1;
	cfg_io D0 = IOB_E8_1;
	cfg_io D1 = IOB_E7_1;
	cfg_io D2 = IOB_E6_1;
	cfg_io D3 = IOB_E5_1;
	cfg_io D4 = IOB_E4_1;
	cfg_io D5 = IOB_E3_1;
	cfg_io D6 = IOB_E2_1;
	cfg_io D7 = IOB_E1_1;
	cfg_io LDC = IOB_S2_1;
	cfg_io HDC = IOB_S1_1;
	cfg_io RCLK_B = IOB_E7_0;
	cfg_io DOUT = IOB_E8_0;
	cfg_io INIT_B = IOB_S4_1;
	cfg_io CS0_B = IOB_E3_0;
	cfg_io CS1_B = IOB_E5_0;
	cfg_io TCK = IOB_W7_1;
	cfg_io TDI = IOB_W7_0;
	cfg_io TMS = IOB_W6_0;
}

// xc4003a
chip CHIP1 {
	kind xc4000a;
	columns 12;
	rows 12;
	cfg_io A0 = IOB_N10_1;
	cfg_io A1 = IOB_N10_0;
	cfg_io A2 = IOB_N9_1;
	cfg_io A3 = IOB_N9_0;
	cfg_io A4 = IOB_N8_1;
	cfg_io A5 = IOB_N8_0;
	cfg_io A6 = IOB_N6_1;
	cfg_io A7 = IOB_N6_0;
	cfg_io A8 = IOB_N5_1;
	cfg_io A9 = IOB_N5_0;
	cfg_io A10 = IOB_N3_1;
	cfg_io A11 = IOB_N3_0;
	cfg_io A12 = IOB_N2_1;
	cfg_io A13 = IOB_N2_0;
	cfg_io A14 = IOB_N1_1;
	cfg_io A15 = IOB_N1_0;
	cfg_io A16 = IOB_W10_0;
	cfg_io A17 = IOB_W10_1;
	cfg_io D0 = IOB_E10_1;
	cfg_io D1 = IOB_E9_1;
	cfg_io D2 = IOB_E8_1;
	cfg_io D3 = IOB_E6_1;
	cfg_io D4 = IOB_E5_1;
	cfg_io D5 = IOB_E3_1;
	cfg_io D6 = IOB_E2_1;
	cfg_io D7 = IOB_E1_1;
	cfg_io LDC = IOB_S2_1;
	cfg_io HDC = IOB_S1_1;
	cfg_io RCLK_B = IOB_E9_0;
	cfg_io DOUT = IOB_E10_0;
	cfg_io INIT_B = IOB_S5_1;
	cfg_io CS0_B = IOB_E3_0;
	cfg_io CS1_B = IOB_E6_0;
	cfg_io TCK = IOB_W9_1;
	cfg_io TDI = IOB_W9_0;
	cfg_io TMS = IOB_W8_0;
}

// xc4004a
chip CHIP2 {
	kind xc4000a;
	columns 14;
	rows 14;
	cfg_io A0 = IOB_N12_1;
	cfg_io A1 = IOB_N12_0;
	cfg_io A2 = IOB_N10_1;
	cfg_io A3 = IOB_N10_0;
	cfg_io A4 = IOB_N9_1;
	cfg_io A5 = IOB_N9_0;
	cfg_io A6 = IOB_N7_1;
	cfg_io A7 = IOB_N7_0;
	cfg_io A8 = IOB_N6_1;
	cfg_io A9 = IOB_N6_0;
	cfg_io A10 = IOB_N4_1;
	cfg_io A11 = IOB_N4_0;
	cfg_io A12 = IOB_N3_1;
	cfg_io A13 = IOB_N3_0;
	cfg_io A14 = IOB_N1_1;
	cfg_io A15 = IOB_N1_0;
	cfg_io A16 = IOB_W12_0;
	cfg_io A17 = IOB_W12_1;
	cfg_io D0 = IOB_E12_1;
	cfg_io D1 = IOB_E10_1;
	cfg_io D2 = IOB_E9_1;
	cfg_io D3 = IOB_E7_1;
	cfg_io D4 = IOB_E6_1;
	cfg_io D5 = IOB_E4_1;
	cfg_io D6 = IOB_E3_1;
	cfg_io D7 = IOB_E1_1;
	cfg_io LDC = IOB_S3_1;
	cfg_io HDC = IOB_S1_1;
	cfg_io RCLK_B = IOB_E10_0;
	cfg_io DOUT = IOB_E12_0;
	cfg_io INIT_B = IOB_S6_1;
	cfg_io CS0_B = IOB_E4_0;
	cfg_io CS1_B = IOB_E7_0;
	cfg_io TCK = IOB_W10_1;
	cfg_io TDI = IOB_W10_0;
	cfg_io TMS = IOB_W9_0;
}

// xc4005a
chip CHIP3 {
	kind xc4000a;
	columns 16;
	rows 16;
	cfg_io A0 = IOB_N14_1;
	cfg_io A1 = IOB_N14_0;
	cfg_io A2 = IOB_N12_1;
	cfg_io A3 = IOB_N12_0;
	cfg_io A4 = IOB_N10_1;
	cfg_io A5 = IOB_N10_0;
	cfg_io A6 = IOB_N8_1;
	cfg_io A7 = IOB_N8_0;
	cfg_io A8 = IOB_N7_1;
	cfg_io A9 = IOB_N7_0;
	cfg_io A10 = IOB_N5_1;
	cfg_io A11 = IOB_N5_0;
	cfg_io A12 = IOB_N3_1;
	cfg_io A13 = IOB_N3_0;
	cfg_io A14 = IOB_N1_1;
	cfg_io A15 = IOB_N1_0;
	cfg_io A16 = IOB_W14_0;
	cfg_io A17 = IOB_W14_1;
	cfg_io D0 = IOB_E14_1;
	cfg_io D1 = IOB_E12_1;
	cfg_io D2 = IOB_E10_1;
	cfg_io D3 = IOB_E8_1;
	cfg_io D4 = IOB_E7_1;
	cfg_io D5 = IOB_E5_1;
	cfg_io D6 = IOB_E3_1;
	cfg_io D7 = IOB_E1_1;
	cfg_io LDC = IOB_S3_1;
	cfg_io HDC = IOB_S1_1;
	cfg_io RCLK_B = IOB_E12_0;
	cfg_io DOUT = IOB_E14_0;
	cfg_io INIT_B = IOB_S7_1;
	cfg_io CS0_B = IOB_E5_0;
	cfg_io CS1_B = IOB_E8_0;
	cfg_io TCK = IOB_W12_1;
	cfg_io TDI = IOB_W12_0;
	cfg_io TMS = IOB_W10_0;
}

// xc4002a-pc84
bond BOND0 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N4_1;
	pin P4 = IOB_N4_0;
	pin P5 = IOB_N3_1;
	pin P6 = IOB_N3_0;
	pin P7 = IOB_N2_1;
	pin P8 = IOB_N2_0;
	pin P9 = IOB_N1_1;
	pin P10 = IOB_N1_0;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W8_0;
	pin P14 = IOB_W8_1;
	pin P15 = IOB_W7_0;
	pin P16 = IOB_W7_1;
	pin P17 = IOB_W6_0;
	pin P18 = IOB_W6_1;
	pin P19 = IOB_W5_0;
	pin P20 = IOB_W5_1;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W4_0;
	pin P24 = IOB_W4_1;
	pin P25 = IOB_W3_0;
	pin P26 = IOB_W3_1;
	pin P27 = IOB_W2_0;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W1_1;
	pin P30 = M1;
	pin P31 = GND;
	pin P32 = M0;
	pin P33 = VCC;
	pin P34 = M2;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S2_1;
	pin P38 = IOB_S3_0;
	pin P39 = IOB_S3_1;
	pin P40 = IOB_S4_0;
	pin P41 = IOB_S4_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S5_0;
	pin P45 = IOB_S5_1;
	pin P46 = IOB_S6_0;
	pin P47 = IOB_S6_1;
	pin P48 = IOB_S7_0;
	pin P49 = IOB_S7_1;
	pin P50 = IOB_S8_0;
	pin P51 = IOB_S8_1;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_1;
	pin P57 = IOB_E1_0;
	pin P58 = IOB_E2_1;
	pin P59 = IOB_E3_1;
	pin P60 = IOB_E3_0;
	pin P61 = IOB_E4_1;
	pin P62 = IOB_E4_0;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E5_1;
	pin P66 = IOB_E5_0;
	pin P67 = IOB_E6_1;
	pin P68 = IOB_E6_0;
	pin P69 = IOB_E7_1;
	pin P70 = IOB_E7_0;
	pin P71 = IOB_E8_1;
	pin P72 = IOB_E8_0;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = TDO;
	pin P76 = GND;
	pin P77 = IOB_N8_1;
	pin P78 = IOB_N8_0;
	pin P79 = IOB_N7_1;
	pin P80 = IOB_N7_0;
	pin P81 = IOB_N6_1;
	pin P82 = IOB_N6_0;
	pin P83 = IOB_N5_1;
	pin P84 = IOB_N5_0;
}

// xc4002a-pg120
bond BOND1 {
	pin A1 = NC;
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = IOB_W6_1;
	pin A5 = NC;
	pin A6 = IOB_W5_1;
	pin A7 = IOB_W4_0;
	pin A8 = IOB_W4_1;
	pin A9 = NC;
	pin A10 = IOB_W3_1;
	pin A11 = IOB_W2_1;
	pin A12 = IOB_W1_1;
	pin A13 = IOB_S1_1;
	pin B1 = NC;
	pin B2 = IOB_W8_0;
	pin B3 = IOB_W8_1;
	pin B4 = IOB_W7_1;
	pin B5 = IOB_W6_0;
	pin B6 = IOB_W5_0;
	pin B7 = GND;
	pin B8 = NC;
	pin B9 = IOB_W2_0;
	pin B10 = NC;
	pin B11 = M1;
	pin B12 = M2;
	pin B13 = NC;
	pin C1 = IOB_N2_1;
	pin C2 = IOB_N1_1;
	pin C3 = VCC;
	pin C4 = GND;
	pin C5 = IOB_W7_0;
	pin C6 = NC;
	pin C7 = VCC;
	pin C8 = IOB_W3_0;
	pin C9 = IOB_W1_0;
	pin C10 = GND;
	pin C11 = M0;
	pin C12 = IOB_S1_0;
	pin C13 = IOB_S2_1;
	pin D1 = IOB_N3_0;
	pin D2 = IOB_N2_0;
	pin D3 = IOB_N1_0;
	pin D11 = VCC;
	pin D12 = IOB_S2_0;
	pin D13 = IOB_S3_1;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = NC;
	pin E11 = NC;
	pin E12 = IOB_S3_0;
	pin E13 = NC;
	pin F1 = IOB_N4_0;
	pin F2 = NC;
	pin F3 = IOB_N3_1;
	pin F11 = NC;
	pin F12 = IOB_S4_0;
	pin F13 = IOB_S4_1;
	pin G1 = IOB_N4_1;
	pin G2 = GND;
	pin G3 = VCC;
	pin G11 = GND;
	pin G12 = VCC;
	pin G13 = IOB_S5_0;
	pin H1 = IOB_N5_0;
	pin H2 = IOB_N5_1;
	pin H3 = NC;
	pin H11 = IOB_S6_0;
	pin H12 = NC;
	pin H13 = IOB_S5_1;
	pin J1 = NC;
	pin J2 = IOB_N6_1;
	pin J3 = NC;
	pin J11 = NC;
	pin J12 = IOB_S7_0;
	pin J13 = NC;
	pin K1 = IOB_N6_0;
	pin K2 = IOB_N7_1;
	pin K3 = GND;
	pin K11 = GND;
	pin K12 = NC;
	pin K13 = IOB_S6_1;
	pin L1 = IOB_N7_0;
	pin L2 = IOB_N8_1;
	pin L3 = VCC;
	pin L4 = CCLK;
	pin L5 = NC;
	pin L6 = IOB_E6_1;
	pin L7 = GND;
	pin L8 = NC;
	pin L9 = NC;
	pin L10 = VCC;
	pin L11 = DONE;
	pin L12 = IOB_S8_1;
	pin L13 = IOB_S7_1;
	pin M1 = NC;
	pin M2 = TDO;
	pin M3 = IOB_E8_0;
	pin M4 = NC;
	pin M5 = IOB_E7_1;
	pin M6 = NC;
	pin M7 = VCC;
	pin M8 = IOB_E4_1;
	pin M9 = IOB_E3_1;
	pin M10 = IOB_E2_1;
	pin M11 = IOB_E1_1;
	pin M12 = PROG_B;
	pin M13 = IOB_S8_0;
	pin N1 = IOB_N8_0;
	pin N2 = IOB_E8_1;
	pin N3 = IOB_E7_0;
	pin N4 = IOB_E6_0;
	pin N5 = NC;
	pin N6 = IOB_E5_0;
	pin N7 = IOB_E5_1;
	pin N8 = IOB_E4_0;
	pin N9 = NC;
	pin N10 = IOB_E3_0;
	pin N11 = IOB_E2_0;
	pin N12 = NC;
	pin N13 = IOB_E1_0;
}

// xc4002a-pq100
bond BOND2 {
	pin P1 = IOB_N1_1;
	pin P2 = IOB_N1_0;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_W8_0;
	pin P6 = IOB_W8_1;
	pin P7 = IOB_W7_0;
	pin P8 = IOB_W7_1;
	pin P9 = IOB_W6_0;
	pin P10 = IOB_W6_1;
	pin P11 = NC;
	pin P12 = IOB_W5_0;
	pin P13 = IOB_W5_1;
	pin P14 = GND;
	pin P15 = VCC;
	pin P16 = IOB_W4_0;
	pin P17 = IOB_W4_1;
	pin P18 = NC;
	pin P19 = IOB_W3_0;
	pin P20 = IOB_W3_1;
	pin P21 = IOB_W2_0;
	pin P22 = IOB_W2_1;
	pin P23 = IOB_W1_0;
	pin P24 = IOB_W1_1;
	pin P25 = M1;
	pin P26 = GND;
	pin P27 = M0;
	pin P28 = VCC;
	pin P29 = M2;
	pin P30 = IOB_S1_0;
	pin P31 = IOB_S1_1;
	pin P32 = IOB_S2_0;
	pin P33 = IOB_S2_1;
	pin P34 = IOB_S3_0;
	pin P35 = IOB_S3_1;
	pin P36 = NC;
	pin P37 = NC;
	pin P38 = IOB_S4_0;
	pin P39 = IOB_S4_1;
	pin P40 = VCC;
	pin P41 = GND;
	pin P42 = IOB_S5_0;
	pin P43 = IOB_S5_1;
	pin P44 = NC;
	pin P45 = NC;
	pin P46 = IOB_S6_0;
	pin P47 = IOB_S6_1;
	pin P48 = IOB_S7_0;
	pin P49 = IOB_S7_1;
	pin P50 = IOB_S8_0;
	pin P51 = IOB_S8_1;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_1;
	pin P57 = IOB_E1_0;
	pin P58 = IOB_E2_1;
	pin P59 = IOB_E2_0;
	pin P60 = IOB_E3_1;
	pin P61 = IOB_E3_0;
	pin P62 = NC;
	pin P63 = NC;
	pin P64 = IOB_E4_1;
	pin P65 = IOB_E4_0;
	pin P66 = VCC;
	pin P67 = GND;
	pin P68 = IOB_E5_1;
	pin P69 = IOB_E5_0;
	pin P70 = NC;
	pin P71 = IOB_E6_1;
	pin P72 = IOB_E6_0;
	pin P73 = IOB_E7_1;
	pin P74 = IOB_E7_0;
	pin P75 = IOB_E8_1;
	pin P76 = IOB_E8_0;
	pin P77 = CCLK;
	pin P78 = VCC;
	pin P79 = TDO;
	pin P80 = GND;
	pin P81 = IOB_N8_1;
	pin P82 = IOB_N8_0;
	pin P83 = IOB_N7_1;
	pin P84 = IOB_N7_0;
	pin P85 = IOB_N6_1;
	pin P86 = IOB_N6_0;
	pin P87 = NC;
	pin P88 = NC;
	pin P89 = IOB_N5_1;
	pin P90 = IOB_N5_0;
	pin P91 = GND;
	pin P92 = VCC;
	pin P93 = IOB_N4_1;
	pin P94 = IOB_N4_0;
	pin P95 = NC;
	pin P96 = NC;
	pin P97 = IOB_N3_1;
	pin P98 = IOB_N3_0;
	pin P99 = IOB_N2_1;
	pin P100 = IOB_N2_0;
}

// xc4002a-vq100
bond BOND3 {
	pin P1 = GND;
	pin P2 = IOB_W8_0;
	pin P3 = IOB_W8_1;
	pin P4 = IOB_W7_0;
	pin P5 = IOB_W7_1;
	pin P6 = IOB_W6_0;
	pin P7 = IOB_W6_1;
	pin P8 = NC;
	pin P9 = IOB_W5_0;
	pin P10 = IOB_W5_1;
	pin P11 = GND;
	pin P12 = VCC;
	pin P13 = IOB_W4_0;
	pin P14 = IOB_W4_1;
	pin P15 = NC;
	pin P16 = IOB_W3_0;
	pin P17 = IOB_W3_1;
	pin P18 = IOB_W2_0;
	pin P19 = IOB_W2_1;
	pin P20 = IOB_W1_0;
	pin P21 = IOB_W1_1;
	pin P22 = M1;
	pin P23 = GND;
	pin P24 = M0;
	pin P25 = VCC;
	pin P26 = M2;
	pin P27 = IOB_S1_0;
	pin P28 = IOB_S1_1;
	pin P29 = IOB_S2_0;
	pin P30 = IOB_S2_1;
	pin P31 = IOB_S3_0;
	pin P32 = IOB_S3_1;
	pin P33 = NC;
	pin P34 = NC;
	pin P35 = IOB_S4_0;
	pin P36 = IOB_S4_1;
	pin P37 = VCC;
	pin P38 = GND;
	pin P39 = IOB_S5_0;
	pin P40 = IOB_S5_1;
	pin P41 = NC;
	pin P42 = NC;
	pin P43 = IOB_S6_0;
	pin P44 = IOB_S6_1;
	pin P45 = IOB_S7_0;
	pin P46 = IOB_S7_1;
	pin P47 = IOB_S8_0;
	pin P48 = IOB_S8_1;
	pin P49 = GND;
	pin P50 = DONE;
	pin P51 = VCC;
	pin P52 = PROG_B;
	pin P53 = IOB_E1_1;
	pin P54 = IOB_E1_0;
	pin P55 = IOB_E2_1;
	pin P56 = IOB_E2_0;
	pin P57 = IOB_E3_1;
	pin P58 = IOB_E3_0;
	pin P59 = NC;
	pin P60 = NC;
	pin P61 = IOB_E4_1;
	pin P62 = IOB_E4_0;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E5_1;
	pin P66 = IOB_E5_0;
	pin P67 = NC;
	pin P68 = IOB_E6_1;
	pin P69 = IOB_E6_0;
	pin P70 = IOB_E7_1;
	pin P71 = IOB_E7_0;
	pin P72 = IOB_E8_1;
	pin P73 = IOB_E8_0;
	pin P74 = CCLK;
	pin P75 = VCC;
	pin P76 = TDO;
	pin P77 = GND;
	pin P78 = IOB_N8_1;
	pin P79 = IOB_N8_0;
	pin P80 = IOB_N7_1;
	pin P81 = IOB_N7_0;
	pin P82 = IOB_N6_1;
	pin P83 = IOB_N6_0;
	pin P84 = NC;
	pin P85 = NC;
	pin P86 = IOB_N5_1;
	pin P87 = IOB_N5_0;
	pin P88 = GND;
	pin P89 = VCC;
	pin P90 = IOB_N4_1;
	pin P91 = IOB_N4_0;
	pin P92 = NC;
	pin P93 = NC;
	pin P94 = IOB_N3_1;
	pin P95 = IOB_N3_0;
	pin P96 = IOB_N2_1;
	pin P97 = IOB_N2_0;
	pin P98 = IOB_N1_1;
	pin P99 = IOB_N1_0;
	pin P100 = VCC;
}

// xc4003a-cb100 xc4003a-vq100
bond BOND4 {
	pin P1 = GND;
	pin P2 = IOB_W10_0;
	pin P3 = IOB_W10_1;
	pin P4 = IOB_W9_0;
	pin P5 = IOB_W9_1;
	pin P6 = IOB_W8_0;
	pin P7 = IOB_W8_1;
	pin P8 = IOB_W7_1;
	pin P9 = IOB_W6_0;
	pin P10 = IOB_W6_1;
	pin P11 = GND;
	pin P12 = VCC;
	pin P13 = IOB_W5_0;
	pin P14 = IOB_W5_1;
	pin P15 = IOB_W4_0;
	pin P16 = IOB_W3_0;
	pin P17 = IOB_W3_1;
	pin P18 = IOB_W2_0;
	pin P19 = IOB_W2_1;
	pin P20 = IOB_W1_0;
	pin P21 = IOB_W1_1;
	pin P22 = M1;
	pin P23 = GND;
	pin P24 = M0;
	pin P25 = VCC;
	pin P26 = M2;
	pin P27 = IOB_S1_0;
	pin P28 = IOB_S1_1;
	pin P29 = IOB_S2_0;
	pin P30 = IOB_S2_1;
	pin P31 = IOB_S3_0;
	pin P32 = IOB_S3_1;
	pin P33 = IOB_S4_0;
	pin P34 = IOB_S4_1;
	pin P35 = IOB_S5_0;
	pin P36 = IOB_S5_1;
	pin P37 = VCC;
	pin P38 = GND;
	pin P39 = IOB_S6_0;
	pin P40 = IOB_S6_1;
	pin P41 = IOB_S7_0;
	pin P42 = IOB_S7_1;
	pin P43 = IOB_S8_0;
	pin P44 = IOB_S8_1;
	pin P45 = IOB_S9_0;
	pin P46 = IOB_S9_1;
	pin P47 = IOB_S10_0;
	pin P48 = IOB_S10_1;
	pin P49 = GND;
	pin P50 = DONE;
	pin P51 = VCC;
	pin P52 = PROG_B;
	pin P53 = IOB_E1_1;
	pin P54 = IOB_E1_0;
	pin P55 = IOB_E2_1;
	pin P56 = IOB_E2_0;
	pin P57 = IOB_E3_1;
	pin P58 = IOB_E3_0;
	pin P59 = IOB_E4_1;
	pin P60 = IOB_E4_0;
	pin P61 = IOB_E5_1;
	pin P62 = IOB_E5_0;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E6_1;
	pin P66 = IOB_E6_0;
	pin P67 = IOB_E7_1;
	pin P68 = IOB_E8_1;
	pin P69 = IOB_E8_0;
	pin P70 = IOB_E9_1;
	pin P71 = IOB_E9_0;
	pin P72 = IOB_E10_1;
	pin P73 = IOB_E10_0;
	pin P74 = CCLK;
	pin P75 = VCC;
	pin P76 = TDO;
	pin P77 = GND;
	pin P78 = IOB_N10_1;
	pin P79 = IOB_N10_0;
	pin P80 = IOB_N9_1;
	pin P81 = IOB_N9_0;
	pin P82 = IOB_N8_1;
	pin P83 = IOB_N8_0;
	pin P84 = IOB_N7_1;
	pin P85 = IOB_N7_0;
	pin P86 = IOB_N6_1;
	pin P87 = IOB_N6_0;
	pin P88 = GND;
	pin P89 = VCC;
	pin P90 = IOB_N5_1;
	pin P91 = IOB_N5_0;
	pin P92 = IOB_N4_1;
	pin P93 = IOB_N4_0;
	pin P94 = IOB_N3_1;
	pin P95 = IOB_N3_0;
	pin P96 = IOB_N2_1;
	pin P97 = IOB_N2_0;
	pin P98 = IOB_N1_1;
	pin P99 = IOB_N1_0;
	pin P100 = VCC;
}

// xc4003a-pc84
bond BOND5 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N5_1;
	pin P4 = IOB_N5_0;
	pin P5 = IOB_N3_1;
	pin P6 = IOB_N3_0;
	pin P7 = IOB_N2_1;
	pin P8 = IOB_N2_0;
	pin P9 = IOB_N1_1;
	pin P10 = IOB_N1_0;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W10_0;
	pin P14 = IOB_W10_1;
	pin P15 = IOB_W9_0;
	pin P16 = IOB_W9_1;
	pin P17 = IOB_W8_0;
	pin P18 = IOB_W8_1;
	pin P19 = IOB_W6_0;
	pin P20 = IOB_W6_1;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W5_0;
	pin P24 = IOB_W5_1;
	pin P25 = IOB_W3_0;
	pin P26 = IOB_W3_1;
	pin P27 = IOB_W2_0;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W1_1;
	pin P30 = M1;
	pin P31 = GND;
	pin P32 = M0;
	pin P33 = VCC;
	pin P34 = M2;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S2_1;
	pin P38 = IOB_S3_0;
	pin P39 = IOB_S3_1;
	pin P40 = IOB_S5_0;
	pin P41 = IOB_S5_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S6_0;
	pin P45 = IOB_S6_1;
	pin P46 = IOB_S8_0;
	pin P47 = IOB_S8_1;
	pin P48 = IOB_S9_0;
	pin P49 = IOB_S9_1;
	pin P50 = IOB_S10_0;
	pin P51 = IOB_S10_1;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_1;
	pin P57 = IOB_E1_0;
	pin P58 = IOB_E2_1;
	pin P59 = IOB_E3_1;
	pin P60 = IOB_E3_0;
	pin P61 = IOB_E5_1;
	pin P62 = IOB_E5_0;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E6_1;
	pin P66 = IOB_E6_0;
	pin P67 = IOB_E8_1;
	pin P68 = IOB_E8_0;
	pin P69 = IOB_E9_1;
	pin P70 = IOB_E9_0;
	pin P71 = IOB_E10_1;
	pin P72 = IOB_E10_0;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = TDO;
	pin P76 = GND;
	pin P77 = IOB_N10_1;
	pin P78 = IOB_N10_0;
	pin P79 = IOB_N9_1;
	pin P80 = IOB_N9_0;
	pin P81 = IOB_N8_1;
	pin P82 = IOB_N8_0;
	pin P83 = IOB_N6_1;
	pin P84 = IOB_N6_0;
}

// xc4003a-pg120
bond BOND6 {
	pin A1 = NC;
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = IOB_W8_1;
	pin A5 = IOB_W7_1;
	pin A6 = IOB_W6_1;
	pin A7 = IOB_W5_0;
	pin A8 = IOB_W5_1;
	pin A9 = IOB_W4_0;
	pin A10 = IOB_W3_1;
	pin A11 = IOB_W2_1;
	pin A12 = IOB_W1_1;
	pin A13 = IOB_S1_1;
	pin B1 = NC;
	pin B2 = IOB_W10_0;
	pin B3 = IOB_W10_1;
	pin B4 = IOB_W9_1;
	pin B5 = IOB_W8_0;
	pin B6 = IOB_W6_0;
	pin B7 = GND;
	pin B8 = IOB_W4_1;
	pin B9 = IOB_W2_0;
	pin B10 = NC;
	pin B11 = M1;
	pin B12 = M2;
	pin B13 = NC;
	pin C1 = IOB_N2_1;
	pin C2 = IOB_N1_1;
	pin C3 = VCC;
	pin C4 = GND;
	pin C5 = IOB_W9_0;
	pin C6 = IOB_W7_0;
	pin C7 = VCC;
	pin C8 = IOB_W3_0;
	pin C9 = IOB_W1_0;
	pin C10 = GND;
	pin C11 = M0;
	pin C12 = IOB_S1_0;
	pin C13 = IOB_S2_1;
	pin D1 = IOB_N3_0;
	pin D2 = IOB_N2_0;
	pin D3 = IOB_N1_0;
	pin D11 = VCC;
	pin D12 = IOB_S2_0;
	pin D13 = IOB_S3_1;
	pin E1 = IOB_N4_1;
	pin E2 = NC;
	pin E3 = NC;
	pin E11 = NC;
	pin E12 = IOB_S3_0;
	pin E13 = IOB_S4_1;
	pin F1 = IOB_N5_0;
	pin F2 = IOB_N4_0;
	pin F3 = IOB_N3_1;
	pin F11 = IOB_S4_0;
	pin F12 = IOB_S5_0;
	pin F13 = IOB_S5_1;
	pin G1 = IOB_N5_1;
	pin G2 = GND;
	pin G3 = VCC;
	pin G11 = GND;
	pin G12 = VCC;
	pin G13 = IOB_S6_0;
	pin H1 = IOB_N6_0;
	pin H2 = IOB_N6_1;
	pin H3 = IOB_N7_1;
	pin H11 = IOB_S8_0;
	pin H12 = IOB_S7_1;
	pin H13 = IOB_S6_1;
	pin J1 = IOB_N7_0;
	pin J2 = IOB_N8_1;
	pin J3 = NC;
	pin J11 = NC;
	pin J12 = IOB_S9_0;
	pin J13 = IOB_S7_0;
	pin K1 = IOB_N8_0;
	pin K2 = IOB_N9_1;
	pin K3 = GND;
	pin K11 = GND;
	pin K12 = NC;
	pin K13 = IOB_S8_1;
	pin L1 = IOB_N9_0;
	pin L2 = IOB_N10_1;
	pin L3 = VCC;
	pin L4 = CCLK;
	pin L5 = NC;
	pin L6 = IOB_E8_1;
	pin L7 = GND;
	pin L8 = IOB_E4_1;
	pin L9 = NC;
	pin L10 = VCC;
	pin L11 = DONE;
	pin L12 = IOB_S10_1;
	pin L13 = IOB_S9_1;
	pin M1 = NC;
	pin M2 = TDO;
	pin M3 = IOB_E10_0;
	pin M4 = NC;
	pin M5 = IOB_E9_1;
	pin M6 = IOB_E7_0;
	pin M7 = VCC;
	pin M8 = IOB_E5_1;
	pin M9 = IOB_E3_1;
	pin M10 = IOB_E2_1;
	pin M11 = IOB_E1_1;
	pin M12 = PROG_B;
	pin M13 = IOB_S10_0;
	pin N1 = IOB_N10_0;
	pin N2 = IOB_E10_1;
	pin N3 = IOB_E9_0;
	pin N4 = IOB_E8_0;
	pin N5 = IOB_E7_1;
	pin N6 = IOB_E6_0;
	pin N7 = IOB_E6_1;
	pin N8 = IOB_E5_0;
	pin N9 = IOB_E4_0;
	pin N10 = IOB_E3_0;
	pin N11 = IOB_E2_0;
	pin N12 = NC;
	pin N13 = IOB_E1_0;
}

// xc4003a-pq100
bond BOND7 {
	pin P1 = IOB_N1_1;
	pin P2 = IOB_N1_0;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_W10_0;
	pin P6 = IOB_W10_1;
	pin P7 = IOB_W9_0;
	pin P8 = IOB_W9_1;
	pin P9 = IOB_W8_0;
	pin P10 = IOB_W8_1;
	pin P11 = IOB_W7_1;
	pin P12 = IOB_W6_0;
	pin P13 = IOB_W6_1;
	pin P14 = GND;
	pin P15 = VCC;
	pin P16 = IOB_W5_0;
	pin P17 = IOB_W5_1;
	pin P18 = IOB_W4_0;
	pin P19 = IOB_W3_0;
	pin P20 = IOB_W3_1;
	pin P21 = IOB_W2_0;
	pin P22 = IOB_W2_1;
	pin P23 = IOB_W1_0;
	pin P24 = IOB_W1_1;
	pin P25 = M1;
	pin P26 = GND;
	pin P27 = M0;
	pin P28 = VCC;
	pin P29 = M2;
	pin P30 = IOB_S1_0;
	pin P31 = IOB_S1_1;
	pin P32 = IOB_S2_0;
	pin P33 = IOB_S2_1;
	pin P34 = IOB_S3_0;
	pin P35 = IOB_S3_1;
	pin P36 = IOB_S4_0;
	pin P37 = IOB_S4_1;
	pin P38 = IOB_S5_0;
	pin P39 = IOB_S5_1;
	pin P40 = VCC;
	pin P41 = GND;
	pin P42 = IOB_S6_0;
	pin P43 = IOB_S6_1;
	pin P44 = IOB_S7_0;
	pin P45 = IOB_S7_1;
	pin P46 = IOB_S8_0;
	pin P47 = IOB_S8_1;
	pin P48 = IOB_S9_0;
	pin P49 = IOB_S9_1;
	pin P50 = IOB_S10_0;
	pin P51 = IOB_S10_1;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_1;
	pin P57 = IOB_E1_0;
	pin P58 = IOB_E2_1;
	pin P59 = IOB_E2_0;
	pin P60 = IOB_E3_1;
	pin P61 = IOB_E3_0;
	pin P62 = IOB_E4_1;
	pin P63 = IOB_E4_0;
	pin P64 = IOB_E5_1;
	pin P65 = IOB_E5_0;
	pin P66 = VCC;
	pin P67 = GND;
	pin P68 = IOB_E6_1;
	pin P69 = IOB_E6_0;
	pin P70 = IOB_E7_1;
	pin P71 = IOB_E8_1;
	pin P72 = IOB_E8_0;
	pin P73 = IOB_E9_1;
	pin P74 = IOB_E9_0;
	pin P75 = IOB_E10_1;
	pin P76 = IOB_E10_0;
	pin P77 = CCLK;
	pin P78 = VCC;
	pin P79 = TDO;
	pin P80 = GND;
	pin P81 = IOB_N10_1;
	pin P82 = IOB_N10_0;
	pin P83 = IOB_N9_1;
	pin P84 = IOB_N9_0;
	pin P85 = IOB_N8_1;
	pin P86 = IOB_N8_0;
	pin P87 = IOB_N7_1;
	pin P88 = IOB_N7_0;
	pin P89 = IOB_N6_1;
	pin P90 = IOB_N6_0;
	pin P91 = GND;
	pin P92 = VCC;
	pin P93 = IOB_N5_1;
	pin P94 = IOB_N5_0;
	pin P95 = IOB_N4_1;
	pin P96 = IOB_N4_0;
	pin P97 = IOB_N3_1;
	pin P98 = IOB_N3_0;
	pin P99 = IOB_N2_1;
	pin P100 = IOB_N2_0;
}

// xc4004a-pc84
bond BOND8 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N6_1;
	pin P4 = IOB_N6_0;
	pin P5 = IOB_N4_1;
	pin P6 = IOB_N4_0;
	pin P7 = IOB_N3_1;
	pin P8 = IOB_N3_0;
	pin P9 = IOB_N1_1;
	pin P10 = IOB_N1_0;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W12_0;
	pin P14 = IOB_W12_1;
	pin P15 = IOB_W10_0;
	pin P16 = IOB_W10_1;
	pin P17 = IOB_W9_0;
	pin P18 = IOB_W9_1;
	pin P19 = IOB_W7_0;
	pin P20 = IOB_W7_1;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W6_0;
	pin P24 = IOB_W6_1;
	pin P25 = IOB_W4_0;
	pin P26 = IOB_W4_1;
	pin P27 = IOB_W3_0;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W1_1;
	pin P30 = M1;
	pin P31 = GND;
	pin P32 = M0;
	pin P33 = VCC;
	pin P34 = M2;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S3_1;
	pin P38 = IOB_S4_0;
	pin P39 = IOB_S4_1;
	pin P40 = IOB_S6_0;
	pin P41 = IOB_S6_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S7_0;
	pin P45 = IOB_S7_1;
	pin P46 = IOB_S9_0;
	pin P47 = IOB_S9_1;
	pin P48 = IOB_S10_0;
	pin P49 = IOB_S10_1;
	pin P50 = IOB_S12_0;
	pin P51 = IOB_S12_1;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_1;
	pin P57 = IOB_E1_0;
	pin P58 = IOB_E3_1;
	pin P59 = IOB_E4_1;
	pin P60 = IOB_E4_0;
	pin P61 = IOB_E6_1;
	pin P62 = IOB_E6_0;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E7_1;
	pin P66 = IOB_E7_0;
	pin P67 = IOB_E9_1;
	pin P68 = IOB_E9_0;
	pin P69 = IOB_E10_1;
	pin P70 = IOB_E10_0;
	pin P71 = IOB_E12_1;
	pin P72 = IOB_E12_0;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = TDO;
	pin P76 = GND;
	pin P77 = IOB_N12_1;
	pin P78 = IOB_N12_0;
	pin P79 = IOB_N10_1;
	pin P80 = IOB_N10_0;
	pin P81 = IOB_N9_1;
	pin P82 = IOB_N9_0;
	pin P83 = IOB_N7_1;
	pin P84 = IOB_N7_0;
}

// xc4004a-pg120
bond BOND9 {
	pin A1 = IOB_W11_0;
	pin A2 = IOB_W11_1;
	pin A3 = NC;
	pin A4 = IOB_W9_1;
	pin A5 = IOB_W8_1;
	pin A6 = IOB_W7_1;
	pin A7 = IOB_W6_0;
	pin A8 = IOB_W6_1;
	pin A9 = IOB_W5_0;
	pin A10 = IOB_W4_1;
	pin A11 = IOB_W3_1;
	pin A12 = IOB_W1_1;
	pin A13 = IOB_S1_1;
	pin B1 = IOB_N2_0;
	pin B2 = IOB_W12_0;
	pin B3 = IOB_W12_1;
	pin B4 = IOB_W10_1;
	pin B5 = IOB_W9_0;
	pin B6 = IOB_W7_0;
	pin B7 = GND;
	pin B8 = IOB_W5_1;
	pin B9 = IOB_W3_0;
	pin B10 = IOB_W2_0;
	pin B11 = M1;
	pin B12 = M2;
	pin B13 = IOB_S2_0;
	pin C1 = IOB_N3_1;
	pin C2 = IOB_N1_1;
	pin C3 = VCC;
	pin C4 = GND;
	pin C5 = IOB_W10_0;
	pin C6 = IOB_W8_0;
	pin C7 = VCC;
	pin C8 = IOB_W4_0;
	pin C9 = IOB_W1_0;
	pin C10 = GND;
	pin C11 = M0;
	pin C12 = IOB_S1_0;
	pin C13 = IOB_S3_1;
	pin D1 = IOB_N4_0;
	pin D2 = IOB_N3_0;
	pin D3 = IOB_N1_0;
	pin D11 = VCC;
	pin D12 = IOB_S3_0;
	pin D13 = IOB_S4_1;
	pin E1 = IOB_N5_1;
	pin E2 = NC;
	pin E3 = IOB_N2_1;
	pin E11 = IOB_S2_1;
	pin E12 = IOB_S4_0;
	pin E13 = IOB_S5_1;
	pin F1 = IOB_N6_0;
	pin F2 = IOB_N5_0;
	pin F3 = IOB_N4_1;
	pin F11 = IOB_S5_0;
	pin F12 = IOB_S6_0;
	pin F13 = IOB_S6_1;
	pin G1 = IOB_N6_1;
	pin G2 = GND;
	pin G3 = VCC;
	pin G11 = GND;
	pin G12 = VCC;
	pin G13 = IOB_S7_0;
	pin H1 = IOB_N7_0;
	pin H2 = IOB_N7_1;
	pin H3 = IOB_N8_1;
	pin H11 = IOB_S9_0;
	pin H12 = IOB_S8_1;
	pin H13 = IOB_S7_1;
	pin J1 = IOB_N8_0;
	pin J2 = IOB_N9_1;
	pin J3 = IOB_N11_0;
	pin J11 = IOB_S11_1;
	pin J12 = IOB_S10_0;
	pin J13 = IOB_S8_0;
	pin K1 = IOB_N9_0;
	pin K2 = IOB_N10_1;
	pin K3 = GND;
	pin K11 = GND;
	pin K12 = IOB_S11_0;
	pin K13 = IOB_S9_1;
	pin L1 = IOB_N10_0;
	pin L2 = IOB_N12_1;
	pin L3 = VCC;
	pin L4 = CCLK;
	pin L5 = IOB_E11_0;
	pin L6 = IOB_E9_1;
	pin L7 = GND;
	pin L8 = IOB_E5_1;
	pin L9 = IOB_E2_0;
	pin L10 = VCC;
	pin L11 = DONE;
	pin L12 = IOB_S12_1;
	pin L13 = IOB_S10_1;
	pin M1 = IOB_N11_1;
	pin M2 = TDO;
	pin M3 = IOB_E12_0;
	pin M4 = IOB_E11_1;
	pin M5 = IOB_E10_1;
	pin M6 = IOB_E8_0;
	pin M7 = VCC;
	pin M8 = IOB_E6_1;
	pin M9 = IOB_E4_1;
	pin M10 = IOB_E3_1;
	pin M11 = IOB_E1_1;
	pin M12 = PROG_B;
	pin M13 = IOB_S12_0;
	pin N1 = IOB_N12_0;
	pin N2 = IOB_E12_1;
	pin N3 = IOB_E10_0;
	pin N4 = IOB_E9_0;
	pin N5 = IOB_E8_1;
	pin N6 = IOB_E7_0;
	pin N7 = IOB_E7_1;
	pin N8 = IOB_E6_0;
	pin N9 = IOB_E5_0;
	pin N10 = IOB_E4_0;
	pin N11 = IOB_E3_0;
	pin N12 = IOB_E2_1;
	pin N13 = IOB_E1_0;
}

// xc4004a-pq160
bond BOND10 {
	pin P1 = GND;
	pin P2 = IOB_W12_0;
	pin P3 = IOB_W12_1;
	pin P4 = IOB_W11_0;
	pin P5 = IOB_W11_1;
	pin P6 = IOB_W10_0;
	pin P7 = IOB_W10_1;
	pin P8 = NC;
	pin P9 = NC;
	pin P10 = GND;
	pin P11 = NC;
	pin P12 = NC;
	pin P13 = IOB_W9_0;
	pin P14 = IOB_W9_1;
	pin P15 = IOB_W8_0;
	pin P16 = IOB_W8_1;
	pin P17 = IOB_W7_0;
	pin P18 = IOB_W7_1;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W6_0;
	pin P22 = IOB_W6_1;
	pin P23 = IOB_W5_0;
	pin P24 = IOB_W5_1;
	pin P25 = IOB_W4_0;
	pin P26 = IOB_W4_1;
	pin P27 = NC;
	pin P28 = NC;
	pin P29 = GND;
	pin P30 = NC;
	pin P31 = NC;
	pin P32 = IOB_W3_0;
	pin P33 = IOB_W3_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = IOB_W1_0;
	pin P37 = IOB_W1_1;
	pin P38 = M1;
	pin P39 = GND;
	pin P40 = M0;
	pin P41 = VCC;
	pin P42 = M2;
	pin P43 = IOB_S1_0;
	pin P44 = IOB_S1_1;
	pin P45 = IOB_S2_0;
	pin P46 = IOB_S2_1;
	pin P47 = IOB_S3_0;
	pin P48 = IOB_S3_1;
	pin P49 = NC;
	pin P50 = NC;
	pin P51 = GND;
	pin P52 = NC;
	pin P53 = NC;
	pin P54 = IOB_S4_0;
	pin P55 = IOB_S4_1;
	pin P56 = IOB_S5_0;
	pin P57 = IOB_S5_1;
	pin P58 = IOB_S6_0;
	pin P59 = IOB_S6_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S7_0;
	pin P63 = IOB_S7_1;
	pin P64 = IOB_S8_0;
	pin P65 = IOB_S8_1;
	pin P66 = IOB_S9_0;
	pin P67 = IOB_S9_1;
	pin P68 = NC;
	pin P69 = NC;
	pin P70 = GND;
	pin P71 = NC;
	pin P72 = NC;
	pin P73 = IOB_S10_0;
	pin P74 = IOB_S10_1;
	pin P75 = IOB_S11_0;
	pin P76 = IOB_S11_1;
	pin P77 = IOB_S12_0;
	pin P78 = IOB_S12_1;
	pin P79 = GND;
	pin P80 = DONE;
	pin P81 = VCC;
	pin P82 = PROG_B;
	pin P83 = IOB_E1_1;
	pin P84 = IOB_E1_0;
	pin P85 = IOB_E2_1;
	pin P86 = IOB_E2_0;
	pin P87 = IOB_E3_1;
	pin P88 = IOB_E3_0;
	pin P89 = NC;
	pin P90 = NC;
	pin P91 = GND;
	pin P92 = NC;
	pin P93 = NC;
	pin P94 = IOB_E4_1;
	pin P95 = IOB_E4_0;
	pin P96 = IOB_E5_1;
	pin P97 = IOB_E5_0;
	pin P98 = IOB_E6_1;
	pin P99 = IOB_E6_0;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E7_1;
	pin P103 = IOB_E7_0;
	pin P104 = IOB_E8_1;
	pin P105 = IOB_E8_0;
	pin P106 = IOB_E9_1;
	pin P107 = IOB_E9_0;
	pin P108 = NC;
	pin P109 = NC;
	pin P110 = GND;
	pin P111 = NC;
	pin P112 = NC;
	pin P113 = IOB_E10_1;
	pin P114 = IOB_E10_0;
	pin P115 = IOB_E11_1;
	pin P116 = IOB_E11_0;
	pin P117 = IOB_E12_1;
	pin P118 = IOB_E12_0;
	pin P119 = CCLK;
	pin P120 = VCC;
	pin P121 = TDO;
	pin P122 = GND;
	pin P123 = IOB_N12_1;
	pin P124 = IOB_N12_0;
	pin P125 = IOB_N11_1;
	pin P126 = IOB_N11_0;
	pin P127 = IOB_N10_1;
	pin P128 = IOB_N10_0;
	pin P129 = NC;
	pin P130 = NC;
	pin P131 = GND;
	pin P132 = NC;
	pin P133 = NC;
	pin P134 = IOB_N9_1;
	pin P135 = IOB_N9_0;
	pin P136 = NC;
	pin P137 = IOB_N8_1;
	pin P138 = IOB_N8_0;
	pin P139 = IOB_N7_1;
	pin P140 = IOB_N7_0;
	pin P141 = GND;
	pin P142 = VCC;
	pin P143 = IOB_N6_1;
	pin P144 = IOB_N6_0;
	pin P145 = IOB_N5_1;
	pin P146 = IOB_N5_0;
	pin P147 = IOB_N4_1;
	pin P148 = IOB_N4_0;
	pin P149 = NC;
	pin P150 = NC;
	pin P151 = GND;
	pin P152 = NC;
	pin P153 = NC;
	pin P154 = IOB_N3_1;
	pin P155 = IOB_N3_0;
	pin P156 = IOB_N2_1;
	pin P157 = IOB_N2_0;
	pin P158 = IOB_N1_1;
	pin P159 = IOB_N1_0;
	pin P160 = VCC;
}

// xc4004a-tq144
bond BOND11 {
	pin P1 = GND;
	pin P2 = IOB_W12_0;
	pin P3 = IOB_W12_1;
	pin P4 = IOB_W11_0;
	pin P5 = IOB_W11_1;
	pin P6 = IOB_W10_0;
	pin P7 = IOB_W10_1;
	pin P8 = GND;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = IOB_W9_0;
	pin P12 = IOB_W9_1;
	pin P13 = IOB_W8_0;
	pin P14 = IOB_W8_1;
	pin P15 = IOB_W7_0;
	pin P16 = IOB_W7_1;
	pin P17 = GND;
	pin P18 = VCC;
	pin P19 = IOB_W6_0;
	pin P20 = IOB_W6_1;
	pin P21 = IOB_W5_0;
	pin P22 = IOB_W5_1;
	pin P23 = IOB_W4_0;
	pin P24 = IOB_W4_1;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = GND;
	pin P28 = IOB_W3_0;
	pin P29 = IOB_W3_1;
	pin P30 = IOB_W2_0;
	pin P31 = IOB_W2_1;
	pin P32 = IOB_W1_0;
	pin P33 = IOB_W1_1;
	pin P34 = M1;
	pin P35 = GND;
	pin P36 = M0;
	pin P37 = VCC;
	pin P38 = M2;
	pin P39 = IOB_S1_0;
	pin P40 = IOB_S1_1;
	pin P41 = IOB_S2_0;
	pin P42 = IOB_S2_1;
	pin P43 = IOB_S3_0;
	pin P44 = IOB_S3_1;
	pin P45 = GND;
	pin P46 = NC;
	pin P47 = NC;
	pin P48 = IOB_S4_0;
	pin P49 = IOB_S4_1;
	pin P50 = IOB_S5_0;
	pin P51 = IOB_S5_1;
	pin P52 = IOB_S6_0;
	pin P53 = IOB_S6_1;
	pin P54 = VCC;
	pin P55 = GND;
	pin P56 = IOB_S7_0;
	pin P57 = IOB_S7_1;
	pin P58 = IOB_S8_0;
	pin P59 = IOB_S8_1;
	pin P60 = IOB_S9_0;
	pin P61 = IOB_S9_1;
	pin P62 = NC;
	pin P63 = NC;
	pin P64 = GND;
	pin P65 = IOB_S10_0;
	pin P66 = IOB_S10_1;
	pin P67 = IOB_S11_0;
	pin P68 = IOB_S11_1;
	pin P69 = IOB_S12_0;
	pin P70 = IOB_S12_1;
	pin P71 = GND;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = PROG_B;
	pin P75 = IOB_E1_1;
	pin P76 = IOB_E1_0;
	pin P77 = IOB_E2_1;
	pin P78 = IOB_E2_0;
	pin P79 = IOB_E3_1;
	pin P80 = IOB_E3_0;
	pin P81 = GND;
	pin P82 = NC;
	pin P83 = NC;
	pin P84 = IOB_E4_1;
	pin P85 = IOB_E4_0;
	pin P86 = IOB_E5_1;
	pin P87 = IOB_E5_0;
	pin P88 = IOB_E6_1;
	pin P89 = IOB_E6_0;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_E7_1;
	pin P93 = IOB_E7_0;
	pin P94 = IOB_E8_1;
	pin P95 = IOB_E8_0;
	pin P96 = IOB_E9_1;
	pin P97 = IOB_E9_0;
	pin P98 = NC;
	pin P99 = NC;
	pin P100 = GND;
	pin P101 = IOB_E10_1;
	pin P102 = IOB_E10_0;
	pin P103 = IOB_E11_1;
	pin P104 = IOB_E11_0;
	pin P105 = IOB_E12_1;
	pin P106 = IOB_E12_0;
	pin P107 = CCLK;
	pin P108 = VCC;
	pin P109 = TDO;
	pin P110 = GND;
	pin P111 = IOB_N12_1;
	pin P112 = IOB_N12_0;
	pin P113 = IOB_N11_1;
	pin P114 = IOB_N11_0;
	pin P115 = IOB_N10_1;
	pin P116 = IOB_N10_0;
	pin P117 = NC;
	pin P118 = GND;
	pin P119 = NC;
	pin P120 = NC;
	pin P121 = IOB_N9_1;
	pin P122 = IOB_N9_0;
	pin P123 = IOB_N8_1;
	pin P124 = IOB_N8_0;
	pin P125 = IOB_N7_1;
	pin P126 = IOB_N7_0;
	pin P127 = GND;
	pin P128 = VCC;
	pin P129 = IOB_N6_1;
	pin P130 = IOB_N6_0;
	pin P131 = IOB_N5_1;
	pin P132 = IOB_N5_0;
	pin P133 = IOB_N4_1;
	pin P134 = IOB_N4_0;
	pin P135 = NC;
	pin P136 = NC;
	pin P137 = GND;
	pin P138 = IOB_N3_1;
	pin P139 = IOB_N3_0;
	pin P140 = IOB_N2_1;
	pin P141 = IOB_N2_0;
	pin P142 = IOB_N1_1;
	pin P143 = IOB_N1_0;
	pin P144 = VCC;
}

// xc4005a-pc84
bond BOND12 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N7_1;
	pin P4 = IOB_N7_0;
	pin P5 = IOB_N5_1;
	pin P6 = IOB_N5_0;
	pin P7 = IOB_N3_1;
	pin P8 = IOB_N3_0;
	pin P9 = IOB_N1_1;
	pin P10 = IOB_N1_0;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W14_0;
	pin P14 = IOB_W14_1;
	pin P15 = IOB_W12_0;
	pin P16 = IOB_W12_1;
	pin P17 = IOB_W10_0;
	pin P18 = IOB_W10_1;
	pin P19 = IOB_W8_0;
	pin P20 = IOB_W8_1;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W7_0;
	pin P24 = IOB_W7_1;
	pin P25 = IOB_W5_0;
	pin P26 = IOB_W5_1;
	pin P27 = IOB_W3_0;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W1_1;
	pin P30 = M1;
	pin P31 = GND;
	pin P32 = M0;
	pin P33 = VCC;
	pin P34 = M2;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S3_1;
	pin P38 = IOB_S5_0;
	pin P39 = IOB_S5_1;
	pin P40 = IOB_S7_0;
	pin P41 = IOB_S7_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S8_0;
	pin P45 = IOB_S8_1;
	pin P46 = IOB_S10_0;
	pin P47 = IOB_S10_1;
	pin P48 = IOB_S12_0;
	pin P49 = IOB_S12_1;
	pin P50 = IOB_S14_0;
	pin P51 = IOB_S14_1;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_1;
	pin P57 = IOB_E1_0;
	pin P58 = IOB_E3_1;
	pin P59 = IOB_E5_1;
	pin P60 = IOB_E5_0;
	pin P61 = IOB_E7_1;
	pin P62 = IOB_E7_0;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E8_1;
	pin P66 = IOB_E8_0;
	pin P67 = IOB_E10_1;
	pin P68 = IOB_E10_0;
	pin P69 = IOB_E12_1;
	pin P70 = IOB_E12_0;
	pin P71 = IOB_E14_1;
	pin P72 = IOB_E14_0;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = TDO;
	pin P76 = GND;
	pin P77 = IOB_N14_1;
	pin P78 = IOB_N14_0;
	pin P79 = IOB_N12_1;
	pin P80 = IOB_N12_0;
	pin P81 = IOB_N10_1;
	pin P82 = IOB_N10_0;
	pin P83 = IOB_N8_1;
	pin P84 = IOB_N8_0;
}

// xc4005a-pg156
bond BOND13 {
	pin A1 = IOB_W14_1;
	pin A2 = IOB_W13_0;
	pin A3 = IOB_W12_1;
	pin A4 = NC;
	pin A5 = IOB_W10_0;
	pin A6 = IOB_W9_1;
	pin A7 = IOB_W8_0;
	pin A8 = IOB_W8_1;
	pin A9 = IOB_W6_0;
	pin A10 = IOB_W5_1;
	pin A11 = IOB_W4_0;
	pin A12 = NC;
	pin A13 = IOB_W3_1;
	pin A14 = IOB_W2_0;
	pin A15 = M1;
	pin A16 = M0;
	pin B1 = IOB_N1_1;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_W14_0;
	pin B4 = IOB_W12_0;
	pin B5 = IOB_W11_0;
	pin B6 = IOB_W11_1;
	pin B7 = IOB_W9_0;
	pin B8 = VCC;
	pin B9 = IOB_W7_1;
	pin B10 = IOB_W6_1;
	pin B11 = IOB_W4_1;
	pin B12 = IOB_W3_0;
	pin B13 = IOB_W1_0;
	pin B14 = IOB_W1_1;
	pin B15 = M2;
	pin B16 = IOB_S1_0;
	pin C1 = IOB_N3_0;
	pin C2 = IOB_N2_1;
	pin C3 = VCC;
	pin C4 = GND;
	pin C5 = IOB_W13_1;
	pin C6 = GND;
	pin C7 = IOB_W10_1;
	pin C8 = GND;
	pin C9 = IOB_W7_0;
	pin C10 = IOB_W5_0;
	pin C11 = GND;
	pin C12 = IOB_W2_1;
	pin C13 = GND;
	pin C14 = VCC;
	pin C15 = IOB_S2_0;
	pin C16 = IOB_S3_1;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = IOB_N2_0;
	pin D14 = IOB_S1_1;
	pin D15 = IOB_S2_1;
	pin D16 = NC;
	pin E1 = IOB_N4_1;
	pin E2 = IOB_N4_0;
	pin E3 = IOB_N3_1;
	pin E14 = IOB_S3_0;
	pin E15 = NC;
	pin E16 = IOB_S4_1;
	pin F1 = IOB_N5_1;
	pin F2 = IOB_N5_0;
	pin F3 = GND;
	pin F14 = GND;
	pin F15 = IOB_S4_0;
	pin F16 = IOB_S5_0;
	pin G1 = IOB_N7_0;
	pin G2 = IOB_N6_1;
	pin G3 = IOB_N6_0;
	pin G14 = IOB_S5_1;
	pin G15 = IOB_S6_0;
	pin G16 = IOB_S6_1;
	pin H1 = IOB_N7_1;
	pin H2 = GND;
	pin H3 = VCC;
	pin H14 = VCC;
	pin H15 = IOB_S7_1;
	pin H16 = IOB_S7_0;
	pin J1 = IOB_N9_0;
	pin J2 = IOB_N8_1;
	pin J3 = IOB_N8_0;
	pin J14 = GND;
	pin J15 = IOB_S8_0;
	pin J16 = IOB_S8_1;
	pin K1 = IOB_N9_1;
	pin K2 = IOB_N10_0;
	pin K3 = IOB_N10_1;
	pin K14 = IOB_S10_0;
	pin K15 = IOB_S9_1;
	pin K16 = IOB_S9_0;
	pin L1 = IOB_N11_0;
	pin L2 = IOB_N11_1;
	pin L3 = GND;
	pin L14 = GND;
	pin L15 = IOB_S11_1;
	pin L16 = IOB_S10_1;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = IOB_N13_0;
	pin M14 = IOB_S12_1;
	pin M15 = NC;
	pin M16 = IOB_S11_0;
	pin N1 = IOB_N12_0;
	pin N2 = IOB_N13_1;
	pin N3 = GND;
	pin N14 = IOB_S14_0;
	pin N15 = IOB_S13_0;
	pin N16 = NC;
	pin P1 = IOB_N12_1;
	pin P2 = IOB_N14_0;
	pin P3 = VCC;
	pin P4 = IOB_E14_1;
	pin P5 = IOB_E12_0;
	pin P6 = GND;
	pin P7 = IOB_E10_1;
	pin P8 = GND;
	pin P9 = IOB_E7_0;
	pin P10 = IOB_E5_0;
	pin P11 = GND;
	pin P12 = IOB_E2_0;
	pin P13 = VCC;
	pin P14 = GND;
	pin P15 = IOB_S13_1;
	pin P16 = IOB_S12_0;
	pin R1 = IOB_N14_1;
	pin R2 = CCLK;
	pin R3 = IOB_E13_0;
	pin R4 = IOB_E13_1;
	pin R5 = NC;
	pin R6 = IOB_E11_1;
	pin R7 = IOB_E9_0;
	pin R8 = VCC;
	pin R9 = IOB_E7_1;
	pin R10 = IOB_E6_1;
	pin R11 = IOB_E4_1;
	pin R12 = NC;
	pin R13 = IOB_E2_1;
	pin R14 = PROG_B;
	pin R15 = DONE;
	pin R16 = IOB_S14_1;
	pin T1 = TDO;
	pin T2 = IOB_E14_0;
	pin T3 = IOB_E12_1;
	pin T4 = IOB_E11_0;
	pin T5 = IOB_E10_0;
	pin T6 = IOB_E9_1;
	pin T7 = IOB_E8_0;
	pin T8 = IOB_E8_1;
	pin T9 = IOB_E6_0;
	pin T10 = IOB_E5_1;
	pin T11 = IOB_E4_0;
	pin T12 = NC;
	pin T13 = IOB_E3_0;
	pin T14 = IOB_E3_1;
	pin T15 = IOB_E1_0;
	pin T16 = IOB_E1_1;
}

// xc4005a-pq160
bond BOND14 {
	pin P1 = GND;
	pin P2 = IOB_W14_0;
	pin P3 = IOB_W14_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W13_1;
	pin P6 = IOB_W12_0;
	pin P7 = IOB_W12_1;
	pin P8 = NC;
	pin P9 = NC;
	pin P10 = GND;
	pin P11 = IOB_W11_0;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W10_0;
	pin P14 = IOB_W10_1;
	pin P15 = IOB_W9_0;
	pin P16 = IOB_W9_1;
	pin P17 = IOB_W8_0;
	pin P18 = IOB_W8_1;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W7_0;
	pin P22 = IOB_W7_1;
	pin P23 = IOB_W6_0;
	pin P24 = IOB_W6_1;
	pin P25 = IOB_W5_0;
	pin P26 = IOB_W5_1;
	pin P27 = IOB_W4_0;
	pin P28 = IOB_W4_1;
	pin P29 = GND;
	pin P30 = NC;
	pin P31 = NC;
	pin P32 = IOB_W3_0;
	pin P33 = IOB_W3_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = IOB_W1_0;
	pin P37 = IOB_W1_1;
	pin P38 = M1;
	pin P39 = GND;
	pin P40 = M0;
	pin P41 = VCC;
	pin P42 = M2;
	pin P43 = IOB_S1_0;
	pin P44 = IOB_S1_1;
	pin P45 = IOB_S2_0;
	pin P46 = IOB_S2_1;
	pin P47 = IOB_S3_0;
	pin P48 = IOB_S3_1;
	pin P49 = NC;
	pin P50 = NC;
	pin P51 = GND;
	pin P52 = IOB_S4_0;
	pin P53 = IOB_S4_1;
	pin P54 = IOB_S5_0;
	pin P55 = IOB_S5_1;
	pin P56 = IOB_S6_0;
	pin P57 = IOB_S6_1;
	pin P58 = IOB_S7_0;
	pin P59 = IOB_S7_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S8_0;
	pin P63 = IOB_S8_1;
	pin P64 = IOB_S9_0;
	pin P65 = IOB_S9_1;
	pin P66 = IOB_S10_0;
	pin P67 = IOB_S10_1;
	pin P68 = IOB_S11_0;
	pin P69 = IOB_S11_1;
	pin P70 = GND;
	pin P71 = NC;
	pin P72 = NC;
	pin P73 = IOB_S12_0;
	pin P74 = IOB_S12_1;
	pin P75 = IOB_S13_0;
	pin P76 = IOB_S13_1;
	pin P77 = IOB_S14_0;
	pin P78 = IOB_S14_1;
	pin P79 = GND;
	pin P80 = DONE;
	pin P81 = VCC;
	pin P82 = PROG_B;
	pin P83 = IOB_E1_1;
	pin P84 = IOB_E1_0;
	pin P85 = IOB_E2_1;
	pin P86 = IOB_E2_0;
	pin P87 = IOB_E3_1;
	pin P88 = IOB_E3_0;
	pin P89 = NC;
	pin P90 = NC;
	pin P91 = GND;
	pin P92 = IOB_E4_1;
	pin P93 = IOB_E4_0;
	pin P94 = IOB_E5_1;
	pin P95 = IOB_E5_0;
	pin P96 = IOB_E6_1;
	pin P97 = IOB_E6_0;
	pin P98 = IOB_E7_1;
	pin P99 = IOB_E7_0;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E8_1;
	pin P103 = IOB_E8_0;
	pin P104 = IOB_E9_1;
	pin P105 = IOB_E9_0;
	pin P106 = IOB_E10_1;
	pin P107 = IOB_E10_0;
	pin P108 = IOB_E11_1;
	pin P109 = IOB_E11_0;
	pin P110 = GND;
	pin P111 = NC;
	pin P112 = NC;
	pin P113 = IOB_E12_1;
	pin P114 = IOB_E12_0;
	pin P115 = IOB_E13_1;
	pin P116 = IOB_E13_0;
	pin P117 = IOB_E14_1;
	pin P118 = IOB_E14_0;
	pin P119 = CCLK;
	pin P120 = VCC;
	pin P121 = TDO;
	pin P122 = GND;
	pin P123 = IOB_N14_1;
	pin P124 = IOB_N14_0;
	pin P125 = IOB_N13_1;
	pin P126 = IOB_N13_0;
	pin P127 = IOB_N12_1;
	pin P128 = IOB_N12_0;
	pin P129 = NC;
	pin P130 = NC;
	pin P131 = GND;
	pin P132 = IOB_N11_1;
	pin P133 = IOB_N11_0;
	pin P134 = IOB_N10_1;
	pin P135 = IOB_N10_0;
	pin P136 = NC;
	pin P137 = IOB_N9_1;
	pin P138 = IOB_N9_0;
	pin P139 = IOB_N8_1;
	pin P140 = IOB_N8_0;
	pin P141 = GND;
	pin P142 = VCC;
	pin P143 = IOB_N7_1;
	pin P144 = IOB_N7_0;
	pin P145 = IOB_N6_1;
	pin P146 = IOB_N6_0;
	pin P147 = IOB_N5_1;
	pin P148 = IOB_N5_0;
	pin P149 = IOB_N4_1;
	pin P150 = IOB_N4_0;
	pin P151 = GND;
	pin P152 = NC;
	pin P153 = NC;
	pin P154 = IOB_N3_1;
	pin P155 = IOB_N3_0;
	pin P156 = IOB_N2_1;
	pin P157 = IOB_N2_0;
	pin P158 = IOB_N1_1;
	pin P159 = IOB_N1_0;
	pin P160 = VCC;
}

// xc4005a-pq208
bond BOND15 {
	pin P1 = NC;
	pin P2 = GND;
	pin P3 = NC;
	pin P4 = IOB_W14_0;
	pin P5 = IOB_W14_1;
	pin P6 = IOB_W13_0;
	pin P7 = IOB_W13_1;
	pin P8 = IOB_W12_0;
	pin P9 = IOB_W12_1;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = NC;
	pin P13 = NC;
	pin P14 = GND;
	pin P15 = IOB_W11_0;
	pin P16 = IOB_W11_1;
	pin P17 = IOB_W10_0;
	pin P18 = IOB_W10_1;
	pin P19 = NC;
	pin P20 = NC;
	pin P21 = IOB_W9_0;
	pin P22 = IOB_W9_1;
	pin P23 = IOB_W8_0;
	pin P24 = IOB_W8_1;
	pin P25 = GND;
	pin P26 = VCC;
	pin P27 = IOB_W7_0;
	pin P28 = IOB_W7_1;
	pin P29 = IOB_W6_0;
	pin P30 = IOB_W6_1;
	pin P31 = NC;
	pin P32 = NC;
	pin P33 = IOB_W5_0;
	pin P34 = IOB_W5_1;
	pin P35 = IOB_W4_0;
	pin P36 = IOB_W4_1;
	pin P37 = GND;
	pin P38 = NC;
	pin P39 = NC;
	pin P40 = NC;
	pin P41 = NC;
	pin P42 = IOB_W3_0;
	pin P43 = IOB_W3_1;
	pin P44 = IOB_W2_0;
	pin P45 = IOB_W2_1;
	pin P46 = IOB_W1_0;
	pin P47 = IOB_W1_1;
	pin P48 = M1;
	pin P49 = GND;
	pin P50 = M0;
	pin P51 = NC;
	pin P52 = NC;
	pin P53 = NC;
	pin P54 = NC;
	pin P55 = VCC;
	pin P56 = M2;
	pin P57 = IOB_S1_0;
	pin P58 = IOB_S1_1;
	pin P59 = IOB_S2_0;
	pin P60 = IOB_S2_1;
	pin P61 = IOB_S3_0;
	pin P62 = IOB_S3_1;
	pin P63 = NC;
	pin P64 = NC;
	pin P65 = NC;
	pin P66 = NC;
	pin P67 = GND;
	pin P68 = IOB_S4_0;
	pin P69 = IOB_S4_1;
	pin P70 = IOB_S5_0;
	pin P71 = IOB_S5_1;
	pin P72 = NC;
	pin P73 = NC;
	pin P74 = IOB_S6_0;
	pin P75 = IOB_S6_1;
	pin P76 = IOB_S7_0;
	pin P77 = IOB_S7_1;
	pin P78 = VCC;
	pin P79 = GND;
	pin P80 = IOB_S8_0;
	pin P81 = IOB_S8_1;
	pin P82 = IOB_S9_0;
	pin P83 = IOB_S9_1;
	pin P84 = NC;
	pin P85 = NC;
	pin P86 = IOB_S10_0;
	pin P87 = IOB_S10_1;
	pin P88 = IOB_S11_0;
	pin P89 = IOB_S11_1;
	pin P90 = GND;
	pin P91 = NC;
	pin P92 = NC;
	pin P93 = NC;
	pin P94 = NC;
	pin P95 = IOB_S12_0;
	pin P96 = IOB_S12_1;
	pin P97 = IOB_S13_0;
	pin P98 = IOB_S13_1;
	pin P99 = IOB_S14_0;
	pin P100 = IOB_S14_1;
	pin P101 = GND;
	pin P102 = NC;
	pin P103 = DONE;
	pin P104 = NC;
	pin P105 = NC;
	pin P106 = VCC;
	pin P107 = NC;
	pin P108 = PROG_B;
	pin P109 = IOB_E1_1;
	pin P110 = IOB_E1_0;
	pin P111 = IOB_E2_1;
	pin P112 = IOB_E2_0;
	pin P113 = IOB_E3_1;
	pin P114 = IOB_E3_0;
	pin P115 = NC;
	pin P116 = NC;
	pin P117 = NC;
	pin P118 = NC;
	pin P119 = GND;
	pin P120 = IOB_E4_1;
	pin P121 = IOB_E4_0;
	pin P122 = IOB_E5_1;
	pin P123 = IOB_E5_0;
	pin P124 = NC;
	pin P125 = NC;
	pin P126 = IOB_E6_1;
	pin P127 = IOB_E6_0;
	pin P128 = IOB_E7_1;
	pin P129 = IOB_E7_0;
	pin P130 = VCC;
	pin P131 = GND;
	pin P132 = IOB_E8_1;
	pin P133 = IOB_E8_0;
	pin P134 = IOB_E9_1;
	pin P135 = IOB_E9_0;
	pin P136 = NC;
	pin P137 = NC;
	pin P138 = IOB_E10_1;
	pin P139 = IOB_E10_0;
	pin P140 = IOB_E11_1;
	pin P141 = IOB_E11_0;
	pin P142 = GND;
	pin P143 = NC;
	pin P144 = NC;
	pin P145 = NC;
	pin P146 = NC;
	pin P147 = IOB_E12_1;
	pin P148 = IOB_E12_0;
	pin P149 = IOB_E13_1;
	pin P150 = IOB_E13_0;
	pin P151 = IOB_E14_1;
	pin P152 = IOB_E14_0;
	pin P153 = CCLK;
	pin P154 = VCC;
	pin P155 = NC;
	pin P156 = NC;
	pin P157 = NC;
	pin P158 = NC;
	pin P159 = TDO;
	pin P160 = GND;
	pin P161 = IOB_N14_1;
	pin P162 = IOB_N14_0;
	pin P163 = IOB_N13_1;
	pin P164 = IOB_N13_0;
	pin P165 = IOB_N12_1;
	pin P166 = IOB_N12_0;
	pin P167 = NC;
	pin P168 = NC;
	pin P169 = NC;
	pin P170 = NC;
	pin P171 = GND;
	pin P172 = IOB_N11_1;
	pin P173 = IOB_N11_0;
	pin P174 = IOB_N10_1;
	pin P175 = IOB_N10_0;
	pin P176 = NC;
	pin P177 = NC;
	pin P178 = IOB_N9_1;
	pin P179 = IOB_N9_0;
	pin P180 = IOB_N8_1;
	pin P181 = IOB_N8_0;
	pin P182 = GND;
	pin P183 = VCC;
	pin P184 = IOB_N7_1;
	pin P185 = IOB_N7_0;
	pin P186 = IOB_N6_1;
	pin P187 = IOB_N6_0;
	pin P188 = NC;
	pin P189 = NC;
	pin P190 = IOB_N5_1;
	pin P191 = IOB_N5_0;
	pin P192 = IOB_N4_1;
	pin P193 = IOB_N4_0;
	pin P194 = GND;
	pin P195 = NC;
	pin P196 = NC;
	pin P197 = NC;
	pin P198 = NC;
	pin P199 = IOB_N3_1;
	pin P200 = IOB_N3_0;
	pin P201 = IOB_N2_1;
	pin P202 = IOB_N2_0;
	pin P203 = IOB_N1_1;
	pin P204 = IOB_N1_0;
	pin P205 = VCC;
	pin P206 = NC;
	pin P207 = NC;
	pin P208 = NC;
}

// xc4005a-tq144
bond BOND16 {
	pin P1 = GND;
	pin P2 = IOB_W14_0;
	pin P3 = IOB_W14_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W13_1;
	pin P6 = IOB_W12_0;
	pin P7 = IOB_W12_1;
	pin P8 = GND;
	pin P9 = IOB_W11_0;
	pin P10 = IOB_W11_1;
	pin P11 = IOB_W10_0;
	pin P12 = IOB_W10_1;
	pin P13 = IOB_W9_0;
	pin P14 = IOB_W9_1;
	pin P15 = IOB_W8_0;
	pin P16 = IOB_W8_1;
	pin P17 = GND;
	pin P18 = VCC;
	pin P19 = IOB_W7_0;
	pin P20 = IOB_W7_1;
	pin P21 = IOB_W6_0;
	pin P22 = IOB_W6_1;
	pin P23 = IOB_W5_0;
	pin P24 = IOB_W5_1;
	pin P25 = IOB_W4_0;
	pin P26 = IOB_W4_1;
	pin P27 = GND;
	pin P28 = IOB_W3_0;
	pin P29 = IOB_W3_1;
	pin P30 = IOB_W2_0;
	pin P31 = IOB_W2_1;
	pin P32 = IOB_W1_0;
	pin P33 = IOB_W1_1;
	pin P34 = M1;
	pin P35 = GND;
	pin P36 = M0;
	pin P37 = VCC;
	pin P38 = M2;
	pin P39 = IOB_S1_0;
	pin P40 = IOB_S1_1;
	pin P41 = IOB_S2_0;
	pin P42 = IOB_S2_1;
	pin P43 = IOB_S3_0;
	pin P44 = IOB_S3_1;
	pin P45 = GND;
	pin P46 = IOB_S4_0;
	pin P47 = IOB_S4_1;
	pin P48 = IOB_S5_0;
	pin P49 = IOB_S5_1;
	pin P50 = IOB_S6_0;
	pin P51 = IOB_S6_1;
	pin P52 = IOB_S7_0;
	pin P53 = IOB_S7_1;
	pin P54 = VCC;
	pin P55 = GND;
	pin P56 = IOB_S8_0;
	pin P57 = IOB_S8_1;
	pin P58 = IOB_S9_0;
	pin P59 = IOB_S9_1;
	pin P60 = IOB_S10_0;
	pin P61 = IOB_S10_1;
	pin P62 = IOB_S11_0;
	pin P63 = IOB_S11_1;
	pin P64 = GND;
	pin P65 = IOB_S12_0;
	pin P66 = IOB_S12_1;
	pin P67 = IOB_S13_0;
	pin P68 = IOB_S13_1;
	pin P69 = IOB_S14_0;
	pin P70 = IOB_S14_1;
	pin P71 = GND;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = PROG_B;
	pin P75 = IOB_E1_1;
	pin P76 = IOB_E1_0;
	pin P77 = IOB_E2_1;
	pin P78 = IOB_E2_0;
	pin P79 = IOB_E3_1;
	pin P80 = IOB_E3_0;
	pin P81 = GND;
	pin P82 = IOB_E4_1;
	pin P83 = IOB_E4_0;
	pin P84 = IOB_E5_1;
	pin P85 = IOB_E5_0;
	pin P86 = IOB_E6_1;
	pin P87 = IOB_E6_0;
	pin P88 = IOB_E7_1;
	pin P89 = IOB_E7_0;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_E8_1;
	pin P93 = IOB_E8_0;
	pin P94 = IOB_E9_1;
	pin P95 = IOB_E9_0;
	pin P96 = IOB_E10_1;
	pin P97 = IOB_E10_0;
	pin P98 = IOB_E11_1;
	pin P99 = IOB_E11_0;
	pin P100 = GND;
	pin P101 = IOB_E12_1;
	pin P102 = IOB_E12_0;
	pin P103 = IOB_E13_1;
	pin P104 = IOB_E13_0;
	pin P105 = IOB_E14_1;
	pin P106 = IOB_E14_0;
	pin P107 = CCLK;
	pin P108 = VCC;
	pin P109 = TDO;
	pin P110 = GND;
	pin P111 = IOB_N14_1;
	pin P112 = IOB_N14_0;
	pin P113 = IOB_N13_1;
	pin P114 = IOB_N13_0;
	pin P115 = IOB_N12_1;
	pin P116 = IOB_N12_0;
	pin P117 = NC;
	pin P118 = GND;
	pin P119 = IOB_N11_1;
	pin P120 = IOB_N11_0;
	pin P121 = IOB_N10_1;
	pin P122 = IOB_N10_0;
	pin P123 = IOB_N9_1;
	pin P124 = IOB_N9_0;
	pin P125 = IOB_N8_1;
	pin P126 = IOB_N8_0;
	pin P127 = GND;
	pin P128 = VCC;
	pin P129 = IOB_N7_1;
	pin P130 = IOB_N7_0;
	pin P131 = IOB_N6_1;
	pin P132 = IOB_N6_0;
	pin P133 = IOB_N5_1;
	pin P134 = IOB_N5_0;
	pin P135 = IOB_N4_1;
	pin P136 = IOB_N4_0;
	pin P137 = GND;
	pin P138 = IOB_N3_1;
	pin P139 = IOB_N3_0;
	pin P140 = IOB_N2_1;
	pin P141 = IOB_N2_0;
	pin P142 = IOB_N1_1;
	pin P143 = IOB_N1_0;
	pin P144 = VCC;
}

device xc4002a {
	chip CHIP0;
	bond pc84 = BOND0;
	bond pg120 = BOND1;
	bond pq100 = BOND2;
	bond vq100 = BOND3;
}

device xc4003a {
	chip CHIP1;
	bond cb100 = BOND4;
	bond pc84 = BOND5;
	bond pg120 = BOND6;
	bond pq100 = BOND7;
	bond vq100 = BOND4;
}

device xc4004a {
	chip CHIP2;
	bond pc84 = BOND8;
	bond pg120 = BOND9;
	bond pq160 = BOND10;
	bond tq144 = BOND11;
}

device xc4005a {
	chip CHIP3;
	bond pc84 = BOND12;
	bond pg156 = BOND13;
	bond pq160 = BOND14;
	bond pq208 = BOND15;
	bond tq144 = BOND16;
}

intdb {
	enum CLB_MUX_CTRL {
		C1,
		C2,
		C3,
		C4,
	}

	enum CLB_MUX_X {
		F,
		H,
	}

	enum CLB_MUX_Y {
		G,
		H,
	}

	enum CLB_MUX_XQ {
		DIN,
		FFX,
	}

	enum CLB_MUX_YQ {
		EC,
		FFY,
	}

	enum CLB_MUX_D {
		F,
		G,
		H,
		DIN,
	}

	enum CLB_MUX_CIN {
		COUT_S,
		COUT_N,
	}

	enum CLB_CARRY_ADDSUB {
		ADD,
		SUB,
		ADDSUB,
	}

	enum CLB_CARRY_PROP {
		CONST_0,
		CONST_1,
		XOR,
	}

	enum CLB_CARRY_FGEN {
		F1,
		F3_INV,
		CONST_OP2_ENABLE,
	}

	enum CLB_RAM_DIMS {
		_32X1,
		_16X2,
	}

	enum CLB_MUX_H0 {
		G,
		SR,
	}

	enum CLB_MUX_H2 {
		F,
		DIN,
	}

	enum CLB_FF_MODE {
		FF,
		LATCH,
	}

	enum IO_PULL {
		NONE,
		PULLUP,
		PULLDOWN,
	}

	enum IO_SLEW {
		FAST,
		MEDFAST,
		MEDSLOW,
		SLOW,
	}

	enum IO_MUX_I {
		I,
		IQ,
		IQL,
	}

	enum IO_IFF_D {
		I,
		DELAY,
		MEDDELAY,
		SYNC,
	}

	enum IO_SYNC_D {
		I,
		DELAY,
	}

	enum IO_MUX_O {
		O1,
		O1_INV,
		O2,
		O2_INV,
		OQ,
		MUX,
	}

	enum IO_MUX_OFF_D {
		O1,
		O2,
	}

	enum IO_MUX_T {
		T,
		TQ,
	}

	enum IO_DRIVE {
		_12,
		_24,
	}

	enum IO_STD {
		CMOS,
		TTL,
	}

	enum HIO_OMODE {
		CAP,
		RES,
	}

	enum CONFIG_RATE {
		SLOW,
		FAST,
	}

	enum DONE_TIMING {
		Q0,
		Q1Q4,
		Q2,
		Q3,
	}

	enum GTS_GSR_TIMING {
		Q1Q4,
		Q2,
		Q3,
		DONE_IN,
	}

	enum STARTUP_MUX_CLK {
		CCLK,
		USERCLK,
	}

	enum OSC_MUX_OUT {
		F500K,
		F16K,
		F490,
		F15,
	}

	enum OSC_CLK {
		CCLK,
		EXTCLK,
	}

	enum RDBK_MUX_CLK {
		CCLK,
		RDBK,
	}

	enum ADDRESS_LINES {
		_18,
		_22,
	}

	enum PUMP {
		INTERNAL,
		EXTERNAL,
	}

	bel_class CLB {
		input F1;
		input F2;
		input F3;
		input F4;
		input G1;
		input G2;
		input G3;
		input G4;
		input C1;
		input C2;
		input C3;
		input C4;
		input K;
		output X;
		output XQ;
		output Y;
		output YQ;
		attribute F: bitvec[16];
		attribute G: bitvec[16];
		attribute H: bitvec[8];
		attribute MUX_H1: CLB_MUX_CTRL;
		attribute MUX_DIN: CLB_MUX_CTRL;
		attribute MUX_SR: CLB_MUX_CTRL;
		attribute MUX_EC: CLB_MUX_CTRL;
		attribute MUX_X: CLB_MUX_X;
		attribute MUX_Y: CLB_MUX_Y;
		attribute MUX_XQ: CLB_MUX_XQ;
		attribute MUX_YQ: CLB_MUX_YQ;
		attribute MUX_DX: CLB_MUX_D;
		attribute MUX_DY: CLB_MUX_D;
		attribute FFX_SRVAL: bitvec[1];
		attribute FFY_SRVAL: bitvec[1];
		attribute FFX_EC_ENABLE: bool;
		attribute FFY_EC_ENABLE: bool;
		attribute FFX_SR_ENABLE: bool;
		attribute FFY_SR_ENABLE: bool;
		attribute FFX_CLK_INV: bool;
		attribute FFY_CLK_INV: bool;
		attribute MUX_CIN: CLB_MUX_CIN;
		attribute CARRY_ADDSUB: CLB_CARRY_ADDSUB;
		attribute CARRY_FPROP: CLB_CARRY_PROP;
		attribute CARRY_FGEN: CLB_CARRY_FGEN;
		attribute CARRY_GPROP: CLB_CARRY_PROP;
		attribute CARRY_OP2_ENABLE: bool;
		attribute READBACK_X: bitvec[1];
		attribute READBACK_Y: bitvec[1];
		attribute READBACK_XQ: bitvec[1];
		attribute READBACK_YQ: bitvec[1];
		attribute F_RAM_ENABLE: bool;
		attribute G_RAM_ENABLE: bool;
		attribute RAM_DIMS: CLB_RAM_DIMS;
		attribute RAM_DP_ENABLE: bool;
		attribute RAM_SYNC_ENABLE: bool;
		attribute RAM_CLK_INV: bool;
		attribute MUX_H0: CLB_MUX_H0;
		attribute MUX_H2: CLB_MUX_H2;
		attribute FFX_MODE: CLB_FF_MODE;
		attribute FFY_MODE: CLB_FF_MODE;
	}

	bel_class TBUF {
		input I;
		input T;
		bidir O;
		attribute DRIVE1: bool;
		attribute DRIVE1_DUP: bool;
	}

	bel_class IO {
		input IK;
		input OK;
		input O1;
		input O2;
		input T;
		output I1;
		output I2;
		output CLKIN;
		pad PAD: inout
		attribute SLEW: IO_SLEW;
		attribute PULL: IO_PULL;
		attribute IFF_SRVAL: bitvec[1];
		attribute OFF_SRVAL: bitvec[1];
		attribute READBACK_I1: bitvec[1];
		attribute READBACK_I2: bitvec[1];
		attribute READBACK_OQ: bitvec[1];
		attribute MUX_I1: IO_MUX_I;
		attribute MUX_I2: IO_MUX_I;
		attribute IFF_D: IO_IFF_D;
		attribute OFF_D_INV: bool;
		attribute MUX_OFF_D: IO_MUX_OFF_D;
		attribute MUX_O: IO_MUX_O;
		attribute OFF_USED: bool;
		attribute IFF_CE_ENABLE: bool;
		attribute OFF_CE_ENABLE: bool;
		attribute SYNC_D: IO_SYNC_D;
		attribute IFF_CE_ENABLE_NO_IQ: bool;
		attribute MUX_T: IO_MUX_T;
		attribute DRIVE: IO_DRIVE;
		attribute _5V_TOLERANT: bool;
	}

	bel_class HIO {
		input O;
		input T;
		output I;
		output CLKIN;
		pad PAD: inout
		attribute PULL: IO_PULL;
		attribute ISTD: IO_STD;
		attribute OSTD: IO_STD;
		attribute OMODE: HIO_OMODE;
		attribute I_INV: bool;
		attribute READBACK_I: bitvec[1];
	}

	bel_class DEC {
		input I;
		bidir O1;
		bidir O2;
		bidir O3;
		bidir O4;
		attribute O1_P: bool;
		attribute O1_N: bool;
		attribute O2_P: bool;
		attribute O2_N: bool;
		attribute O3_P: bool;
		attribute O3_N: bool;
		attribute O4_P: bool;
		attribute O4_N: bool;
	}

	bel_class PULLUP {
		bidir O;
		attribute ENABLE: bool;
	}

	bel_class BUFG {
		input I;
		output O;
		output O_BUFGE;
		attribute CLK_EN: bool;
		attribute ALT_PAD: bool;
	}

	bel_class BUFF {
		output O;
	}

	bel_class TBUF_SPLITTER {
		bidir W;
		bidir E;
		attribute BUF_W: bool;
		attribute BUF_E: bool;
		attribute PASS: bool;
	}

	bel_class STARTUP {
		input CLK;
		input GSR;
		input GTS;
		output DONEIN;
		output Q1Q4;
		output Q2;
		output Q3;
		attribute GSR_ENABLE: bool;
		attribute GTS_ENABLE: bool;
		attribute CONFIG_RATE: CONFIG_RATE;
		attribute CRC: bool;
		attribute DONE_TIMING: DONE_TIMING;
		attribute GTS_TIMING: GTS_GSR_TIMING;
		attribute GSR_TIMING: GTS_GSR_TIMING;
		attribute SYNC_TO_DONE: bool;
		attribute MUX_CLK: STARTUP_MUX_CLK;
		attribute EXPRESS_MODE: bool;
	}

	bel_class READCLK {
		input I;
	}

	bel_class UPDATE {
		output O;
	}

	bel_class OSC {
		output F8M;
		output OUT0;
		output OUT1;
	}

	bel_class TDO {
		input O;
		input T;
		pad PAD: output
		attribute PULL: IO_PULL;
		attribute BSCAN_ENABLE: bool;
		attribute BSCAN_STATUS: bool;
		attribute T_ENABLE: bool;
		attribute O_ENABLE: bool;
		attribute _5V_TOLERANT: bool;
	}

	bel_class MD1 {
		input O;
		input T;
		pad PAD: inout
		attribute PULL: IO_PULL;
		attribute T_ENABLE: bool;
		attribute O_ENABLE: bool;
		attribute _5V_TOLERANT: bool;
	}

	bel_class IBUF {
		output I;
		pad PAD: input
		attribute PULL: IO_PULL;
		attribute _5V_TOLERANT: bool;
	}

	bel_class RDBK {
		input TRIG;
		output DATA;
		output RIP;
		attribute ENABLE: bool;
		attribute READ_ABORT: bool;
		attribute READ_CAPTURE: bool;
	}

	bel_class BSCAN {
		input TDO1;
		input TDO2;
		output DRCK;
		output IDLE;
		output SEL1;
		output SEL2;
		attribute ENABLE: bool;
		attribute CONFIG: bool;
	}

	bel_class CIN {
		input I;
	}

	bel_class COUT {
		output O;
	}

	bel_class MISC_SW {
		attribute TM_BOT: bool;
		attribute IO_5V_TOLERANT: bool;
	}

	bel_class MISC_SE {
		pad PROG_B: input
		pad DONE: inout
		attribute DONE_PULLUP: bool;
		attribute OSC_ENABLE: bool;
		attribute OSC_MUX_OUT0: OSC_MUX_OUT;
		attribute OSC_MUX_OUT1: OSC_MUX_OUT;
		attribute TCTEST: bool;
		attribute TM_OSC: bool;
		attribute OSC_CLK: OSC_CLK;
		attribute FIX_DISCHARGE: bool;
		attribute PROG_5V_TOLERANT: bool;
		attribute DONE_5V_TOLERANT: bool;
	}

	bel_class MISC_NW {
		attribute IO_ISTD: IO_STD;
		attribute IO_OSTD: IO_STD;
		attribute TM_LEFT: bool;
		attribute TM_TOP: bool;
		attribute _3V: bool;
	}

	bel_class MISC_NE {
		pad CCLK: inout
		attribute TM_RIGHT: bool;
		attribute TAC: bool;
		attribute READCLK: RDBK_MUX_CLK;
		attribute CCLK_5V_TOLERANT: bool;
		attribute ADDRESS_LINES: ADDRESS_LINES;
	}

	bel_class MISC_W {
		attribute PUMP: PUMP;
	}

	bel_class MISC_E {
		attribute TLC: bool;
	}

	region_slot GLOBAL;
	region_slot LONG_H;
	region_slot LONG_H_TBUF;
	region_slot DEC_H;
	region_slot LONG_V;
	region_slot DEC_V;
	region_slot GCLK;
	region_slot BUFGE_V;
	region_slot BUFGLS_H;
	wire TIE_0: tie 0;
	wire TIE_1: tie 1;
	wire SPECIAL_CLB_CIN: special;
	wire SPECIAL_CLB_COUT0: special;
	wire SINGLE_H[0]: multi_root;
	wire SINGLE_H[1]: multi_root;
	wire SINGLE_H[2]: multi_root;
	wire SINGLE_H[3]: multi_root;
	wire SINGLE_H[4]: multi_root;
	wire SINGLE_H[5]: multi_root;
	wire SINGLE_H[6]: multi_root;
	wire SINGLE_H[7]: multi_root;
	wire SINGLE_H_E[0]: multi_branch W;
	wire SINGLE_H_E[1]: multi_branch W;
	wire SINGLE_H_E[2]: multi_branch W;
	wire SINGLE_H_E[3]: multi_branch W;
	wire SINGLE_H_E[4]: multi_branch W;
	wire SINGLE_H_E[5]: multi_branch W;
	wire SINGLE_H_E[6]: multi_branch W;
	wire SINGLE_H_E[7]: multi_branch W;
	wire SINGLE_V[0]: multi_root;
	wire SINGLE_V[1]: multi_root;
	wire SINGLE_V[2]: multi_root;
	wire SINGLE_V[3]: multi_root;
	wire SINGLE_V[4]: multi_root;
	wire SINGLE_V[5]: multi_root;
	wire SINGLE_V[6]: multi_root;
	wire SINGLE_V[7]: multi_root;
	wire SINGLE_V_S[0]: multi_branch N;
	wire SINGLE_V_S[1]: multi_branch N;
	wire SINGLE_V_S[2]: multi_branch N;
	wire SINGLE_V_S[3]: multi_branch N;
	wire SINGLE_V_S[4]: multi_branch N;
	wire SINGLE_V_S[5]: multi_branch N;
	wire SINGLE_V_S[6]: multi_branch N;
	wire SINGLE_V_S[7]: multi_branch N;
	wire DOUBLE_H0[0]: multi_root;
	wire DOUBLE_H0[1]: multi_root;
	wire DOUBLE_H1[0]: multi_branch W;
	wire DOUBLE_H1[1]: multi_branch W;
	wire DOUBLE_H2[0]: multi_branch W;
	wire DOUBLE_H2[1]: multi_branch W;
	wire DOUBLE_V0[0]: multi_root;
	wire DOUBLE_V0[1]: multi_root;
	wire DOUBLE_V1[0]: multi_branch N;
	wire DOUBLE_V1[1]: multi_branch N;
	wire DOUBLE_V2[0]: multi_branch N;
	wire DOUBLE_V2[1]: multi_branch N;
	wire DOUBLE_IO_S0[0]: multi_branch W;
	wire DOUBLE_IO_S0[1]: multi_branch W;
	wire DOUBLE_IO_S0[2]: multi_branch W;
	wire DOUBLE_IO_S0[3]: multi_branch W;
	wire DOUBLE_IO_S1[0]: multi_branch W;
	wire DOUBLE_IO_S1[1]: multi_branch W;
	wire DOUBLE_IO_S1[2]: multi_branch W;
	wire DOUBLE_IO_S1[3]: multi_branch W;
	wire DOUBLE_IO_S2[0]: multi_branch W;
	wire DOUBLE_IO_S2[1]: multi_branch W;
	wire DOUBLE_IO_S2[2]: multi_branch W;
	wire DOUBLE_IO_S2[3]: multi_branch W;
	wire DOUBLE_IO_E0[0]: multi_branch S;
	wire DOUBLE_IO_E0[1]: multi_branch S;
	wire DOUBLE_IO_E0[2]: multi_branch S;
	wire DOUBLE_IO_E0[3]: multi_branch S;
	wire DOUBLE_IO_E1[0]: multi_branch S;
	wire DOUBLE_IO_E1[1]: multi_branch S;
	wire DOUBLE_IO_E1[2]: multi_branch S;
	wire DOUBLE_IO_E1[3]: multi_branch S;
	wire DOUBLE_IO_E2[0]: multi_branch S;
	wire DOUBLE_IO_E2[1]: multi_branch S;
	wire DOUBLE_IO_E2[2]: multi_branch S;
	wire DOUBLE_IO_E2[3]: multi_branch S;
	wire DOUBLE_IO_N0[0]: multi_branch E;
	wire DOUBLE_IO_N0[1]: multi_branch E;
	wire DOUBLE_IO_N0[2]: multi_branch E;
	wire DOUBLE_IO_N0[3]: multi_branch E;
	wire DOUBLE_IO_N1[0]: multi_branch E;
	wire DOUBLE_IO_N1[1]: multi_branch E;
	wire DOUBLE_IO_N1[2]: multi_branch E;
	wire DOUBLE_IO_N1[3]: multi_branch E;
	wire DOUBLE_IO_N2[0]: multi_branch E;
	wire DOUBLE_IO_N2[1]: multi_branch E;
	wire DOUBLE_IO_N2[2]: multi_branch E;
	wire DOUBLE_IO_N2[3]: multi_branch E;
	wire DOUBLE_IO_W0[0]: multi_branch N;
	wire DOUBLE_IO_W0[1]: multi_branch N;
	wire DOUBLE_IO_W0[2]: multi_branch N;
	wire DOUBLE_IO_W0[3]: multi_branch N;
	wire DOUBLE_IO_W1[0]: multi_branch N;
	wire DOUBLE_IO_W1[1]: multi_branch N;
	wire DOUBLE_IO_W1[2]: multi_branch N;
	wire DOUBLE_IO_W1[3]: multi_branch N;
	wire DOUBLE_IO_W2[0]: multi_branch N;
	wire DOUBLE_IO_W2[1]: multi_branch N;
	wire DOUBLE_IO_W2[2]: multi_branch N;
	wire DOUBLE_IO_W2[3]: multi_branch N;
	wire DBUF_IO_H[0]: mux;
	wire DBUF_IO_H[1]: mux;
	wire DBUF_IO_V[0]: mux;
	wire DBUF_IO_V[1]: mux;
	wire QUAD_H0[0]: multi_root;
	wire QUAD_H0[1]: multi_root;
	wire QUAD_H0[2]: multi_root;
	wire QUAD_H1[0]: multi_branch W;
	wire QUAD_H1[1]: multi_branch W;
	wire QUAD_H1[2]: multi_branch W;
	wire QUAD_H2[0]: multi_branch W;
	wire QUAD_H2[1]: multi_branch W;
	wire QUAD_H2[2]: multi_branch W;
	wire QUAD_H3[0]: multi_branch W;
	wire QUAD_H3[1]: multi_branch W;
	wire QUAD_H3[2]: multi_branch W;
	wire QUAD_H4[0]: multi_branch W;
	wire QUAD_H4[1]: multi_branch W;
	wire QUAD_H4[2]: multi_branch W;
	wire QUAD_V0[0]: multi_root;
	wire QUAD_V0[1]: multi_root;
	wire QUAD_V0[2]: multi_root;
	wire QUAD_V1[0]: multi_branch N;
	wire QUAD_V1[1]: multi_branch N;
	wire QUAD_V1[2]: multi_branch N;
	wire QUAD_V2[0]: multi_branch N;
	wire QUAD_V2[1]: multi_branch N;
	wire QUAD_V2[2]: multi_branch N;
	wire QUAD_V3[0]: multi_branch N;
	wire QUAD_V3[1]: multi_branch N;
	wire QUAD_V3[2]: multi_branch N;
	wire QUAD_V4[0]: multi_branch N;
	wire QUAD_V4[1]: multi_branch N;
	wire QUAD_V4[2]: multi_branch N;
	wire QBUF[0]: mux;
	wire QBUF[1]: mux;
	wire QBUF[2]: mux;
	wire OCTAL_H[0]: multi_root;
	wire OCTAL_H[1]: multi_branch W;
	wire OCTAL_H[2]: multi_branch W;
	wire OCTAL_H[3]: multi_branch W;
	wire OCTAL_H[4]: multi_branch W;
	wire OCTAL_H[5]: multi_branch W;
	wire OCTAL_H[6]: multi_branch W;
	wire OCTAL_H[7]: multi_branch W;
	wire OCTAL_H[8]: multi_branch W;
	wire OCTAL_V[0]: multi_root;
	wire OCTAL_V[1]: multi_branch N;
	wire OCTAL_V[2]: multi_branch N;
	wire OCTAL_V[3]: multi_branch N;
	wire OCTAL_V[4]: multi_branch N;
	wire OCTAL_V[5]: multi_branch N;
	wire OCTAL_V[6]: multi_branch N;
	wire OCTAL_V[7]: multi_branch N;
	wire OCTAL_V[8]: multi_branch N;
	wire OCTAL_IO_S[0]: multi_branch W;
	wire OCTAL_IO_S[1]: multi_branch W;
	wire OCTAL_IO_S[2]: multi_branch W;
	wire OCTAL_IO_S[3]: multi_branch W;
	wire OCTAL_IO_S[4]: multi_branch W;
	wire OCTAL_IO_S[5]: multi_branch W;
	wire OCTAL_IO_S[6]: multi_branch W;
	wire OCTAL_IO_S[7]: multi_branch W;
	wire OCTAL_IO_S[8]: multi_branch W;
	wire OCTAL_IO_E[0]: multi_branch S;
	wire OCTAL_IO_E[1]: multi_branch S;
	wire OCTAL_IO_E[2]: multi_branch S;
	wire OCTAL_IO_E[3]: multi_branch S;
	wire OCTAL_IO_E[4]: multi_branch S;
	wire OCTAL_IO_E[5]: multi_branch S;
	wire OCTAL_IO_E[6]: multi_branch S;
	wire OCTAL_IO_E[7]: multi_branch S;
	wire OCTAL_IO_E[8]: multi_branch S;
	wire OCTAL_IO_N[0]: multi_branch E;
	wire OCTAL_IO_N[1]: multi_branch E;
	wire OCTAL_IO_N[2]: multi_branch E;
	wire OCTAL_IO_N[3]: multi_branch E;
	wire OCTAL_IO_N[4]: multi_branch E;
	wire OCTAL_IO_N[5]: multi_branch E;
	wire OCTAL_IO_N[6]: multi_branch E;
	wire OCTAL_IO_N[7]: multi_branch E;
	wire OCTAL_IO_N[8]: multi_branch E;
	wire OCTAL_IO_W[0]: multi_branch N;
	wire OCTAL_IO_W[1]: multi_branch N;
	wire OCTAL_IO_W[2]: multi_branch N;
	wire OCTAL_IO_W[3]: multi_branch N;
	wire OCTAL_IO_W[4]: multi_branch N;
	wire OCTAL_IO_W[5]: multi_branch N;
	wire OCTAL_IO_W[6]: multi_branch N;
	wire OCTAL_IO_W[7]: multi_branch N;
	wire OCTAL_IO_W[8]: multi_branch N;
	wire OBUF: mux;
	wire LONG_H[0]: regional LONG_H;
	wire LONG_H[1]: regional LONG_H;
	wire LONG_H[2]: regional LONG_H_TBUF;
	wire LONG_H[3]: regional LONG_H_TBUF;
	wire LONG_H[4]: regional LONG_H;
	wire LONG_H[5]: regional LONG_H;
	wire LONG_H_BUF[0]: mux;
	wire LONG_H_BUF[1]: mux;
	wire LONG_H_BUF[2]: mux;
	wire LONG_H_BUF[3]: mux;
	wire LONG_H_BUF[4]: mux;
	wire LONG_H_BUF[5]: mux;
	wire LONG_V[0]: regional LONG_V;
	wire LONG_V[1]: regional LONG_V;
	wire LONG_V[2]: regional LONG_V;
	wire LONG_V[3]: regional LONG_V;
	wire LONG_V[4]: regional LONG_V;
	wire LONG_V[5]: regional LONG_V;
	wire LONG_V[6]: regional LONG_V;
	wire LONG_V[7]: regional LONG_V;
	wire LONG_V[8]: regional LONG_V;
	wire LONG_V[9]: regional LONG_V;
	wire LONG_IO_H[0]: regional LONG_H;
	wire LONG_IO_H[1]: regional LONG_H;
	wire LONG_IO_H[2]: regional LONG_H;
	wire LONG_IO_H[3]: regional LONG_H;
	wire LONG_IO_V[0]: regional LONG_V;
	wire LONG_IO_V[1]: regional LONG_V;
	wire LONG_IO_V[2]: regional LONG_V;
	wire LONG_IO_V[3]: regional LONG_V;
	wire DEC_H[0]: regional DEC_H;
	wire DEC_H[1]: regional DEC_H;
	wire DEC_H[2]: regional DEC_H;
	wire DEC_H[3]: regional DEC_H;
	wire DEC_V[0]: regional DEC_V;
	wire DEC_V[1]: regional DEC_V;
	wire DEC_V[2]: regional DEC_V;
	wire DEC_V[3]: regional DEC_V;
	wire GCLK[0]: regional GCLK;
	wire GCLK[1]: regional GCLK;
	wire GCLK[2]: regional GCLK;
	wire GCLK[3]: regional GCLK;
	wire GCLK[4]: regional GCLK;
	wire GCLK[5]: regional GCLK;
	wire GCLK[6]: regional GCLK;
	wire GCLK[7]: regional GCLK;
	wire VCLK: regional LONG_V;
	wire ECLK_H: regional DEC_H;
	wire ECLK_V: regional LONG_V;
	wire BUFGE_H: regional DEC_H;
	wire BUFGE_V[0]: regional BUFGE_V;
	wire BUFGE_V[1]: regional BUFGE_V;
	wire BUFGLS[0]: regional GLOBAL;
	wire BUFGLS[1]: regional GLOBAL;
	wire BUFGLS[2]: regional GLOBAL;
	wire BUFGLS[3]: regional GLOBAL;
	wire BUFGLS[4]: regional GLOBAL;
	wire BUFGLS[5]: regional GLOBAL;
	wire BUFGLS[6]: regional GLOBAL;
	wire BUFGLS[7]: regional GLOBAL;
	wire BUFGLS_H[0]: regional BUFGLS_H;
	wire BUFGLS_H[1]: regional BUFGLS_H;
	wire BUFGLS_H[2]: regional BUFGLS_H;
	wire BUFGLS_H[3]: regional BUFGLS_H;
	wire BUFGLS_H[4]: regional BUFGLS_H;
	wire BUFGLS_H[5]: regional BUFGLS_H;
	wire BUFGLS_H[6]: regional BUFGLS_H;
	wire BUFGLS_H[7]: regional BUFGLS_H;
	wire IMUX_CLB_F1: mux;
	wire IMUX_CLB_F2: mux;
	wire IMUX_CLB_F3: mux;
	wire IMUX_CLB_F4: mux;
	wire IMUX_CLB_G1: mux;
	wire IMUX_CLB_G2: mux;
	wire IMUX_CLB_G3: mux;
	wire IMUX_CLB_G4: mux;
	wire IMUX_CLB_C1: mux;
	wire IMUX_CLB_C2: mux;
	wire IMUX_CLB_C3: mux;
	wire IMUX_CLB_C4: mux;
	wire IMUX_CLB_F2_N: branch S;
	wire IMUX_CLB_G2_N: branch S;
	wire IMUX_CLB_C2_N: branch S;
	wire IMUX_CLB_F3_W: branch E;
	wire IMUX_CLB_G3_W: branch E;
	wire IMUX_CLB_C3_W: branch E;
	wire IMUX_CLB_K: mux;
	wire IMUX_TBUF_I[0]: mux;
	wire IMUX_TBUF_I[1]: mux;
	wire IMUX_TBUF_T[0]: mux;
	wire IMUX_TBUF_T[1]: mux;
	wire IMUX_IO_O1[0]: mux;
	wire IMUX_IO_O1[1]: mux;
	wire IMUX_IO_OK[0]: mux;
	wire IMUX_IO_OK[1]: mux;
	wire IMUX_IO_IK[0]: mux;
	wire IMUX_IO_IK[1]: mux;
	wire IMUX_IO_T[0]: mux;
	wire IMUX_IO_T[1]: mux;
	wire IMUX_HIO_O[0]: mux;
	wire IMUX_HIO_O[1]: mux;
	wire IMUX_HIO_O[2]: mux;
	wire IMUX_HIO_O[3]: mux;
	wire IMUX_HIO_T[0]: mux;
	wire IMUX_HIO_T[1]: mux;
	wire IMUX_HIO_T[2]: mux;
	wire IMUX_HIO_T[3]: mux;
	wire IMUX_CIN: mux;
	wire IMUX_STARTUP_CLK: mux;
	wire IMUX_STARTUP_GSR: mux;
	wire IMUX_STARTUP_GTS: mux;
	wire IMUX_READCLK_I: mux;
	wire IMUX_BUFG_H: mux;
	wire IMUX_BUFG_V: mux;
	wire IMUX_TDO_O: mux;
	wire IMUX_TDO_T: mux;
	wire IMUX_RDBK_TRIG: mux;
	wire IMUX_BSCAN_TDO1: mux;
	wire IMUX_BSCAN_TDO2: mux;
	wire OUT_CLB_X: bel;
	wire OUT_CLB_XQ: bel;
	wire OUT_CLB_Y: bel;
	wire OUT_CLB_YQ: bel;
	wire OUT_CLB_X_H: mux;
	wire OUT_CLB_XQ_H: mux;
	wire OUT_CLB_Y_H: mux;
	wire OUT_CLB_YQ_H: mux;
	wire OUT_CLB_X_V: mux;
	wire OUT_CLB_XQ_V: mux;
	wire OUT_CLB_Y_V: mux;
	wire OUT_CLB_YQ_V: mux;
	wire OUT_CLB_X_S: branch N;
	wire OUT_CLB_XQ_S: branch N;
	wire OUT_CLB_Y_E: branch W;
	wire OUT_CLB_YQ_E: branch W;
	wire OUT_IO_SN_I1[0]: bel;
	wire OUT_IO_SN_I1[1]: bel;
	wire OUT_IO_SN_I2[0]: bel;
	wire OUT_IO_SN_I2[1]: bel;
	wire OUT_IO_SN_I1_E1: branch W;
	wire OUT_IO_SN_I2_E1: branch W;
	wire OUT_IO_WE_I1[0]: bel;
	wire OUT_IO_WE_I1[1]: bel;
	wire OUT_IO_WE_I2[0]: bel;
	wire OUT_IO_WE_I2[1]: bel;
	wire OUT_IO_WE_I1_S1: branch N;
	wire OUT_IO_WE_I2_S1: branch N;
	wire OUT_HIO_I[0]: bel;
	wire OUT_HIO_I[1]: bel;
	wire OUT_HIO_I[2]: bel;
	wire OUT_HIO_I[3]: bel;
	wire OUT_IO_CLKIN: bel;
	wire OUT_IO_CLKIN_W: branch E;
	wire OUT_IO_CLKIN_E: branch W;
	wire OUT_IO_CLKIN_S: branch N;
	wire OUT_IO_CLKIN_N: branch S;
	wire OUT_OSC_MUX1: bel;
	wire OUT_STARTUP_DONEIN: bel;
	wire OUT_STARTUP_Q1Q4: bel;
	wire OUT_STARTUP_Q2: bel;
	wire OUT_STARTUP_Q3: bel;
	wire OUT_UPDATE_O: bel;
	wire OUT_MD0_I: bel;
	wire OUT_RDBK_DATA: bel;
	wire OUT_COUT: bel;
	wire OUT_COUT_E: branch W;
	wire OUT_BUFGE_H: mux;
	wire OUT_BUFGE_V: mux;
	wire OUT_BUFF: mux;

	tile_slot MAIN {
		bel_slot INT: routing;
		bel_slot CLB: CLB;
		bel_slot TBUF[0]: TBUF;
		bel_slot TBUF[1]: TBUF;
		bel_slot IO[0]: IO;
		bel_slot IO[1]: IO;
		bel_slot HIO[0]: HIO;
		bel_slot HIO[1]: HIO;
		bel_slot HIO[2]: HIO;
		bel_slot HIO[3]: HIO;
		bel_slot DEC[0]: DEC;
		bel_slot DEC[1]: DEC;
		bel_slot DEC[2]: DEC;
		bel_slot PULLUP_TBUF[0]: PULLUP;
		bel_slot PULLUP_TBUF[1]: PULLUP;
		bel_slot CIN: CIN;
		bel_slot COUT: COUT;
		bel_slot MISC_W: MISC_W;
		bel_slot PULLUP_DEC_H[0]: PULLUP;
		bel_slot PULLUP_DEC_H[1]: PULLUP;
		bel_slot PULLUP_DEC_H[2]: PULLUP;
		bel_slot PULLUP_DEC_H[3]: PULLUP;
		bel_slot PULLUP_DEC_V[0]: PULLUP;
		bel_slot PULLUP_DEC_V[1]: PULLUP;
		bel_slot PULLUP_DEC_V[2]: PULLUP;
		bel_slot PULLUP_DEC_V[3]: PULLUP;
		bel_slot BUFG_H: BUFG;
		bel_slot BUFG_V: BUFG;
		bel_slot STARTUP: STARTUP;
		bel_slot READCLK: READCLK;
		bel_slot UPDATE: UPDATE;
		bel_slot OSC: OSC;
		bel_slot TDO: TDO;
		bel_slot MD0: IBUF;
		bel_slot MD1: MD1;
		bel_slot MD2: IBUF;
		bel_slot RDBK: RDBK;
		bel_slot BSCAN: BSCAN;
		bel_slot MISC_SW: MISC_SW;
		bel_slot MISC_SE: MISC_SE;
		bel_slot MISC_NW: MISC_NW;
		bel_slot MISC_NE: MISC_NE;

		tile_class CLB {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_W {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 21, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][0], MAIN[29][1], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][3], MAIN[28][1]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11110011,
					CELL.DOUBLE_V0[0] = 0b00110011,
					CELL.DOUBLE_V0[1] = 0b00110101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11110101,
					CELL.LONG_V[0] = 0b01010011,
					CELL.LONG_V[1] = 0b01110010,
					CELL.LONG_V[2] = 0b01010101,
					CELL.LONG_V[3] = 0b01100101,
					CELL.GCLK[0] = 0b01110100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_E {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_S {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[23][6];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[25][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][8];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_SW {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 21, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][0], MAIN[29][1], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][3], MAIN[28][1]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11110011,
					CELL.DOUBLE_V0[0] = 0b00110011,
					CELL.DOUBLE_V0[1] = 0b00110101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11110101,
					CELL.LONG_V[0] = 0b01010011,
					CELL.LONG_V[1] = 0b01110010,
					CELL.LONG_V[2] = 0b01010101,
					CELL.LONG_V[3] = 0b01100101,
					CELL.GCLK[0] = 0b01110100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[23][6];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[25][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][8];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_SE {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[23][6];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[25][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][8];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_N {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 6);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][6], MAIN[2][7], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1111111,
					CELL.DOUBLE_H0[1] = 0b0100101,
					CELL.DOUBLE_H1[0] = 0b0111101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_NW {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 21, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 6);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][6], MAIN[2][7], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1111111,
					CELL.DOUBLE_H0[1] = 0b0100101,
					CELL.DOUBLE_H1[0] = 0b0111101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][0], MAIN[29][1], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][3], MAIN[28][1]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11110011,
					CELL.DOUBLE_V0[0] = 0b00110011,
					CELL.DOUBLE_V0[1] = 0b00110101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11110101,
					CELL.LONG_V[0] = 0b01010011,
					CELL.LONG_V[1] = 0b01110010,
					CELL.LONG_V[2] = 0b01010101,
					CELL.LONG_V[3] = 0b01100101,
					CELL.GCLK[0] = 0b01110100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class CLB_NE {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);
			bitrect MAIN_N: Vertical (rev 32, rev 6);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2], MAIN[22][1]] {
					CELL.SINGLE_V[0] = 0b11111111,
					CELL.SINGLE_V[1] = 0b00111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01000111,
					CELL.DOUBLE_V0[0] = 0b11100111,
					CELL.DOUBLE_V0[1] = 0b11101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b01101001,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b00101011,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[5][9], MAIN[6][9], MAIN[6][6], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SPECIAL_CLB_CIN = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b00110101,
					CELL.DOUBLE_H0[1] = 0b01111110,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b00111001,
					CELL.LONG_H[3] = 0b00101011,
					CELL.LONG_H[4] = 0b00100111,
					CELL_N.LONG_H[0] = 0b00110110,
					CELL_N.LONG_H[2] = 0b00111010,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2], MAIN[28][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11111111,
					CELL.SINGLE_V[3] = 0b11100111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b00101011,
					CELL.DOUBLE_V1[0] = 0b01111101,
					CELL.DOUBLE_V1[1] = 0b11101011,
					CELL.LONG_V[0] = 0b00100111,
					CELL.LONG_V[1] = 0b01100101,
					CELL.LONG_V[2] = 0b01001011,
					CELL.LONG_V[3] = 0b01101001,
					CELL.GCLK[1] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][6], MAIN[2][7], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1111111,
					CELL.DOUBLE_H0[1] = 0b0100101,
					CELL.DOUBLE_H1[0] = 0b0111101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3], MAIN[22][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b11100111,
					CELL.SINGLE_V[3] = 0b01111011,
					CELL.DOUBLE_V0[0] = 0b01001101,
					CELL.DOUBLE_V0[1] = 0b00100111,
					CELL.DOUBLE_V1[0] = 0b11101101,
					CELL.DOUBLE_V1[1] = 0b11111111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b01101001,
					CELL.LONG_V[2] = 0b01000111,
					CELL.LONG_V[3] = 0b01100011,
					CELL.GCLK[3] = 0b01101110,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_CLB_K @[MAIN[14][4], MAIN[19][5], MAIN[19][4], MAIN[20][5], MAIN[18][5], MAIN[17][5], MAIN[18][4]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b1111111,
					CELL.LONG_V[2] = 0b0101111,
					CELL.GCLK[0] = 0b0110111,
					CELL.GCLK[1] = 0b0111011,
					CELL.GCLK[2] = 0b0111101,
					CELL.GCLK[3] = 0b0111110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[19][6], MAIN[14][7], MAIN[18][6], MAIN[15][6], MAIN[16][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[18][8], MAIN[12][7], MAIN[16][8], MAIN[13][7], MAIN[17][6]] {
					CELL.TIE_0 = 0b11111,
					CELL.SINGLE_V[0] = 0b00011,
					CELL.SINGLE_V[2] = 0b01111,
					CELL.OUT_CLB_X = 0b00101,
					CELL.OUT_CLB_XQ = 0b00110,
					CELL.OUT_CLB_Y = 0b10101,
					CELL.OUT_CLB_YQ = 0b10011,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[12][8], MAIN[14][8], MAIN[17][8], MAIN[13][8], MAIN[18][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b11011,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[14][9], MAIN[17][9], MAIN[16][9], MAIN[15][9], MAIN[19][9]] {
					CELL.TIE_0 = 0b00111,
					CELL.TIE_1 = 0b01111,
					CELL.SINGLE_V[0] = 0b01001,
					CELL.SINGLE_V[3] = 0b11011,
					CELL.LONG_V[1] = 0b01010,
					CELL.LONG_V[2] = 0b00011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_YQ @!MAIN[6][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_Y @!MAIN[2][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_YQ @!MAIN[0][5];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y @!MAIN[1][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_XQ @!MAIN[30][4];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X @!MAIN[24][5];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_XQ @!MAIN[29][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X @!MAIN[23][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_CLB_Y @!MAIN[10][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_CLB_YQ @!MAIN[14][5];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_CLB_X @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_CLB_XQ @!MAIN[23][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[20][6];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[20][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
			}

			bel CLB {
				input F1 = CELL.IMUX_CLB_F1;
				input F2 = CELL.IMUX_CLB_F2_N;
				input F3 = CELL.IMUX_CLB_F3_W;
				input F4 = CELL.IMUX_CLB_F4;
				input G1 = CELL.IMUX_CLB_G1;
				input G2 = CELL.IMUX_CLB_G2_N;
				input G3 = CELL.IMUX_CLB_G3_W;
				input G4 = CELL.IMUX_CLB_G4;
				input C1 = CELL.IMUX_CLB_C1;
				input C2 = CELL.IMUX_CLB_C2_N;
				input C3 = CELL.IMUX_CLB_C3_W;
				input C4 = CELL.IMUX_CLB_C4;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output XQ = CELL.OUT_CLB_XQ;
				output Y = CELL.OUT_CLB_Y;
				output YQ = CELL.OUT_CLB_YQ;
				attribute F @[!MAIN[13][2], !MAIN[17][2], !MAIN[14][2], !MAIN[18][2], !MAIN[14][0], !MAIN[18][0], !MAIN[13][0], !MAIN[17][0], !MAIN[15][2], !MAIN[19][2], !MAIN[16][2], !MAIN[20][2], !MAIN[16][0], !MAIN[20][0], !MAIN[15][0], !MAIN[19][0]];
				attribute G @[!MAIN[7][0], !MAIN[6][2], !MAIN[5][0], !MAIN[4][2], !MAIN[3][0], !MAIN[2][2], !MAIN[1][0], !MAIN[0][2], !MAIN[6][0], !MAIN[7][2], !MAIN[4][0], !MAIN[5][2], !MAIN[2][0], !MAIN[3][2], !MAIN[0][0], !MAIN[1][2]];
				attribute H @[!MAIN[13][3], !MAIN[10][3], !MAIN[8][3], !MAIN[9][3], !MAIN[4][3], !MAIN[5][3], !MAIN[7][3], !MAIN[6][3]];
				attribute MUX_H1 @[MAIN[13][4], MAIN[16][3], MAIN[15][3], MAIN[15][4]] {
					C1 = 0b1111,
					C2 = 0b0011,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_DIN @[MAIN[17][3], MAIN[19][3], MAIN[18][3], MAIN[17][4]] {
					C1 = 0b0011,
					C2 = 0b1111,
					C3 = 0b0101,
					C4 = 0b0110,
				}
				attribute MUX_SR @[MAIN[2][3], MAIN[3][4], MAIN[3][3], MAIN[4][4]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b1111,
					C4 = 0b0110,
				}
				attribute MUX_EC @[MAIN[0][4], MAIN[1][4], MAIN[2][4], MAIN[1][3]] {
					C1 = 0b0011,
					C2 = 0b0101,
					C3 = 0b0110,
					C4 = 0b1111,
				}
				attribute MUX_X @[MAIN[14][3]] {
					F = 0b0,
					H = 0b1,
				}
				attribute MUX_Y @[MAIN[5][4]] {
					G = 0b0,
					H = 0b1,
				}
				attribute MUX_XQ @[MAIN[20][3]] {
					DIN = 0b0,
					FFX = 0b1,
				}
				attribute MUX_YQ @[MAIN[0][3]] {
					EC = 0b0,
					FFY = 0b1,
				}
				attribute MUX_DX @[MAIN[9][4], MAIN[14][6], MAIN[10][4], MAIN[12][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute MUX_DY @[MAIN[4][5], MAIN[5][5], MAIN[7][4], MAIN[6][4]] {
					F = 0b1111,
					G = 0b0011,
					H = 0b0101,
					DIN = 0b0110,
				}
				attribute FFX_SRVAL @[!MAIN[11][4]];
				attribute FFY_SRVAL @[!MAIN[9][5]];
				attribute FFX_EC_ENABLE @!MAIN[13][5];
				attribute FFY_EC_ENABLE @!MAIN[7][5];
				attribute FFX_SR_ENABLE @!MAIN[11][5];
				attribute FFY_SR_ENABLE @!MAIN[8][5];
				attribute FFX_CLK_INV @!MAIN[16][5];
				attribute FFY_CLK_INV @!MAIN[15][5];
				attribute MUX_CIN @[MAIN[9][0]] {
					COUT_S = 0b1,
					COUT_N = 0b0,
				}
				attribute CARRY_ADDSUB @[MAIN[11][2], MAIN[12][0]] {
					ADD = 0b01,
					SUB = 0b11,
					ADDSUB = 0b10,
				}
				attribute CARRY_FPROP @[MAIN[12][3], MAIN[9][2]] {
					CONST_0 = 0b11,
					CONST_1 = 0b10,
					XOR = 0b01,
				}
				attribute CARRY_FGEN @[MAIN[10][0], MAIN[11][0]] {
					F1 = 0b00,
					F3_INV = 0b01,
					CONST_OP2_ENABLE = 0b11,
				}
				attribute CARRY_GPROP @[MAIN[8][0]] {
					CONST_1 = 0b1,
					XOR = 0b0,
				}
				attribute CARRY_OP2_ENABLE @!MAIN[11][3];
				attribute READBACK_X @[!MAIN[16][4]];
				attribute READBACK_Y @[!MAIN[3][5]];
				attribute READBACK_XQ @[!MAIN[12][5]];
				attribute READBACK_YQ @[!MAIN[8][4]];
				attribute F_RAM_ENABLE @!MAIN[12][2];
				attribute G_RAM_ENABLE @!MAIN[8][2];
				attribute RAM_DIMS @[MAIN[10][2]] {
					_32X1 = 0b1,
					_16X2 = 0b0,
				}
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[22][5];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[24][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O
			// wire CELL.IMUX_CLB_F1               CLB.F1
			// wire CELL.IMUX_CLB_F4               CLB.F4
			// wire CELL.IMUX_CLB_G1               CLB.G1
			// wire CELL.IMUX_CLB_G4               CLB.G4
			// wire CELL.IMUX_CLB_C1               CLB.C1
			// wire CELL.IMUX_CLB_C4               CLB.C4
			// wire CELL.IMUX_CLB_F2_N             CLB.F2
			// wire CELL.IMUX_CLB_G2_N             CLB.G2
			// wire CELL.IMUX_CLB_C2_N             CLB.C2
			// wire CELL.IMUX_CLB_F3_W             CLB.F3
			// wire CELL.IMUX_CLB_G3_W             CLB.G3
			// wire CELL.IMUX_CLB_C3_W             CLB.C3
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_XQ                CLB.XQ
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_CLB_YQ                CLB.YQ
		}

		tile_class IO_W0 {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[4][3], MAIN[3][3]] {
					CELL.DOUBLE_IO_W0[0] = 0b11,
					CELL.DOUBLE_IO_W0[1] = 0b00,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[7][8], MAIN[4][9]] {
					CELL.DOUBLE_IO_W2[0] = 0b00,
					CELL.DOUBLE_IO_W2[1] = 0b11,
				}
				mux CELL.LONG_H[0] @[MAIN[1][0], MAIN[0][0], MAIN[2][0], MAIN[3][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[13][9], MAIN[8][8], MAIN[9][9], MAIN[9][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[2][4], MAIN[0][5], MAIN[3][5], MAIN[1][5], MAIN[2][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[5][9], MAIN[1][8], MAIN[3][9], MAIN[2][8], MAIN[2][9]] {
					CELL.SINGLE_H[1] = 0b01111,
					CELL.SINGLE_H[3] = 0b00011,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[0][1], MAIN[1][1], MAIN[4][1], MAIN[3][1], MAIN[2][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b00011,
					CELL.DOUBLE_IO_W1[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[11][1], MAIN[9][1], MAIN[10][1], MAIN[10][0], MAIN[11][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b01111,
					CELL.DOUBLE_IO_W1[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[0] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[5][0], MAIN[4][0], MAIN[6][1], MAIN[5][1], MAIN[6][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[9][0], MAIN[7][1], MAIN[8][0], MAIN[8][1], MAIN[7][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[12][9], MAIN[6][9], MAIN[7][9], MAIN[10][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[0] = 0b00011,
					CELL.DOUBLE_H1[1] = 0b01111,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10101,
					CELL.DEC_V[1] = 0b10110,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[12][0], MAIN[13][1], MAIN[14][0], MAIN[14][1], MAIN[12][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b01001,
					CELL.DEC_V[1] = 0b00101,
					CELL_S.DOUBLE_H0[1] = 0b01110,
					CELL_S.DOUBLE_H1[0] = 0b11101,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[9][7], MAIN[12][7], MAIN[15][8], MAIN[11][7], MAIN[14][7], MAIN[15][7], MAIN[13][7], MAIN[14][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[8][2], MAIN[9][2], MAIN[15][2], MAIN[10][2], MAIN[13][2], MAIN[17][2], MAIN[16][2], MAIN[14][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b11111111,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[10][7], MAIN[12][6], MAIN[14][6], MAIN[17][6], MAIN[11][6], MAIN[10][6], MAIN[15][6], MAIN[16][6]] {
					CELL.SINGLE_H[0] = 0b11111111,
					CELL.SINGLE_H[1] = 0b00111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[10][3], MAIN[11][2], MAIN[14][3], MAIN[11][3], MAIN[12][2], MAIN[16][3], MAIN[17][3], MAIN[12][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b01111110,
					CELL_S.SINGLE_H[3] = 0b11111111,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[1][3], MAIN[4][2], MAIN[5][2], MAIN[2][2], MAIN[2][3], MAIN[1][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b111111,
					CELL.DOUBLE_IO_W0[1] = 0b110111,
					CELL.DOUBLE_IO_W1[0] = 0b011011,
					CELL.DOUBLE_IO_W1[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[6][3], MAIN[7][2], MAIN[8][3], MAIN[3][2], MAIN[7][3], MAIN[6][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b010111,
					CELL.DOUBLE_IO_W0[1] = 0b011001,
					CELL.DOUBLE_IO_W1[0] = 0b111111,
					CELL.DOUBLE_IO_W1[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[7][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[1] @!MAIN[8][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[5][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[5][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[7][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[0] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[3][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[1] @!MAIN[7][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[6][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[8][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[0] @!MAIN[9][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[12][5];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[12][4];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][5];
				pass CELL.DOUBLE_IO_W0[0] = CELL.DBUF_IO_V[1] @!MAIN[6][5];
				pass CELL.DOUBLE_IO_W0[1] = CELL.DBUF_IO_V[1] @!MAIN[8][4];
				pass CELL.DOUBLE_IO_W2[0] = CELL.DBUF_IO_V[0] @!MAIN[6][8];
				pass CELL.DOUBLE_IO_W2[1] = CELL.DBUF_IO_V[0] @!MAIN[3][8];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][7];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[3][6];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[2][7];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W0[1] @!MAIN[4][7];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][8];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W1[1] @!MAIN[5][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0] @!MAIN[1][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[1][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[1] @!MAIN[6][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[1] @!MAIN[7][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[8][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1] @!MAIN[5][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1] @!MAIN[6][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1] @!MAIN[3][7];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[0] @!MAIN[1][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[0][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[0] @!MAIN[0][6];
				bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[2][6];
				bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[0][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[9][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[17][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[11][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[19][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				attribute SLEW @[MAIN[14][9], MAIN[11][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][8], MAIN[18][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[16][7]];
				attribute OFF_SRVAL @[!MAIN[13][8]];
				attribute READBACK_I1 @[!MAIN[18][5]];
				attribute READBACK_I2 @[!MAIN[16][8]];
				attribute READBACK_OQ @[!MAIN[18][9]];
				attribute MUX_I1 @[MAIN[18][6], MAIN[20][6], MAIN[19][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][7], MAIN[20][7], MAIN[19][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[20][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[17][8];
				attribute MUX_OFF_D @[MAIN[12][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[17][9], MAIN[16][9], MAIN[15][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[19][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[15][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[18][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[17][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				attribute SLEW @[MAIN[19][0], MAIN[13][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[20][1], MAIN[20][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[18][2]];
				attribute OFF_SRVAL @[!MAIN[18][1]];
				attribute READBACK_I1 @[!MAIN[19][5]];
				attribute READBACK_I2 @[!MAIN[20][5]];
				attribute READBACK_OQ @[!MAIN[16][1]];
				attribute MUX_I1 @[MAIN[18][4], MAIN[20][4], MAIN[19][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][3], MAIN[20][3], MAIN[19][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[19][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[19][1];
				attribute MUX_OFF_D @[MAIN[17][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[15][1], MAIN[16][0], MAIN[15][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[20][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][4];
				attribute O1_N @MAIN[13][3];
				attribute O2_P @!MAIN[15][4];
				attribute O2_N @MAIN[15][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][5];
				attribute O1_N @MAIN[13][6];
				attribute O2_P @!MAIN[17][5];
				attribute O2_N @MAIN[17][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[14][5];
				attribute O1_N @!MAIN[14][4];
				attribute O2_P @MAIN[16][4];
				attribute O2_N @!MAIN[16][5];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[0][9];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[8][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_W1 {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[4][3], MAIN[3][3]] {
					CELL.DOUBLE_IO_W0[0] = 0b11,
					CELL.DOUBLE_IO_W0[1] = 0b00,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[7][8], MAIN[4][9]] {
					CELL.DOUBLE_IO_W2[0] = 0b00,
					CELL.DOUBLE_IO_W2[1] = 0b11,
				}
				mux CELL.LONG_H[0] @[MAIN[1][0], MAIN[0][0], MAIN[2][0], MAIN[3][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[13][9], MAIN[8][8], MAIN[9][9], MAIN[9][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[2][4], MAIN[0][5], MAIN[3][5], MAIN[1][5], MAIN[2][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[5][9], MAIN[1][8], MAIN[3][9], MAIN[2][8], MAIN[2][9]] {
					CELL.SINGLE_H[1] = 0b01111,
					CELL.SINGLE_H[3] = 0b00011,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[0][1], MAIN[1][1], MAIN[4][1], MAIN[3][1], MAIN[2][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b00011,
					CELL.DOUBLE_IO_W1[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[11][1], MAIN[9][1], MAIN[10][1], MAIN[10][0], MAIN[11][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b01111,
					CELL.DOUBLE_IO_W1[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[0] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[5][0], MAIN[4][0], MAIN[6][1], MAIN[5][1], MAIN[6][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[9][0], MAIN[7][1], MAIN[8][0], MAIN[8][1], MAIN[7][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[12][9], MAIN[6][9], MAIN[7][9], MAIN[10][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[0] = 0b00011,
					CELL.DOUBLE_H1[1] = 0b01111,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10101,
					CELL.DEC_V[1] = 0b10110,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[12][0], MAIN[13][1], MAIN[14][0], MAIN[14][1], MAIN[12][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b01001,
					CELL.DEC_V[1] = 0b00101,
					CELL_S.DOUBLE_H0[1] = 0b01110,
					CELL_S.DOUBLE_H1[0] = 0b11101,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[9][7], MAIN[12][7], MAIN[15][8], MAIN[11][7], MAIN[14][7], MAIN[15][7], MAIN[13][7], MAIN[14][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[8][2], MAIN[9][2], MAIN[15][2], MAIN[10][2], MAIN[13][2], MAIN[17][2], MAIN[16][2], MAIN[14][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b11111111,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[10][7], MAIN[12][6], MAIN[14][6], MAIN[17][6], MAIN[11][6], MAIN[10][6], MAIN[15][6], MAIN[16][6]] {
					CELL.SINGLE_H[0] = 0b11111111,
					CELL.SINGLE_H[1] = 0b00111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[10][3], MAIN[11][2], MAIN[14][3], MAIN[11][3], MAIN[12][2], MAIN[16][3], MAIN[17][3], MAIN[12][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b01111110,
					CELL_S.SINGLE_H[3] = 0b11111111,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[1][3], MAIN[4][2], MAIN[5][2], MAIN[2][2], MAIN[2][3], MAIN[1][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b111111,
					CELL.DOUBLE_IO_W0[1] = 0b110111,
					CELL.DOUBLE_IO_W1[0] = 0b011011,
					CELL.DOUBLE_IO_W1[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[6][3], MAIN[7][2], MAIN[8][3], MAIN[3][2], MAIN[7][3], MAIN[6][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b010111,
					CELL.DOUBLE_IO_W0[1] = 0b011001,
					CELL.DOUBLE_IO_W1[0] = 0b111111,
					CELL.DOUBLE_IO_W1[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[7][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[1] @!MAIN[8][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[5][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[5][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[7][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[0] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[3][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[1] @!MAIN[7][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[6][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[8][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[0] @!MAIN[9][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[12][5];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[12][4];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][5];
				pass CELL.DOUBLE_IO_W0[0] = CELL.DBUF_IO_V[1] @!MAIN[6][5];
				pass CELL.DOUBLE_IO_W0[1] = CELL.DBUF_IO_V[1] @!MAIN[8][4];
				pass CELL.DOUBLE_IO_W2[0] = CELL.DBUF_IO_V[0] @!MAIN[6][8];
				pass CELL.DOUBLE_IO_W2[1] = CELL.DBUF_IO_V[0] @!MAIN[3][8];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W1[0] @!MAIN[2][7];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][7];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W2[0] @!MAIN[3][6];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W1[1] @!MAIN[5][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W0[1] @!MAIN[4][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0] @!MAIN[1][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[1][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[1] @!MAIN[6][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[1] @!MAIN[7][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[8][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1] @!MAIN[5][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1] @!MAIN[6][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1] @!MAIN[3][7];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[0] @!MAIN[1][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[0][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[0] @!MAIN[0][6];
				bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[2][6];
				bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[0][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[9][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[17][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[11][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[19][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				attribute SLEW @[MAIN[14][9], MAIN[11][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][8], MAIN[18][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[16][7]];
				attribute OFF_SRVAL @[!MAIN[13][8]];
				attribute READBACK_I1 @[!MAIN[18][5]];
				attribute READBACK_I2 @[!MAIN[16][8]];
				attribute READBACK_OQ @[!MAIN[18][9]];
				attribute MUX_I1 @[MAIN[18][6], MAIN[20][6], MAIN[19][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][7], MAIN[20][7], MAIN[19][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[20][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[17][8];
				attribute MUX_OFF_D @[MAIN[12][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[17][9], MAIN[16][9], MAIN[15][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[19][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[15][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[18][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[17][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				attribute SLEW @[MAIN[19][0], MAIN[13][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[20][1], MAIN[20][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[18][2]];
				attribute OFF_SRVAL @[!MAIN[18][1]];
				attribute READBACK_I1 @[!MAIN[19][5]];
				attribute READBACK_I2 @[!MAIN[20][5]];
				attribute READBACK_OQ @[!MAIN[16][1]];
				attribute MUX_I1 @[MAIN[18][4], MAIN[20][4], MAIN[19][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][3], MAIN[20][3], MAIN[19][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[19][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[19][1];
				attribute MUX_OFF_D @[MAIN[17][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[15][1], MAIN[16][0], MAIN[15][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[20][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][4];
				attribute O1_N @MAIN[13][3];
				attribute O2_P @!MAIN[15][4];
				attribute O2_N @MAIN[15][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][5];
				attribute O1_N @MAIN[13][6];
				attribute O2_P @!MAIN[17][5];
				attribute O2_N @MAIN[17][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[14][5];
				attribute O1_N @!MAIN[14][4];
				attribute O2_P @MAIN[16][4];
				attribute O2_N @!MAIN[16][5];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[0][9];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[8][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_W0_N {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[4][3], MAIN[3][3]] {
					CELL.DOUBLE_IO_W0[0] = 0b11,
					CELL.DOUBLE_IO_W0[1] = 0b00,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[7][8], MAIN[4][9]] {
					CELL.DOUBLE_IO_W2[0] = 0b00,
					CELL.DOUBLE_IO_W2[1] = 0b11,
				}
				mux CELL.LONG_H[0] @[MAIN[1][0], MAIN[0][0], MAIN[2][0], MAIN[3][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[13][9], MAIN[8][8], MAIN[9][9], MAIN[9][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[2][4], MAIN[0][5], MAIN[3][5], MAIN[1][5], MAIN[2][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[5][9], MAIN[1][8], MAIN[3][9], MAIN[2][8], MAIN[2][9]] {
					CELL.SINGLE_H[1] = 0b01111,
					CELL.SINGLE_H[3] = 0b00011,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[0][1], MAIN[1][1], MAIN[4][1], MAIN[3][1], MAIN[2][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b00011,
					CELL.DOUBLE_IO_W1[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[11][1], MAIN[9][1], MAIN[10][1], MAIN[10][0], MAIN[11][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b01111,
					CELL.DOUBLE_IO_W1[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[0] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[5][0], MAIN[4][0], MAIN[6][1], MAIN[5][1], MAIN[6][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[9][0], MAIN[7][1], MAIN[8][0], MAIN[8][1], MAIN[7][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[12][9], MAIN[6][9], MAIN[7][9], MAIN[10][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[0] = 0b00011,
					CELL.DOUBLE_H1[1] = 0b01111,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10101,
					CELL.DEC_V[1] = 0b10110,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[12][0], MAIN[13][1], MAIN[14][0], MAIN[14][1], MAIN[12][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b01001,
					CELL.DEC_V[1] = 0b00101,
					CELL_S.DOUBLE_H0[1] = 0b01110,
					CELL_S.DOUBLE_H1[0] = 0b11101,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[9][7], MAIN[12][7], MAIN[15][8], MAIN[11][7], MAIN[14][7], MAIN[15][7], MAIN[13][7], MAIN[14][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[8][2], MAIN[9][2], MAIN[15][2], MAIN[10][2], MAIN[13][2], MAIN[17][2], MAIN[16][2], MAIN[14][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b11111111,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[10][7], MAIN[12][6], MAIN[14][6], MAIN[17][6], MAIN[11][6], MAIN[10][6], MAIN[15][6], MAIN[16][6]] {
					CELL.SINGLE_H[0] = 0b11111111,
					CELL.SINGLE_H[1] = 0b00111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[10][3], MAIN[11][2], MAIN[14][3], MAIN[11][3], MAIN[12][2], MAIN[16][3], MAIN[17][3], MAIN[12][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b01111110,
					CELL_S.SINGLE_H[3] = 0b11111111,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[1][3], MAIN[4][2], MAIN[5][2], MAIN[2][2], MAIN[2][3], MAIN[1][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b111111,
					CELL.DOUBLE_IO_W0[1] = 0b110111,
					CELL.DOUBLE_IO_W1[0] = 0b011011,
					CELL.DOUBLE_IO_W1[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[6][3], MAIN[7][2], MAIN[8][3], MAIN[3][2], MAIN[7][3], MAIN[6][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b010111,
					CELL.DOUBLE_IO_W0[1] = 0b011001,
					CELL.DOUBLE_IO_W1[0] = 0b111111,
					CELL.DOUBLE_IO_W1[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[7][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[1] @!MAIN[8][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[5][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[5][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[7][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[0] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[3][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[1] @!MAIN[7][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[6][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[8][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[0] @!MAIN[9][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[12][5];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[12][4];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][5];
				pass CELL.DOUBLE_IO_W0[0] = CELL.DBUF_IO_V[1] @!MAIN[6][5];
				pass CELL.DOUBLE_IO_W0[1] = CELL.DBUF_IO_V[1] @!MAIN[8][4];
				pass CELL.DOUBLE_IO_W2[0] = CELL.DBUF_IO_V[0] @!MAIN[6][8];
				pass CELL.DOUBLE_IO_W2[1] = CELL.DBUF_IO_V[0] @!MAIN[3][8];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][7];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[3][6];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[2][7];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W0[1] @!MAIN[4][7];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][8];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W1[1] @!MAIN[5][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0] @!MAIN[1][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[1][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[1] @!MAIN[6][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[1] @!MAIN[7][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[8][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1] @!MAIN[5][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1] @!MAIN[6][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1] @!MAIN[3][7];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[0] @!MAIN[1][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[0][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[0] @!MAIN[0][6];
				bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[2][6];
				bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[0][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[9][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[17][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[11][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[19][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[14][9], MAIN[11][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][8], MAIN[18][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[16][7]];
				attribute OFF_SRVAL @[!MAIN[13][8]];
				attribute READBACK_I1 @[!MAIN[18][5]];
				attribute READBACK_I2 @[!MAIN[16][8]];
				attribute READBACK_OQ @[!MAIN[18][9]];
				attribute MUX_I1 @[MAIN[18][6], MAIN[20][6], MAIN[19][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][7], MAIN[20][7], MAIN[19][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[20][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[17][8];
				attribute MUX_OFF_D @[MAIN[12][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[17][9], MAIN[16][9], MAIN[15][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[19][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[15][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[18][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[17][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				attribute SLEW @[MAIN[19][0], MAIN[13][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[20][1], MAIN[20][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[18][2]];
				attribute OFF_SRVAL @[!MAIN[18][1]];
				attribute READBACK_I1 @[!MAIN[19][5]];
				attribute READBACK_I2 @[!MAIN[20][5]];
				attribute READBACK_OQ @[!MAIN[16][1]];
				attribute MUX_I1 @[MAIN[18][4], MAIN[20][4], MAIN[19][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][3], MAIN[20][3], MAIN[19][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[19][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[19][1];
				attribute MUX_OFF_D @[MAIN[17][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[15][1], MAIN[16][0], MAIN[15][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[20][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][4];
				attribute O1_N @MAIN[13][3];
				attribute O2_P @!MAIN[15][4];
				attribute O2_N @MAIN[15][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][5];
				attribute O1_N @MAIN[13][6];
				attribute O2_P @!MAIN[17][5];
				attribute O2_N @MAIN[17][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[14][5];
				attribute O1_N @!MAIN[14][4];
				attribute O2_P @MAIN[16][4];
				attribute O2_N @!MAIN[16][5];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[0][9];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[8][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[0].CLKIN
		}

		tile_class IO_W1_S {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[4][3], MAIN[3][3]] {
					CELL.DOUBLE_IO_W0[0] = 0b11,
					CELL.DOUBLE_IO_W0[1] = 0b00,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[7][8], MAIN[4][9]] {
					CELL.DOUBLE_IO_W2[0] = 0b00,
					CELL.DOUBLE_IO_W2[1] = 0b11,
				}
				mux CELL.LONG_H[0] @[MAIN[1][0], MAIN[0][0], MAIN[2][0], MAIN[3][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[13][9], MAIN[8][8], MAIN[9][9], MAIN[9][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[2][4], MAIN[0][5], MAIN[3][5], MAIN[1][5], MAIN[2][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[5][9], MAIN[1][8], MAIN[3][9], MAIN[2][8], MAIN[2][9]] {
					CELL.SINGLE_H[1] = 0b01111,
					CELL.SINGLE_H[3] = 0b00011,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[0][1], MAIN[1][1], MAIN[4][1], MAIN[3][1], MAIN[2][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b00011,
					CELL.DOUBLE_IO_W1[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[11][1], MAIN[9][1], MAIN[10][1], MAIN[10][0], MAIN[11][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_W0[1] = 0b01111,
					CELL.DOUBLE_IO_W1[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[0] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[5][0], MAIN[4][0], MAIN[6][1], MAIN[5][1], MAIN[6][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[9][0], MAIN[7][1], MAIN[8][0], MAIN[8][1], MAIN[7][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_W0[0] = 0b00011,
					CELL.DOUBLE_IO_W1[0] = 0b10101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[1] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[12][9], MAIN[6][9], MAIN[7][9], MAIN[10][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[0] = 0b00011,
					CELL.DOUBLE_H1[1] = 0b01111,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10101,
					CELL.DEC_V[1] = 0b10110,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[12][0], MAIN[13][1], MAIN[14][0], MAIN[14][1], MAIN[12][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b01001,
					CELL.DEC_V[1] = 0b00101,
					CELL_S.DOUBLE_H0[1] = 0b01110,
					CELL_S.DOUBLE_H1[0] = 0b11101,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[9][7], MAIN[12][7], MAIN[15][8], MAIN[11][7], MAIN[14][7], MAIN[15][7], MAIN[13][7], MAIN[14][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b11111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[8][2], MAIN[9][2], MAIN[15][2], MAIN[10][2], MAIN[13][2], MAIN[17][2], MAIN[16][2], MAIN[14][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b11111111,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[10][7], MAIN[12][6], MAIN[14][6], MAIN[17][6], MAIN[11][6], MAIN[10][6], MAIN[15][6], MAIN[16][6]] {
					CELL.SINGLE_H[0] = 0b11111111,
					CELL.SINGLE_H[1] = 0b00111111,
					CELL.SINGLE_H[2] = 0b01011111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[10][3], MAIN[11][2], MAIN[14][3], MAIN[11][3], MAIN[12][2], MAIN[16][3], MAIN[17][3], MAIN[12][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b01111101,
					CELL_S.SINGLE_H[2] = 0b01111110,
					CELL_S.SINGLE_H[3] = 0b11111111,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[1][3], MAIN[4][2], MAIN[5][2], MAIN[2][2], MAIN[2][3], MAIN[1][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b111111,
					CELL.DOUBLE_IO_W0[1] = 0b110111,
					CELL.DOUBLE_IO_W1[0] = 0b011011,
					CELL.DOUBLE_IO_W1[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[6][3], MAIN[7][2], MAIN[8][3], MAIN[3][2], MAIN[7][3], MAIN[6][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_W0[0] = 0b010111,
					CELL.DOUBLE_IO_W0[1] = 0b011001,
					CELL.DOUBLE_IO_W1[0] = 0b111111,
					CELL.DOUBLE_IO_W1[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[0] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[7][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[1] @!MAIN[8][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[5][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[5][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[7][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[0] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[3][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[1] @!MAIN[7][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[6][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[8][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[0] @!MAIN[9][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][4];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[12][5];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[9][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[12][4];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][5];
				pass CELL.DOUBLE_IO_W0[0] = CELL.DBUF_IO_V[1] @!MAIN[6][5];
				pass CELL.DOUBLE_IO_W0[1] = CELL.DBUF_IO_V[1] @!MAIN[8][4];
				pass CELL.DOUBLE_IO_W2[0] = CELL.DBUF_IO_V[0] @!MAIN[6][8];
				pass CELL.DOUBLE_IO_W2[1] = CELL.DBUF_IO_V[0] @!MAIN[3][8];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W1[0] @!MAIN[2][7];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][7];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W2[0] @!MAIN[3][6];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W1[1] @!MAIN[5][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W0[1] @!MAIN[4][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0] @!MAIN[0][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0] @!MAIN[1][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[1][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[1] @!MAIN[6][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[1] @!MAIN[7][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[8][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1] @!MAIN[5][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1] @!MAIN[6][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1] @!MAIN[3][7];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[0] @!MAIN[1][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[0][4];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[0] @!MAIN[0][6];
				bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[2][6];
				bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[4][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[0][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[9][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[17][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[11][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[19][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				attribute SLEW @[MAIN[14][9], MAIN[11][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][8], MAIN[18][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[16][7]];
				attribute OFF_SRVAL @[!MAIN[13][8]];
				attribute READBACK_I1 @[!MAIN[18][5]];
				attribute READBACK_I2 @[!MAIN[16][8]];
				attribute READBACK_OQ @[!MAIN[18][9]];
				attribute MUX_I1 @[MAIN[18][6], MAIN[20][6], MAIN[19][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][7], MAIN[20][7], MAIN[19][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[20][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[17][8];
				attribute MUX_OFF_D @[MAIN[12][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[17][9], MAIN[16][9], MAIN[15][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[19][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[15][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[18][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[17][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[19][0], MAIN[13][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[20][1], MAIN[20][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[18][2]];
				attribute OFF_SRVAL @[!MAIN[18][1]];
				attribute READBACK_I1 @[!MAIN[19][5]];
				attribute READBACK_I2 @[!MAIN[20][5]];
				attribute READBACK_OQ @[!MAIN[16][1]];
				attribute MUX_I1 @[MAIN[18][4], MAIN[20][4], MAIN[19][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[18][3], MAIN[20][3], MAIN[19][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[19][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[19][1];
				attribute MUX_OFF_D @[MAIN[17][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[15][1], MAIN[16][0], MAIN[15][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[20][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][4];
				attribute O1_N @MAIN[13][3];
				attribute O2_P @!MAIN[15][4];
				attribute O2_N @MAIN[15][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[13][5];
				attribute O1_N @MAIN[13][6];
				attribute O2_P @!MAIN[17][5];
				attribute O2_N @MAIN[17][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[14][5];
				attribute O1_N @!MAIN[14][4];
				attribute O2_P @MAIN[16][4];
				attribute O2_N @!MAIN[16][5];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[3][5];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[8][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[1].CLKIN
		}

		tile_class IO_W0_F0 {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_W1_F0 {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_W0_F1 {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_W1_F1 {
			cell CELL;
			cell CELL_S;
			cell CELL_E;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);
			bitrect MAIN_S: Vertical (rev 21, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G3_W;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F3_W;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C3_W;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F3_W             IO[1].O2
			// wire CELL.IMUX_CLB_G3_W             IO[0].O2
			// wire CELL.IMUX_CLB_C3_W             DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_E0 {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[17][3], MAIN[16][3]] {
					CELL.DOUBLE_IO_E2[0] = 0b00,
					CELL.DOUBLE_IO_E2[1] = 0b11,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[14][9], MAIN[13][8]] {
					CELL.DOUBLE_IO_E0[0] = 0b11,
					CELL.DOUBLE_IO_E0[1] = 0b00,
				}
				mux CELL.LONG_H[0] @[MAIN[19][0], MAIN[17][0], MAIN[18][0], MAIN[20][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[7][9], MAIN[11][8], MAIN[11][9], MAIN[12][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[18][4], MAIN[17][5], MAIN[18][5], MAIN[20][5], MAIN[19][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[16][9], MAIN[15][9], MAIN[17][9], MAIN[19][9], MAIN[18][9]] {
					CELL.SINGLE_H[1] = 0b00011,
					CELL.SINGLE_H[3] = 0b01111,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2]] {
					CELL.SINGLE_V[0] = 0b1111111,
					CELL.SINGLE_V[1] = 0b0011111,
					CELL.SINGLE_V[2] = 0b0101111,
					CELL.SINGLE_V[3] = 0b0100011,
					CELL.DOUBLE_V0[0] = 0b1110011,
					CELL.DOUBLE_V0[1] = 0b1110101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b0110100,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0010101,
					CELL.LONG_V[3] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1111111,
					CELL.SINGLE_V[3] = 0b1110011,
					CELL.DOUBLE_V0[0] = 0b0100011,
					CELL.DOUBLE_V0[1] = 0b0010101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b1110101,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0100101,
					CELL.LONG_V[3] = 0b0110100,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1110011,
					CELL.SINGLE_V[3] = 0b0111101,
					CELL.DOUBLE_V0[0] = 0b0100110,
					CELL.DOUBLE_V0[1] = 0b0010011,
					CELL.DOUBLE_V1[0] = 0b1110110,
					CELL.DOUBLE_V1[1] = 0b1111111,
					CELL.LONG_V[0] = 0b0010110,
					CELL.LONG_V[1] = 0b0110100,
					CELL.LONG_V[2] = 0b0100011,
					CELL.LONG_V[3] = 0b0110001,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[20][1], MAIN[16][1], MAIN[17][1], MAIN[19][1], MAIN[18][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b01111,
					CELL.DOUBLE_IO_E2[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[0] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[9][1], MAIN[9][0], MAIN[10][1], MAIN[10][0], MAIN[11][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b00011,
					CELL.DOUBLE_IO_E2[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[1] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[15][0], MAIN[14][1], MAIN[15][1], MAIN[16][0], MAIN[14][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[12][1], MAIN[11][0], MAIN[13][1], MAIN[12][0], MAIN[13][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[8][9], MAIN[9][9], MAIN[12][9], MAIN[13][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[1] = 0b01111,
					CELL.DOUBLE_H1[0] = 0b00011,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10110,
					CELL.DEC_V[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[6][0], MAIN[7][1], MAIN[8][0], MAIN[6][1], MAIN[8][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b00101,
					CELL.DEC_V[1] = 0b01001,
					CELL_S.DOUBLE_H0[0] = 0b11101,
					CELL_S.DOUBLE_H1[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[5][8], MAIN[8][7], MAIN[11][7], MAIN[9][7], MAIN[6][7], MAIN[5][7], MAIN[7][7], MAIN[6][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b11111111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[3][2], MAIN[11][2], MAIN[5][2], MAIN[10][2], MAIN[7][2], MAIN[4][2], MAIN[12][2], MAIN[6][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b11111111,
					CELL_S.SINGLE_H[1] = 0b01111011,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[3][6], MAIN[10][7], MAIN[8][6], MAIN[6][6], MAIN[9][6], MAIN[10][6], MAIN[5][6], MAIN[4][6]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b01101111,
					CELL.SINGLE_H[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[3][3], MAIN[9][2], MAIN[6][3], MAIN[9][3], MAIN[8][2], MAIN[4][3], MAIN[8][3], MAIN[10][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b11111111,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[16][2], MAIN[17][2], MAIN[19][3], MAIN[15][2], MAIN[18][3], MAIN[19][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b010111,
					CELL.DOUBLE_IO_E1[1] = 0b011001,
					CELL.DOUBLE_IO_E2[0] = 0b111111,
					CELL.DOUBLE_IO_E2[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[18][2], MAIN[13][2], MAIN[13][3], MAIN[14][3], MAIN[14][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b111111,
					CELL.DOUBLE_IO_E1[1] = 0b110111,
					CELL.DOUBLE_IO_E2[0] = 0b011011,
					CELL.DOUBLE_IO_E2[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[22][5];
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[24][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[13][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[0] @!MAIN[12][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[15][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[15][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[13][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[1] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[17][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[0] @!MAIN[13][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[14][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[12][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[1] @!MAIN[11][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][4];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_WE_I2[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[24][5];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_WE_I2[0] @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_WE_I2[1] @!MAIN[23][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[8][4];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[8][5];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[23][4];
				pass CELL.DOUBLE_IO_E0[0] = CELL.DBUF_IO_V[0] @!MAIN[14][8];
				pass CELL.DOUBLE_IO_E0[1] = CELL.DBUF_IO_V[0] @!MAIN[17][8];
				pass CELL.DOUBLE_IO_E2[0] = CELL.DBUF_IO_V[1] @!MAIN[14][5];
				pass CELL.DOUBLE_IO_E2[1] = CELL.DBUF_IO_V[1] @!MAIN[12][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E0[0] @!MAIN[17][6];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][7];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[21][4];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E1[0] @!MAIN[18][7];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E0[1] @!MAIN[16][8];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E1[1] @!MAIN[15][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1] @!MAIN[17][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1] @!MAIN[14][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1] @!MAIN[15][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[0] @!MAIN[20][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[0] @!MAIN[20][4];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[19][4];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0] @!MAIN[19][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[19][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][8];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[1] @!MAIN[12][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[1] @!MAIN[13][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[14][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
				bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[18][6];
				bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[20][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[11][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[3][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[9][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[0][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				attribute SLEW @[MAIN[3][9], MAIN[6][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[15][8], MAIN[2][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[4][7]];
				attribute OFF_SRVAL @[!MAIN[7][8]];
				attribute READBACK_I1 @[!MAIN[2][5]];
				attribute READBACK_I2 @[!MAIN[4][8]];
				attribute READBACK_OQ @[!MAIN[2][9]];
				attribute MUX_I1 @[MAIN[0][6], MAIN[2][6], MAIN[1][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][7], MAIN[2][7], MAIN[1][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[0][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[3][8];
				attribute MUX_OFF_D @[MAIN[8][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[1][9], MAIN[4][9], MAIN[5][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[1][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[5][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[2][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				attribute SLEW @[MAIN[1][0], MAIN[7][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][1], MAIN[0][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[2][2]];
				attribute OFF_SRVAL @[!MAIN[2][1]];
				attribute READBACK_I1 @[!MAIN[1][5]];
				attribute READBACK_I2 @[!MAIN[0][5]];
				attribute READBACK_OQ @[!MAIN[4][1]];
				attribute MUX_I1 @[MAIN[0][4], MAIN[2][4], MAIN[1][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][3], MAIN[2][3], MAIN[1][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[1][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[1][1];
				attribute MUX_OFF_D @[MAIN[3][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[0][1], MAIN[4][0], MAIN[5][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[0][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[5][4];
				attribute O1_N @MAIN[5][3];
				attribute O2_P @!MAIN[7][4];
				attribute O2_N @MAIN[7][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[3][5];
				attribute O1_N @MAIN[3][4];
				attribute O2_P @!MAIN[7][5];
				attribute O2_N @MAIN[7][6];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[4][4];
				attribute O1_N @!MAIN[4][5];
				attribute O2_P @MAIN[6][5];
				attribute O2_N @!MAIN[6][4];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[20][9];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[10][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_E1 {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[17][3], MAIN[16][3]] {
					CELL.DOUBLE_IO_E2[0] = 0b00,
					CELL.DOUBLE_IO_E2[1] = 0b11,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[14][9], MAIN[13][8]] {
					CELL.DOUBLE_IO_E0[0] = 0b11,
					CELL.DOUBLE_IO_E0[1] = 0b00,
				}
				mux CELL.LONG_H[0] @[MAIN[19][0], MAIN[17][0], MAIN[18][0], MAIN[20][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[7][9], MAIN[11][8], MAIN[11][9], MAIN[12][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[18][4], MAIN[17][5], MAIN[18][5], MAIN[20][5], MAIN[19][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[16][9], MAIN[15][9], MAIN[17][9], MAIN[19][9], MAIN[18][9]] {
					CELL.SINGLE_H[1] = 0b00011,
					CELL.SINGLE_H[3] = 0b01111,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2]] {
					CELL.SINGLE_V[0] = 0b1111111,
					CELL.SINGLE_V[1] = 0b0011111,
					CELL.SINGLE_V[2] = 0b0101111,
					CELL.SINGLE_V[3] = 0b0100011,
					CELL.DOUBLE_V0[0] = 0b1110011,
					CELL.DOUBLE_V0[1] = 0b1110101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b0110100,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0010101,
					CELL.LONG_V[3] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1111111,
					CELL.SINGLE_V[3] = 0b1110011,
					CELL.DOUBLE_V0[0] = 0b0100011,
					CELL.DOUBLE_V0[1] = 0b0010101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b1110101,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0100101,
					CELL.LONG_V[3] = 0b0110100,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1110011,
					CELL.SINGLE_V[3] = 0b0111101,
					CELL.DOUBLE_V0[0] = 0b0100110,
					CELL.DOUBLE_V0[1] = 0b0010011,
					CELL.DOUBLE_V1[0] = 0b1110110,
					CELL.DOUBLE_V1[1] = 0b1111111,
					CELL.LONG_V[0] = 0b0010110,
					CELL.LONG_V[1] = 0b0110100,
					CELL.LONG_V[2] = 0b0100011,
					CELL.LONG_V[3] = 0b0110001,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[20][1], MAIN[16][1], MAIN[17][1], MAIN[19][1], MAIN[18][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b01111,
					CELL.DOUBLE_IO_E2[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[0] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[9][1], MAIN[9][0], MAIN[10][1], MAIN[10][0], MAIN[11][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b00011,
					CELL.DOUBLE_IO_E2[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[1] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[15][0], MAIN[14][1], MAIN[15][1], MAIN[16][0], MAIN[14][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[12][1], MAIN[11][0], MAIN[13][1], MAIN[12][0], MAIN[13][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[8][9], MAIN[9][9], MAIN[12][9], MAIN[13][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[1] = 0b01111,
					CELL.DOUBLE_H1[0] = 0b00011,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10110,
					CELL.DEC_V[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[6][0], MAIN[7][1], MAIN[8][0], MAIN[6][1], MAIN[8][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b00101,
					CELL.DEC_V[1] = 0b01001,
					CELL_S.DOUBLE_H0[0] = 0b11101,
					CELL_S.DOUBLE_H1[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[5][8], MAIN[8][7], MAIN[11][7], MAIN[9][7], MAIN[6][7], MAIN[5][7], MAIN[7][7], MAIN[6][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b11111111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[3][2], MAIN[11][2], MAIN[5][2], MAIN[10][2], MAIN[7][2], MAIN[4][2], MAIN[12][2], MAIN[6][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b11111111,
					CELL_S.SINGLE_H[1] = 0b01111011,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[3][6], MAIN[10][7], MAIN[8][6], MAIN[6][6], MAIN[9][6], MAIN[10][6], MAIN[5][6], MAIN[4][6]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b01101111,
					CELL.SINGLE_H[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[3][3], MAIN[9][2], MAIN[6][3], MAIN[9][3], MAIN[8][2], MAIN[4][3], MAIN[8][3], MAIN[10][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b11111111,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[16][2], MAIN[17][2], MAIN[19][3], MAIN[15][2], MAIN[18][3], MAIN[19][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b010111,
					CELL.DOUBLE_IO_E1[1] = 0b011001,
					CELL.DOUBLE_IO_E2[0] = 0b111111,
					CELL.DOUBLE_IO_E2[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[18][2], MAIN[13][2], MAIN[13][3], MAIN[14][3], MAIN[14][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b111111,
					CELL.DOUBLE_IO_E1[1] = 0b110111,
					CELL.DOUBLE_IO_E2[0] = 0b011011,
					CELL.DOUBLE_IO_E2[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[22][5];
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[24][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[13][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[0] @!MAIN[12][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[15][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[15][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[13][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[1] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[17][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[0] @!MAIN[13][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[14][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[12][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[1] @!MAIN[11][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][4];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_WE_I2[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[24][5];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_WE_I2[0] @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_WE_I2[1] @!MAIN[23][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[8][4];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[8][5];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[23][4];
				pass CELL.DOUBLE_IO_E0[0] = CELL.DBUF_IO_V[0] @!MAIN[14][8];
				pass CELL.DOUBLE_IO_E0[1] = CELL.DBUF_IO_V[0] @!MAIN[17][8];
				pass CELL.DOUBLE_IO_E2[0] = CELL.DBUF_IO_V[1] @!MAIN[14][5];
				pass CELL.DOUBLE_IO_E2[1] = CELL.DBUF_IO_V[1] @!MAIN[12][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[18][7];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[21][4];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E0[0] @!MAIN[17][6];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][7];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E1[1] @!MAIN[15][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E0[1] @!MAIN[16][8];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1] @!MAIN[17][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1] @!MAIN[14][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1] @!MAIN[15][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[0] @!MAIN[20][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[0] @!MAIN[20][4];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[19][4];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0] @!MAIN[19][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[19][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][8];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[1] @!MAIN[12][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[1] @!MAIN[13][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[14][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
				bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[18][6];
				bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[20][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[11][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[3][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[9][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[0][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				attribute SLEW @[MAIN[3][9], MAIN[6][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[15][8], MAIN[2][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[4][7]];
				attribute OFF_SRVAL @[!MAIN[7][8]];
				attribute READBACK_I1 @[!MAIN[2][5]];
				attribute READBACK_I2 @[!MAIN[4][8]];
				attribute READBACK_OQ @[!MAIN[2][9]];
				attribute MUX_I1 @[MAIN[0][6], MAIN[2][6], MAIN[1][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][7], MAIN[2][7], MAIN[1][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[0][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[3][8];
				attribute MUX_OFF_D @[MAIN[8][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[1][9], MAIN[4][9], MAIN[5][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[1][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[5][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[2][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				attribute SLEW @[MAIN[1][0], MAIN[7][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][1], MAIN[0][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[2][2]];
				attribute OFF_SRVAL @[!MAIN[2][1]];
				attribute READBACK_I1 @[!MAIN[1][5]];
				attribute READBACK_I2 @[!MAIN[0][5]];
				attribute READBACK_OQ @[!MAIN[4][1]];
				attribute MUX_I1 @[MAIN[0][4], MAIN[2][4], MAIN[1][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][3], MAIN[2][3], MAIN[1][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[1][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[1][1];
				attribute MUX_OFF_D @[MAIN[3][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[0][1], MAIN[4][0], MAIN[5][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[0][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[5][4];
				attribute O1_N @MAIN[5][3];
				attribute O2_P @!MAIN[7][4];
				attribute O2_N @MAIN[7][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[3][5];
				attribute O1_N @MAIN[3][4];
				attribute O2_P @!MAIN[7][5];
				attribute O2_N @MAIN[7][6];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[4][4];
				attribute O1_N @!MAIN[4][5];
				attribute O2_P @MAIN[6][5];
				attribute O2_N @!MAIN[6][4];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[20][9];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[10][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_E0_N {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[17][3], MAIN[16][3]] {
					CELL.DOUBLE_IO_E2[0] = 0b00,
					CELL.DOUBLE_IO_E2[1] = 0b11,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[14][9], MAIN[13][8]] {
					CELL.DOUBLE_IO_E0[0] = 0b11,
					CELL.DOUBLE_IO_E0[1] = 0b00,
				}
				mux CELL.LONG_H[0] @[MAIN[19][0], MAIN[17][0], MAIN[18][0], MAIN[20][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[7][9], MAIN[11][8], MAIN[11][9], MAIN[12][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[18][4], MAIN[17][5], MAIN[18][5], MAIN[20][5], MAIN[19][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[16][9], MAIN[15][9], MAIN[17][9], MAIN[19][9], MAIN[18][9]] {
					CELL.SINGLE_H[1] = 0b00011,
					CELL.SINGLE_H[3] = 0b01111,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2]] {
					CELL.SINGLE_V[0] = 0b1111111,
					CELL.SINGLE_V[1] = 0b0011111,
					CELL.SINGLE_V[2] = 0b0101111,
					CELL.SINGLE_V[3] = 0b0100011,
					CELL.DOUBLE_V0[0] = 0b1110011,
					CELL.DOUBLE_V0[1] = 0b1110101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b0110100,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0010101,
					CELL.LONG_V[3] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1111111,
					CELL.SINGLE_V[3] = 0b1110011,
					CELL.DOUBLE_V0[0] = 0b0100011,
					CELL.DOUBLE_V0[1] = 0b0010101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b1110101,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0100101,
					CELL.LONG_V[3] = 0b0110100,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1110011,
					CELL.SINGLE_V[3] = 0b0111101,
					CELL.DOUBLE_V0[0] = 0b0100110,
					CELL.DOUBLE_V0[1] = 0b0010011,
					CELL.DOUBLE_V1[0] = 0b1110110,
					CELL.DOUBLE_V1[1] = 0b1111111,
					CELL.LONG_V[0] = 0b0010110,
					CELL.LONG_V[1] = 0b0110100,
					CELL.LONG_V[2] = 0b0100011,
					CELL.LONG_V[3] = 0b0110001,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[20][1], MAIN[16][1], MAIN[17][1], MAIN[19][1], MAIN[18][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b01111,
					CELL.DOUBLE_IO_E2[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[0] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[9][1], MAIN[9][0], MAIN[10][1], MAIN[10][0], MAIN[11][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b00011,
					CELL.DOUBLE_IO_E2[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[1] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[15][0], MAIN[14][1], MAIN[15][1], MAIN[16][0], MAIN[14][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[12][1], MAIN[11][0], MAIN[13][1], MAIN[12][0], MAIN[13][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[8][9], MAIN[9][9], MAIN[12][9], MAIN[13][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[1] = 0b01111,
					CELL.DOUBLE_H1[0] = 0b00011,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10110,
					CELL.DEC_V[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[6][0], MAIN[7][1], MAIN[8][0], MAIN[6][1], MAIN[8][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b00101,
					CELL.DEC_V[1] = 0b01001,
					CELL_S.DOUBLE_H0[0] = 0b11101,
					CELL_S.DOUBLE_H1[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[5][8], MAIN[8][7], MAIN[11][7], MAIN[9][7], MAIN[6][7], MAIN[5][7], MAIN[7][7], MAIN[6][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b11111111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[3][2], MAIN[11][2], MAIN[5][2], MAIN[10][2], MAIN[7][2], MAIN[4][2], MAIN[12][2], MAIN[6][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b11111111,
					CELL_S.SINGLE_H[1] = 0b01111011,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[3][6], MAIN[10][7], MAIN[8][6], MAIN[6][6], MAIN[9][6], MAIN[10][6], MAIN[5][6], MAIN[4][6]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b01101111,
					CELL.SINGLE_H[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[3][3], MAIN[9][2], MAIN[6][3], MAIN[9][3], MAIN[8][2], MAIN[4][3], MAIN[8][3], MAIN[10][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b11111111,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[16][2], MAIN[17][2], MAIN[19][3], MAIN[15][2], MAIN[18][3], MAIN[19][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b010111,
					CELL.DOUBLE_IO_E1[1] = 0b011001,
					CELL.DOUBLE_IO_E2[0] = 0b111111,
					CELL.DOUBLE_IO_E2[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[18][2], MAIN[13][2], MAIN[13][3], MAIN[14][3], MAIN[14][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b111111,
					CELL.DOUBLE_IO_E1[1] = 0b110111,
					CELL.DOUBLE_IO_E2[0] = 0b011011,
					CELL.DOUBLE_IO_E2[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[22][5];
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[24][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[13][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[0] @!MAIN[12][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[15][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[15][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[13][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[1] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[17][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[0] @!MAIN[13][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[14][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[12][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[1] @!MAIN[11][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][4];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_WE_I2[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[24][5];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_WE_I2[0] @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_WE_I2[1] @!MAIN[23][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[8][4];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[8][5];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[23][4];
				pass CELL.DOUBLE_IO_E0[0] = CELL.DBUF_IO_V[0] @!MAIN[14][8];
				pass CELL.DOUBLE_IO_E0[1] = CELL.DBUF_IO_V[0] @!MAIN[17][8];
				pass CELL.DOUBLE_IO_E2[0] = CELL.DBUF_IO_V[1] @!MAIN[14][5];
				pass CELL.DOUBLE_IO_E2[1] = CELL.DBUF_IO_V[1] @!MAIN[12][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E0[0] @!MAIN[17][6];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][7];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[21][4];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E1[0] @!MAIN[18][7];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E0[1] @!MAIN[16][8];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E1[1] @!MAIN[15][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1] @!MAIN[17][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1] @!MAIN[14][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1] @!MAIN[15][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[0] @!MAIN[20][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[0] @!MAIN[20][4];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[19][4];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0] @!MAIN[19][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[19][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][8];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[1] @!MAIN[12][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[1] @!MAIN[13][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[14][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
				bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[18][6];
				bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[20][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[11][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[3][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[9][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[0][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[3][9], MAIN[6][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[15][8], MAIN[2][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[4][7]];
				attribute OFF_SRVAL @[!MAIN[7][8]];
				attribute READBACK_I1 @[!MAIN[2][5]];
				attribute READBACK_I2 @[!MAIN[4][8]];
				attribute READBACK_OQ @[!MAIN[2][9]];
				attribute MUX_I1 @[MAIN[0][6], MAIN[2][6], MAIN[1][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][7], MAIN[2][7], MAIN[1][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[0][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[3][8];
				attribute MUX_OFF_D @[MAIN[8][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[1][9], MAIN[4][9], MAIN[5][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[1][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[5][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[2][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				attribute SLEW @[MAIN[1][0], MAIN[7][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][1], MAIN[0][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[2][2]];
				attribute OFF_SRVAL @[!MAIN[2][1]];
				attribute READBACK_I1 @[!MAIN[1][5]];
				attribute READBACK_I2 @[!MAIN[0][5]];
				attribute READBACK_OQ @[!MAIN[4][1]];
				attribute MUX_I1 @[MAIN[0][4], MAIN[2][4], MAIN[1][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][3], MAIN[2][3], MAIN[1][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[1][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[1][1];
				attribute MUX_OFF_D @[MAIN[3][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[0][1], MAIN[4][0], MAIN[5][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[0][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[5][4];
				attribute O1_N @MAIN[5][3];
				attribute O2_P @!MAIN[7][4];
				attribute O2_N @MAIN[7][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[3][5];
				attribute O1_N @MAIN[3][4];
				attribute O2_P @!MAIN[7][5];
				attribute O2_N @MAIN[7][6];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[4][4];
				attribute O1_N @!MAIN[4][5];
				attribute O2_P @MAIN[6][5];
				attribute O2_N @!MAIN[6][4];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[20][9];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[10][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[0].CLKIN
		}

		tile_class IO_E1_S {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[17][3], MAIN[16][3]] {
					CELL.DOUBLE_IO_E2[0] = 0b00,
					CELL.DOUBLE_IO_E2[1] = 0b11,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[14][9], MAIN[13][8]] {
					CELL.DOUBLE_IO_E0[0] = 0b11,
					CELL.DOUBLE_IO_E0[1] = 0b00,
				}
				mux CELL.LONG_H[0] @[MAIN[19][0], MAIN[17][0], MAIN[18][0], MAIN[20][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[7][9], MAIN[11][8], MAIN[11][9], MAIN[12][8]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[18][4], MAIN[17][5], MAIN[18][5], MAIN[20][5], MAIN[19][5]] {
					CELL.SINGLE_H[0] = 0b00011,
					CELL.SINGLE_H[2] = 0b01111,
					CELL.LONG_H[0] = 0b00101,
					CELL.LONG_H[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[16][9], MAIN[15][9], MAIN[17][9], MAIN[19][9], MAIN[18][9]] {
					CELL.SINGLE_H[1] = 0b00011,
					CELL.SINGLE_H[3] = 0b01111,
					CELL.LONG_H[2] = 0b00101,
					CELL.LONG_H[4] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F1 @[MAIN[23][1], MAIN[24][1], MAIN[24][3], MAIN[21][0], MAIN[22][0], MAIN[23][0], MAIN[24][2]] {
					CELL.SINGLE_V[0] = 0b1111111,
					CELL.SINGLE_V[1] = 0b0011111,
					CELL.SINGLE_V[2] = 0b0101111,
					CELL.SINGLE_V[3] = 0b0100011,
					CELL.DOUBLE_V0[0] = 0b1110011,
					CELL.DOUBLE_V0[1] = 0b1110101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b0110100,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0010101,
					CELL.LONG_V[3] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F3 @[MAIN[31][1], MAIN[31][0], MAIN[31][2], MAIN[30][1], MAIN[31][3], MAIN[30][3], MAIN[30][0], MAIN[31][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b00100111,
					CELL.SINGLE_V[3] = 0b11101011,
					CELL.DOUBLE_V0[0] = 0b11101101,
					CELL.DOUBLE_V0[1] = 0b11111111,
					CELL.DOUBLE_V1[0] = 0b01000111,
					CELL.DOUBLE_V1[1] = 0b11100111,
					CELL.LONG_V[0] = 0b00101101,
					CELL.LONG_V[1] = 0b00101011,
					CELL.LONG_V[2] = 0b01001101,
					CELL.LONG_V[3] = 0b01001011,
					CELL.GCLK[0] = 0b01101110,
				}
				mux CELL.IMUX_CLB_G1 @[MAIN[24][4], MAIN[24][0], MAIN[25][1], MAIN[25][2], MAIN[26][3], MAIN[25][3], MAIN[26][2]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1111111,
					CELL.SINGLE_V[3] = 0b1110011,
					CELL.DOUBLE_V0[0] = 0b0100011,
					CELL.DOUBLE_V0[1] = 0b0010101,
					CELL.DOUBLE_V1[0] = 0b0111110,
					CELL.DOUBLE_V1[1] = 0b1110101,
					CELL.LONG_V[0] = 0b0010011,
					CELL.LONG_V[1] = 0b0110010,
					CELL.LONG_V[2] = 0b0100101,
					CELL.LONG_V[3] = 0b0110100,
				}
				mux CELL.IMUX_CLB_G3 @[MAIN[28][2], MAIN[29][2], MAIN[28][3], MAIN[30][2], MAIN[29][0], MAIN[29][1], MAIN[29][3], MAIN[28][1]] {
					CELL.SPECIAL_CLB_CIN = 0b00001111,
					CELL.SINGLE_V[0] = 0b01110111,
					CELL.SINGLE_V[1] = 0b01111011,
					CELL.SINGLE_V[2] = 0b00111111,
					CELL.SINGLE_V[3] = 0b11001111,
					CELL.DOUBLE_V0[0] = 0b01000111,
					CELL.DOUBLE_V0[1] = 0b01010101,
					CELL.DOUBLE_V1[0] = 0b11111111,
					CELL.DOUBLE_V1[1] = 0b11011101,
					CELL.LONG_V[0] = 0b01001011,
					CELL.LONG_V[1] = 0b01001110,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b00011101,
					CELL.GCLK[0] = 0b01011100,
				}
				mux CELL.IMUX_CLB_C1 @[MAIN[21][2], MAIN[22][2], MAIN[21][1], MAIN[21][3], MAIN[22][3], MAIN[23][2], MAIN[23][3]] {
					CELL.SINGLE_V[0] = 0b0011111,
					CELL.SINGLE_V[1] = 0b0101111,
					CELL.SINGLE_V[2] = 0b1110011,
					CELL.SINGLE_V[3] = 0b0111101,
					CELL.DOUBLE_V0[0] = 0b0100110,
					CELL.DOUBLE_V0[1] = 0b0010011,
					CELL.DOUBLE_V1[0] = 0b1110110,
					CELL.DOUBLE_V1[1] = 0b1111111,
					CELL.LONG_V[0] = 0b0010110,
					CELL.LONG_V[1] = 0b0110100,
					CELL.LONG_V[2] = 0b0100011,
					CELL.LONG_V[3] = 0b0110001,
				}
				mux CELL.IMUX_CLB_C3 @[MAIN[26][1], MAIN[28][0], MAIN[25][0], MAIN[27][2], MAIN[27][3], MAIN[26][0], MAIN[27][1], MAIN[27][0]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b11001111,
					CELL.SINGLE_V[3] = 0b00010111,
					CELL.DOUBLE_V0[0] = 0b11011011,
					CELL.DOUBLE_V0[1] = 0b01111101,
					CELL.DOUBLE_V1[0] = 0b11010111,
					CELL.DOUBLE_V1[1] = 0b01010101,
					CELL.LONG_V[0] = 0b00011011,
					CELL.LONG_V[1] = 0b00001111,
					CELL.LONG_V[2] = 0b01011001,
					CELL.LONG_V[3] = 0b01001101,
					CELL.GCLK[2] = 0b01011110,
				}
				mux CELL.IMUX_TBUF_I[0] @[MAIN[20][1], MAIN[16][1], MAIN[17][1], MAIN[19][1], MAIN[18][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b01111,
					CELL.DOUBLE_IO_E2[1] = 0b00011,
					CELL.LONG_IO_V[0] = 0b10101,
					CELL.LONG_IO_V[1] = 0b10011,
					CELL.DEC_V[0] = 0b00110,
					CELL.OUT_IO_WE_I2[0] = 0b10110,
					CELL.OUT_IO_WE_I2[1] = 0b00101,
				}
				mux CELL.IMUX_TBUF_I[1] @[MAIN[9][1], MAIN[9][0], MAIN[10][1], MAIN[10][0], MAIN[11][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_IO_E1[1] = 0b00011,
					CELL.DOUBLE_IO_E2[1] = 0b01111,
					CELL.LONG_IO_V[0] = 0b00101,
					CELL.LONG_IO_V[1] = 0b00110,
					CELL.DEC_V[1] = 0b10101,
					CELL.OUT_IO_WE_I2[0] = 0b10011,
					CELL.OUT_IO_WE_I2[1] = 0b10110,
				}
				mux CELL.IMUX_TBUF_T[0] @[MAIN[15][0], MAIN[14][1], MAIN[15][1], MAIN[16][0], MAIN[14][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_TBUF_T[1] @[MAIN[12][1], MAIN[11][0], MAIN[13][1], MAIN[12][0], MAIN[13][0]] {
					CELL.TIE_0 = 0b11111,
					CELL.TIE_1 = 0b01111,
					CELL.DOUBLE_IO_E1[0] = 0b10011,
					CELL.DOUBLE_IO_E2[0] = 0b00101,
					CELL.LONG_IO_V[0] = 0b10110,
					CELL.LONG_IO_V[1] = 0b10101,
					CELL.DEC_V[0] = 0b00110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[8][9], MAIN[9][9], MAIN[12][9], MAIN[13][9], MAIN[10][8]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_H0[1] = 0b01111,
					CELL.DOUBLE_H1[0] = 0b00011,
					CELL.LONG_H[3] = 0b10011,
					CELL.LONG_H[4] = 0b00101,
					CELL.DEC_V[0] = 0b10110,
					CELL.DEC_V[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[6][0], MAIN[7][1], MAIN[8][0], MAIN[6][1], MAIN[8][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL.DEC_V[0] = 0b00101,
					CELL.DEC_V[1] = 0b01001,
					CELL_S.DOUBLE_H0[0] = 0b11101,
					CELL_S.DOUBLE_H1[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[5][8], MAIN[8][7], MAIN[11][7], MAIN[9][7], MAIN[6][7], MAIN[5][7], MAIN[7][7], MAIN[6][8]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b11111111,
					CELL.SINGLE_H[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[3][2], MAIN[11][2], MAIN[5][2], MAIN[10][2], MAIN[7][2], MAIN[4][2], MAIN[12][2], MAIN[6][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b11111111,
					CELL_S.SINGLE_H[1] = 0b01111011,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[3][6], MAIN[10][7], MAIN[8][6], MAIN[6][6], MAIN[9][6], MAIN[10][6], MAIN[5][6], MAIN[4][6]] {
					CELL.SINGLE_H[0] = 0b00111111,
					CELL.SINGLE_H[1] = 0b01011111,
					CELL.SINGLE_H[2] = 0b01101111,
					CELL.SINGLE_H[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[3][3], MAIN[9][2], MAIN[6][3], MAIN[9][3], MAIN[8][2], MAIN[4][3], MAIN[8][3], MAIN[10][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_S.SINGLE_H[0] = 0b01111011,
					CELL_S.SINGLE_H[1] = 0b11111111,
					CELL_S.SINGLE_H[2] = 0b01111101,
					CELL_S.SINGLE_H[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[16][2], MAIN[17][2], MAIN[19][3], MAIN[15][2], MAIN[18][3], MAIN[19][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b010111,
					CELL.DOUBLE_IO_E1[1] = 0b011001,
					CELL.DOUBLE_IO_E2[0] = 0b111111,
					CELL.DOUBLE_IO_E2[1] = 0b111011,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b011010,
					CELL.GCLK[0] = 0b010011,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[18][2], MAIN[13][2], MAIN[13][3], MAIN[14][3], MAIN[14][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_E1[0] = 0b111111,
					CELL.DOUBLE_IO_E1[1] = 0b110111,
					CELL.DOUBLE_IO_E2[0] = 0b011011,
					CELL.DOUBLE_IO_E2[1] = 0b010101,
					CELL.LONG_IO_V[0] = 0b011110,
					CELL.LONG_IO_V[1] = 0b011101,
					CELL.DEC_V[1] = 0b010110,
					CELL.GCLK[0] = 0b010011,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[23][6];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[22][5];
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[24][9];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[26][9];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[30][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[28][5];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[27][5];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[27][7];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[13][4];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[0] @!MAIN[12][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[15][5];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[15][4];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[13][5];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[1] @!MAIN[10][5];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[10][4];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][5];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[17][4];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[0] @!MAIN[13][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I1[0] @!MAIN[14][4];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][4];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[27][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[12][5];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[1] @!MAIN[11][5];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][4];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[9][4];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[31][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[25][9];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_WE_I2[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[24][8];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_YQ_E @!MAIN[27][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[24][5];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[31][9];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @!MAIN[29][5];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_WE_I2[0] @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[25][9];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_YQ_E @!MAIN[25][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_WE_I2[1] @!MAIN[23][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1[0] @!MAIN[8][4];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[16][5];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[8][5];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[11][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_CLB_YQ_E @!MAIN[26][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_WE_I2[1] @!MAIN[21][5];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_CLB_Y_E @!MAIN[26][5];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_WE_I2[0] @!MAIN[23][4];
				pass CELL.DOUBLE_IO_E0[0] = CELL.DBUF_IO_V[0] @!MAIN[14][8];
				pass CELL.DOUBLE_IO_E0[1] = CELL.DBUF_IO_V[0] @!MAIN[17][8];
				pass CELL.DOUBLE_IO_E2[0] = CELL.DBUF_IO_V[1] @!MAIN[14][5];
				pass CELL.DOUBLE_IO_E2[1] = CELL.DBUF_IO_V[1] @!MAIN[12][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][7];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[29][6];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[28][6];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[18][7];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[21][4];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E0[0] @!MAIN[17][6];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][7];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[27][9];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E1[1] @!MAIN[15][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[24][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[22][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[23][7];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E0[1] @!MAIN[16][8];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[29][7];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[31][7];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[22][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[21][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[28][9];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[31][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[26][7];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[30][7];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[23][9];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[25][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[25][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[27][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[24][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1] @!MAIN[17][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1] @!MAIN[14][7];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1] @!MAIN[15][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[23][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[0] @!MAIN[20][6];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[0] @!MAIN[20][4];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[19][4];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0] @!MAIN[19][6];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[19][7];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[20][8];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[1] @!MAIN[12][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[1] @!MAIN[13][6];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[14][6];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[26][8];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[23][8];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[24][6];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[25][6];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][8];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[22][6];
				bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[18][6];
				bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[16][6];
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
				attribute DRIVE1 @!MAIN[20][3];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
				attribute DRIVE1 @!MAIN[11][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[3][7];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[9][8];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[0][9];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[3][9], MAIN[6][9]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[15][8], MAIN[2][8]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[4][7]];
				attribute OFF_SRVAL @[!MAIN[7][8]];
				attribute READBACK_I1 @[!MAIN[2][5]];
				attribute READBACK_I2 @[!MAIN[4][8]];
				attribute READBACK_OQ @[!MAIN[2][9]];
				attribute MUX_I1 @[MAIN[0][6], MAIN[2][6], MAIN[1][6]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][7], MAIN[2][7], MAIN[1][7]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[0][8]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[3][8];
				attribute MUX_OFF_D @[MAIN[8][8]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[1][9], MAIN[4][9], MAIN[5][9]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[1][8];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[5][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[2][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
				attribute SLEW @[MAIN[1][0], MAIN[7][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[5][1], MAIN[0][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[2][2]];
				attribute OFF_SRVAL @[!MAIN[2][1]];
				attribute READBACK_I1 @[!MAIN[1][5]];
				attribute READBACK_I2 @[!MAIN[0][5]];
				attribute READBACK_OQ @[!MAIN[4][1]];
				attribute MUX_I1 @[MAIN[0][4], MAIN[2][4], MAIN[1][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[0][3], MAIN[2][3], MAIN[1][3]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[1][2]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[1][1];
				attribute MUX_OFF_D @[MAIN[3][1]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[0][1], MAIN[4][0], MAIN[5][0]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[0][2];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[5][4];
				attribute O1_N @MAIN[5][3];
				attribute O2_P @!MAIN[7][4];
				attribute O2_N @MAIN[7][3];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @!MAIN[3][5];
				attribute O1_N @MAIN[3][4];
				attribute O2_P @!MAIN[7][5];
				attribute O2_N @MAIN[7][6];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
				attribute O1_P @MAIN[4][4];
				attribute O1_N @!MAIN[4][5];
				attribute O2_P @MAIN[6][5];
				attribute O2_N @!MAIN[6][4];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
				attribute ENABLE @!MAIN_S[31][7];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
				attribute ENABLE @!MAIN[10][9];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[0].CLKIN
		}

		tile_class IO_E0_F0 {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_E1_F0 {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_E0_F1 {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_E1_F1 {
			cell CELL;
			cell CELL_S;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox INT {
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[2];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[3];
			}

			bel IO[0] {
				input IK = CELL.IMUX_IO_IK[0];
				input OK = CELL.IMUX_IO_OK[0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_G1;
				input T = CELL.IMUX_IO_T[0];
				output I1 = CELL.OUT_IO_WE_I1[0];
				output I2 = CELL.OUT_IO_WE_I2[0];
			}

			bel IO[1] {
				input IK = CELL.IMUX_IO_IK[1];
				input OK = CELL.IMUX_IO_OK[1];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_F1;
				input T = CELL.IMUX_IO_T[1];
				output I1 = CELL.OUT_IO_WE_I1[1];
				output I2 = CELL.OUT_IO_WE_I2[1];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_WE_I1[0];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C1;
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_WE_I1[1];
				bidir O1 = CELL.DEC_V[0];
				bidir O2 = CELL.DEC_V[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[2];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[3];
			}

			// wire CELL.LONG_H[2]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[3]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.DEC_V[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_V[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F1               IO[1].O2
			// wire CELL.IMUX_CLB_G1               IO[0].O2
			// wire CELL.IMUX_CLB_C1               DEC[1].I
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_WE_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_WE_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_WE_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_WE_I2[1]           IO[1].I2
		}

		tile_class IO_S0 {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][4], MAIN[12][4]] {
					CELL.DOUBLE_IO_S0[0] = 0b11,
					CELL.DOUBLE_IO_S0[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][4], MAIN[8][4]] {
					CELL.DOUBLE_IO_S2[0] = 0b00,
					CELL.DOUBLE_IO_S2[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][5], MAIN[24][5], MAIN[25][5], MAIN[26][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][5], MAIN[12][5], MAIN[14][5], MAIN[17][4]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][5], MAIN[9][5], MAIN[13][5], MAIN[10][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][5], MAIN[20][5], MAIN[21][5], MAIN[22][5]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][3], MAIN[3][3], MAIN[5][3], MAIN[4][3], MAIN[6][3]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][4], MAIN[7][3], MAIN[8][3], MAIN[10][3], MAIN[9][3]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[6][6], MAIN[5][9], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b1111111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b0100101,
					CELL.DOUBLE_H0[1] = 0b0111110,
					CELL.DOUBLE_H1[0] = 0b0111101,
					CELL.DOUBLE_H1[1] = 0b0101001,
					CELL.LONG_H[3] = 0b0001011,
					CELL.LONG_H[4] = 0b0000111,
					CELL_N.LONG_H[0] = 0b0100110,
					CELL_N.LONG_H[2] = 0b0101010,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][2], MAIN[19][2], MAIN[20][3], MAIN[20][2], MAIN[22][2]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10011,
					CELL.DEC_H[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][2], MAIN[10][2], MAIN[9][2], MAIN[8][2], MAIN[9][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01101,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01011,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][2], MAIN[31][2], MAIN[31][3], MAIN[26][2], MAIN[29][2], MAIN[28][2], MAIN[27][2], MAIN[30][2]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][3], MAIN[5][1], MAIN[1][1], MAIN[2][1], MAIN[4][1], MAIN[0][0], MAIN[1][3], MAIN[0][1]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][1], MAIN[30][1], MAIN[25][2], MAIN[30][3], MAIN[28][1], MAIN[27][1], MAIN[26][1], MAIN[29][1]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][2], MAIN[6][1], MAIN[5][2], MAIN[3][1], MAIN[7][1], MAIN[1][2], MAIN[2][2], MAIN[3][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][2], MAIN[17][1], MAIN[15][2], MAIN[18][2], MAIN[17][2], MAIN[16][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b010111,
					CELL.DOUBLE_IO_S0[1] = 0b010011,
					CELL.DOUBLE_IO_S1[0] = 0b111011,
					CELL.DOUBLE_IO_S1[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b011010,
					CELL.DEC_H[0] = 0b011001,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][2], MAIN[14][1], MAIN[11][2], MAIN[13][2], MAIN[16][1], MAIN[15][1]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b110111,
					CELL.DOUBLE_IO_S0[1] = 0b111111,
					CELL.DOUBLE_IO_S1[0] = 0b011011,
					CELL.DOUBLE_IO_S1[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b010101,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[0] = 0b011110,
					CELL.GCLK[0] = 0b010110,
				}
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[18][5];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[21][6];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[29][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[14][7];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[12][7];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[13][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_SN_I2[1] @!MAIN[16][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[14][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_SN_I2[1] @!MAIN[20][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[17][7];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[15][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[30][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[29][7];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[1] @!MAIN[28][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][4];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[0] @!MAIN[22][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[30][7];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][4];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[1] @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[24][7];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][4];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[0] @!MAIN[19][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[18][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_SN_I2[1] @!MAIN[19][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][4];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][4];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][5];
				pass CELL.DOUBLE_IO_S0[0] = CELL.DBUF_IO_H[1] @!MAIN[18][4];
				pass CELL.DOUBLE_IO_S0[1] = CELL.DBUF_IO_H[1] @!MAIN[16][4];
				pass CELL.DOUBLE_IO_S2[0] = CELL.DBUF_IO_H[0] @!MAIN[10][4];
				pass CELL.DOUBLE_IO_S2[1] = CELL.DBUF_IO_H[0] @!MAIN[11][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[27][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[26][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[17][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[17][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[16][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[27][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[26][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[25][8];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[25][6];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[26][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[30][9];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[29][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[28][7];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[24][6];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[31][9];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[26][3];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[28][3];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[20][8];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S1[0] @!MAIN[19][3];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S0[1] @!MAIN[11][3];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S2[1] @!MAIN[18][3];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[27][7];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S1[1] @!MAIN[2][4];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[20][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[21][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[19][9];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[19][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[20][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[18][7];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[23][9];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[24][9];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[22][7];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[23][7];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][9];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1] @!MAIN[12][3];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1] @!MAIN[5][4];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1] @!MAIN[15][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[0] @!MAIN[24][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[0] @!MAIN[21][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[0] @!MAIN[27][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[25][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0] @!MAIN[22][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[29][3];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[1] @!MAIN[7][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[1] @!MAIN[6][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[17][3];
				bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[23][3];
				bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[14][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][0];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F4;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][0];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				attribute SLEW @[MAIN[31][0], MAIN[30][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][1], MAIN[24][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][1]];
				attribute OFF_SRVAL @[!MAIN[22][0]];
				attribute READBACK_I1 @[!MAIN[15][4]];
				attribute READBACK_I2 @[!MAIN[13][4]];
				attribute READBACK_OQ @[!MAIN[24][1]];
				attribute MUX_I1 @[MAIN[17][0], MAIN[19][0], MAIN[18][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][0], MAIN[20][1], MAIN[22][1]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][0];
				attribute MUX_OFF_D @[MAIN[26][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][0], MAIN[24][2], MAIN[25][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][0];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][0];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G4;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				attribute SLEW @[MAIN[1][0], MAIN[2][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][1], MAIN[8][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][0]];
				attribute OFF_SRVAL @[!MAIN[10][1]];
				attribute READBACK_I1 @[!MAIN[16][3]];
				attribute READBACK_I2 @[!MAIN[13][3]];
				attribute READBACK_OQ @[!MAIN[4][2]];
				attribute MUX_I1 @[MAIN[14][0], MAIN[16][0], MAIN[15][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][0], MAIN[12][1], MAIN[13][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][0];
				attribute MUX_OFF_D @[MAIN[6][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][0], MAIN[6][2], MAIN[8][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][0];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[6][5];
				attribute O1_N @MAIN[5][5];
				attribute O2_P @!MAIN[3][5];
				attribute O2_N @MAIN[1][5];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C4;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[8][5];
				attribute O1_N @MAIN[4][4];
				attribute O2_P @!MAIN[3][4];
				attribute O2_N @MAIN[0][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[4][5];
				attribute O1_N @!MAIN[7][5];
				attribute O2_P @MAIN[0][5];
				attribute O2_N @!MAIN[2][5];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F4               IO[0].O2
			// wire CELL.IMUX_CLB_G4               IO[1].O2
			// wire CELL.IMUX_CLB_C4               DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
		}

		tile_class IO_S1 {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][4], MAIN[12][4]] {
					CELL.DOUBLE_IO_S0[0] = 0b11,
					CELL.DOUBLE_IO_S0[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][4], MAIN[8][4]] {
					CELL.DOUBLE_IO_S2[0] = 0b00,
					CELL.DOUBLE_IO_S2[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][5], MAIN[24][5], MAIN[25][5], MAIN[26][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][5], MAIN[12][5], MAIN[14][5], MAIN[17][4]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][5], MAIN[9][5], MAIN[13][5], MAIN[10][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][5], MAIN[20][5], MAIN[21][5], MAIN[22][5]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][3], MAIN[3][3], MAIN[5][3], MAIN[4][3], MAIN[6][3]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][4], MAIN[7][3], MAIN[8][3], MAIN[10][3], MAIN[9][3]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[6][6], MAIN[5][9], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b1111111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b0100101,
					CELL.DOUBLE_H0[1] = 0b0111110,
					CELL.DOUBLE_H1[0] = 0b0111101,
					CELL.DOUBLE_H1[1] = 0b0101001,
					CELL.LONG_H[3] = 0b0001011,
					CELL.LONG_H[4] = 0b0000111,
					CELL_N.LONG_H[0] = 0b0100110,
					CELL_N.LONG_H[2] = 0b0101010,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][2], MAIN[19][2], MAIN[20][3], MAIN[20][2], MAIN[22][2]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10011,
					CELL.DEC_H[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][2], MAIN[10][2], MAIN[9][2], MAIN[8][2], MAIN[9][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01101,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01011,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][2], MAIN[31][2], MAIN[31][3], MAIN[26][2], MAIN[29][2], MAIN[28][2], MAIN[27][2], MAIN[30][2]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][3], MAIN[5][1], MAIN[1][1], MAIN[2][1], MAIN[4][1], MAIN[0][0], MAIN[1][3], MAIN[0][1]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][1], MAIN[30][1], MAIN[25][2], MAIN[30][3], MAIN[28][1], MAIN[27][1], MAIN[26][1], MAIN[29][1]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][2], MAIN[6][1], MAIN[5][2], MAIN[3][1], MAIN[7][1], MAIN[1][2], MAIN[2][2], MAIN[3][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][2], MAIN[17][1], MAIN[15][2], MAIN[18][2], MAIN[17][2], MAIN[16][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b010111,
					CELL.DOUBLE_IO_S0[1] = 0b010011,
					CELL.DOUBLE_IO_S1[0] = 0b111011,
					CELL.DOUBLE_IO_S1[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b011010,
					CELL.DEC_H[0] = 0b011001,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][2], MAIN[14][1], MAIN[11][2], MAIN[13][2], MAIN[16][1], MAIN[15][1]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b110111,
					CELL.DOUBLE_IO_S0[1] = 0b111111,
					CELL.DOUBLE_IO_S1[0] = 0b011011,
					CELL.DOUBLE_IO_S1[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b010101,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[0] = 0b011110,
					CELL.GCLK[0] = 0b010110,
				}
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[18][5];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[21][6];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[29][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[14][7];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[12][7];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[13][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_SN_I2[1] @!MAIN[16][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[14][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_SN_I2[1] @!MAIN[20][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[17][7];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[15][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[30][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[29][7];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[1] @!MAIN[28][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][4];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[0] @!MAIN[22][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[30][7];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][4];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[1] @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[24][7];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][4];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[0] @!MAIN[19][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[18][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_SN_I2[1] @!MAIN[19][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][4];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][4];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][5];
				pass CELL.DOUBLE_IO_S0[0] = CELL.DBUF_IO_H[1] @!MAIN[18][4];
				pass CELL.DOUBLE_IO_S0[1] = CELL.DBUF_IO_H[1] @!MAIN[16][4];
				pass CELL.DOUBLE_IO_S2[0] = CELL.DBUF_IO_H[0] @!MAIN[10][4];
				pass CELL.DOUBLE_IO_S2[1] = CELL.DBUF_IO_H[0] @!MAIN[11][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[27][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[26][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[17][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[17][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[16][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[27][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[26][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[25][8];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[25][6];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[26][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[30][9];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[29][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[28][7];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[24][6];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[31][9];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S1[0] @!MAIN[19][3];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[20][8];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S0[0] @!MAIN[26][3];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S2[0] @!MAIN[28][3];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S1[1] @!MAIN[2][4];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[27][7];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S0[1] @!MAIN[11][3];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S2[1] @!MAIN[18][3];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[20][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[21][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[19][9];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[19][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[20][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[18][7];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[23][9];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[24][9];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[22][7];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[23][7];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][9];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1] @!MAIN[12][3];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1] @!MAIN[5][4];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1] @!MAIN[15][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[0] @!MAIN[24][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[0] @!MAIN[21][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[0] @!MAIN[27][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[25][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0] @!MAIN[22][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[29][3];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[1] @!MAIN[7][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[1] @!MAIN[6][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[17][3];
				bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[23][3];
				bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[14][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][0];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F4;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][0];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				attribute SLEW @[MAIN[31][0], MAIN[30][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][1], MAIN[24][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][1]];
				attribute OFF_SRVAL @[!MAIN[22][0]];
				attribute READBACK_I1 @[!MAIN[15][4]];
				attribute READBACK_I2 @[!MAIN[13][4]];
				attribute READBACK_OQ @[!MAIN[24][1]];
				attribute MUX_I1 @[MAIN[17][0], MAIN[19][0], MAIN[18][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][0], MAIN[20][1], MAIN[22][1]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][0];
				attribute MUX_OFF_D @[MAIN[26][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][0], MAIN[24][2], MAIN[25][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][0];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][0];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G4;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				attribute SLEW @[MAIN[1][0], MAIN[2][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][1], MAIN[8][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][0]];
				attribute OFF_SRVAL @[!MAIN[10][1]];
				attribute READBACK_I1 @[!MAIN[16][3]];
				attribute READBACK_I2 @[!MAIN[13][3]];
				attribute READBACK_OQ @[!MAIN[4][2]];
				attribute MUX_I1 @[MAIN[14][0], MAIN[16][0], MAIN[15][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][0], MAIN[12][1], MAIN[13][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][0];
				attribute MUX_OFF_D @[MAIN[6][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][0], MAIN[6][2], MAIN[8][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][0];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[6][5];
				attribute O1_N @MAIN[5][5];
				attribute O2_P @!MAIN[3][5];
				attribute O2_N @MAIN[1][5];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C4;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[8][5];
				attribute O1_N @MAIN[4][4];
				attribute O2_P @!MAIN[3][4];
				attribute O2_N @MAIN[0][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[4][5];
				attribute O1_N @!MAIN[7][5];
				attribute O2_P @MAIN[0][5];
				attribute O2_N @!MAIN[2][5];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F4               IO[0].O2
			// wire CELL.IMUX_CLB_G4               IO[1].O2
			// wire CELL.IMUX_CLB_C4               DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
		}

		tile_class IO_S0_E {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][4], MAIN[12][4]] {
					CELL.DOUBLE_IO_S0[0] = 0b11,
					CELL.DOUBLE_IO_S0[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][4], MAIN[8][4]] {
					CELL.DOUBLE_IO_S2[0] = 0b00,
					CELL.DOUBLE_IO_S2[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][5], MAIN[24][5], MAIN[25][5], MAIN[26][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][5], MAIN[12][5], MAIN[14][5], MAIN[17][4]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][5], MAIN[9][5], MAIN[13][5], MAIN[10][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][5], MAIN[20][5], MAIN[21][5], MAIN[22][5]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][3], MAIN[3][3], MAIN[5][3], MAIN[4][3], MAIN[6][3]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][4], MAIN[7][3], MAIN[8][3], MAIN[10][3], MAIN[9][3]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[6][6], MAIN[5][9], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b1111111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b0100101,
					CELL.DOUBLE_H0[1] = 0b0111110,
					CELL.DOUBLE_H1[0] = 0b0111101,
					CELL.DOUBLE_H1[1] = 0b0101001,
					CELL.LONG_H[3] = 0b0001011,
					CELL.LONG_H[4] = 0b0000111,
					CELL_N.LONG_H[0] = 0b0100110,
					CELL_N.LONG_H[2] = 0b0101010,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][2], MAIN[19][2], MAIN[20][3], MAIN[20][2], MAIN[22][2]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10011,
					CELL.DEC_H[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][2], MAIN[10][2], MAIN[9][2], MAIN[8][2], MAIN[9][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01101,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01011,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][2], MAIN[31][2], MAIN[31][3], MAIN[26][2], MAIN[29][2], MAIN[28][2], MAIN[27][2], MAIN[30][2]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][3], MAIN[5][1], MAIN[1][1], MAIN[2][1], MAIN[4][1], MAIN[0][0], MAIN[1][3], MAIN[0][1]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][1], MAIN[30][1], MAIN[25][2], MAIN[30][3], MAIN[28][1], MAIN[27][1], MAIN[26][1], MAIN[29][1]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][2], MAIN[6][1], MAIN[5][2], MAIN[3][1], MAIN[7][1], MAIN[1][2], MAIN[2][2], MAIN[3][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][2], MAIN[17][1], MAIN[15][2], MAIN[18][2], MAIN[17][2], MAIN[16][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b010111,
					CELL.DOUBLE_IO_S0[1] = 0b010011,
					CELL.DOUBLE_IO_S1[0] = 0b111011,
					CELL.DOUBLE_IO_S1[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b011010,
					CELL.DEC_H[0] = 0b011001,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][2], MAIN[14][1], MAIN[11][2], MAIN[13][2], MAIN[16][1], MAIN[15][1]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b110111,
					CELL.DOUBLE_IO_S0[1] = 0b111111,
					CELL.DOUBLE_IO_S1[0] = 0b011011,
					CELL.DOUBLE_IO_S1[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b010101,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[0] = 0b011110,
					CELL.GCLK[0] = 0b010110,
				}
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[18][5];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[21][6];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[29][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[14][7];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[12][7];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[13][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_SN_I2[1] @!MAIN[16][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[14][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_SN_I2[1] @!MAIN[20][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[17][7];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[15][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[30][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[29][7];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[1] @!MAIN[28][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][4];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[0] @!MAIN[22][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[30][7];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][4];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[1] @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[24][7];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][4];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[0] @!MAIN[19][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[18][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_SN_I2[1] @!MAIN[19][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][4];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][4];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][5];
				pass CELL.DOUBLE_IO_S0[0] = CELL.DBUF_IO_H[1] @!MAIN[18][4];
				pass CELL.DOUBLE_IO_S0[1] = CELL.DBUF_IO_H[1] @!MAIN[16][4];
				pass CELL.DOUBLE_IO_S2[0] = CELL.DBUF_IO_H[0] @!MAIN[10][4];
				pass CELL.DOUBLE_IO_S2[1] = CELL.DBUF_IO_H[0] @!MAIN[11][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[27][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[26][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[17][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[17][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[16][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[27][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[26][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[25][8];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[25][6];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[26][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[30][9];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[29][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[28][7];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[24][6];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[31][9];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[26][3];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[28][3];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[20][8];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S1[0] @!MAIN[19][3];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S0[1] @!MAIN[11][3];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S2[1] @!MAIN[18][3];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[27][7];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S1[1] @!MAIN[2][4];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[20][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[21][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[19][9];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[19][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[20][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[18][7];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[23][9];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[24][9];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[22][7];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[23][7];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][9];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1] @!MAIN[12][3];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1] @!MAIN[5][4];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1] @!MAIN[15][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[0] @!MAIN[24][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[0] @!MAIN[21][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[0] @!MAIN[27][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[25][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0] @!MAIN[22][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[29][3];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[1] @!MAIN[7][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[1] @!MAIN[6][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[17][3];
				bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[23][3];
				bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[14][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][0];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F4;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][0];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				attribute SLEW @[MAIN[31][0], MAIN[30][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][1], MAIN[24][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][1]];
				attribute OFF_SRVAL @[!MAIN[22][0]];
				attribute READBACK_I1 @[!MAIN[15][4]];
				attribute READBACK_I2 @[!MAIN[13][4]];
				attribute READBACK_OQ @[!MAIN[24][1]];
				attribute MUX_I1 @[MAIN[17][0], MAIN[19][0], MAIN[18][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][0], MAIN[20][1], MAIN[22][1]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][0];
				attribute MUX_OFF_D @[MAIN[26][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][0], MAIN[24][2], MAIN[25][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][0];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][0];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G4;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[1][0], MAIN[2][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][1], MAIN[8][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][0]];
				attribute OFF_SRVAL @[!MAIN[10][1]];
				attribute READBACK_I1 @[!MAIN[16][3]];
				attribute READBACK_I2 @[!MAIN[13][3]];
				attribute READBACK_OQ @[!MAIN[4][2]];
				attribute MUX_I1 @[MAIN[14][0], MAIN[16][0], MAIN[15][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][0], MAIN[12][1], MAIN[13][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][0];
				attribute MUX_OFF_D @[MAIN[6][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][0], MAIN[6][2], MAIN[8][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][0];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[6][5];
				attribute O1_N @MAIN[5][5];
				attribute O2_P @!MAIN[3][5];
				attribute O2_N @MAIN[1][5];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C4;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[8][5];
				attribute O1_N @MAIN[4][4];
				attribute O2_P @!MAIN[3][4];
				attribute O2_N @MAIN[0][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[4][5];
				attribute O1_N @!MAIN[7][5];
				attribute O2_P @MAIN[0][5];
				attribute O2_N @!MAIN[2][5];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F4               IO[0].O2
			// wire CELL.IMUX_CLB_G4               IO[1].O2
			// wire CELL.IMUX_CLB_C4               DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[1].CLKIN
		}

		tile_class IO_S1_W {
			cell CELL;
			cell CELL_N;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][4], MAIN[12][4]] {
					CELL.DOUBLE_IO_S0[0] = 0b11,
					CELL.DOUBLE_IO_S0[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][4], MAIN[8][4]] {
					CELL.DOUBLE_IO_S2[0] = 0b00,
					CELL.DOUBLE_IO_S2[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][5], MAIN[24][5], MAIN[25][5], MAIN[26][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][5], MAIN[12][5], MAIN[14][5], MAIN[17][4]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][5], MAIN[9][5], MAIN[13][5], MAIN[10][5]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][5], MAIN[20][5], MAIN[21][5], MAIN[22][5]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][3], MAIN[3][3], MAIN[5][3], MAIN[4][3], MAIN[6][3]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][4], MAIN[7][3], MAIN[8][3], MAIN[10][3], MAIN[9][3]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_CLB_F2 @[MAIN[8][8], MAIN[10][7], MAIN[9][8], MAIN[10][8], MAIN[11][9], MAIN[11][8], MAIN[11][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b1110011,
					CELL.SINGLE_H[3] = 0b1110101,
					CELL.DOUBLE_H0[0] = 0b0110010,
					CELL.DOUBLE_H0[1] = 0b1111111,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b0110100,
					CELL.LONG_H[3] = 0b0010101,
					CELL.LONG_H[4] = 0b0010011,
					CELL_N.LONG_H[0] = 0b0100011,
					CELL_N.LONG_H[2] = 0b0100101,
				}
				mux CELL.IMUX_CLB_F4 @[MAIN[6][8], MAIN[6][6], MAIN[5][9], MAIN[7][8], MAIN[5][8], MAIN[6][7], MAIN[8][9]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b1111111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b0100101,
					CELL.DOUBLE_H0[1] = 0b0111110,
					CELL.DOUBLE_H1[0] = 0b0111101,
					CELL.DOUBLE_H1[1] = 0b0101001,
					CELL.LONG_H[3] = 0b0001011,
					CELL.LONG_H[4] = 0b0000111,
					CELL_N.LONG_H[0] = 0b0100110,
					CELL_N.LONG_H[2] = 0b0101010,
				}
				mux CELL.IMUX_CLB_G2 @[MAIN[0][6], MAIN[2][7], MAIN[3][9], MAIN[2][6], MAIN[2][9], MAIN[3][8], MAIN[1][6], MAIN[3][6]] {
					CELL.SPECIAL_CLB_COUT0 = 0b00011111,
					CELL.SINGLE_H[0] = 0b01101111,
					CELL.SINGLE_H[1] = 0b00100111,
					CELL.SINGLE_H[2] = 0b10110111,
					CELL.SINGLE_H[3] = 0b10111011,
					CELL.DOUBLE_H0[0] = 0b11111111,
					CELL.DOUBLE_H0[1] = 0b00110101,
					CELL.DOUBLE_H1[0] = 0b01111101,
					CELL.DOUBLE_H1[1] = 0b10111110,
					CELL.LONG_H[3] = 0b00101110,
					CELL.LONG_H[4] = 0b00111100,
					CELL_N.LONG_H[0] = 0b00111001,
					CELL_N.LONG_H[2] = 0b00101011,
				}
				mux CELL.IMUX_CLB_G4 @[MAIN[4][7], MAIN[5][6], MAIN[3][7], MAIN[4][8], MAIN[4][9], MAIN[4][6], MAIN[5][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0000111,
					CELL.SINGLE_H[2] = 0b1100111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1101101,
					CELL.DOUBLE_H0[1] = 0b0100110,
					CELL.DOUBLE_H1[0] = 0b0111110,
					CELL.DOUBLE_H1[1] = 0b1111111,
					CELL.LONG_H[3] = 0b0001101,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101010,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C2 @[MAIN[0][8], MAIN[2][8], MAIN[0][9], MAIN[0][7], MAIN[1][9], MAIN[1][8], MAIN[1][7]] {
					CELL.SINGLE_H[0] = 0b0000111,
					CELL.SINGLE_H[1] = 0b0011111,
					CELL.SINGLE_H[2] = 0b1111111,
					CELL.SINGLE_H[3] = 0b1101011,
					CELL.DOUBLE_H0[0] = 0b1100111,
					CELL.DOUBLE_H0[1] = 0b0111101,
					CELL.DOUBLE_H1[0] = 0b0100101,
					CELL.DOUBLE_H1[1] = 0b1101110,
					CELL.LONG_H[3] = 0b0001110,
					CELL.LONG_H[4] = 0b0101100,
					CELL_N.LONG_H[0] = 0b0101001,
					CELL_N.LONG_H[2] = 0b0001011,
				}
				mux CELL.IMUX_CLB_C4 @[MAIN[7][9], MAIN[9][7], MAIN[10][9], MAIN[7][7], MAIN[9][9], MAIN[7][6], MAIN[8][7]] {
					CELL.SINGLE_H[0] = 0b0011111,
					CELL.SINGLE_H[1] = 0b0101111,
					CELL.SINGLE_H[2] = 0b0110001,
					CELL.SINGLE_H[3] = 0b0110010,
					CELL.DOUBLE_H0[0] = 0b1110101,
					CELL.DOUBLE_H0[1] = 0b0111011,
					CELL.DOUBLE_H1[0] = 0b1111111,
					CELL.DOUBLE_H1[1] = 0b1110110,
					CELL.LONG_H[3] = 0b0010110,
					CELL.LONG_H[4] = 0b0010101,
					CELL_N.LONG_H[0] = 0b0100101,
					CELL_N.LONG_H[2] = 0b0100110,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][2], MAIN[19][2], MAIN[20][3], MAIN[20][2], MAIN[22][2]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10011,
					CELL.DEC_H[1] = 0b10101,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][2], MAIN[10][2], MAIN[9][2], MAIN[8][2], MAIN[9][1]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01101,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01011,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][2], MAIN[31][2], MAIN[31][3], MAIN[26][2], MAIN[29][2], MAIN[28][2], MAIN[27][2], MAIN[30][2]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][3], MAIN[5][1], MAIN[1][1], MAIN[2][1], MAIN[4][1], MAIN[0][0], MAIN[1][3], MAIN[0][1]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][1], MAIN[30][1], MAIN[25][2], MAIN[30][3], MAIN[28][1], MAIN[27][1], MAIN[26][1], MAIN[29][1]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][2], MAIN[6][1], MAIN[5][2], MAIN[3][1], MAIN[7][1], MAIN[1][2], MAIN[2][2], MAIN[3][2]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][2], MAIN[17][1], MAIN[15][2], MAIN[18][2], MAIN[17][2], MAIN[16][2]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b010111,
					CELL.DOUBLE_IO_S0[1] = 0b010011,
					CELL.DOUBLE_IO_S1[0] = 0b111011,
					CELL.DOUBLE_IO_S1[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b011010,
					CELL.DEC_H[0] = 0b011001,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][2], MAIN[14][1], MAIN[11][2], MAIN[13][2], MAIN[16][1], MAIN[15][1]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_S0[0] = 0b110111,
					CELL.DOUBLE_IO_S0[1] = 0b111111,
					CELL.DOUBLE_IO_S1[0] = 0b011011,
					CELL.DOUBLE_IO_S1[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b010101,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[0] = 0b011110,
					CELL.GCLK[0] = 0b010110,
				}
				progbuf CELL.LONG_H[3] = CELL.SINGLE_V[2] @!MAIN[18][5];
				progbuf CELL.LONG_H[4] = CELL.SINGLE_V[3] @!MAIN[21][6];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H_E[0] @!MAIN[29][6];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H_E[1] @!MAIN[14][7];
				progbuf CELL.LONG_V[2] = CELL.SINGLE_H[2] @!MAIN[12][7];
				progbuf CELL.LONG_V[3] = CELL.SINGLE_H[3] @!MAIN[13][7];
				pass CELL.SINGLE_H[0] = CELL.TIE_0 @!MAIN[12][9];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_S @!MAIN[11][6];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_SN_I2[1] @!MAIN[16][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_CLB_XQ_S @!MAIN[9][6];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[14][6];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[2] @!MAIN[25][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_CLB_X_S @!MAIN[13][6];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_SN_I2[1] @!MAIN[20][6];
				pass CELL.SINGLE_H[3] = CELL.LONG_V[3] @!MAIN[17][7];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_XQ_S @!MAIN[10][6];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[15][6];
				pass CELL.SINGLE_H_E[0] = CELL.LONG_V[0] @!MAIN[30][6];
				pass CELL.SINGLE_H_E[1] = CELL.LONG_V[1] @!MAIN[29][7];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][5];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[1] @!MAIN[28][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][5];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][5];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][4];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[0] @!MAIN[22][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][4];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][4];
				pass CELL.SINGLE_V[2] = CELL.TIE_0 @!MAIN[13][9];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[3] @!MAIN[30][7];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][4];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[1] @!MAIN[27][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][4];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][4];
				pass CELL.SINGLE_V[3] = CELL.LONG_H[4] @!MAIN[24][7];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][4];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[0] @!MAIN[19][5];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][4];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][5];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_CLB_XQ_S @!MAIN[8][6];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[18][6];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_CLB_X_S @!MAIN[12][6];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_SN_I2[1] @!MAIN[19][6];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][4];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][4];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][4];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][5];
				pass CELL.DOUBLE_IO_S0[0] = CELL.DBUF_IO_H[1] @!MAIN[18][4];
				pass CELL.DOUBLE_IO_S0[1] = CELL.DBUF_IO_H[1] @!MAIN[16][4];
				pass CELL.DOUBLE_IO_S2[0] = CELL.DBUF_IO_H[0] @!MAIN[10][4];
				pass CELL.DOUBLE_IO_S2[1] = CELL.DBUF_IO_H[0] @!MAIN[11][4];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @!MAIN[28][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0] @!MAIN[27][9];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @!MAIN[26][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @!MAIN[17][8];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @!MAIN[17][9];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @!MAIN[16][9];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @!MAIN[27][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2] @!MAIN[26][8];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @!MAIN[25][8];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @!MAIN[25][6];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @!MAIN[26][7];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @!MAIN[26][6];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @!MAIN[30][9];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @!MAIN[29][9];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @!MAIN[19][8];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1] @!MAIN[18][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @!MAIN[29][8];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @!MAIN[28][8];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @!MAIN[28][7];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3] @!MAIN[24][6];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @!MAIN[31][9];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S1[0] @!MAIN[19][3];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @!MAIN[20][8];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S0[0] @!MAIN[26][3];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S2[0] @!MAIN[28][3];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @!MAIN[30][8];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S1[1] @!MAIN[2][4];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @!MAIN[27][7];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S0[1] @!MAIN[11][3];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S2[1] @!MAIN[18][3];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0] @!MAIN[20][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0] @!MAIN[21][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0] @!MAIN[19][9];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1] @!MAIN[19][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1] @!MAIN[20][7];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1] @!MAIN[18][7];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0] @!MAIN[23][9];
				bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0] @!MAIN[24][9];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1] @!MAIN[22][7];
				bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1] @!MAIN[23][7];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0] @!MAIN[22][9];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1] @!MAIN[12][3];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1] @!MAIN[5][4];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1] @!MAIN[15][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1] @!MAIN[21][7];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[0] @!MAIN[24][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[0] @!MAIN[21][3];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[0] @!MAIN[27][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[25][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0] @!MAIN[22][3];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[29][3];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[1] @!MAIN[7][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[1] @!MAIN[6][4];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[17][3];
				bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0] @!MAIN[23][3];
				bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1] @!MAIN[14][3];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][0];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][0];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F4;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][0];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[31][0], MAIN[30][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][1], MAIN[24][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][1]];
				attribute OFF_SRVAL @[!MAIN[22][0]];
				attribute READBACK_I1 @[!MAIN[15][4]];
				attribute READBACK_I2 @[!MAIN[13][4]];
				attribute READBACK_OQ @[!MAIN[24][1]];
				attribute MUX_I1 @[MAIN[17][0], MAIN[19][0], MAIN[18][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][0], MAIN[20][1], MAIN[22][1]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][0];
				attribute MUX_OFF_D @[MAIN[26][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][0], MAIN[24][2], MAIN[25][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][0];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][0];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][0];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G4;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][0];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				attribute SLEW @[MAIN[1][0], MAIN[2][0]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][1], MAIN[8][0]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][0]];
				attribute OFF_SRVAL @[!MAIN[10][1]];
				attribute READBACK_I1 @[!MAIN[16][3]];
				attribute READBACK_I2 @[!MAIN[13][3]];
				attribute READBACK_OQ @[!MAIN[4][2]];
				attribute MUX_I1 @[MAIN[14][0], MAIN[16][0], MAIN[15][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][0], MAIN[12][1], MAIN[13][0]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][1]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][0];
				attribute MUX_OFF_D @[MAIN[6][0]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][0], MAIN[6][2], MAIN[8][1]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][0];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[6][5];
				attribute O1_N @MAIN[5][5];
				attribute O2_P @!MAIN[3][5];
				attribute O2_N @MAIN[1][5];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C4;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[8][5];
				attribute O1_N @MAIN[4][4];
				attribute O2_P @!MAIN[3][4];
				attribute O2_N @MAIN[0][4];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[4][5];
				attribute O1_N @!MAIN[7][5];
				attribute O2_P @MAIN[0][5];
				attribute O2_N @!MAIN[2][5];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F4               IO[0].O2
			// wire CELL.IMUX_CLB_G4               IO[1].O2
			// wire CELL.IMUX_CLB_C4               DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[0].CLKIN
		}

		tile_class IO_N0 {
			cell CELL;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 6);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 6);
			bitrect MAIN_W: Vertical (rev 32, rev 6);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][1], MAIN[12][1]] {
					CELL.DOUBLE_IO_N2[0] = 0b11,
					CELL.DOUBLE_IO_N2[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][1], MAIN[8][1]] {
					CELL.DOUBLE_IO_N0[0] = 0b00,
					CELL.DOUBLE_IO_N0[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][0], MAIN[24][0], MAIN[25][0], MAIN[26][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][0], MAIN[12][0], MAIN[14][0], MAIN[17][1]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][0], MAIN[9][0], MAIN[13][0], MAIN[10][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][0], MAIN[20][0], MAIN[21][0], MAIN[22][0]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][2], MAIN[3][2], MAIN[5][2], MAIN[4][2], MAIN[6][2]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][1], MAIN[7][2], MAIN[8][2], MAIN[10][2], MAIN[9][2]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][3], MAIN[19][3], MAIN[20][2], MAIN[20][3], MAIN[22][3]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10101,
					CELL.DEC_H[1] = 0b10011,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][3], MAIN[10][3], MAIN[8][3], MAIN[9][3], MAIN[9][4]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01011,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01101,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][3], MAIN[31][3], MAIN[31][2], MAIN[26][3], MAIN[29][3], MAIN[28][3], MAIN[27][3], MAIN[30][3]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][2], MAIN[5][4], MAIN[1][4], MAIN[2][4], MAIN[4][4], MAIN[0][5], MAIN[1][2], MAIN[0][4]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][4], MAIN[30][4], MAIN[25][3], MAIN[30][2], MAIN[28][4], MAIN[27][4], MAIN[26][4], MAIN[29][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][3], MAIN[6][4], MAIN[5][3], MAIN[3][4], MAIN[7][4], MAIN[1][3], MAIN[2][3], MAIN[3][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][3], MAIN[17][4], MAIN[18][3], MAIN[15][3], MAIN[17][3], MAIN[16][3]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b110111,
					CELL.DOUBLE_IO_N1[1] = 0b111111,
					CELL.DOUBLE_IO_N2[0] = 0b011011,
					CELL.DOUBLE_IO_N2[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b010110,
					CELL.DEC_H[1] = 0b010101,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[14][4], MAIN[13][3], MAIN[11][3], MAIN[16][4], MAIN[15][4]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b010111,
					CELL.DOUBLE_IO_N1[1] = 0b010011,
					CELL.DOUBLE_IO_N2[0] = 0b111011,
					CELL.DOUBLE_IO_N2[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011001,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[1] = 0b011110,
					CELL.GCLK[0] = 0b011010,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[18][0];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][0];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[0] @!MAIN[28][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][0];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][1];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[1] @!MAIN[22][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][1];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][1];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[0] @!MAIN[27][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][1];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][1];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[1] @!MAIN[19][0];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][1];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][0];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][1];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][1];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][1];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][0];
				pass CELL.DOUBLE_IO_N0[0] = CELL.DBUF_IO_H[0] @!MAIN[10][1];
				pass CELL.DOUBLE_IO_N0[1] = CELL.DBUF_IO_H[0] @!MAIN[11][1];
				pass CELL.DOUBLE_IO_N2[0] = CELL.DBUF_IO_H[1] @!MAIN[18][1];
				pass CELL.DOUBLE_IO_N2[1] = CELL.DBUF_IO_H[1] @!MAIN[16][1];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[28][2];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[26][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N1[0] @!MAIN[19][2];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N0[1] @!MAIN[18][2];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N2[1] @!MAIN[11][2];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N1[1] @!MAIN[2][1];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1] @!MAIN[15][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1] @!MAIN[5][1];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1] @!MAIN[12][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[27][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[0] @!MAIN[21][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[0] @!MAIN[24][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[29][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0] @!MAIN[22][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[25][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[1] @!MAIN[17][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[1] @!MAIN[6][1];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[7][1];
				bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[23][2];
				bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[14][2];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][5];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][5];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F2_N;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][5];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				attribute SLEW @[MAIN[31][5], MAIN[30][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][4], MAIN[24][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][4]];
				attribute OFF_SRVAL @[!MAIN[22][5]];
				attribute READBACK_I1 @[!MAIN[15][1]];
				attribute READBACK_I2 @[!MAIN[13][1]];
				attribute READBACK_OQ @[!MAIN[24][4]];
				attribute MUX_I1 @[MAIN[17][5], MAIN[19][5], MAIN[18][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][5], MAIN[20][4], MAIN[22][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][5];
				attribute MUX_OFF_D @[MAIN[26][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][5], MAIN[24][3], MAIN[25][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][5];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][5];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G2_N;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][5];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				attribute SLEW @[MAIN[1][5], MAIN[2][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][4], MAIN[8][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][5]];
				attribute OFF_SRVAL @[!MAIN[10][4]];
				attribute READBACK_I1 @[!MAIN[16][2]];
				attribute READBACK_I2 @[!MAIN[13][2]];
				attribute READBACK_OQ @[!MAIN[4][3]];
				attribute MUX_I1 @[MAIN[14][5], MAIN[16][5], MAIN[15][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][5], MAIN[12][4], MAIN[13][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][5];
				attribute MUX_OFF_D @[MAIN[6][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][5], MAIN[6][3], MAIN[8][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][5];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][0];
				attribute O1_N @MAIN[1][0];
				attribute O2_P @!MAIN[6][0];
				attribute O2_N @MAIN[5][0];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C2_N;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][1];
				attribute O1_N @MAIN[0][1];
				attribute O2_P @!MAIN[8][0];
				attribute O2_N @MAIN[4][1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[0][0];
				attribute O1_N @!MAIN[2][0];
				attribute O2_P @MAIN[4][0];
				attribute O2_N @!MAIN[7][0];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F2_N             IO[0].O2
			// wire CELL.IMUX_CLB_G2_N             IO[1].O2
			// wire CELL.IMUX_CLB_C2_N             DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
		}

		tile_class IO_N1 {
			cell CELL;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 6);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 6);
			bitrect MAIN_W: Vertical (rev 32, rev 6);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][1], MAIN[12][1]] {
					CELL.DOUBLE_IO_N2[0] = 0b11,
					CELL.DOUBLE_IO_N2[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][1], MAIN[8][1]] {
					CELL.DOUBLE_IO_N0[0] = 0b00,
					CELL.DOUBLE_IO_N0[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][0], MAIN[24][0], MAIN[25][0], MAIN[26][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][0], MAIN[12][0], MAIN[14][0], MAIN[17][1]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][0], MAIN[9][0], MAIN[13][0], MAIN[10][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][0], MAIN[20][0], MAIN[21][0], MAIN[22][0]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][2], MAIN[3][2], MAIN[5][2], MAIN[4][2], MAIN[6][2]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][1], MAIN[7][2], MAIN[8][2], MAIN[10][2], MAIN[9][2]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][3], MAIN[19][3], MAIN[20][2], MAIN[20][3], MAIN[22][3]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10101,
					CELL.DEC_H[1] = 0b10011,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][3], MAIN[10][3], MAIN[8][3], MAIN[9][3], MAIN[9][4]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01011,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01101,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][3], MAIN[31][3], MAIN[31][2], MAIN[26][3], MAIN[29][3], MAIN[28][3], MAIN[27][3], MAIN[30][3]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][2], MAIN[5][4], MAIN[1][4], MAIN[2][4], MAIN[4][4], MAIN[0][5], MAIN[1][2], MAIN[0][4]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][4], MAIN[30][4], MAIN[25][3], MAIN[30][2], MAIN[28][4], MAIN[27][4], MAIN[26][4], MAIN[29][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][3], MAIN[6][4], MAIN[5][3], MAIN[3][4], MAIN[7][4], MAIN[1][3], MAIN[2][3], MAIN[3][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][3], MAIN[17][4], MAIN[18][3], MAIN[15][3], MAIN[17][3], MAIN[16][3]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b110111,
					CELL.DOUBLE_IO_N1[1] = 0b111111,
					CELL.DOUBLE_IO_N2[0] = 0b011011,
					CELL.DOUBLE_IO_N2[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b010110,
					CELL.DEC_H[1] = 0b010101,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[14][4], MAIN[13][3], MAIN[11][3], MAIN[16][4], MAIN[15][4]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b010111,
					CELL.DOUBLE_IO_N1[1] = 0b010011,
					CELL.DOUBLE_IO_N2[0] = 0b111011,
					CELL.DOUBLE_IO_N2[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011001,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[1] = 0b011110,
					CELL.GCLK[0] = 0b011010,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[18][0];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][0];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[0] @!MAIN[28][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][0];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][1];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[1] @!MAIN[22][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][1];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][1];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[0] @!MAIN[27][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][1];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][1];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[1] @!MAIN[19][0];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][1];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][0];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][1];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][1];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][1];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][0];
				pass CELL.DOUBLE_IO_N0[0] = CELL.DBUF_IO_H[0] @!MAIN[10][1];
				pass CELL.DOUBLE_IO_N0[1] = CELL.DBUF_IO_H[0] @!MAIN[11][1];
				pass CELL.DOUBLE_IO_N2[0] = CELL.DBUF_IO_H[1] @!MAIN[18][1];
				pass CELL.DOUBLE_IO_N2[1] = CELL.DBUF_IO_H[1] @!MAIN[16][1];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N1[0] @!MAIN[19][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[28][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N2[0] @!MAIN[26][2];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N1[1] @!MAIN[2][1];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N0[1] @!MAIN[18][2];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N2[1] @!MAIN[11][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1] @!MAIN[15][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1] @!MAIN[5][1];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1] @!MAIN[12][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[27][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[0] @!MAIN[21][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[0] @!MAIN[24][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[29][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0] @!MAIN[22][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[25][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[1] @!MAIN[17][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[1] @!MAIN[6][1];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[7][1];
				bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[23][2];
				bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[14][2];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][5];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][5];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F2_N;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][5];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				attribute SLEW @[MAIN[31][5], MAIN[30][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][4], MAIN[24][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][4]];
				attribute OFF_SRVAL @[!MAIN[22][5]];
				attribute READBACK_I1 @[!MAIN[15][1]];
				attribute READBACK_I2 @[!MAIN[13][1]];
				attribute READBACK_OQ @[!MAIN[24][4]];
				attribute MUX_I1 @[MAIN[17][5], MAIN[19][5], MAIN[18][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][5], MAIN[20][4], MAIN[22][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][5];
				attribute MUX_OFF_D @[MAIN[26][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][5], MAIN[24][3], MAIN[25][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][5];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][5];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G2_N;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][5];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				attribute SLEW @[MAIN[1][5], MAIN[2][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][4], MAIN[8][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][5]];
				attribute OFF_SRVAL @[!MAIN[10][4]];
				attribute READBACK_I1 @[!MAIN[16][2]];
				attribute READBACK_I2 @[!MAIN[13][2]];
				attribute READBACK_OQ @[!MAIN[4][3]];
				attribute MUX_I1 @[MAIN[14][5], MAIN[16][5], MAIN[15][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][5], MAIN[12][4], MAIN[13][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][5];
				attribute MUX_OFF_D @[MAIN[6][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][5], MAIN[6][3], MAIN[8][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][5];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][0];
				attribute O1_N @MAIN[1][0];
				attribute O2_P @!MAIN[6][0];
				attribute O2_N @MAIN[5][0];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C2_N;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][1];
				attribute O1_N @MAIN[0][1];
				attribute O2_P @!MAIN[8][0];
				attribute O2_N @MAIN[4][1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[0][0];
				attribute O1_N @!MAIN[2][0];
				attribute O2_P @MAIN[4][0];
				attribute O2_N @!MAIN[7][0];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F2_N             IO[0].O2
			// wire CELL.IMUX_CLB_G2_N             IO[1].O2
			// wire CELL.IMUX_CLB_C2_N             DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
		}

		tile_class IO_N0_E {
			cell CELL;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 6);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 6);
			bitrect MAIN_W: Vertical (rev 32, rev 6);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][1], MAIN[12][1]] {
					CELL.DOUBLE_IO_N2[0] = 0b11,
					CELL.DOUBLE_IO_N2[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][1], MAIN[8][1]] {
					CELL.DOUBLE_IO_N0[0] = 0b00,
					CELL.DOUBLE_IO_N0[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][0], MAIN[24][0], MAIN[25][0], MAIN[26][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][0], MAIN[12][0], MAIN[14][0], MAIN[17][1]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][0], MAIN[9][0], MAIN[13][0], MAIN[10][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][0], MAIN[20][0], MAIN[21][0], MAIN[22][0]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][2], MAIN[3][2], MAIN[5][2], MAIN[4][2], MAIN[6][2]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][1], MAIN[7][2], MAIN[8][2], MAIN[10][2], MAIN[9][2]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][3], MAIN[19][3], MAIN[20][2], MAIN[20][3], MAIN[22][3]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10101,
					CELL.DEC_H[1] = 0b10011,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][3], MAIN[10][3], MAIN[8][3], MAIN[9][3], MAIN[9][4]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01011,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01101,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][3], MAIN[31][3], MAIN[31][2], MAIN[26][3], MAIN[29][3], MAIN[28][3], MAIN[27][3], MAIN[30][3]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][2], MAIN[5][4], MAIN[1][4], MAIN[2][4], MAIN[4][4], MAIN[0][5], MAIN[1][2], MAIN[0][4]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][4], MAIN[30][4], MAIN[25][3], MAIN[30][2], MAIN[28][4], MAIN[27][4], MAIN[26][4], MAIN[29][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][3], MAIN[6][4], MAIN[5][3], MAIN[3][4], MAIN[7][4], MAIN[1][3], MAIN[2][3], MAIN[3][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][3], MAIN[17][4], MAIN[18][3], MAIN[15][3], MAIN[17][3], MAIN[16][3]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b110111,
					CELL.DOUBLE_IO_N1[1] = 0b111111,
					CELL.DOUBLE_IO_N2[0] = 0b011011,
					CELL.DOUBLE_IO_N2[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b010110,
					CELL.DEC_H[1] = 0b010101,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[14][4], MAIN[13][3], MAIN[11][3], MAIN[16][4], MAIN[15][4]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b010111,
					CELL.DOUBLE_IO_N1[1] = 0b010011,
					CELL.DOUBLE_IO_N2[0] = 0b111011,
					CELL.DOUBLE_IO_N2[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011001,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[1] = 0b011110,
					CELL.GCLK[0] = 0b011010,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[18][0];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][0];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[0] @!MAIN[28][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][0];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][1];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[1] @!MAIN[22][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][1];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][1];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[0] @!MAIN[27][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][1];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][1];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[1] @!MAIN[19][0];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][1];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][0];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][1];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][1];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][1];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][0];
				pass CELL.DOUBLE_IO_N0[0] = CELL.DBUF_IO_H[0] @!MAIN[10][1];
				pass CELL.DOUBLE_IO_N0[1] = CELL.DBUF_IO_H[0] @!MAIN[11][1];
				pass CELL.DOUBLE_IO_N2[0] = CELL.DBUF_IO_H[1] @!MAIN[18][1];
				pass CELL.DOUBLE_IO_N2[1] = CELL.DBUF_IO_H[1] @!MAIN[16][1];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[28][2];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[26][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N1[0] @!MAIN[19][2];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N0[1] @!MAIN[18][2];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N2[1] @!MAIN[11][2];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N1[1] @!MAIN[2][1];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1] @!MAIN[15][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1] @!MAIN[5][1];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1] @!MAIN[12][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[27][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[0] @!MAIN[21][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[0] @!MAIN[24][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[29][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0] @!MAIN[22][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[25][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[1] @!MAIN[17][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[1] @!MAIN[6][1];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[7][1];
				bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[23][2];
				bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[14][2];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][5];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][5];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F2_N;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][5];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[31][5], MAIN[30][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][4], MAIN[24][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][4]];
				attribute OFF_SRVAL @[!MAIN[22][5]];
				attribute READBACK_I1 @[!MAIN[15][1]];
				attribute READBACK_I2 @[!MAIN[13][1]];
				attribute READBACK_OQ @[!MAIN[24][4]];
				attribute MUX_I1 @[MAIN[17][5], MAIN[19][5], MAIN[18][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][5], MAIN[20][4], MAIN[22][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][5];
				attribute MUX_OFF_D @[MAIN[26][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][5], MAIN[24][3], MAIN[25][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][5];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][5];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G2_N;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][5];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				attribute SLEW @[MAIN[1][5], MAIN[2][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][4], MAIN[8][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][5]];
				attribute OFF_SRVAL @[!MAIN[10][4]];
				attribute READBACK_I1 @[!MAIN[16][2]];
				attribute READBACK_I2 @[!MAIN[13][2]];
				attribute READBACK_OQ @[!MAIN[4][3]];
				attribute MUX_I1 @[MAIN[14][5], MAIN[16][5], MAIN[15][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][5], MAIN[12][4], MAIN[13][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][5];
				attribute MUX_OFF_D @[MAIN[6][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][5], MAIN[6][3], MAIN[8][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][5];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][0];
				attribute O1_N @MAIN[1][0];
				attribute O2_P @!MAIN[6][0];
				attribute O2_N @MAIN[5][0];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C2_N;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][1];
				attribute O1_N @MAIN[0][1];
				attribute O2_P @!MAIN[8][0];
				attribute O2_N @MAIN[4][1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[0][0];
				attribute O1_N @!MAIN[2][0];
				attribute O2_P @MAIN[4][0];
				attribute O2_N @!MAIN[7][0];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F2_N             IO[0].O2
			// wire CELL.IMUX_CLB_G2_N             IO[1].O2
			// wire CELL.IMUX_CLB_C2_N             DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[0].CLKIN
		}

		tile_class IO_N1_W {
			cell CELL;
			cell CELL_E;
			cell CELL_W;
			bitrect MAIN: Vertical (rev 32, rev 6);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_E: Vertical (rev 32, rev 6);
			bitrect MAIN_W: Vertical (rev 21, rev 6);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[14][1], MAIN[12][1]] {
					CELL.DOUBLE_IO_N2[0] = 0b11,
					CELL.DOUBLE_IO_N2[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[9][1], MAIN[8][1]] {
					CELL.DOUBLE_IO_N0[0] = 0b00,
					CELL.DOUBLE_IO_N0[1] = 0b11,
				}
				mux CELL.LONG_V[0] @[MAIN[27][0], MAIN[24][0], MAIN[25][0], MAIN[26][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][0], MAIN[12][0], MAIN[14][0], MAIN[17][1]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][0], MAIN[9][0], MAIN[13][0], MAIN[10][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][0], MAIN[20][0], MAIN[21][0], MAIN[22][0]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2[0] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[2][2], MAIN[3][2], MAIN[5][2], MAIN[4][2], MAIN[6][2]] {
					CELL.SINGLE_V[0] = 0b01111,
					CELL.SINGLE_V[2] = 0b00011,
					CELL.LONG_V[0] = 0b00101,
					CELL.LONG_V[2] = 0b00110,
					off = 0b11111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[1][1], MAIN[7][2], MAIN[8][2], MAIN[10][2], MAIN[9][2]] {
					CELL.SINGLE_V[1] = 0b01111,
					CELL.SINGLE_V[3] = 0b00011,
					CELL.LONG_V[1] = 0b00101,
					CELL.LONG_V[3] = 0b00110,
					off = 0b11111,
				}
				mux CELL.IMUX_IO_O1[0] @[MAIN[21][3], MAIN[19][3], MAIN[20][2], MAIN[20][3], MAIN[22][3]] {
					CELL.TIE_0 = 0b11111,
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b01111,
					CELL.LONG_V[2] = 0b00101,
					CELL.LONG_V[3] = 0b10110,
					CELL.DEC_H[0] = 0b10101,
					CELL.DEC_H[1] = 0b10011,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[7][3], MAIN[10][3], MAIN[8][3], MAIN[9][3], MAIN[9][4]] {
					CELL.TIE_0 = 0b11111,
					CELL.DEC_H[0] = 0b00011,
					CELL.DEC_H[1] = 0b00101,
					CELL_E.DOUBLE_V0[1] = 0b01011,
					CELL_E.DOUBLE_V1[0] = 0b10111,
					CELL_E.LONG_V[0] = 0b01101,
					CELL_E.LONG_V[1] = 0b01110,
				}
				mux CELL.IMUX_IO_OK[0] @[MAIN[23][3], MAIN[31][3], MAIN[31][2], MAIN[26][3], MAIN[29][3], MAIN[28][3], MAIN[27][3], MAIN[30][3]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b11111111,
					CELL.SINGLE_V[2] = 0b01011111,
					CELL.SINGLE_V[3] = 0b01101111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_OK[1] @[MAIN[0][2], MAIN[5][4], MAIN[1][4], MAIN[2][4], MAIN[4][4], MAIN[0][5], MAIN[1][2], MAIN[0][4]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b11111111,
					CELL_E.SINGLE_V[1] = 0b01111011,
					CELL_E.SINGLE_V[2] = 0b01111101,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[0] @[MAIN[23][4], MAIN[30][4], MAIN[25][3], MAIN[30][2], MAIN[28][4], MAIN[27][4], MAIN[26][4], MAIN[29][4]] {
					CELL.SINGLE_V[0] = 0b00111111,
					CELL.SINGLE_V[1] = 0b01011111,
					CELL.SINGLE_V[2] = 0b01101111,
					CELL.SINGLE_V[3] = 0b11111111,
					CELL.GCLK[0] = 0b01110111,
					CELL.GCLK[1] = 0b01111011,
					CELL.GCLK[2] = 0b01111101,
					CELL.GCLK[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[0][3], MAIN[6][4], MAIN[5][3], MAIN[3][4], MAIN[7][4], MAIN[1][3], MAIN[2][3], MAIN[3][3]] {
					CELL.GCLK[0] = 0b00111111,
					CELL.GCLK[1] = 0b01011111,
					CELL.GCLK[2] = 0b01101111,
					CELL.GCLK[3] = 0b01110111,
					CELL_E.SINGLE_V[0] = 0b01111011,
					CELL_E.SINGLE_V[1] = 0b01111101,
					CELL_E.SINGLE_V[2] = 0b11111111,
					CELL_E.SINGLE_V[3] = 0b01111110,
				}
				mux CELL.IMUX_IO_T[0] @[MAIN[14][3], MAIN[17][4], MAIN[18][3], MAIN[15][3], MAIN[17][3], MAIN[16][3]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b110111,
					CELL.DOUBLE_IO_N1[1] = 0b111111,
					CELL.DOUBLE_IO_N2[0] = 0b011011,
					CELL.DOUBLE_IO_N2[1] = 0b010011,
					CELL.LONG_IO_H[0] = 0b011101,
					CELL.LONG_IO_H[1] = 0b010110,
					CELL.DEC_H[1] = 0b010101,
					CELL.GCLK[0] = 0b011110,
				}
				mux CELL.IMUX_IO_T[1] @[MAIN[12][3], MAIN[14][4], MAIN[13][3], MAIN[11][3], MAIN[16][4], MAIN[15][4]] {
					CELL.TIE_0 = 0b001111,
					CELL.DOUBLE_IO_N1[0] = 0b010111,
					CELL.DOUBLE_IO_N1[1] = 0b010011,
					CELL.DOUBLE_IO_N2[0] = 0b111011,
					CELL.DOUBLE_IO_N2[1] = 0b111111,
					CELL.LONG_IO_H[0] = 0b011001,
					CELL.LONG_IO_H[1] = 0b011101,
					CELL.DEC_H[1] = 0b011110,
					CELL.GCLK[0] = 0b011010,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[18][0];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][0];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[0] @!MAIN[28][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][0];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][1];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[1] @!MAIN[22][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[23][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][1];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][1];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[0] @!MAIN[27][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I1[0] @!MAIN[30][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][1];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][1];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[1] @!MAIN[19][0];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I2[0] @!MAIN[21][1];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][0];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][1];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_IO_SN_I2[0] @!MAIN[19][1];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_IO_SN_I1[0] @!MAIN[26][1];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][0];
				pass CELL.DOUBLE_IO_N0[0] = CELL.DBUF_IO_H[0] @!MAIN[10][1];
				pass CELL.DOUBLE_IO_N0[1] = CELL.DBUF_IO_H[0] @!MAIN[11][1];
				pass CELL.DOUBLE_IO_N2[0] = CELL.DBUF_IO_H[1] @!MAIN[18][1];
				pass CELL.DOUBLE_IO_N2[1] = CELL.DBUF_IO_H[1] @!MAIN[16][1];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N1[0] @!MAIN[19][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[28][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N2[0] @!MAIN[26][2];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N1[1] @!MAIN[2][1];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N0[1] @!MAIN[18][2];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N2[1] @!MAIN[11][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1] @!MAIN[15][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1] @!MAIN[5][1];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1] @!MAIN[12][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[27][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[0] @!MAIN[21][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[0] @!MAIN[24][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[29][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0] @!MAIN[22][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[25][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[1] @!MAIN[17][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[1] @!MAIN[6][1];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[7][1];
				bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0] @!MAIN[23][2];
				bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1] @!MAIN[14][2];
			}

			bel IO[0] {
				input IK = ^CELL.IMUX_IO_IK[0] @!MAIN[21][5];
				input OK = ^CELL.IMUX_IO_OK[0] @!MAIN[28][5];
				input O1 = CELL.IMUX_IO_O1[0];
				input O2 = CELL.IMUX_CLB_F2_N;
				input T = ^CELL.IMUX_IO_T[0] @!MAIN[29][5];
				output I1 = CELL.OUT_IO_SN_I1[0];
				output I2 = CELL.OUT_IO_SN_I2[0];
				output CLKIN = CELL.OUT_IO_CLKIN;
				attribute SLEW @[MAIN[31][5], MAIN[30][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[21][4], MAIN[24][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[19][4]];
				attribute OFF_SRVAL @[!MAIN[22][5]];
				attribute READBACK_I1 @[!MAIN[15][1]];
				attribute READBACK_I2 @[!MAIN[13][1]];
				attribute READBACK_OQ @[!MAIN[24][4]];
				attribute MUX_I1 @[MAIN[17][5], MAIN[19][5], MAIN[18][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[20][5], MAIN[20][4], MAIN[22][4]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[18][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[25][5];
				attribute MUX_OFF_D @[MAIN[26][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[27][5], MAIN[24][3], MAIN[25][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[23][5];
			}

			bel IO[1] {
				input IK = ^CELL.IMUX_IO_IK[1] @!MAIN[11][5];
				input OK = ^CELL.IMUX_IO_OK[1] @!MAIN[4][5];
				input O1 = CELL.IMUX_IO_O1[1];
				input O2 = CELL.IMUX_CLB_G2_N;
				input T = ^CELL.IMUX_IO_T[1] @!MAIN[3][5];
				output I1 = CELL.OUT_IO_SN_I1[1];
				output I2 = CELL.OUT_IO_SN_I2[1];
				attribute SLEW @[MAIN[1][5], MAIN[2][5]] {
					FAST = 0b00,
					MEDFAST = 0b01,
					MEDSLOW = 0b10,
					SLOW = 0b11,
				}
				attribute PULL @[MAIN[11][4], MAIN[8][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute IFF_SRVAL @[!MAIN[10][5]];
				attribute OFF_SRVAL @[!MAIN[10][4]];
				attribute READBACK_I1 @[!MAIN[16][2]];
				attribute READBACK_I2 @[!MAIN[13][2]];
				attribute READBACK_OQ @[!MAIN[4][3]];
				attribute MUX_I1 @[MAIN[14][5], MAIN[16][5], MAIN[15][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute MUX_I2 @[MAIN[12][5], MAIN[12][4], MAIN[13][5]] {
					I = 0b001,
					IQ = 0b111,
					IQL = 0b010,
				}
				attribute IFF_D @[MAIN[13][4]] {
					I = 0b1,
					DELAY = 0b0,
				}
				attribute OFF_D_INV @!MAIN[7][5];
				attribute MUX_OFF_D @[MAIN[6][5]] {
					O1 = 0b1,
					O2 = 0b0,
				}
				attribute MUX_O @[MAIN[5][5], MAIN[6][3], MAIN[8][4]] {
					O1 = 0b001,
					O1_INV = 0b010,
					O2 = 0b100,
					O2_INV = 0b011,
					OQ = 0b000,
				}
				attribute OFF_USED @MAIN[9][5];
			}

			bel DEC[0] {
				input I = CELL.OUT_IO_SN_I1[0];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][0];
				attribute O1_N @MAIN[1][0];
				attribute O2_P @!MAIN[6][0];
				attribute O2_N @MAIN[5][0];
			}

			bel DEC[1] {
				input I = CELL.IMUX_CLB_C2_N;
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @!MAIN[3][1];
				attribute O1_N @MAIN[0][1];
				attribute O2_P @!MAIN[8][0];
				attribute O2_N @MAIN[4][1];
			}

			bel DEC[2] {
				input I = CELL.OUT_IO_SN_I1[1];
				bidir O1 = CELL.DEC_H[0];
				bidir O2 = CELL.DEC_H[1];
				attribute O1_P @MAIN[0][0];
				attribute O1_N @!MAIN[2][0];
				attribute O2_P @MAIN[4][0];
				attribute O2_N @!MAIN[7][0];
			}

			// wire CELL.DEC_H[0]                  DEC[0].O1 DEC[1].O1 DEC[2].O1
			// wire CELL.DEC_H[1]                  DEC[0].O2 DEC[1].O2 DEC[2].O2
			// wire CELL.IMUX_CLB_F2_N             IO[0].O2
			// wire CELL.IMUX_CLB_G2_N             IO[1].O2
			// wire CELL.IMUX_CLB_C2_N             DEC[1].I
			// wire CELL.IMUX_IO_O1[0]             IO[0].O1
			// wire CELL.IMUX_IO_O1[1]             IO[1].O1
			// wire CELL.IMUX_IO_OK[0]             IO[0].OK
			// wire CELL.IMUX_IO_OK[1]             IO[1].OK
			// wire CELL.IMUX_IO_IK[0]             IO[0].IK
			// wire CELL.IMUX_IO_IK[1]             IO[1].IK
			// wire CELL.IMUX_IO_T[0]              IO[0].T
			// wire CELL.IMUX_IO_T[1]              IO[1].T
			// wire CELL.OUT_IO_SN_I1[0]           IO[0].I1 DEC[0].I
			// wire CELL.OUT_IO_SN_I1[1]           IO[1].I1 DEC[2].I
			// wire CELL.OUT_IO_SN_I2[0]           IO[0].I2
			// wire CELL.OUT_IO_SN_I2[1]           IO[1].I2
			// wire CELL.OUT_IO_CLKIN              IO[0].CLKIN
		}

		tile_class CNR_SW {
			cell CELL;
			cell CELL_N;
			bitrect MAIN: Vertical (rev 21, rev 10);

			switchbox INT {
				mux CELL.DBUF_IO_V[0] @[MAIN[9][8], MAIN[8][8]] {
					CELL.DOUBLE_IO_S0[0] = 0b00,
					CELL.DOUBLE_IO_S0[1] = 0b11,
				}
				mux CELL.DBUF_IO_V[1] @[MAIN[6][9], MAIN[5][9]] {
					CELL.DOUBLE_IO_W2[0] = 0b11,
					CELL.DOUBLE_IO_W2[1] = 0b00,
				}
				mux CELL.LONG_H[3] @[MAIN[5][6], MAIN[1][6], MAIN[3][6], MAIN[4][6]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_RDBK_DATA = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[4] @[MAIN[9][6], MAIN[10][6], MAIN[11][6], MAIN[12][6]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_RDBK_DATA = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[11][4], MAIN[6][4]] {
					CELL.LONG_IO_V[0] = 0b01,
					CELL.LONG_IO_V[1] = 0b00,
					off = 0b11,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[10][4], MAIN[8][4]] {
					CELL.LONG_IO_V[0] = 0b00,
					CELL.LONG_IO_V[1] = 0b01,
					off = 0b11,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[7][4], MAIN[13][5], MAIN[14][5], MAIN[18][3], MAIN[15][4], MAIN[19][3]] {
					CELL.SINGLE_H[0] = 0b011111,
					CELL.SINGLE_H[2] = 0b000111,
					CELL.LONG_H[3] = 0b001011,
					CELL.LONG_IO_H[0] = 0b001101,
					CELL.LONG_IO_H[1] = 0b001110,
					off = 0b111111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[9][4], MAIN[11][5], MAIN[12][5], MAIN[13][4], MAIN[14][4], MAIN[12][4]] {
					CELL.SINGLE_H[1] = 0b011111,
					CELL.SINGLE_H[3] = 0b000111,
					CELL.LONG_H[4] = 0b001011,
					CELL.LONG_IO_H[0] = 0b001101,
					CELL.LONG_IO_H[1] = 0b001110,
					off = 0b111111,
				}
				mux CELL.IMUX_IO_O1[1] @[MAIN[12][3], MAIN[8][3], MAIN[11][3], MAIN[9][3], MAIN[10][3]] {
					CELL.SINGLE_H[0] = 0b01111,
					CELL.SINGLE_H[1] = 0b00011,
					CELL.SINGLE_H[2] = 0b10011,
					CELL.SINGLE_H[3] = 0b10101,
					CELL_N.DOUBLE_V0[1] = 0b11111,
					CELL_N.DOUBLE_V1[0] = 0b10110,
					CELL_N.LONG_V[0] = 0b00101,
					CELL_N.LONG_V[1] = 0b00110,
				}
				mux CELL.IMUX_IO_IK[1] @[MAIN[14][3], MAIN[17][3], MAIN[15][3], MAIN[16][3], MAIN[13][3]] {
					CELL.DOUBLE_H0[0] = 0b00111,
					CELL.DOUBLE_H1[1] = 0b11111,
					CELL.LONG_H[3] = 0b01011,
					CELL.LONG_H[4] = 0b01101,
					CELL_N.SINGLE_V[0] = 0b11110,
					CELL_N.SINGLE_V[1] = 0b01100,
					CELL_N.SINGLE_V[2] = 0b01010,
					CELL_N.SINGLE_V[3] = 0b00110,
				}
				mux CELL.IMUX_BUFG_H @[MAIN[15][5]] {
					CELL.OUT_IO_CLKIN_W = 0b0,
					off = 0b1,
				}
				mux CELL.IMUX_BUFG_V @[MAIN[2][3], MAIN[6][3], MAIN[4][3], MAIN[3][3], MAIN[5][3], MAIN[7][3]] {
					CELL.DOUBLE_IO_S0[0] = 0b000111,
					CELL.DOUBLE_IO_S0[1] = 0b101111,
					CELL.DOUBLE_IO_W1[0] = 0b001011,
					CELL.DOUBLE_IO_W1[1] = 0b001101,
					CELL.OUT_IO_CLKIN_S = 0b011110,
					off = 0b011111,
				}
				mux CELL.IMUX_RDBK_TRIG @[MAIN[13][6], MAIN[14][6], MAIN[15][6], MAIN[16][6]] {
					CELL.SINGLE_H[0] = 0b1111,
					CELL.SINGLE_H[1] = 0b0011,
					CELL.SINGLE_H[2] = 0b0101,
					CELL.SINGLE_H[3] = 0b0110,
				}
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_V[0] @!MAIN[2][7];
				pass CELL.SINGLE_H[0] = CELL.DEC_V[1] @!MAIN[18][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_WE_I2_S1 @!MAIN[4][7];
				pass CELL.SINGLE_H[0] = CELL.OUT_MD0_I @!MAIN[9][7];
				pass CELL.SINGLE_H[1] = CELL.LONG_IO_V[1] @!MAIN[6][7];
				pass CELL.SINGLE_H[1] = CELL.DEC_V[0] @!MAIN[1][7];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_WE_I1_S1 @!MAIN[13][7];
				pass CELL.SINGLE_H[1] = CELL.OUT_RDBK_DATA @!MAIN[15][7];
				pass CELL.SINGLE_H[2] = CELL.LONG_IO_V[0] @!MAIN[3][7];
				pass CELL.SINGLE_H[2] = CELL.DEC_V[1] @!MAIN[17][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_WE_I2_S1 @!MAIN[5][7];
				pass CELL.SINGLE_H[2] = CELL.OUT_MD0_I @!MAIN[10][7];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_V[1] @!MAIN[7][7];
				pass CELL.SINGLE_H[3] = CELL.DEC_V[0] @!MAIN[0][7];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_WE_I1_S1 @!MAIN[12][7];
				pass CELL.SINGLE_H[3] = CELL.OUT_RDBK_DATA @!MAIN[16][7];
				pass CELL.DOUBLE_H0[0] = CELL.OUT_IO_WE_I1_S1 @!MAIN[11][7];
				pass CELL.DOUBLE_H0[1] = CELL.OUT_RDBK_DATA @!MAIN[14][7];
				pass CELL.DOUBLE_H1[0] = CELL.OUT_MD0_I @!MAIN[0][8];
				pass CELL.DOUBLE_H1[1] = CELL.OUT_IO_WE_I2_S1 @!MAIN[8][7];
				pass CELL.DOUBLE_IO_S0[0] = CELL.DBUF_IO_V[1] @!MAIN[7][8];
				pass CELL.DOUBLE_IO_S0[1] = CELL.DBUF_IO_V[1] @!MAIN[6][8];
				pass CELL.DOUBLE_IO_W2[0] = CELL.DBUF_IO_V[0] @!MAIN[10][8];
				pass CELL.DOUBLE_IO_W2[1] = CELL.DBUF_IO_V[0] @!MAIN[11][8];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[5][8];
				bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[7][9];
				bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[8][9];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_S0[1] @!MAIN[14][8];
				bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W2[1] @!MAIN[13][8];
				bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W1[1] @!MAIN[15][8];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_S0[0] @!MAIN[0][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0] @!MAIN[2][9];
				bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[1][9];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_S0[1] @!MAIN[17][9];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[1] @!MAIN[16][9];
				bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[15][9];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_S0[1] @!MAIN[13][9];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1] @!MAIN[14][9];
				bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1] @!MAIN[12][9];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_S0[0] @!MAIN[3][8];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[0] @!MAIN[3][9];
				bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[0] @!MAIN[4][9];
				bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_W2[0] @!MAIN[4][8];
				bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_W2[1] @!MAIN[12][8];
			}

			bel PULLUP_DEC_H[0] {
				bidir O = CELL.DEC_H[0];
				attribute ENABLE @!MAIN[2][4];
			}

			bel PULLUP_DEC_H[1] {
				bidir O = CELL.DEC_H[1];
				attribute ENABLE @!MAIN[3][4];
			}

			bel PULLUP_DEC_V[0] {
				bidir O = CELL.DEC_V[0];
				attribute ENABLE @!MAIN[2][5];
			}

			bel PULLUP_DEC_V[1] {
				bidir O = CELL.DEC_V[1];
				attribute ENABLE @!MAIN[16][5];
			}

			bel BUFG_H {
				input I = CELL.IMUX_BUFG_H;
				output O = CELL.BUFGLS[2];
			}

			bel BUFG_V {
				input I = CELL.IMUX_BUFG_V;
				output O = CELL.BUFGLS[1];
			}

			bel MD0 {
				output I = CELL.OUT_MD0_I;
			}

			bel MD1 {
				input O = CELL.IMUX_IO_O1[1];
				input T = CELL.IMUX_IO_IK[1];
				attribute PULL @[MAIN[20][5], MAIN[19][5]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute T_ENABLE @!MAIN[19][9];
				attribute O_ENABLE @!MAIN[20][9];
			}

			bel MD2 {
				output I = CELL.OUT_IO_SN_I1[1];
			}

			bel RDBK {
				input TRIG = CELL.IMUX_RDBK_TRIG;
				output DATA = CELL.OUT_RDBK_DATA;
				output RIP = CELL.OUT_IO_SN_I2[1];
				attribute ENABLE @!MAIN[17][6];
				attribute READ_ABORT @!MAIN[18][0];
				attribute READ_CAPTURE @!MAIN[18][5];
			}

			bel MISC_SW {
				attribute TM_BOT @!MAIN[5][4];
			}

			// wire CELL.DEC_H[0]                  PULLUP_DEC_H[0].O
			// wire CELL.DEC_H[1]                  PULLUP_DEC_H[1].O
			// wire CELL.DEC_V[0]                  PULLUP_DEC_V[0].O
			// wire CELL.DEC_V[1]                  PULLUP_DEC_V[1].O
			// wire CELL.BUFGLS[1]                 BUFG_V.O
			// wire CELL.BUFGLS[2]                 BUFG_H.O
			// wire CELL.IMUX_IO_O1[1]             MD1.O
			// wire CELL.IMUX_IO_IK[1]             MD1.T
			// wire CELL.IMUX_BUFG_H               BUFG_H.I
			// wire CELL.IMUX_BUFG_V               BUFG_V.I
			// wire CELL.IMUX_RDBK_TRIG            RDBK.TRIG
			// wire CELL.OUT_IO_SN_I1[1]           MD2.I
			// wire CELL.OUT_IO_SN_I2[1]           RDBK.RIP
			// wire CELL.OUT_MD0_I                 MD0.I
			// wire CELL.OUT_RDBK_DATA             RDBK.DATA
		}

		tile_class CNR_SE {
			cell CELL;
			bitrect MAIN: Vertical (rev 32, rev 10);

			switchbox INT {
				mux DBUF_IO_H[0] @[MAIN[15][4], MAIN[14][4]] {
					DOUBLE_IO_E1[0] = 0b11,
					DOUBLE_IO_E1[1] = 0b00,
				}
				mux DBUF_IO_H[1] @[MAIN[11][4], MAIN[10][4]] {
					DOUBLE_IO_S2[0] = 0b00,
					DOUBLE_IO_S2[1] = 0b11,
				}
				mux DBUF_IO_V[0] @[MAIN[10][9], MAIN[9][9]] {
					DOUBLE_IO_S1[0] = 0b00,
					DOUBLE_IO_S1[1] = 0b11,
				}
				mux DBUF_IO_V[1] @[MAIN[15][9], MAIN[14][9]] {
					DOUBLE_IO_E0[0] = 0b11,
					DOUBLE_IO_E0[1] = 0b00,
				}
				mux LONG_H[3] @[MAIN[20][2], MAIN[15][2], MAIN[16][2], MAIN[19][2]] {
					LONG_IO_V[0] = 0b0001,
					DEC_V[1] = 0b0010,
					OUT_STARTUP_Q3 = 0b0111,
					off = 0b1111,
				}
				mux LONG_H[4] @[MAIN[3][3], MAIN[5][2], MAIN[7][2], MAIN[6][2]] {
					LONG_IO_V[1] = 0b0001,
					DEC_V[0] = 0b0010,
					OUT_STARTUP_Q3 = 0b0111,
					off = 0b1111,
				}
				mux LONG_V[0] @[MAIN[27][5], MAIN[24][5], MAIN[25][5], MAIN[26][5]] {
					LONG_IO_H[0] = 0b0001,
					DEC_H[0] = 0b0010,
					OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux LONG_V[1] @[MAIN[15][5], MAIN[13][5], MAIN[14][5], MAIN[17][4]] {
					LONG_IO_H[1] = 0b0001,
					DEC_H[1] = 0b0010,
					OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux LONG_V[2] @[MAIN[11][5], MAIN[9][5], MAIN[12][5], MAIN[10][5]] {
					LONG_IO_H[0] = 0b0001,
					DEC_H[0] = 0b0010,
					OUT_STARTUP_DONEIN = 0b0111,
					off = 0b1111,
				}
				mux LONG_V[3] @[MAIN[23][5], MAIN[20][5], MAIN[21][5], MAIN[22][5]] {
					LONG_IO_H[1] = 0b0001,
					DEC_H[1] = 0b0010,
					OUT_STARTUP_DONEIN = 0b0111,
					off = 0b1111,
				}
				mux LONG_IO_H[0] @[MAIN[1][3], MAIN[4][3], MAIN[6][3], MAIN[5][3], MAIN[7][3], MAIN[5][5], MAIN[4][5]] {
					SINGLE_V[0] = 0b0111111,
					SINGLE_V[2] = 0b0001111,
					LONG_V[0] = 0b0010111,
					LONG_V[2] = 0b0011011,
					LONG_IO_V[0] = 0b1111100,
					LONG_IO_V[1] = 0b1111101,
					off = 0b1111111,
				}
				mux LONG_IO_H[1] @[MAIN[8][3], MAIN[9][3], MAIN[10][3], MAIN[12][3], MAIN[11][3], MAIN[6][5], MAIN[8][5]] {
					SINGLE_V[1] = 0b0111111,
					SINGLE_V[3] = 0b0001111,
					LONG_V[1] = 0b0010111,
					LONG_V[3] = 0b0011011,
					LONG_IO_V[0] = 0b1111101,
					LONG_IO_V[1] = 0b1111100,
					off = 0b1111111,
				}
				mux LONG_IO_V[0] @[MAIN[4][6], MAIN[2][7], MAIN[3][7], MAIN[2][8], MAIN[5][7], MAIN[4][7]] {
					SINGLE_H[0] = 0b000111,
					SINGLE_H[2] = 0b011111,
					LONG_H[3] = 0b001011,
					LONG_IO_H[0] = 0b001101,
					LONG_IO_H[1] = 0b001110,
					off = 0b111111,
				}
				mux LONG_IO_V[1] @[MAIN[5][6], MAIN[6][7], MAIN[9][6], MAIN[7][6], MAIN[6][6], MAIN[8][6]] {
					SINGLE_H[1] = 0b000111,
					SINGLE_H[3] = 0b011111,
					LONG_H[4] = 0b001011,
					LONG_IO_H[0] = 0b001101,
					LONG_IO_H[1] = 0b001110,
					off = 0b111111,
				}
				mux IMUX_STARTUP_CLK @[MAIN[28][2], MAIN[31][3], MAIN[30][3], MAIN[31][2]] {
					SINGLE_V[0] = 0b0011,
					SINGLE_V[1] = 0b1111,
					SINGLE_V[2] = 0b0101,
					SINGLE_V[3] = 0b0110,
				}
				mux IMUX_STARTUP_GSR @[MAIN[8][2], MAIN[9][2], MAIN[10][2], MAIN[11][2], MAIN[12][2]] {
					SINGLE_H[0] = 0b01111,
					SINGLE_H[1] = 0b00011,
					SINGLE_H[2] = 0b11111,
					SINGLE_H[3] = 0b00101,
					DOUBLE_V0[0] = 0b00110,
					DOUBLE_V1[1] = 0b10110,
					LONG_V[2] = 0b10011,
					LONG_V[3] = 0b10101,
				}
				mux IMUX_STARTUP_GTS @[MAIN[26][2], MAIN[29][2], MAIN[25][2], MAIN[30][2], MAIN[27][2]] {
					SINGLE_V[0] = 0b00111,
					SINGLE_V[1] = 0b11011,
					SINGLE_V[2] = 0b01101,
					SINGLE_V[3] = 0b01001,
					DOUBLE_H0[1] = 0b11111,
					DOUBLE_H1[0] = 0b01110,
					LONG_H[3] = 0b00011,
					LONG_H[4] = 0b01010,
				}
				mux IMUX_READCLK_I @[MAIN[13][2], MAIN[17][2], MAIN[14][2], MAIN[18][2]] {
					SINGLE_H[0] = 0b1111,
					SINGLE_H[1] = 0b0011,
					SINGLE_H[2] = 0b0101,
					SINGLE_H[3] = 0b0110,
				}
				mux IMUX_BUFG_H @[MAIN[21][2], MAIN[20][3], MAIN[24][2], MAIN[22][2], MAIN[23][2], MAIN[21][1]] {
					DOUBLE_IO_S1[0] = 0b000111,
					DOUBLE_IO_S1[1] = 0b001011,
					DOUBLE_IO_E1[0] = 0b001101,
					DOUBLE_IO_E1[1] = 0b101111,
					OUT_IO_CLKIN_E = 0b011110,
					off = 0b011111,
				}
				mux IMUX_BUFG_V @[MAIN[2][3]] {
					OUT_IO_CLKIN_S = 0b0,
					off = 0b1,
				}
				progbuf LONG_H[3] = SINGLE_V[2] @!MAIN[18][5];
				progbuf LONG_H[4] = SINGLE_V[3] @!MAIN[21][6];
				progbuf LONG_V[0] = SINGLE_H_E[0] @!MAIN[27][6];
				progbuf LONG_V[1] = SINGLE_H_E[1] @!MAIN[16][6];
				progbuf LONG_V[2] = SINGLE_H[2] @!MAIN[15][6];
				progbuf LONG_V[3] = SINGLE_H[3] @!MAIN[10][6];
				pass SINGLE_H[0] = LONG_IO_V[0] @!MAIN[14][7];
				pass SINGLE_H[0] = DEC_V[0] @!MAIN[0][7];
				pass SINGLE_H[0] = OUT_IO_WE_I2_S1 @!MAIN[14][6];
				pass SINGLE_H[0] = OUT_STARTUP_Q1Q4 @!MAIN[11][7];
				pass SINGLE_H[1] = LONG_IO_V[1] @!MAIN[12][6];
				pass SINGLE_H[1] = DEC_V[1] @!MAIN[15][7];
				pass SINGLE_H[1] = OUT_IO_WE_I1_S1 @!MAIN[7][7];
				pass SINGLE_H[1] = OUT_STARTUP_Q3 @!MAIN[17][7];
				pass SINGLE_H[2] = LONG_V[2] @!MAIN[25][7];
				pass SINGLE_H[2] = LONG_IO_V[0] @!MAIN[13][7];
				pass SINGLE_H[2] = DEC_V[0] @!MAIN[1][7];
				pass SINGLE_H[2] = OUT_IO_WE_I2_S1 @!MAIN[13][6];
				pass SINGLE_H[2] = OUT_STARTUP_Q1Q4 @!MAIN[10][7];
				pass SINGLE_H[3] = LONG_V[3] @!MAIN[19][6];
				pass SINGLE_H[3] = LONG_IO_V[1] @!MAIN[11][6];
				pass SINGLE_H[3] = DEC_V[1] @!MAIN[16][7];
				pass SINGLE_H[3] = OUT_IO_WE_I1_S1 @!MAIN[8][7];
				pass SINGLE_H[3] = OUT_STARTUP_Q3 @!MAIN[18][6];
				pass SINGLE_H_E[0] = LONG_V[0] @!MAIN[30][6];
				pass SINGLE_H_E[1] = LONG_V[1] @!MAIN[29][7];
				pass SINGLE_V[0] = LONG_IO_H[0] @!MAIN[31][5];
				pass SINGLE_V[0] = DEC_H[1] @!MAIN[28][5];
				pass SINGLE_V[0] = OUT_IO_SN_I2_E1 @!MAIN[29][5];
				pass SINGLE_V[0] = OUT_STARTUP_Q2 @!MAIN[30][5];
				pass SINGLE_V[1] = LONG_IO_H[1] @!MAIN[25][4];
				pass SINGLE_V[1] = DEC_H[0] @!MAIN[22][4];
				pass SINGLE_V[1] = OUT_IO_SN_I1_E1 @!MAIN[24][4];
				pass SINGLE_V[1] = OUT_STARTUP_DONEIN @!MAIN[23][4];
				pass SINGLE_V[2] = LONG_H[3] @!MAIN[30][7];
				pass SINGLE_V[2] = LONG_IO_H[0] @!MAIN[31][4];
				pass SINGLE_V[2] = DEC_H[1] @!MAIN[27][4];
				pass SINGLE_V[2] = OUT_IO_SN_I2_E1 @!MAIN[29][4];
				pass SINGLE_V[2] = OUT_STARTUP_Q2 @!MAIN[30][4];
				pass SINGLE_V[3] = LONG_H[4] @!MAIN[24][7];
				pass SINGLE_V[3] = LONG_IO_H[1] @!MAIN[20][4];
				pass SINGLE_V[3] = DEC_H[0] @!MAIN[19][5];
				pass SINGLE_V[3] = OUT_IO_SN_I1_E1 @!MAIN[17][5];
				pass SINGLE_V[3] = OUT_STARTUP_DONEIN @!MAIN[21][4];
				pass DOUBLE_H0[0] = OUT_STARTUP_Q1Q4 @!MAIN[18][7];
				pass DOUBLE_H0[1] = OUT_IO_WE_I2_S1 @!MAIN[12][7];
				pass DOUBLE_H1[0] = OUT_IO_WE_I1_S1 @!MAIN[9][7];
				pass DOUBLE_H1[1] = OUT_STARTUP_Q3 @!MAIN[17][6];
				pass DOUBLE_V0[0] = OUT_IO_SN_I1_E1 @!MAIN[28][4];
				pass DOUBLE_V0[1] = OUT_STARTUP_DONEIN @!MAIN[19][4];
				pass DOUBLE_V1[0] = OUT_STARTUP_Q2 @!MAIN[26][4];
				pass DOUBLE_V1[1] = OUT_IO_SN_I2_E1 @!MAIN[16][5];
				pass DOUBLE_IO_S1[0] = DBUF_IO_V[1] @!MAIN[11][8];
				pass DOUBLE_IO_S1[1] = DBUF_IO_V[1] @!MAIN[12][8];
				pass DOUBLE_IO_S2[0] = DBUF_IO_H[0] @!MAIN[12][4];
				pass DOUBLE_IO_S2[1] = DBUF_IO_H[0] @!MAIN[13][4];
				pass DOUBLE_IO_E0[0] = DBUF_IO_V[0] @!MAIN[10][8];
				pass DOUBLE_IO_E0[1] = DBUF_IO_V[0] @!MAIN[9][8];
				pass DOUBLE_IO_E1[0] = DBUF_IO_H[1] @!MAIN[18][4];
				pass DOUBLE_IO_E1[1] = DBUF_IO_H[1] @!MAIN[16][4];
				bipass SINGLE_H[0] = SINGLE_H_E[0] @!MAIN[28][9];
				bipass SINGLE_H[0] = SINGLE_V[0] @!MAIN[27][9];
				bipass SINGLE_H[0] = SINGLE_V_S[0] @!MAIN[26][9];
				bipass SINGLE_H[0] = DOUBLE_IO_S1[0] @!MAIN[13][8];
				bipass SINGLE_H[0] = DOUBLE_IO_E0[0] @!MAIN[13][9];
				bipass SINGLE_H[1] = SINGLE_H_E[1] @!MAIN[18][8];
				bipass SINGLE_H[1] = SINGLE_V[1] @!MAIN[19][8];
				bipass SINGLE_H[1] = SINGLE_V_S[1] @!MAIN[20][8];
				bipass SINGLE_H[1] = DOUBLE_IO_E1[0] @!MAIN[12][9];
				bipass SINGLE_H[2] = SINGLE_H_E[2] @!MAIN[27][8];
				bipass SINGLE_H[2] = SINGLE_V[2] @!MAIN[26][8];
				bipass SINGLE_H[2] = SINGLE_V_S[2] @!MAIN[25][8];
				bipass SINGLE_H[2] = DOUBLE_IO_S1[1] @!MAIN[6][8];
				bipass SINGLE_H[2] = DOUBLE_IO_E0[1] @!MAIN[7][8];
				bipass SINGLE_H[3] = SINGLE_H_E[3] @!MAIN[25][6];
				bipass SINGLE_H[3] = SINGLE_V[3] @!MAIN[26][7];
				bipass SINGLE_H[3] = SINGLE_V_S[3] @!MAIN[26][6];
				bipass SINGLE_H[3] = DOUBLE_IO_E1[1] @!MAIN[5][8];
				bipass SINGLE_H_E[0] = SINGLE_V[0] @!MAIN[30][9];
				bipass SINGLE_H_E[0] = SINGLE_V_S[0] @!MAIN[29][9];
				bipass SINGLE_H_E[1] = SINGLE_V[1] @!MAIN[22][8];
				bipass SINGLE_H_E[1] = SINGLE_V_S[1] @!MAIN[21][8];
				bipass SINGLE_H_E[2] = SINGLE_V[2] @!MAIN[29][8];
				bipass SINGLE_H_E[2] = SINGLE_V_S[2] @!MAIN[28][8];
				bipass SINGLE_H_E[3] = SINGLE_V[3] @!MAIN[28][7];
				bipass SINGLE_H_E[3] = SINGLE_V_S[3] @!MAIN[24][6];
				bipass SINGLE_V[0] = SINGLE_V_S[0] @!MAIN[31][9];
				bipass SINGLE_V[0] = DOUBLE_IO_S1[0] @!MAIN[19][3];
				bipass SINGLE_V[1] = SINGLE_V_S[1] @!MAIN[23][8];
				bipass SINGLE_V[1] = DOUBLE_IO_S2[0] @!MAIN[28][3];
				bipass SINGLE_V[1] = DOUBLE_IO_E1[0] @!MAIN[26][3];
				bipass SINGLE_V[2] = SINGLE_V_S[2] @!MAIN[30][8];
				bipass SINGLE_V[2] = DOUBLE_IO_S1[1] @!MAIN[6][4];
				bipass SINGLE_V[3] = SINGLE_V_S[3] @!MAIN[27][7];
				bipass SINGLE_V[3] = DOUBLE_IO_S2[1] @!MAIN[18][3];
				bipass SINGLE_V[3] = DOUBLE_IO_E1[1] @!MAIN[13][3];
				bipass DOUBLE_H0[0] = DOUBLE_H2[0] @!MAIN[20][9];
				bipass DOUBLE_H0[0] = DOUBLE_V0[0] @!MAIN[21][9];
				bipass DOUBLE_H0[0] = DOUBLE_V2[0] @!MAIN[19][9];
				bipass DOUBLE_H0[0] = DOUBLE_IO_S1[1] @!MAIN[7][9];
				bipass DOUBLE_H0[0] = DOUBLE_IO_E0[1] @!MAIN[8][9];
				bipass DOUBLE_H0[0] = DOUBLE_IO_E1[1] @!MAIN[6][9];
				bipass DOUBLE_H0[1] = DOUBLE_H2[1] @!MAIN[19][7];
				bipass DOUBLE_H0[1] = DOUBLE_V0[1] @!MAIN[20][7];
				bipass DOUBLE_H0[1] = DOUBLE_V2[1] @!MAIN[20][6];
				bipass DOUBLE_H0[1] = DOUBLE_IO_S1[0] @!MAIN[15][8];
				bipass DOUBLE_H0[1] = DOUBLE_IO_E0[0] @!MAIN[16][9];
				bipass DOUBLE_H0[1] = DOUBLE_IO_E1[0] @!MAIN[17][9];
				bipass DOUBLE_H1[0] = DOUBLE_IO_S1[0] @!MAIN[17][8];
				bipass DOUBLE_H1[0] = DOUBLE_IO_E0[0] @!MAIN[16][8];
				bipass DOUBLE_H1[0] = DOUBLE_IO_E1[0] @!MAIN[18][9];
				bipass DOUBLE_H1[1] = DOUBLE_IO_S1[1] @!MAIN[3][9];
				bipass DOUBLE_H1[1] = DOUBLE_IO_E0[1] @!MAIN[5][9];
				bipass DOUBLE_H1[1] = DOUBLE_IO_E1[1] @!MAIN[4][9];
				bipass DOUBLE_H2[0] = DOUBLE_V0[0] @!MAIN[23][9];
				bipass DOUBLE_H2[0] = DOUBLE_V2[0] @!MAIN[24][9];
				bipass DOUBLE_H2[1] = DOUBLE_V0[1] @!MAIN[22][7];
				bipass DOUBLE_H2[1] = DOUBLE_V2[1] @!MAIN[23][7];
				bipass DOUBLE_V0[0] = DOUBLE_V2[0] @!MAIN[22][9];
				bipass DOUBLE_V0[0] = DOUBLE_IO_S1[1] @!MAIN[7][4];
				bipass DOUBLE_V0[0] = DOUBLE_IO_S2[1] @!MAIN[16][3];
				bipass DOUBLE_V0[0] = DOUBLE_IO_E1[1] @!MAIN[14][3];
				bipass DOUBLE_V0[1] = DOUBLE_V2[1] @!MAIN[21][7];
				bipass DOUBLE_V0[1] = DOUBLE_IO_S1[0] @!MAIN[21][3];
				bipass DOUBLE_V0[1] = DOUBLE_IO_S2[0] @!MAIN[27][3];
				bipass DOUBLE_V0[1] = DOUBLE_IO_E1[0] @!MAIN[24][3];
				bipass DOUBLE_V1[0] = DOUBLE_IO_S1[0] @!MAIN[22][3];
				bipass DOUBLE_V1[0] = DOUBLE_IO_S2[0] @!MAIN[29][3];
				bipass DOUBLE_V1[0] = DOUBLE_IO_E1[0] @!MAIN[25][3];
				bipass DOUBLE_V1[1] = DOUBLE_IO_S1[1] @!MAIN[8][4];
				bipass DOUBLE_V1[1] = DOUBLE_IO_S2[1] @!MAIN[17][3];
				bipass DOUBLE_V1[1] = DOUBLE_IO_E1[1] @!MAIN[9][4];
				bipass DOUBLE_IO_S1[0] = DOUBLE_IO_E0[0] @!MAIN[14][8];
				bipass DOUBLE_IO_S1[1] = DOUBLE_IO_E0[1] @!MAIN[8][8];
				bipass DOUBLE_IO_S2[0] = DOUBLE_IO_E1[0] @!MAIN[23][3];
				bipass DOUBLE_IO_S2[1] = DOUBLE_IO_E1[1] @!MAIN[15][3];
			}

			bel PULLUP_DEC_H[0] {
				bidir O = DEC_H[0];
				attribute ENABLE @!MAIN[5][4];
			}

			bel PULLUP_DEC_H[1] {
				bidir O = DEC_H[1];
				attribute ENABLE @!MAIN[2][5];
			}

			bel PULLUP_DEC_V[0] {
				bidir O = DEC_V[0];
				attribute ENABLE @!MAIN[3][5];
			}

			bel PULLUP_DEC_V[1] {
				bidir O = DEC_V[1];
				attribute ENABLE @!MAIN[22][1];
			}

			bel BUFG_H {
				input I = IMUX_BUFG_H;
				output O = BUFGLS[3];
			}

			bel BUFG_V {
				input I = IMUX_BUFG_V;
				output O = BUFGLS[4];
			}

			bel STARTUP {
				input CLK = IMUX_STARTUP_CLK;
				input GSR = ^IMUX_STARTUP_GSR @!MAIN[31][0];
				input GTS = ^IMUX_STARTUP_GTS @!MAIN[23][0];
				output DONEIN = OUT_STARTUP_DONEIN;
				output Q1Q4 = OUT_STARTUP_Q1Q4;
				output Q2 = OUT_STARTUP_Q2;
				output Q3 = OUT_STARTUP_Q3;
				attribute GSR_ENABLE @!MAIN[31][1];
				attribute GTS_ENABLE @!MAIN[21][0];
				attribute CONFIG_RATE @[MAIN[0][0]] {
					SLOW = 0b1,
					FAST = 0b0,
				}
				attribute CRC @!MAIN[0][1];
				attribute DONE_TIMING @[MAIN[25][0], MAIN[26][0]] {
					Q0 = 0b11,
					Q1Q4 = 0b01,
					Q2 = 0b00,
					Q3 = 0b10,
				}
				attribute GTS_TIMING @[MAIN[30][0], MAIN[29][1]] {
					Q1Q4 = 0b11,
					Q2 = 0b01,
					Q3 = 0b00,
					DONE_IN = 0b10,
				}
				attribute GSR_TIMING @[MAIN[29][0], MAIN[27][0]] {
					Q1Q4 = 0b01,
					Q2 = 0b11,
					Q3 = 0b10,
					DONE_IN = 0b00,
				}
				attribute SYNC_TO_DONE @!MAIN[24][0];
				attribute MUX_CLK @[MAIN[23][1]] {
					CCLK = 0b0,
					USERCLK = 0b1,
				}
			}

			bel READCLK {
				input I = IMUX_READCLK_I;
			}

			bel MISC_SE {
				attribute DONE_PULLUP @!MAIN[22][0];
				attribute OSC_ENABLE @MAIN[0][9];
				attribute OSC_MUX_OUT0 @[MAIN[0][5], MAIN[1][9], MAIN[2][9], MAIN[1][6]] {
					F500K = 0b0011,
					F16K = 0b0101,
					F490 = 0b0110,
					F15 = 0b1111,
				}
				attribute OSC_MUX_OUT1 @[MAIN[1][5], MAIN[1][8], MAIN[3][6], MAIN[2][6]] {
					F500K = 0b0011,
					F16K = 0b0101,
					F490 = 0b0110,
					F15 = 0b1111,
				}
				attribute TCTEST @!MAIN[0][3];
			}

			// wire DEC_H[0]                       PULLUP_DEC_H[0].O
			// wire DEC_H[1]                       PULLUP_DEC_H[1].O
			// wire DEC_V[0]                       PULLUP_DEC_V[0].O
			// wire DEC_V[1]                       PULLUP_DEC_V[1].O
			// wire BUFGLS[3]                      BUFG_H.O
			// wire BUFGLS[4]                      BUFG_V.O
			// wire IMUX_STARTUP_CLK               STARTUP.CLK
			// wire IMUX_STARTUP_GSR               STARTUP.GSR
			// wire IMUX_STARTUP_GTS               STARTUP.GTS
			// wire IMUX_READCLK_I                 READCLK.I
			// wire IMUX_BUFG_H                    BUFG_H.I
			// wire IMUX_BUFG_V                    BUFG_V.I
			// wire OUT_STARTUP_DONEIN             STARTUP.DONEIN
			// wire OUT_STARTUP_Q1Q4               STARTUP.Q1Q4
			// wire OUT_STARTUP_Q2                 STARTUP.Q2
			// wire OUT_STARTUP_Q3                 STARTUP.Q3
		}

		tile_class CNR_NW {
			cell CELL;
			cell CELL_E;
			cell CELL_S;
			cell CELL_SE;
			bitrect MAIN: Vertical (rev 21, rev 6);

			switchbox INT {
				mux CELL.LONG_H[0] @[MAIN[6][0], MAIN[3][0], MAIN[5][0], MAIN[4][0]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[2] @[MAIN[12][0], MAIN[10][0], MAIN[17][0], MAIN[11][0]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[13][1], MAIN[6][1]] {
					CELL.LONG_IO_V[0] = 0b01,
					CELL.LONG_IO_V[1] = 0b00,
					off = 0b11,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[10][1], MAIN[8][1]] {
					CELL.LONG_IO_V[0] = 0b00,
					CELL.LONG_IO_V[1] = 0b01,
					off = 0b11,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[7][1], MAIN[15][1], MAIN[18][2], MAIN[19][2]] {
					CELL.LONG_H[0] = 0b0001,
					CELL.LONG_IO_H[0] = 0b0111,
					CELL.LONG_IO_H[1] = 0b0010,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[9][1], MAIN[11][1], MAIN[12][1], MAIN[14][1]] {
					CELL.LONG_H[2] = 0b0001,
					CELL.LONG_IO_H[0] = 0b0010,
					CELL.LONG_IO_H[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.IMUX_BUFG_H @[MAIN[2][2], MAIN[6][2], MAIN[4][2], MAIN[3][2], MAIN[5][2], MAIN[7][2]] {
					CELL.DOUBLE_IO_N1[0] = 0b000111,
					CELL.DOUBLE_IO_N1[1] = 0b101111,
					CELL.DOUBLE_IO_N2[0] = 0b001011,
					CELL.DOUBLE_IO_N2[1] = 0b001101,
					CELL.OUT_IO_CLKIN_W = 0b011110,
					off = 0b011111,
				}
				mux CELL.IMUX_BUFG_V @[MAIN[16][0]] {
					CELL.OUT_IO_CLKIN_N = 0b0,
					off = 0b1,
				}
				mux CELL.IMUX_BSCAN_TDO1 @[MAIN[8][2], MAIN[10][2], MAIN[12][2], MAIN[9][2], MAIN[11][2]] {
					CELL_E.DOUBLE_V0[1] = 0b11111,
					CELL_E.DOUBLE_V1[0] = 0b00111,
					CELL_E.LONG_V[0] = 0b01001,
					CELL_E.LONG_V[1] = 0b00011,
					CELL_S.SINGLE_H[0] = 0b11011,
					CELL_S.SINGLE_H[1] = 0b01010,
					CELL_S.SINGLE_H[2] = 0b01110,
					CELL_S.SINGLE_H[3] = 0b01101,
				}
				mux CELL.IMUX_BSCAN_TDO2 @[MAIN[14][2], MAIN[16][2], MAIN[15][2], MAIN[13][2], MAIN[17][2]] {
					CELL.LONG_H[0] = 0b00111,
					CELL.LONG_H[2] = 0b01011,
					CELL_E.SINGLE_V[0] = 0b11101,
					CELL_E.SINGLE_V[1] = 0b00101,
					CELL_E.SINGLE_V[2] = 0b01001,
					CELL_E.SINGLE_V[3] = 0b01100,
					CELL_S.DOUBLE_H0[1] = 0b01110,
					CELL_S.DOUBLE_H1[0] = 0b11111,
				}
			}

			bel PULLUP_DEC_H[0] {
				bidir O = CELL.DEC_H[0];
				attribute ENABLE @!MAIN[3][1];
			}

			bel PULLUP_DEC_H[1] {
				bidir O = CELL.DEC_H[1];
				attribute ENABLE @!MAIN[2][1];
			}

			bel PULLUP_DEC_V[0] {
				bidir O = CELL.DEC_V[0];
				attribute ENABLE @!MAIN[2][0];
			}

			bel PULLUP_DEC_V[1] {
				bidir O = CELL.DEC_V[1];
				attribute ENABLE @!MAIN[18][0];
			}

			bel BUFG_H {
				input I = CELL.IMUX_BUFG_H;
				output O = CELL.BUFGLS[7];
			}

			bel BUFG_V {
				input I = CELL.IMUX_BUFG_V;
				output O = CELL.BUFGLS[0];
			}

			bel BSCAN {
				input TDO1 = CELL.IMUX_BSCAN_TDO1;
				input TDO2 = CELL.IMUX_BSCAN_TDO2;
				output DRCK = CELL.OUT_IO_SN_I2[1];
				output IDLE = CELL.OUT_IO_WE_I2[1];
				output SEL1 = CELL.OUT_IO_WE_I1[1];
				output SEL2 = CELL.OUT_IO_SN_I1[1];
				attribute ENABLE @MAIN[19][0];
			}

			bel MISC_NW {
				attribute IO_ISTD @[MAIN[18][5]] {
					CMOS = 0b0,
					TTL = 0b1,
				}
				attribute TM_LEFT @!MAIN[4][1];
				attribute TM_TOP @!MAIN[5][1];
			}

			// wire CELL.DEC_H[0]                  PULLUP_DEC_H[0].O
			// wire CELL.DEC_H[1]                  PULLUP_DEC_H[1].O
			// wire CELL.DEC_V[0]                  PULLUP_DEC_V[0].O
			// wire CELL.DEC_V[1]                  PULLUP_DEC_V[1].O
			// wire CELL.BUFGLS[0]                 BUFG_V.O
			// wire CELL.BUFGLS[7]                 BUFG_H.O
			// wire CELL.IMUX_BUFG_H               BUFG_H.I
			// wire CELL.IMUX_BUFG_V               BUFG_V.I
			// wire CELL.IMUX_BSCAN_TDO1           BSCAN.TDO1
			// wire CELL.IMUX_BSCAN_TDO2           BSCAN.TDO2
			// wire CELL.OUT_IO_SN_I1[1]           BSCAN.SEL2
			// wire CELL.OUT_IO_SN_I2[1]           BSCAN.DRCK
			// wire CELL.OUT_IO_WE_I1[1]           BSCAN.SEL1
			// wire CELL.OUT_IO_WE_I2[1]           BSCAN.IDLE
		}

		tile_class CNR_NE {
			cell CELL;
			cell CELL_S;
			bitrect MAIN: Vertical (rev 32, rev 6);
			bitrect MAIN_S: Vertical (rev 32, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 6);

			switchbox INT {
				mux CELL.DBUF_IO_H[0] @[MAIN[15][1], MAIN[14][1]] {
					CELL.DOUBLE_IO_E2[0] = 0b11,
					CELL.DOUBLE_IO_E2[1] = 0b00,
				}
				mux CELL.DBUF_IO_H[1] @[MAIN[11][1], MAIN[10][1]] {
					CELL.DOUBLE_IO_N0[0] = 0b00,
					CELL.DOUBLE_IO_N0[1] = 0b11,
				}
				mux CELL.LONG_H[0] @[MAIN[24][3], MAIN[21][3], MAIN[28][3], MAIN[30][3]] {
					CELL.LONG_IO_V[0] = 0b0001,
					CELL.DEC_V[1] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_H[2] @[MAIN[3][2], MAIN[5][3], MAIN[7][3], MAIN[6][3]] {
					CELL.LONG_IO_V[1] = 0b0001,
					CELL.DEC_V[0] = 0b0010,
					CELL.OUT_IO_WE_I2[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[0] @[MAIN[27][0], MAIN[24][0], MAIN[25][0], MAIN[26][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[1] @[MAIN[15][0], MAIN[13][0], MAIN[14][0], MAIN[17][1]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_IO_SN_I2_E1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[2] @[MAIN[11][0], MAIN[9][0], MAIN[12][0], MAIN[10][0]] {
					CELL.LONG_IO_H[0] = 0b0001,
					CELL.DEC_H[1] = 0b0010,
					CELL.OUT_OSC_MUX1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_V[3] @[MAIN[23][0], MAIN[20][0], MAIN[21][0], MAIN[22][0]] {
					CELL.LONG_IO_H[1] = 0b0001,
					CELL.DEC_H[0] = 0b0010,
					CELL.OUT_OSC_MUX1 = 0b0111,
					off = 0b1111,
				}
				mux CELL.LONG_IO_H[0] @[MAIN[1][2], MAIN[4][2], MAIN[6][2], MAIN[5][2], MAIN[7][2], MAIN[5][0], MAIN[4][0]] {
					CELL.SINGLE_V[0] = 0b0111111,
					CELL.SINGLE_V[2] = 0b0001111,
					CELL.LONG_V[0] = 0b0010111,
					CELL.LONG_V[2] = 0b0011011,
					CELL.LONG_IO_V[0] = 0b1111100,
					CELL.LONG_IO_V[1] = 0b1111101,
					off = 0b1111111,
				}
				mux CELL.LONG_IO_H[1] @[MAIN[8][2], MAIN[9][2], MAIN[10][2], MAIN[12][2], MAIN[11][2], MAIN[6][0], MAIN[8][0]] {
					CELL.SINGLE_V[1] = 0b0111111,
					CELL.SINGLE_V[3] = 0b0001111,
					CELL.LONG_V[1] = 0b0010111,
					CELL.LONG_V[3] = 0b0011011,
					CELL.LONG_IO_V[0] = 0b1111101,
					CELL.LONG_IO_V[1] = 0b1111100,
					off = 0b1111111,
				}
				mux CELL.LONG_IO_V[0] @[MAIN[17][3], MAIN[18][3], MAIN[20][3], MAIN[19][3]] {
					CELL.LONG_H[0] = 0b0001,
					CELL.LONG_IO_H[0] = 0b0111,
					CELL.LONG_IO_H[1] = 0b0010,
					off = 0b1111,
				}
				mux CELL.LONG_IO_V[1] @[MAIN[16][3], MAIN[13][3], MAIN[15][3], MAIN[14][3]] {
					CELL.LONG_H[2] = 0b0001,
					CELL.LONG_IO_H[0] = 0b0010,
					CELL.LONG_IO_H[1] = 0b0111,
					off = 0b1111,
				}
				mux CELL.IMUX_BUFG_H @[MAIN[2][2]] {
					CELL.OUT_IO_CLKIN_E = 0b0,
					off = 0b1,
				}
				mux CELL.IMUX_BUFG_V @[MAIN[22][3], MAIN[29][4], MAIN[26][3], MAIN[25][3], MAIN[27][3], MAIN[23][3]] {
					CELL.DOUBLE_IO_E1[0] = 0b101111,
					CELL.DOUBLE_IO_E1[1] = 0b000111,
					CELL.DOUBLE_IO_E2[0] = 0b001011,
					CELL.DOUBLE_IO_E2[1] = 0b001101,
					CELL.OUT_IO_CLKIN_N = 0b011110,
					off = 0b011111,
				}
				mux CELL.IMUX_TDO_O @[MAIN[29][3], MAIN[31][2], MAIN[31][3], MAIN[30][2], MAIN[30][4]] {
					CELL.SINGLE_V[0] = 0b00111,
					CELL.SINGLE_V[1] = 0b11011,
					CELL.SINGLE_V[2] = 0b01101,
					CELL.SINGLE_V[3] = 0b01001,
					CELL.LONG_H[0] = 0b00011,
					CELL.LONG_H[2] = 0b01010,
					CELL_S.DOUBLE_H0[0] = 0b11111,
					CELL_S.DOUBLE_H1[1] = 0b01110,
				}
				mux CELL.IMUX_TDO_T @[MAIN[9][3], MAIN[12][3], MAIN[8][3], MAIN[10][3], MAIN[11][3]] {
					CELL.DOUBLE_V0[0] = 0b00011,
					CELL.DOUBLE_V1[1] = 0b00111,
					CELL.LONG_V[2] = 0b01101,
					CELL.LONG_V[3] = 0b01110,
					CELL_S.SINGLE_H[0] = 0b11011,
					CELL_S.SINGLE_H[1] = 0b01001,
					CELL_S.SINGLE_H[2] = 0b11111,
					CELL_S.SINGLE_H[3] = 0b01010,
				}
				progbuf CELL.LONG_H[0] = CELL.SINGLE_V[0] @!MAIN_S[29][9];
				progbuf CELL.LONG_H[2] = CELL.SINGLE_V[1] @!MAIN[18][0];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[0] @!MAIN_S[30][9];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_H[0] @!MAIN[31][0];
				pass CELL.SINGLE_V[0] = CELL.DEC_H[0] @!MAIN[28][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][0];
				pass CELL.SINGLE_V[0] = CELL.OUT_UPDATE_O @!MAIN[30][0];
				pass CELL.SINGLE_V[1] = CELL.LONG_H[2] @!MAIN_S[21][9];
				pass CELL.SINGLE_V[1] = CELL.LONG_IO_H[1] @!MAIN[25][1];
				pass CELL.SINGLE_V[1] = CELL.DEC_H[1] @!MAIN[22][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_SN_I1_E1 @!MAIN[24][1];
				pass CELL.SINGLE_V[1] = CELL.OUT_OSC_MUX1 @!MAIN[23][1];
				pass CELL.SINGLE_V[2] = CELL.LONG_IO_H[0] @!MAIN[31][1];
				pass CELL.SINGLE_V[2] = CELL.DEC_H[0] @!MAIN[27][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_SN_I2_E1 @!MAIN[29][1];
				pass CELL.SINGLE_V[2] = CELL.OUT_UPDATE_O @!MAIN[30][1];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_H[1] @!MAIN[20][1];
				pass CELL.SINGLE_V[3] = CELL.DEC_H[1] @!MAIN[19][0];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_SN_I1_E1 @!MAIN[17][0];
				pass CELL.SINGLE_V[3] = CELL.OUT_OSC_MUX1 @!MAIN[21][1];
				pass CELL.DOUBLE_V0[0] = CELL.OUT_IO_SN_I1_E1 @!MAIN[28][1];
				pass CELL.DOUBLE_V0[1] = CELL.OUT_OSC_MUX1 @!MAIN[19][1];
				pass CELL.DOUBLE_V1[0] = CELL.OUT_UPDATE_O @!MAIN[26][1];
				pass CELL.DOUBLE_V1[1] = CELL.OUT_IO_SN_I2_E1 @!MAIN[16][0];
				pass CELL.DOUBLE_IO_E2[0] = CELL.DBUF_IO_H[1] @!MAIN[18][1];
				pass CELL.DOUBLE_IO_E2[1] = CELL.DBUF_IO_H[1] @!MAIN[16][1];
				pass CELL.DOUBLE_IO_N0[0] = CELL.DBUF_IO_H[0] @!MAIN[12][1];
				pass CELL.DOUBLE_IO_N0[1] = CELL.DBUF_IO_H[0] @!MAIN[13][1];
				bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[19][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[26][2];
				bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[28][2];
				bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_E1[1] @!MAIN[6][1];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_E2[1] @!MAIN[13][2];
				bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N0[1] @!MAIN[18][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_E1[1] @!MAIN[7][1];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_E2[1] @!MAIN[14][2];
				bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1] @!MAIN[16][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_E1[0] @!MAIN[21][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_E2[0] @!MAIN[24][2];
				bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[0] @!MAIN[27][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_E1[0] @!MAIN[22][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_E2[0] @!MAIN[25][2];
				bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[29][2];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_E1[1] @!MAIN[8][1];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_E2[1] @!MAIN[9][1];
				bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[1] @!MAIN[17][2];
				bipass CELL.DOUBLE_IO_E2[0] = CELL.DOUBLE_IO_N0[0] @!MAIN[23][2];
				bipass CELL.DOUBLE_IO_E2[1] = CELL.DOUBLE_IO_N0[1] @!MAIN[15][2];
			}

			bel PULLUP_DEC_H[0] {
				bidir O = CELL.DEC_H[0];
				attribute ENABLE @!MAIN[2][0];
			}

			bel PULLUP_DEC_H[1] {
				bidir O = CELL.DEC_H[1];
				attribute ENABLE @!MAIN[5][1];
			}

			bel PULLUP_DEC_V[0] {
				bidir O = CELL.DEC_V[0];
				attribute ENABLE @!MAIN[3][0];
			}

			bel PULLUP_DEC_V[1] {
				bidir O = CELL.DEC_V[1];
				attribute ENABLE @!MAIN[20][2];
			}

			bel BUFG_H {
				input I = CELL.IMUX_BUFG_H;
				output O = CELL.BUFGLS[6];
			}

			bel BUFG_V {
				input I = CELL.IMUX_BUFG_V;
				output O = CELL.BUFGLS[5];
			}

			bel UPDATE {
				output O = CELL.OUT_UPDATE_O;
			}

			bel OSC {
				output F8M = CELL.OUT_IO_WE_I1[1];
				output OUT0 = CELL.OUT_IO_WE_I2[1];
				output OUT1 = CELL.OUT_OSC_MUX1;
			}

			bel TDO {
				input O = CELL.IMUX_TDO_O;
				input T = CELL.IMUX_TDO_T;
				attribute PULL @[MAIN[4][1], MAIN[3][1]] {
					NONE = 0b11,
					PULLUP = 0b01,
					PULLDOWN = 0b10,
				}
				attribute BSCAN_ENABLE @MAIN[30][5];
				attribute T_ENABLE @!MAIN[0][2];
				attribute O_ENABLE @!MAIN[29][5];
			}

			bel MISC_NE {
				attribute TM_RIGHT @!MAIN[7][0];
				attribute TAC @!MAIN[1][0];
				attribute READCLK @[MAIN[0][0]] {
					CCLK = 0b1,
					RDBK = 0b0,
				}
			}

			// wire CELL.DEC_H[0]                  PULLUP_DEC_H[0].O
			// wire CELL.DEC_H[1]                  PULLUP_DEC_H[1].O
			// wire CELL.DEC_V[0]                  PULLUP_DEC_V[0].O
			// wire CELL.DEC_V[1]                  PULLUP_DEC_V[1].O
			// wire CELL.BUFGLS[5]                 BUFG_V.O
			// wire CELL.BUFGLS[6]                 BUFG_H.O
			// wire CELL.IMUX_BUFG_H               BUFG_H.I
			// wire CELL.IMUX_BUFG_V               BUFG_V.I
			// wire CELL.IMUX_TDO_O                TDO.O
			// wire CELL.IMUX_TDO_T                TDO.T
			// wire CELL.OUT_IO_WE_I1[1]           OSC.F8M
			// wire CELL.OUT_IO_WE_I2[1]           OSC.OUT0
			// wire CELL.OUT_OSC_MUX1              OSC.OUT1
			// wire CELL.OUT_UPDATE_O              UPDATE.O
		}
	}

	tile_slot LLH {
		bel_slot LLH: routing;
		bel_slot PULLUP_TBUF_W[0]: PULLUP;
		bel_slot PULLUP_TBUF_W[1]: PULLUP;
		bel_slot PULLUP_TBUF_E[0]: PULLUP;
		bel_slot PULLUP_TBUF_E[1]: PULLUP;
		bel_slot TBUF_SPLITTER[0]: TBUF_SPLITTER;
		bel_slot TBUF_SPLITTER[1]: TBUF_SPLITTER;
		bel_slot PULLUP_DEC_W[0]: PULLUP;
		bel_slot PULLUP_DEC_W[1]: PULLUP;
		bel_slot PULLUP_DEC_W[2]: PULLUP;
		bel_slot PULLUP_DEC_W[3]: PULLUP;
		bel_slot PULLUP_DEC_E[0]: PULLUP;
		bel_slot PULLUP_DEC_E[1]: PULLUP;
		bel_slot PULLUP_DEC_E[2]: PULLUP;
		bel_slot PULLUP_DEC_E[3]: PULLUP;

		tile_class LLH_CLB {
			cell W;
			cell E;
			bitrect LLH: Vertical (rev 1, rev 10);
			bitrect LLH_S: Vertical (rev 1, rev 10);

			switchbox LLH {
				bipass W.LONG_H[0] = E.LONG_H[0] @!LLH_S[0][4];
				bipass W.LONG_H[2] = E.LONG_H[2] @!LLH_S[0][8];
				bipass W.LONG_H[3] = E.LONG_H[3] @!LLH[0][6];
				bipass W.LONG_H[4] = E.LONG_H[4] @!LLH[0][7];
			}
		}

		tile_class LLH_CLB_S {
			cell W;
			cell E;
			bitrect LLH: Vertical (rev 1, rev 10);
			bitrect LLH_S: Vertical (rev 1, rev 10);
			bitrect MAIN_SW: Vertical (rev 32, rev 10);

			switchbox LLH {
				bipass W.LONG_H[0] = E.LONG_H[0] @!LLH_S[0][9];
				bipass W.LONG_H[2] = E.LONG_H[2] @!LLH_S[0][8];
				bipass W.LONG_H[3] = E.LONG_H[3] @!LLH[0][6];
				bipass W.LONG_H[4] = E.LONG_H[4] @!LLH[0][7];
			}
		}

		tile_class LLH_IO_S {
			cell W;
			cell E;
			bitrect LLH: Vertical (rev 1, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 10);

			switchbox LLH {
				bipass W.LONG_H[3] = E.LONG_H[3] @!LLH[0][6];
				bipass W.LONG_H[4] = E.LONG_H[4] @!LLH[0][7];
				bipass W.LONG_IO_H[0] = E.LONG_IO_H[0] @!LLH[0][3];
				bipass W.LONG_IO_H[1] = E.LONG_IO_H[1] @!LLH[0][2];
				bipass W.DEC_H[0] = E.DEC_H[0] @!LLH[0][4];
				bipass W.DEC_H[1] = E.DEC_H[1] @!LLH[0][5];
			}
		}

		tile_class LLH_IO_N {
			cell W;
			cell E;
			bitrect LLH: Vertical (rev 1, rev 6);
			bitrect LLH_S: Vertical (rev 1, rev 10);
			bitrect MAIN_W: Vertical (rev 32, rev 6);

			switchbox LLH {
				bipass W.LONG_H[0] = E.LONG_H[0] @!LLH_S[0][4];
				bipass W.LONG_H[2] = E.LONG_H[2] @!LLH_S[0][8];
				bipass W.LONG_IO_H[0] = E.LONG_IO_H[0] @!LLH[0][2];
				bipass W.LONG_IO_H[1] = E.LONG_IO_H[1] @!LLH[0][3];
				bipass W.DEC_H[0] = E.DEC_H[0] @!LLH[0][0];
				bipass W.DEC_H[1] = E.DEC_H[1] @!LLH[0][1];
			}
		}

		tile_class LLHC_CLB {
			cell W;
			cell E;

			switchbox LLH {
			}

			bel PULLUP_TBUF_W[0] {
				bidir O = W.LONG_H[2];
			}

			bel PULLUP_TBUF_W[1] {
				bidir O = W.LONG_H[3];
			}

			bel PULLUP_TBUF_E[0] {
				bidir O = E.LONG_H[2];
			}

			bel PULLUP_TBUF_E[1] {
				bidir O = E.LONG_H[3];
			}

			bel TBUF_SPLITTER[0] {
				bidir W = W.LONG_H[2];
				bidir E = E.LONG_H[2];
			}

			bel TBUF_SPLITTER[1] {
				bidir W = W.LONG_H[3];
				bidir E = E.LONG_H[3];
			}

			// wire W.LONG_H[2]                    PULLUP_TBUF_W[0].O TBUF_SPLITTER[0].W
			// wire W.LONG_H[3]                    PULLUP_TBUF_W[1].O TBUF_SPLITTER[1].W
			// wire E.LONG_H[2]                    PULLUP_TBUF_E[0].O TBUF_SPLITTER[0].E
			// wire E.LONG_H[3]                    PULLUP_TBUF_E[1].O TBUF_SPLITTER[1].E
		}

		tile_class LLHC_CLB_S {
			cell W;
			cell E;

			switchbox LLH {
			}

			bel PULLUP_TBUF_W[0] {
				bidir O = W.LONG_H[2];
			}

			bel PULLUP_TBUF_W[1] {
				bidir O = W.LONG_H[3];
			}

			bel PULLUP_TBUF_E[0] {
				bidir O = E.LONG_H[2];
			}

			bel PULLUP_TBUF_E[1] {
				bidir O = E.LONG_H[3];
			}

			bel TBUF_SPLITTER[0] {
				bidir W = W.LONG_H[2];
				bidir E = E.LONG_H[2];
			}

			bel TBUF_SPLITTER[1] {
				bidir W = W.LONG_H[3];
				bidir E = E.LONG_H[3];
			}

			// wire W.LONG_H[2]                    PULLUP_TBUF_W[0].O TBUF_SPLITTER[0].W
			// wire W.LONG_H[3]                    PULLUP_TBUF_W[1].O TBUF_SPLITTER[1].W
			// wire E.LONG_H[2]                    PULLUP_TBUF_E[0].O TBUF_SPLITTER[0].E
			// wire E.LONG_H[3]                    PULLUP_TBUF_E[1].O TBUF_SPLITTER[1].E
		}

		tile_class LLHC_IO_S {
			cell W;
			cell E;

			switchbox LLH {
			}

			bel PULLUP_DEC_W[0] {
				bidir O = W.DEC_H[0];
			}

			bel PULLUP_DEC_W[1] {
				bidir O = W.DEC_H[1];
			}

			bel PULLUP_DEC_W[2] {
				bidir O = W.DEC_H[2];
			}

			bel PULLUP_DEC_W[3] {
				bidir O = W.DEC_H[3];
			}

			bel PULLUP_DEC_E[0] {
				bidir O = E.DEC_H[0];
			}

			bel PULLUP_DEC_E[1] {
				bidir O = E.DEC_H[1];
			}

			bel PULLUP_DEC_E[2] {
				bidir O = E.DEC_H[2];
			}

			bel PULLUP_DEC_E[3] {
				bidir O = E.DEC_H[3];
			}

			// wire W.DEC_H[0]                     PULLUP_DEC_W[0].O
			// wire W.DEC_H[1]                     PULLUP_DEC_W[1].O
			// wire W.DEC_H[2]                     PULLUP_DEC_W[2].O
			// wire W.DEC_H[3]                     PULLUP_DEC_W[3].O
			// wire E.DEC_H[0]                     PULLUP_DEC_E[0].O
			// wire E.DEC_H[1]                     PULLUP_DEC_E[1].O
			// wire E.DEC_H[2]                     PULLUP_DEC_E[2].O
			// wire E.DEC_H[3]                     PULLUP_DEC_E[3].O
		}

		tile_class LLHC_IO_N {
			cell W;
			cell E;

			switchbox LLH {
			}

			bel PULLUP_DEC_W[0] {
				bidir O = W.DEC_H[0];
			}

			bel PULLUP_DEC_W[1] {
				bidir O = W.DEC_H[1];
			}

			bel PULLUP_DEC_W[2] {
				bidir O = W.DEC_H[2];
			}

			bel PULLUP_DEC_W[3] {
				bidir O = W.DEC_H[3];
			}

			bel PULLUP_DEC_E[0] {
				bidir O = E.DEC_H[0];
			}

			bel PULLUP_DEC_E[1] {
				bidir O = E.DEC_H[1];
			}

			bel PULLUP_DEC_E[2] {
				bidir O = E.DEC_H[2];
			}

			bel PULLUP_DEC_E[3] {
				bidir O = E.DEC_H[3];
			}

			// wire W.DEC_H[0]                     PULLUP_DEC_W[0].O
			// wire W.DEC_H[1]                     PULLUP_DEC_W[1].O
			// wire W.DEC_H[2]                     PULLUP_DEC_W[2].O
			// wire W.DEC_H[3]                     PULLUP_DEC_W[3].O
			// wire E.DEC_H[0]                     PULLUP_DEC_E[0].O
			// wire E.DEC_H[1]                     PULLUP_DEC_E[1].O
			// wire E.DEC_H[2]                     PULLUP_DEC_E[2].O
			// wire E.DEC_H[3]                     PULLUP_DEC_E[3].O
		}

		tile_class LLHQ_CLB {
			cell W;
			cell E;

			switchbox LLH {
			}

			bel PULLUP_TBUF_W[0] {
				bidir O = W.LONG_H[2];
			}

			bel PULLUP_TBUF_W[1] {
				bidir O = W.LONG_H[3];
			}

			bel PULLUP_TBUF_E[0] {
				bidir O = E.LONG_H[2];
			}

			bel PULLUP_TBUF_E[1] {
				bidir O = E.LONG_H[3];
			}

			// wire W.LONG_H[2]                    PULLUP_TBUF_W[0].O
			// wire W.LONG_H[3]                    PULLUP_TBUF_W[1].O
			// wire E.LONG_H[2]                    PULLUP_TBUF_E[0].O
			// wire E.LONG_H[3]                    PULLUP_TBUF_E[1].O
		}

		tile_class LLHQ_CLB_S {
			cell W;
			cell E;

			switchbox LLH {
			}

			bel PULLUP_TBUF_W[0] {
				bidir O = W.LONG_H[2];
			}

			bel PULLUP_TBUF_W[1] {
				bidir O = W.LONG_H[3];
			}

			bel PULLUP_TBUF_E[0] {
				bidir O = E.LONG_H[2];
			}

			bel PULLUP_TBUF_E[1] {
				bidir O = E.LONG_H[3];
			}

			// wire W.LONG_H[2]                    PULLUP_TBUF_W[0].O
			// wire W.LONG_H[3]                    PULLUP_TBUF_W[1].O
			// wire E.LONG_H[2]                    PULLUP_TBUF_E[0].O
			// wire E.LONG_H[3]                    PULLUP_TBUF_E[1].O
		}

		tile_class LLHQ_CLB_N {
			cell W;
			cell E;

			switchbox LLH {
			}

			bel PULLUP_TBUF_W[0] {
				bidir O = W.LONG_H[2];
			}

			bel PULLUP_TBUF_W[1] {
				bidir O = W.LONG_H[3];
			}

			bel PULLUP_TBUF_E[0] {
				bidir O = E.LONG_H[2];
			}

			bel PULLUP_TBUF_E[1] {
				bidir O = E.LONG_H[3];
			}

			// wire W.LONG_H[2]                    PULLUP_TBUF_W[0].O
			// wire W.LONG_H[3]                    PULLUP_TBUF_W[1].O
			// wire E.LONG_H[2]                    PULLUP_TBUF_E[0].O
			// wire E.LONG_H[3]                    PULLUP_TBUF_E[1].O
		}

		tile_class LLHQ_IO_S {
			cell W;
			cell E;

			switchbox LLH {
			}
		}

		tile_class LLHQ_IO_N {
			cell W;
			cell E;

			switchbox LLH {
			}
		}
	}

	tile_slot LLV {
		bel_slot LLV: routing;
		bel_slot BUFF: BUFF;
		bel_slot PULLUP_DEC_S[0]: PULLUP;
		bel_slot PULLUP_DEC_S[1]: PULLUP;
		bel_slot PULLUP_DEC_S[2]: PULLUP;
		bel_slot PULLUP_DEC_S[3]: PULLUP;
		bel_slot PULLUP_DEC_N[0]: PULLUP;
		bel_slot PULLUP_DEC_N[1]: PULLUP;
		bel_slot PULLUP_DEC_N[2]: PULLUP;
		bel_slot PULLUP_DEC_N[3]: PULLUP;
		bel_slot MISC_E: MISC_E;

		tile_class LLV_CLB {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 32, rev 1);

			switchbox LLV {
				mux S.GCLK[0] @[LLV[18][0], LLV[22][0], LLV[21][0], LLV[20][0], LLV[19][0]] {
					S.BUFGLS[0] = 0b01111,
					S.BUFGLS[1] = 0b10111,
					S.BUFGLS[3] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[1] @[LLV[2][0], LLV[6][0], LLV[3][0], LLV[4][0], LLV[5][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[2] = 0b10111,
					S.BUFGLS[3] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[2] @[LLV[13][0], LLV[14][0], LLV[17][0], LLV[15][0], LLV[16][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[3] = 0b10111,
					S.BUFGLS[4] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[3] @[LLV[8][0], LLV[9][0], LLV[10][0], LLV[12][0], LLV[11][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[3] = 0b10111,
					S.BUFGLS[5] = 0b11011,
					S.BUFGLS[6] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				bipass S.LONG_V[0] = N.LONG_V[0] @!LLV[26][0];
				bipass S.LONG_V[1] = N.LONG_V[1] @!LLV[25][0];
				bipass S.LONG_V[2] = N.LONG_V[2] @!LLV[24][0];
				bipass S.LONG_V[3] = N.LONG_V[3] @!LLV[27][0];
			}
		}

		tile_class LLV_IO_W {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 21, rev 1);
			bitrect LLV_E: Vertical (rev 32, rev 1);

			switchbox LLV {
				mux S.GCLK[0] @[LLV[8][0], LLV[4][0], LLV[5][0], LLV[6][0], LLV[7][0]] {
					S.BUFGLS[0] = 0b01111,
					S.BUFGLS[1] = 0b10111,
					S.BUFGLS[3] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[1] @[LLV[10][0], LLV[14][0], LLV[11][0], LLV[12][0], LLV[13][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[2] = 0b10111,
					S.BUFGLS[3] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[2] @[LLV_E[29][0], LLV_E[30][0], LLV[2][0], LLV[0][0], LLV[1][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[3] = 0b10111,
					S.BUFGLS[4] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[3] @[LLV[16][0], LLV[17][0], LLV[18][0], LLV[20][0], LLV[19][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[3] = 0b10111,
					S.BUFGLS[5] = 0b11011,
					S.BUFGLS[6] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				bipass S.LONG_IO_V[0] = N.LONG_IO_V[0] @!LLV[3][0];
				bipass S.LONG_IO_V[1] = N.LONG_IO_V[1] @!LLV[9][0];
				bipass S.DEC_V[0] = N.DEC_V[0] @!LLV_E[28][0];
				bipass S.DEC_V[1] = N.DEC_V[1] @!LLV[15][0];
			}
		}

		tile_class LLV_IO_E {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 32, rev 1);

			switchbox LLV {
				mux S.GCLK[0] @[LLV[12][0], LLV[16][0], LLV[15][0], LLV[14][0], LLV[13][0]] {
					S.BUFGLS[0] = 0b01111,
					S.BUFGLS[1] = 0b10111,
					S.BUFGLS[3] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[1] @[LLV[10][0], LLV[6][0], LLV[9][0], LLV[8][0], LLV[7][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[2] = 0b10111,
					S.BUFGLS[3] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[2] @[LLV[22][0], LLV[21][0], LLV[18][0], LLV[20][0], LLV[19][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[3] = 0b10111,
					S.BUFGLS[4] = 0b11011,
					S.BUFGLS[5] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				mux S.GCLK[3] @[LLV[4][0], LLV[3][0], LLV[2][0], LLV[0][0], LLV[1][0]] {
					S.BUFGLS[1] = 0b01111,
					S.BUFGLS[3] = 0b10111,
					S.BUFGLS[5] = 0b11011,
					S.BUFGLS[6] = 0b11101,
					S.BUFGLS[7] = 0b11110,
					off = 0b11111,
				}
				bipass S.LONG_V[0] = N.LONG_V[0] @!LLV[26][0];
				bipass S.LONG_V[1] = N.LONG_V[1] @!LLV[25][0];
				bipass S.LONG_V[2] = N.LONG_V[2] @!LLV[24][0];
				bipass S.LONG_V[3] = N.LONG_V[3] @!LLV[27][0];
				bipass S.LONG_IO_V[0] = N.LONG_IO_V[0] @!LLV[17][0];
				bipass S.LONG_IO_V[1] = N.LONG_IO_V[1] @!LLV[11][0];
				bipass S.DEC_V[0] = N.DEC_V[0] @!LLV[5][0];
				bipass S.DEC_V[1] = N.DEC_V[1] @!LLV[23][0];
			}

			bel MISC_E {
				attribute TLC @!LLV[28][0];
			}
		}

		tile_class LLVC_CLB {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 32, rev 1);

			switchbox LLV {
			}
		}

		tile_class LLVC_IO_W {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 21, rev 1);
			bitrect LLV_E: Vertical (rev 32, rev 1);

			switchbox LLV {
			}

			bel PULLUP_DEC_S[0] {
				bidir O = S.DEC_V[0];
			}

			bel PULLUP_DEC_S[1] {
				bidir O = S.DEC_V[1];
			}

			bel PULLUP_DEC_S[2] {
				bidir O = S.DEC_V[2];
			}

			bel PULLUP_DEC_S[3] {
				bidir O = S.DEC_V[3];
			}

			bel PULLUP_DEC_N[0] {
				bidir O = N.DEC_V[0];
			}

			bel PULLUP_DEC_N[1] {
				bidir O = N.DEC_V[1];
			}

			bel PULLUP_DEC_N[2] {
				bidir O = N.DEC_V[2];
			}

			bel PULLUP_DEC_N[3] {
				bidir O = N.DEC_V[3];
			}

			// wire S.DEC_V[0]                     PULLUP_DEC_S[0].O
			// wire S.DEC_V[1]                     PULLUP_DEC_S[1].O
			// wire S.DEC_V[2]                     PULLUP_DEC_S[2].O
			// wire S.DEC_V[3]                     PULLUP_DEC_S[3].O
			// wire N.DEC_V[0]                     PULLUP_DEC_N[0].O
			// wire N.DEC_V[1]                     PULLUP_DEC_N[1].O
			// wire N.DEC_V[2]                     PULLUP_DEC_N[2].O
			// wire N.DEC_V[3]                     PULLUP_DEC_N[3].O
		}

		tile_class LLVC_IO_E {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 32, rev 1);

			switchbox LLV {
			}

			bel PULLUP_DEC_S[0] {
				bidir O = S.DEC_V[0];
			}

			bel PULLUP_DEC_S[1] {
				bidir O = S.DEC_V[1];
			}

			bel PULLUP_DEC_S[2] {
				bidir O = S.DEC_V[2];
			}

			bel PULLUP_DEC_S[3] {
				bidir O = S.DEC_V[3];
			}

			bel PULLUP_DEC_N[0] {
				bidir O = N.DEC_V[0];
			}

			bel PULLUP_DEC_N[1] {
				bidir O = N.DEC_V[1];
			}

			bel PULLUP_DEC_N[2] {
				bidir O = N.DEC_V[2];
			}

			bel PULLUP_DEC_N[3] {
				bidir O = N.DEC_V[3];
			}

			bel MISC_E {
			}

			// wire S.DEC_V[0]                     PULLUP_DEC_S[0].O
			// wire S.DEC_V[1]                     PULLUP_DEC_S[1].O
			// wire S.DEC_V[2]                     PULLUP_DEC_S[2].O
			// wire S.DEC_V[3]                     PULLUP_DEC_S[3].O
			// wire N.DEC_V[0]                     PULLUP_DEC_N[0].O
			// wire N.DEC_V[1]                     PULLUP_DEC_N[1].O
			// wire N.DEC_V[2]                     PULLUP_DEC_N[2].O
			// wire N.DEC_V[3]                     PULLUP_DEC_N[3].O
		}

		tile_class LLVQ_CLB {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 32, rev 1);

			switchbox LLV {
			}
		}

		tile_class LLVQ_IO_SW {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 21, rev 1);
			bitrect LLV_E: Vertical (rev 32, rev 1);

			switchbox LLV {
			}

			bel BUFF {
				output O = N.OUT_BUFF;
			}

			// wire N.OUT_BUFF                     BUFF.O
		}

		tile_class LLVQ_IO_NW {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 21, rev 1);
			bitrect LLV_E: Vertical (rev 32, rev 1);

			switchbox LLV {
			}

			bel BUFF {
				output O = N.OUT_BUFF;
			}

			// wire N.OUT_BUFF                     BUFF.O
		}

		tile_class LLVQ_IO_SE {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 32, rev 1);

			switchbox LLV {
			}

			bel BUFF {
				output O = N.OUT_BUFF;
			}

			// wire N.OUT_BUFF                     BUFF.O
		}

		tile_class LLVQ_IO_NE {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 32, rev 1);

			switchbox LLV {
			}

			bel BUFF {
				output O = N.OUT_BUFF;
			}

			// wire N.OUT_BUFF                     BUFF.O
		}
	}

	tile_slot CLKQ {
		bel_slot CLKQC: routing;
		bel_slot CLKQ: routing;

		tile_class CLKQC {
			cell CELL;

			switchbox CLKQC {
			}
		}

		tile_class CLKQ {
			cell W;
			cell E;

			switchbox CLKQ {
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass SINGLE_H_E[0] = SINGLE_H[0];
			pass SINGLE_H_E[1] = SINGLE_H[1];
			pass SINGLE_H_E[2] = SINGLE_H[2];
			pass SINGLE_H_E[3] = SINGLE_H[3];
			pass SINGLE_H_E[4] = SINGLE_H[4];
			pass SINGLE_H_E[5] = SINGLE_H[5];
			pass SINGLE_H_E[6] = SINGLE_H[6];
			pass SINGLE_H_E[7] = SINGLE_H[7];
			pass DOUBLE_H1[0] = DOUBLE_H0[0];
			pass DOUBLE_H1[1] = DOUBLE_H0[1];
			pass DOUBLE_H2[0] = DOUBLE_H1[0];
			pass DOUBLE_H2[1] = DOUBLE_H1[1];
			pass DOUBLE_IO_S1[0] = DOUBLE_IO_S0[0];
			pass DOUBLE_IO_S1[1] = DOUBLE_IO_S0[1];
			pass DOUBLE_IO_S1[2] = DOUBLE_IO_S0[2];
			pass DOUBLE_IO_S1[3] = DOUBLE_IO_S0[3];
			pass DOUBLE_IO_S2[0] = DOUBLE_IO_S1[0];
			pass DOUBLE_IO_S2[1] = DOUBLE_IO_S1[1];
			pass DOUBLE_IO_S2[2] = DOUBLE_IO_S1[2];
			pass DOUBLE_IO_S2[3] = DOUBLE_IO_S1[3];
			pass QUAD_H1[0] = QUAD_H0[0];
			pass QUAD_H1[1] = QUAD_H0[1];
			pass QUAD_H1[2] = QUAD_H0[2];
			pass QUAD_H2[0] = QUAD_H1[0];
			pass QUAD_H2[1] = QUAD_H1[1];
			pass QUAD_H2[2] = QUAD_H1[2];
			pass QUAD_H3[0] = QUAD_H2[0];
			pass QUAD_H3[1] = QUAD_H2[1];
			pass QUAD_H3[2] = QUAD_H2[2];
			pass QUAD_H4[0] = QUAD_H3[0];
			pass QUAD_H4[1] = QUAD_H3[1];
			pass QUAD_H4[2] = QUAD_H3[2];
			pass OCTAL_H[1] = OCTAL_H[0];
			pass OCTAL_H[2] = OCTAL_H[1];
			pass OCTAL_H[3] = OCTAL_H[2];
			pass OCTAL_H[4] = OCTAL_H[3];
			pass OCTAL_H[5] = OCTAL_H[4];
			pass OCTAL_H[6] = OCTAL_H[5];
			pass OCTAL_H[7] = OCTAL_H[6];
			pass OCTAL_H[8] = OCTAL_H[7];
			pass OCTAL_IO_S[1] = OCTAL_IO_S[0];
			pass OCTAL_IO_S[2] = OCTAL_IO_S[1];
			pass OCTAL_IO_S[3] = OCTAL_IO_S[2];
			pass OCTAL_IO_S[4] = OCTAL_IO_S[3];
			pass OCTAL_IO_S[5] = OCTAL_IO_S[4];
			pass OCTAL_IO_S[6] = OCTAL_IO_S[5];
			pass OCTAL_IO_S[7] = OCTAL_IO_S[6];
			pass OCTAL_IO_S[8] = OCTAL_IO_S[7];
			pass OUT_CLB_Y_E = OUT_CLB_Y;
			pass OUT_CLB_YQ_E = OUT_CLB_YQ;
			pass OUT_IO_SN_I1_E1 = OUT_IO_SN_I1[1];
			pass OUT_IO_SN_I2_E1 = OUT_IO_SN_I2[1];
			pass OUT_IO_CLKIN_E = OUT_IO_CLKIN;
			pass OUT_COUT_E = OUT_COUT;
		}

		connector_class PASS_CLB_W_W {
			pass SINGLE_H_E[0] = SINGLE_H[0];
			pass SINGLE_H_E[1] = SINGLE_H[1];
			pass SINGLE_H_E[2] = SINGLE_H[2];
			pass SINGLE_H_E[3] = SINGLE_H[3];
			pass SINGLE_H_E[4] = SINGLE_H[4];
			pass SINGLE_H_E[5] = SINGLE_H[5];
			pass SINGLE_H_E[6] = SINGLE_H[6];
			pass SINGLE_H_E[7] = SINGLE_H[7];
			pass DOUBLE_H1[0] = DOUBLE_H0[0];
			pass DOUBLE_H1[1] = DOUBLE_H0[1];
			pass DOUBLE_H2[0] = DOUBLE_H1[0];
			pass DOUBLE_H2[1] = DOUBLE_H1[1];
			pass DOUBLE_IO_S1[0] = DOUBLE_IO_S0[0];
			pass DOUBLE_IO_S1[1] = DOUBLE_IO_S0[1];
			pass DOUBLE_IO_S1[2] = DOUBLE_IO_S0[2];
			pass DOUBLE_IO_S1[3] = DOUBLE_IO_S0[3];
			pass DOUBLE_IO_S2[0] = DOUBLE_IO_S1[0];
			pass DOUBLE_IO_S2[1] = DOUBLE_IO_S1[1];
			pass DOUBLE_IO_S2[2] = DOUBLE_IO_S1[2];
			pass DOUBLE_IO_S2[3] = DOUBLE_IO_S1[3];
			pass QUAD_H1[0] = QUAD_H0[0];
			pass QUAD_H1[1] = QUAD_H0[1];
			pass QUAD_H1[2] = QUAD_H0[2];
			pass QUAD_H2[0] = QUAD_H1[0];
			pass QUAD_H2[1] = QUAD_H1[1];
			pass QUAD_H2[2] = QUAD_H1[2];
			pass QUAD_H3[0] = QUAD_H2[0];
			pass QUAD_H3[1] = QUAD_H2[1];
			pass QUAD_H3[2] = QUAD_H2[2];
			pass QUAD_H4[0] = QUAD_H3[0];
			pass QUAD_H4[1] = QUAD_H3[1];
			pass QUAD_H4[2] = QUAD_H3[2];
			pass OCTAL_H[1] = OCTAL_H[0];
			pass OCTAL_H[2] = OCTAL_H[1];
			pass OCTAL_H[3] = OCTAL_H[2];
			pass OCTAL_H[4] = OCTAL_H[3];
			pass OCTAL_H[5] = OCTAL_H[4];
			pass OCTAL_H[6] = OCTAL_H[5];
			pass OCTAL_H[7] = OCTAL_H[6];
			pass OCTAL_H[8] = OCTAL_H[7];
			pass OCTAL_IO_S[1] = OCTAL_IO_S[0];
			pass OCTAL_IO_S[2] = OCTAL_IO_S[1];
			pass OCTAL_IO_S[3] = OCTAL_IO_S[2];
			pass OCTAL_IO_S[4] = OCTAL_IO_S[3];
			pass OCTAL_IO_S[5] = OCTAL_IO_S[4];
			pass OCTAL_IO_S[6] = OCTAL_IO_S[5];
			pass OCTAL_IO_S[7] = OCTAL_IO_S[6];
			pass OCTAL_IO_S[8] = OCTAL_IO_S[7];
			pass OUT_CLB_Y_E = OUT_IO_WE_I2[1];
			pass OUT_CLB_YQ_E = OUT_IO_WE_I2[0];
			pass OUT_IO_SN_I1_E1 = OUT_IO_SN_I1[1];
			pass OUT_IO_SN_I2_E1 = OUT_IO_SN_I2[1];
			pass OUT_IO_CLKIN_E = OUT_IO_CLKIN;
			pass OUT_COUT_E = OUT_COUT;
		}

		connector_class CNR_SW {
			reflect DOUBLE_IO_S1[0] = DOUBLE_IO_W1[0];
			reflect DOUBLE_IO_S1[1] = DOUBLE_IO_W1[1];
			reflect DOUBLE_IO_S1[2] = DOUBLE_IO_W1[2];
			reflect DOUBLE_IO_S1[3] = DOUBLE_IO_W1[3];
			reflect OCTAL_IO_S[0] = OCTAL_IO_W[1];
			reflect OCTAL_IO_S[1] = OCTAL_IO_W[2];
			reflect OCTAL_IO_S[2] = OCTAL_IO_W[3];
			reflect OCTAL_IO_S[3] = OCTAL_IO_W[4];
			reflect OCTAL_IO_S[4] = OCTAL_IO_W[5];
			reflect OCTAL_IO_S[5] = OCTAL_IO_W[6];
			reflect OCTAL_IO_S[6] = OCTAL_IO_W[7];
			reflect OCTAL_IO_S[7] = OCTAL_IO_W[8];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass DOUBLE_IO_N1[0] = DOUBLE_IO_N0[0];
			pass DOUBLE_IO_N1[1] = DOUBLE_IO_N0[1];
			pass DOUBLE_IO_N1[2] = DOUBLE_IO_N0[2];
			pass DOUBLE_IO_N1[3] = DOUBLE_IO_N0[3];
			pass DOUBLE_IO_N2[0] = DOUBLE_IO_N1[0];
			pass DOUBLE_IO_N2[1] = DOUBLE_IO_N1[1];
			pass DOUBLE_IO_N2[2] = DOUBLE_IO_N1[2];
			pass DOUBLE_IO_N2[3] = DOUBLE_IO_N1[3];
			pass OCTAL_IO_N[1] = OCTAL_IO_N[0];
			pass OCTAL_IO_N[2] = OCTAL_IO_N[1];
			pass OCTAL_IO_N[3] = OCTAL_IO_N[2];
			pass OCTAL_IO_N[4] = OCTAL_IO_N[3];
			pass OCTAL_IO_N[5] = OCTAL_IO_N[4];
			pass OCTAL_IO_N[6] = OCTAL_IO_N[5];
			pass OCTAL_IO_N[7] = OCTAL_IO_N[6];
			pass OCTAL_IO_N[8] = OCTAL_IO_N[7];
			pass IMUX_CLB_F3_W = IMUX_CLB_F3;
			pass IMUX_CLB_G3_W = IMUX_CLB_G3;
			pass IMUX_CLB_C3_W = IMUX_CLB_C3;
			pass OUT_IO_CLKIN_W = OUT_IO_CLKIN;
		}

		connector_class CNR_NE {
			reflect DOUBLE_IO_N1[0] = DOUBLE_IO_E1[0];
			reflect DOUBLE_IO_N1[1] = DOUBLE_IO_E1[1];
			reflect DOUBLE_IO_N1[2] = DOUBLE_IO_E1[2];
			reflect DOUBLE_IO_N1[3] = DOUBLE_IO_E1[3];
			reflect OCTAL_IO_N[0] = OCTAL_IO_E[1];
			reflect OCTAL_IO_N[1] = OCTAL_IO_E[2];
			reflect OCTAL_IO_N[2] = OCTAL_IO_E[3];
			reflect OCTAL_IO_N[3] = OCTAL_IO_E[4];
			reflect OCTAL_IO_N[4] = OCTAL_IO_E[5];
			reflect OCTAL_IO_N[5] = OCTAL_IO_E[6];
			reflect OCTAL_IO_N[6] = OCTAL_IO_E[7];
			reflect OCTAL_IO_N[7] = OCTAL_IO_E[8];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass DOUBLE_IO_E1[0] = DOUBLE_IO_E0[0];
			pass DOUBLE_IO_E1[1] = DOUBLE_IO_E0[1];
			pass DOUBLE_IO_E1[2] = DOUBLE_IO_E0[2];
			pass DOUBLE_IO_E1[3] = DOUBLE_IO_E0[3];
			pass DOUBLE_IO_E2[0] = DOUBLE_IO_E1[0];
			pass DOUBLE_IO_E2[1] = DOUBLE_IO_E1[1];
			pass DOUBLE_IO_E2[2] = DOUBLE_IO_E1[2];
			pass DOUBLE_IO_E2[3] = DOUBLE_IO_E1[3];
			pass OCTAL_IO_E[1] = OCTAL_IO_E[0];
			pass OCTAL_IO_E[2] = OCTAL_IO_E[1];
			pass OCTAL_IO_E[3] = OCTAL_IO_E[2];
			pass OCTAL_IO_E[4] = OCTAL_IO_E[3];
			pass OCTAL_IO_E[5] = OCTAL_IO_E[4];
			pass OCTAL_IO_E[6] = OCTAL_IO_E[5];
			pass OCTAL_IO_E[7] = OCTAL_IO_E[6];
			pass OCTAL_IO_E[8] = OCTAL_IO_E[7];
			pass IMUX_CLB_F2_N = IMUX_CLB_F2;
			pass IMUX_CLB_G2_N = IMUX_CLB_G2;
			pass IMUX_CLB_C2_N = IMUX_CLB_C2;
			pass OUT_IO_CLKIN_N = OUT_IO_CLKIN;
		}

		connector_class CNR_SE {
			reflect OCTAL_IO_E[0] = OCTAL_IO_S[1];
			reflect OCTAL_IO_E[1] = OCTAL_IO_S[2];
			reflect OCTAL_IO_E[2] = OCTAL_IO_S[3];
			reflect OCTAL_IO_E[3] = OCTAL_IO_S[4];
			reflect OCTAL_IO_E[4] = OCTAL_IO_S[5];
			reflect OCTAL_IO_E[5] = OCTAL_IO_S[6];
			reflect OCTAL_IO_E[6] = OCTAL_IO_S[7];
			reflect OCTAL_IO_E[7] = OCTAL_IO_S[8];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass SINGLE_V_S[0] = SINGLE_V[0];
			pass SINGLE_V_S[1] = SINGLE_V[1];
			pass SINGLE_V_S[2] = SINGLE_V[2];
			pass SINGLE_V_S[3] = SINGLE_V[3];
			pass SINGLE_V_S[4] = SINGLE_V[4];
			pass SINGLE_V_S[5] = SINGLE_V[5];
			pass SINGLE_V_S[6] = SINGLE_V[6];
			pass SINGLE_V_S[7] = SINGLE_V[7];
			pass DOUBLE_V1[0] = DOUBLE_V0[0];
			pass DOUBLE_V1[1] = DOUBLE_V0[1];
			pass DOUBLE_V2[0] = DOUBLE_V1[0];
			pass DOUBLE_V2[1] = DOUBLE_V1[1];
			pass DOUBLE_IO_W1[0] = DOUBLE_IO_W0[0];
			pass DOUBLE_IO_W1[1] = DOUBLE_IO_W0[1];
			pass DOUBLE_IO_W1[2] = DOUBLE_IO_W0[2];
			pass DOUBLE_IO_W1[3] = DOUBLE_IO_W0[3];
			pass DOUBLE_IO_W2[0] = DOUBLE_IO_W1[0];
			pass DOUBLE_IO_W2[1] = DOUBLE_IO_W1[1];
			pass DOUBLE_IO_W2[2] = DOUBLE_IO_W1[2];
			pass DOUBLE_IO_W2[3] = DOUBLE_IO_W1[3];
			pass QUAD_V1[0] = QUAD_V0[0];
			pass QUAD_V1[1] = QUAD_V0[1];
			pass QUAD_V1[2] = QUAD_V0[2];
			pass QUAD_V2[0] = QUAD_V1[0];
			pass QUAD_V2[1] = QUAD_V1[1];
			pass QUAD_V2[2] = QUAD_V1[2];
			pass QUAD_V3[0] = QUAD_V2[0];
			pass QUAD_V3[1] = QUAD_V2[1];
			pass QUAD_V3[2] = QUAD_V2[2];
			pass QUAD_V4[0] = QUAD_V3[0];
			pass QUAD_V4[1] = QUAD_V3[1];
			pass QUAD_V4[2] = QUAD_V3[2];
			pass OCTAL_V[1] = OCTAL_V[0];
			pass OCTAL_V[2] = OCTAL_V[1];
			pass OCTAL_V[3] = OCTAL_V[2];
			pass OCTAL_V[4] = OCTAL_V[3];
			pass OCTAL_V[5] = OCTAL_V[4];
			pass OCTAL_V[6] = OCTAL_V[5];
			pass OCTAL_V[7] = OCTAL_V[6];
			pass OCTAL_V[8] = OCTAL_V[7];
			pass OCTAL_IO_W[1] = OCTAL_IO_W[0];
			pass OCTAL_IO_W[2] = OCTAL_IO_W[1];
			pass OCTAL_IO_W[3] = OCTAL_IO_W[2];
			pass OCTAL_IO_W[4] = OCTAL_IO_W[3];
			pass OCTAL_IO_W[5] = OCTAL_IO_W[4];
			pass OCTAL_IO_W[6] = OCTAL_IO_W[5];
			pass OCTAL_IO_W[7] = OCTAL_IO_W[6];
			pass OCTAL_IO_W[8] = OCTAL_IO_W[7];
			pass OUT_CLB_X_S = OUT_CLB_X;
			pass OUT_CLB_XQ_S = OUT_CLB_XQ;
			pass OUT_IO_WE_I1_S1 = OUT_IO_WE_I1[1];
			pass OUT_IO_WE_I2_S1 = OUT_IO_WE_I2[1];
			pass OUT_IO_CLKIN_S = OUT_IO_CLKIN;
		}

		connector_class PASS_CLB_N_N {
			pass SINGLE_V_S[0] = SINGLE_V[0];
			pass SINGLE_V_S[1] = SINGLE_V[1];
			pass SINGLE_V_S[2] = SINGLE_V[2];
			pass SINGLE_V_S[3] = SINGLE_V[3];
			pass SINGLE_V_S[4] = SINGLE_V[4];
			pass SINGLE_V_S[5] = SINGLE_V[5];
			pass SINGLE_V_S[6] = SINGLE_V[6];
			pass SINGLE_V_S[7] = SINGLE_V[7];
			pass DOUBLE_V1[0] = DOUBLE_V0[0];
			pass DOUBLE_V1[1] = DOUBLE_V0[1];
			pass DOUBLE_V2[0] = DOUBLE_V1[0];
			pass DOUBLE_V2[1] = DOUBLE_V1[1];
			pass DOUBLE_IO_W1[0] = DOUBLE_IO_W0[0];
			pass DOUBLE_IO_W1[1] = DOUBLE_IO_W0[1];
			pass DOUBLE_IO_W1[2] = DOUBLE_IO_W0[2];
			pass DOUBLE_IO_W1[3] = DOUBLE_IO_W0[3];
			pass DOUBLE_IO_W2[0] = DOUBLE_IO_W1[0];
			pass DOUBLE_IO_W2[1] = DOUBLE_IO_W1[1];
			pass DOUBLE_IO_W2[2] = DOUBLE_IO_W1[2];
			pass DOUBLE_IO_W2[3] = DOUBLE_IO_W1[3];
			pass QUAD_V1[0] = QUAD_V0[0];
			pass QUAD_V1[1] = QUAD_V0[1];
			pass QUAD_V1[2] = QUAD_V0[2];
			pass QUAD_V2[0] = QUAD_V1[0];
			pass QUAD_V2[1] = QUAD_V1[1];
			pass QUAD_V2[2] = QUAD_V1[2];
			pass QUAD_V3[0] = QUAD_V2[0];
			pass QUAD_V3[1] = QUAD_V2[1];
			pass QUAD_V3[2] = QUAD_V2[2];
			pass QUAD_V4[0] = QUAD_V3[0];
			pass QUAD_V4[1] = QUAD_V3[1];
			pass QUAD_V4[2] = QUAD_V3[2];
			pass OCTAL_V[1] = OCTAL_V[0];
			pass OCTAL_V[2] = OCTAL_V[1];
			pass OCTAL_V[3] = OCTAL_V[2];
			pass OCTAL_V[4] = OCTAL_V[3];
			pass OCTAL_V[5] = OCTAL_V[4];
			pass OCTAL_V[6] = OCTAL_V[5];
			pass OCTAL_V[7] = OCTAL_V[6];
			pass OCTAL_V[8] = OCTAL_V[7];
			pass OCTAL_IO_W[1] = OCTAL_IO_W[0];
			pass OCTAL_IO_W[2] = OCTAL_IO_W[1];
			pass OCTAL_IO_W[3] = OCTAL_IO_W[2];
			pass OCTAL_IO_W[4] = OCTAL_IO_W[3];
			pass OCTAL_IO_W[5] = OCTAL_IO_W[4];
			pass OCTAL_IO_W[6] = OCTAL_IO_W[5];
			pass OCTAL_IO_W[7] = OCTAL_IO_W[6];
			pass OCTAL_IO_W[8] = OCTAL_IO_W[7];
			pass OUT_CLB_X_S = OUT_IO_SN_I2[0];
			pass OUT_CLB_XQ_S = OUT_IO_SN_I2[1];
			pass OUT_IO_WE_I1_S1 = OUT_IO_WE_I1[1];
			pass OUT_IO_WE_I2_S1 = OUT_IO_WE_I2[1];
			pass OUT_IO_CLKIN_S = OUT_IO_CLKIN;
		}

		connector_class CNR_NW {
			reflect DOUBLE_IO_W0[0] = DOUBLE_IO_N1[0];
			reflect DOUBLE_IO_W0[1] = DOUBLE_IO_N1[1];
			reflect DOUBLE_IO_W0[2] = DOUBLE_IO_N1[2];
			reflect DOUBLE_IO_W0[3] = DOUBLE_IO_N1[3];
			reflect DOUBLE_IO_W1[0] = DOUBLE_IO_N2[0];
			reflect DOUBLE_IO_W1[1] = DOUBLE_IO_N2[1];
			reflect DOUBLE_IO_W1[2] = DOUBLE_IO_N2[2];
			reflect DOUBLE_IO_W1[3] = DOUBLE_IO_N2[3];
			reflect OCTAL_IO_W[0] = OCTAL_IO_N[1];
			reflect OCTAL_IO_W[1] = OCTAL_IO_N[2];
			reflect OCTAL_IO_W[2] = OCTAL_IO_N[3];
			reflect OCTAL_IO_W[3] = OCTAL_IO_N[4];
			reflect OCTAL_IO_W[4] = OCTAL_IO_N[5];
			reflect OCTAL_IO_W[5] = OCTAL_IO_N[6];
			reflect OCTAL_IO_W[6] = OCTAL_IO_N[7];
			reflect OCTAL_IO_W[7] = OCTAL_IO_N[8];
		}
	}
}

