library verilog;
use verilog.vl_types.all;
entity reset_sync is
    port(
        clk             : in     vl_logic;
        arst            : in     vl_logic;
        rst             : out    vl_logic
    );
end reset_sync;
