// Seed: 1908870485
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  timeunit 1ps;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1,
    input  tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2;
  assign id_1 = 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign id_1 = id_1;
  wire id_4;
endmodule
module module_3 (
    input  wand  id_0,
    input  tri0  id_1,
    output tri   id_2,
    output wire  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
