// SPDX-License-Identifier: GPL-2.0-only
// Copyright (c) 2026 marble-pmos contributors
// Generated with linux-mdss-dsi-panel-driver-generator from vendor device tree:
//   Copyright (c) 2013, The Linux Foundation. All rights reserved.
// Xiaomi Poco F5 (marble) M16T panel "36 02 0a" (stock qcom,mdss_dsi_xiaomi_m16t_vid)

#include <linux/backlight.h>
#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/regulator/consumer.h>

#include <video/mipi_display.h>

#include <drm/display/drm_dsc.h>
#include <drm/display/drm_dsc_helper.h>
#include <drm/drm_mipi_dsi.h>
#include <drm/drm_modes.h>
#include <drm/drm_panel.h>
#include <drm/drm_probe_helper.h>

struct xiaomi_m16t {
	struct drm_panel panel;
	struct mipi_dsi_device *dsi;
	struct drm_dsc_config dsc;
	struct gpio_desc *reset_gpio;
	struct regulator_bulk_data supplies[3];
};

static inline
struct xiaomi_m16t *to_xiaomi_m16t(struct drm_panel *panel)
{
	return container_of_const(panel, struct xiaomi_m16t, panel);
}

static void xiaomi_m16t_reset(struct xiaomi_m16t *ctx)
{
	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
	usleep_range(11000, 12000);
	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
	usleep_range(1000, 2000);
	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
	usleep_range(11000, 12000);
}

static int xiaomi_m16t_on(struct xiaomi_m16t *ctx)
{
	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0xaa, 0x55, 0xa5, 0x80);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x14);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf4, 0x40);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0xaa, 0x55, 0xa5, 0x80);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x17);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf4, 0x02);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0xaa, 0x55, 0xa5, 0x81);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x13);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf9, 0x01);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x03);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x8d,
				     0x00, 0x00, 0x04, 0x37, 0x00, 0x00, 0x09,
				     0x5f);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0xaa, 0x55, 0xa5, 0x81);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x3c);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf5, 0x81);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x01);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x03);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc7, 0x07);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb9, 0x00, 0x04, 0x38);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbd, 0x09, 0x60);
	mipi_dsi_dcs_set_column_address_multi(&dsi_ctx, 0x0000, 0x0437);
	mipi_dsi_dcs_set_page_address_multi(&dsi_ctx, 0x0000, 0x095f);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x90, 0x03, 0x03);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x91,
				     0xab, 0xa8, 0x00, 0x14, 0xd2, 0x00, 0x02,
				     0x25, 0x01, 0xd5, 0x00, 0x07, 0x05, 0x7a,
				     0x05, 0x16, 0x10, 0xf0);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x93,
				     0xab, 0xa8, 0x00, 0x14, 0xd2, 0x00, 0x02,
				     0x25, 0x01, 0xd5, 0x00, 0x07, 0x05, 0x7a,
				     0x05, 0x16, 0x10, 0xf0);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x95,
				     0xab, 0xa8, 0x00, 0x14, 0xd2, 0x00, 0x02,
				     0x25, 0x01, 0xd5, 0x00, 0x07, 0x05, 0x7a,
				     0x05, 0x16, 0x10, 0xf0);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x97,
				     0xab, 0xa8, 0x00, 0x14, 0xd2, 0x00, 0x02,
				     0x25, 0x01, 0xd5, 0x00, 0x07, 0x05, 0x7a,
				     0x05, 0x16, 0x10, 0xf0);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_WRITE_CONTROL_DISPLAY,
				     0x20);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3b, 0x00, 0x0c, 0x00, 0x14);
	mipi_dsi_dcs_set_tear_on_multi(&dsi_ctx, MIPI_DSI_DCS_TEAR_MODE_VBLANK);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x51,
				     0x00, 0x00, 0x00, 0x00, 0x00, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb2, 0x08);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x05);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb2, 0x04, 0x04);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2f, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5f, 0x01);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_SET_GAMMA_CURVE, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x03);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc0, 0x20);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbe, 0x47, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x05);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbe, 0x18);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x0f);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbe, 0xfb, 0xfb);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x07);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc0, 0x87);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x01);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xe8, 0x30);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0xaa, 0x55, 0xa5, 0x84);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x21);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf4,
				     0xff, 0xff, 0xf9, 0xff, 0xff, 0xff);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x9c);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf4, 0xff, 0xc0);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x11, 0x00);
	mipi_dsi_msleep(&dsi_ctx, 120);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x29, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x01);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x03);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc7, 0x47);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x08, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbe, 0x47, 0xc5);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0,
				     0x55, 0xaa, 0x52, 0x00, 0x00);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0xaa, 0x55, 0xa5, 0x00);

	return dsi_ctx.accum_err;
}

static int xiaomi_m16t_off(struct xiaomi_m16t *ctx)
{
	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x28, 0x00);
	mipi_dsi_msleep(&dsi_ctx, 20);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x10, 0x00);
	mipi_dsi_msleep(&dsi_ctx, 120);

	return dsi_ctx.accum_err;
}

static int xiaomi_m16t_prepare(struct drm_panel *panel)
{
	struct xiaomi_m16t *ctx = to_xiaomi_m16t(panel);
	struct device *dev = &ctx->dsi->dev;
	struct drm_dsc_picture_parameter_set pps;
	int ret;

	/* stock order/delays: vddio (+10ms), vddd, vci (+10ms) */
	ret = regulator_enable(ctx->supplies[0].consumer);
	if (ret < 0)
		return ret;
	usleep_range(10000, 11000);
	ret = regulator_enable(ctx->supplies[1].consumer);
	if (ret < 0)
		goto err_vddio;
	ret = regulator_enable(ctx->supplies[2].consumer);
	if (ret < 0)
		goto err_vddd;
	usleep_range(10000, 11000);

	xiaomi_m16t_reset(ctx);

	ret = xiaomi_m16t_on(ctx);
	if (ret < 0) {
		dev_err(dev, "Failed to initialize panel: %d\n", ret);
		gpiod_set_value_cansleep(ctx->reset_gpio, 1);
		regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies);
		return ret;
	}

	drm_dsc_pps_payload_pack(&pps, &ctx->dsc);

	ret = mipi_dsi_picture_parameter_set(ctx->dsi, &pps);
	if (ret < 0) {
		dev_err(panel->dev, "failed to transmit PPS: %d\n", ret);
		return ret;
	}

	ret = mipi_dsi_compression_mode(ctx->dsi, true);
	if (ret < 0) {
		dev_err(dev, "failed to enable compression mode: %d\n", ret);
		return ret;
	}

	msleep(28); /* TODO: Is this panel-dependent? */

	return 0;

err_vddd:
	regulator_disable(ctx->supplies[1].consumer);
err_vddio:
	regulator_disable(ctx->supplies[0].consumer);
	return ret;
}

static int xiaomi_m16t_unprepare(struct drm_panel *panel)
{
	struct xiaomi_m16t *ctx = to_xiaomi_m16t(panel);
	struct device *dev = &ctx->dsi->dev;
	int ret;

	ret = xiaomi_m16t_off(ctx);
	if (ret < 0)
		dev_err(dev, "Failed to un-initialize panel: %d\n", ret);

	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
	regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies);

	return 0;
}

static const struct drm_display_mode xiaomi_m16t_mode = {
	.clock = (1080 + 48 + 4 + 64) * (2400 + 20 + 2 + 10) * 120 / 1000,
	.hdisplay = 1080,
	.hsync_start = 1080 + 48,
	.hsync_end = 1080 + 48 + 4,
	.htotal = 1080 + 48 + 4 + 64,
	.vdisplay = 2400,
	.vsync_start = 2400 + 20,
	.vsync_end = 2400 + 20 + 2,
	.vtotal = 2400 + 20 + 2 + 10,
	.width_mm = 70,
	.height_mm = 154,
	.type = DRM_MODE_TYPE_DRIVER,
};

static int xiaomi_m16t_get_modes(struct drm_panel *panel,
				       struct drm_connector *connector)
{
	return drm_connector_helper_get_modes_fixed(connector, &xiaomi_m16t_mode);
}

static const struct drm_panel_funcs xiaomi_m16t_panel_funcs = {
	.prepare = xiaomi_m16t_prepare,
	.unprepare = xiaomi_m16t_unprepare,
	.get_modes = xiaomi_m16t_get_modes,
};

static int xiaomi_m16t_bl_update_status(struct backlight_device *bl)
{
	struct mipi_dsi_device *dsi = bl_get_data(bl);
	u16 brightness = backlight_get_brightness(bl);
	int ret;

	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;

	ret = mipi_dsi_dcs_set_display_brightness_large(dsi, brightness);
	if (ret < 0)
		return ret;

	dsi->mode_flags |= MIPI_DSI_MODE_LPM;

	return 0;
}

// TODO: Check if /sys/class/backlight/.../actual_brightness actually returns
// correct values. If not, remove this function.
static int xiaomi_m16t_bl_get_brightness(struct backlight_device *bl)
{
	struct mipi_dsi_device *dsi = bl_get_data(bl);
	u16 brightness;
	int ret;

	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;

	ret = mipi_dsi_dcs_get_display_brightness_large(dsi, &brightness);
	if (ret < 0)
		return ret;

	dsi->mode_flags |= MIPI_DSI_MODE_LPM;

	return brightness;
}

static const struct backlight_ops xiaomi_m16t_bl_ops = {
	.update_status = xiaomi_m16t_bl_update_status,
	.get_brightness = xiaomi_m16t_bl_get_brightness,
};

static struct backlight_device *
xiaomi_m16t_create_backlight(struct mipi_dsi_device *dsi)
{
	struct device *dev = &dsi->dev;
	const struct backlight_properties props = {
		.type = BACKLIGHT_RAW,
		.brightness = 4095,
		.max_brightness = 4095,
	};

	return devm_backlight_device_register(dev, dev_name(dev), dev, dsi,
					      &xiaomi_m16t_bl_ops, &props);
}

static int xiaomi_m16t_probe(struct mipi_dsi_device *dsi)
{
	struct device *dev = &dsi->dev;
	struct xiaomi_m16t *ctx;
	int ret;

	ctx = devm_drm_panel_alloc(dev, struct xiaomi_m16t, panel,
				   &xiaomi_m16t_panel_funcs,
				   DRM_MODE_CONNECTOR_DSI);
	if (IS_ERR(ctx))
		return PTR_ERR(ctx);

	ctx->supplies[0].supply = "vddio";
	ctx->supplies[1].supply = "vddd";
	ctx->supplies[2].supply = "vci";
	ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(ctx->supplies),
				      ctx->supplies);
	if (ret < 0)
		return dev_err_probe(dev, ret, "Failed to get regulators\n");

	ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);
	if (IS_ERR(ctx->reset_gpio))
		return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),
				     "Failed to get reset-gpios\n");

	ctx->dsi = dsi;
	mipi_dsi_set_drvdata(dsi, ctx);

	dsi->lanes = 4;
	dsi->format = MIPI_DSI_FMT_RGB888;
	dsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
			  MIPI_DSI_CLOCK_NON_CONTINUOUS | MIPI_DSI_MODE_LPM;

	ctx->panel.prepare_prev_first = true;

	ctx->panel.backlight = xiaomi_m16t_create_backlight(dsi);
	if (IS_ERR(ctx->panel.backlight))
		return dev_err_probe(dev, PTR_ERR(ctx->panel.backlight),
				     "Failed to create backlight\n");

	drm_panel_add(&ctx->panel);

	/* This panel only supports DSC; unconditionally enable it */
	dsi->dsc = &ctx->dsc;

	ctx->dsc.dsc_version_major = 1;
	ctx->dsc.dsc_version_minor = 2;

	/* stock qcom,mdss-dsc-slice-per-pkt = <2>: one packet per line */
	dsi->dsc_slice_per_pkt = 2;
	ctx->dsc.slice_height = 20;
	ctx->dsc.slice_width = 540;
	/*
	 * TODO: hdisplay should be read from the selected mode once
	 * it is passed back to drm_panel (in prepare?)
	 */
	WARN_ON(1080 % ctx->dsc.slice_width);
	ctx->dsc.slice_count = 1080 / ctx->dsc.slice_width;
	ctx->dsc.bits_per_component = 10;
	ctx->dsc.bits_per_pixel = 8 << 4; /* 4 fractional bits */
	ctx->dsc.block_pred_enable = true;

	/*
	 * The NT37703-class DDIC decodes with a fixed config (registers 0x91/
	 * 0x93/0x95 in the init sequence). Match stock's sde_dsc_helper for
	 * this panel id (is_use_nt37703/nvt_dsc_config, DSC 1.2 444 10bpc
	 * 8bpp): first_line_bpg_offset 13 and the Novatek RC tables. With
	 * these, the derived initial_dec_delay 0x225, scale_increment 0x1d5,
	 * nfl_bpg 0x57a, slice_bpg 0x516, final_offset 0x10f0 equal the 0x91
	 * register contents.
	 */
	ctx->dsc.first_line_bpg_offset = 13;
	ctx->dsc.initial_offset = 6144;
	ctx->dsc.initial_xmit_delay = 512;
	ctx->dsc.flatness_min_qp = 7;
	ctx->dsc.flatness_max_qp = 16;
	ctx->dsc.rc_quant_incr_limit0 = 15;
	ctx->dsc.rc_quant_incr_limit1 = 15;
	for (int i = 0; i < DSC_NUM_BUF_RANGES; i++) {
		static const u8 min_qp[DSC_NUM_BUF_RANGES] = {
			0, 4, 5, 5, 7, 7, 7, 7, 7, 8, 9, 9, 9, 12, 16 };
		static const u8 max_qp[DSC_NUM_BUF_RANGES] = {
			8, 8, 9, 10, 11, 11, 11, 12, 13, 14, 14, 15, 15, 16, 17 };
		static const s8 bpg[DSC_NUM_BUF_RANGES] = {
			2, 0, 0, -2, -4, -6, -8, -8, -8, -10, -10, -10, -12, -12, -12 };

		ctx->dsc.rc_range_params[i].range_min_qp = min_qp[i];
		ctx->dsc.rc_range_params[i].range_max_qp = max_qp[i];
		ctx->dsc.rc_range_params[i].range_bpg_offset =
			bpg[i] & DSC_RANGE_BPG_OFFSET_MASK;
	}

	ret = mipi_dsi_attach(dsi);
	if (ret < 0) {
		drm_panel_remove(&ctx->panel);
		return dev_err_probe(dev, ret, "Failed to attach to DSI host\n");
	}

	return 0;
}

static void xiaomi_m16t_remove(struct mipi_dsi_device *dsi)
{
	struct xiaomi_m16t *ctx = mipi_dsi_get_drvdata(dsi);
	int ret;

	ret = mipi_dsi_detach(dsi);
	if (ret < 0)
		dev_err(&dsi->dev, "Failed to detach from DSI host: %d\n", ret);

	drm_panel_remove(&ctx->panel);
}

static const struct of_device_id xiaomi_m16t_of_match[] = {
	{ .compatible = "xiaomi,marble-m16t-36-02-0a" },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, xiaomi_m16t_of_match);

static struct mipi_dsi_driver xiaomi_m16t_driver = {
	.probe = xiaomi_m16t_probe,
	.remove = xiaomi_m16t_remove,
	.driver = {
		.name = "panel-xiaomi-m16t-36-02-0a",
		.of_match_table = xiaomi_m16t_of_match,
	},
};
module_mipi_dsi_driver(xiaomi_m16t_driver);

MODULE_DESCRIPTION("DRM driver for xiaomi 36 02 0a video mode dsc dsi panel");
MODULE_LICENSE("GPL");
