 Timing Path to Res_reg[30]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8020 0.0000 0.0080          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.8970 0.0950 0.0300 8.80448  12.9711  21.7756           5       54.237                 | 
|    multiplier/Res[47]                Fall  1.8970 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.8990 0.0020 0.0300          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9530 0.0540 0.0210 0.433485 3.44779  3.88128           1       51.4205                | 
|    i_0_1_6/B                HA_X1    Fall  1.9530 0.0000 0.0210          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  1.9920 0.0390 0.0080 0.42588  2.76208  3.18796           1       51.4205                | 
|    i_0_1_7/CI               FA_X1    Fall  1.9920 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0630 0.0710 0.0160 0.604466 2.76208  3.36654           1       51.4205                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0630 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1380 0.0750 0.0160 1.10497  2.76208  3.86705           1       51.4205                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1380 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2120 0.0740 0.0160 0.847937 2.76208  3.61002           1       51.4205                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.2860 0.0740 0.0160 0.743769 2.76208  3.50585           1       57.9945                | 
|    i_0_1_11/CI              FA_X1    Fall  2.2860 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.3600 0.0740 0.0160 0.62176  2.76208  3.38384           1       57.9945                | 
|    i_0_1_12/CI              FA_X1    Fall  2.3600 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/CO              FA_X1    Fall  2.4330 0.0730 0.0150 0.42588  2.57361  2.99949           1       57.9945                | 
|    i_0_1_75/B               XNOR2_X1 Fall  2.4330 0.0000 0.0150          2.36817                                                   | 
|    i_0_1_75/ZN              XNOR2_X1 Fall  2.4770 0.0440 0.0120 0.42588  2.57361  2.99949           1       51.4205                | 
|    i_0_1_74/B               XNOR2_X1 Fall  2.4770 0.0000 0.0120          2.36817                                                   | 
|    i_0_1_74/ZN              XNOR2_X1 Fall  2.5170 0.0400 0.0120 0.42588  1.57189  1.99777           1       57.9945                | 
|    i_0_1_73/B2              OAI21_X1 Fall  2.5170 0.0000 0.0120          1.55833                                                   | 
|    i_0_1_73/ZN              OAI21_X1 Rise  2.5480 0.0310 0.0270 0.42588  0.914139 1.34002           1       51.4205                | 
|    Res_reg[30]/D            DLH_X1   Rise  2.5480 0.0000 0.0270          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[30]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.4410 2.5480 | 
| data required time                       |  2.5480        | 
|                                          |                | 
| data required time                       |  2.5480        | 
| data arrival time                        | -2.5480        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0450 | 
| computed max time borrow         1.0450 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.4410 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.4410 | 
-------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8020 0.0000 0.0080          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.8970 0.0950 0.0300 8.80448  12.9711  21.7756           5       54.237                 | 
|    multiplier/Res[47]                Fall  1.8970 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.8990 0.0020 0.0300          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9530 0.0540 0.0210 0.433485 3.44779  3.88128           1       51.4205                | 
|    i_0_1_6/B                HA_X1    Fall  1.9530 0.0000 0.0210          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  1.9920 0.0390 0.0080 0.42588  2.76208  3.18796           1       51.4205                | 
|    i_0_1_7/CI               FA_X1    Fall  1.9920 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0630 0.0710 0.0160 0.604466 2.76208  3.36654           1       51.4205                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0630 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1380 0.0750 0.0160 1.10497  2.76208  3.86705           1       51.4205                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1380 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2120 0.0740 0.0160 0.847937 2.76208  3.61002           1       51.4205                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.2860 0.0740 0.0160 0.743769 2.76208  3.50585           1       57.9945                | 
|    i_0_1_11/CI              FA_X1    Fall  2.2860 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.3600 0.0740 0.0160 0.62176  2.76208  3.38384           1       57.9945                | 
|    i_0_1_12/CI              FA_X1    Fall  2.3600 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/S               FA_X1    Rise  2.4740 0.1140 0.0120 0.62176  1.70023  2.32199           1       57.9945                | 
|    i_0_1_190/A              INV_X1   Rise  2.4740 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_190/ZN             INV_X1   Fall  2.4830 0.0090 0.0050 0.42588  1.57189  1.99777           1       51.4205                | 
|    i_0_1_72/B2              OAI21_X1 Fall  2.4830 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_72/ZN              OAI21_X1 Rise  2.5110 0.0280 0.0270 0.42588  0.914139 1.34002           1       51.4205                | 
|    Res_reg[29]/D            DLH_X1   Rise  2.5110 0.0000 0.0270          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[29]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.4040 2.5110 | 
| data required time                       |  2.5110        | 
|                                          |                | 
| data required time                       |  2.5110        | 
| data arrival time                        | -2.5110        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0450 | 
| computed max time borrow         1.0450 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.4040 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.4040 | 
-------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8020 0.0000 0.0080          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.8970 0.0950 0.0300 8.80448  12.9711  21.7756           5       54.237                 | 
|    multiplier/Res[47]                Fall  1.8970 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.8990 0.0020 0.0300          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9530 0.0540 0.0210 0.433485 3.44779  3.88128           1       51.4205                | 
|    i_0_1_6/B                HA_X1    Fall  1.9530 0.0000 0.0210          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  1.9920 0.0390 0.0080 0.42588  2.76208  3.18796           1       51.4205                | 
|    i_0_1_7/CI               FA_X1    Fall  1.9920 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0630 0.0710 0.0160 0.604466 2.76208  3.36654           1       51.4205                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0630 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1380 0.0750 0.0160 1.10497  2.76208  3.86705           1       51.4205                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1380 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2120 0.0740 0.0160 0.847937 2.76208  3.61002           1       51.4205                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.2860 0.0740 0.0160 0.743769 2.76208  3.50585           1       57.9945                | 
|    i_0_1_11/CI              FA_X1    Fall  2.2860 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/S               FA_X1    Rise  2.3990 0.1130 0.0120 0.421981 1.70023  2.12221           1       57.9945                | 
|    i_0_1_191/A              INV_X1   Rise  2.3990 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_191/ZN             INV_X1   Fall  2.4080 0.0090 0.0050 0.42588  1.57189  1.99777           1       57.9945                | 
|    i_0_1_71/B2              OAI21_X1 Fall  2.4080 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_71/ZN              OAI21_X1 Rise  2.4360 0.0280 0.0270 0.42588  0.914139 1.34002           1       57.9945                | 
|    Res_reg[28]/D            DLH_X1   Rise  2.4360 0.0000 0.0270          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[28]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.3290 2.4360 | 
| data required time                       |  2.4360        | 
|                                          |                | 
| data required time                       |  2.4360        | 
| data arrival time                        | -2.4360        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0450 | 
| computed max time borrow         1.0450 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.3290 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.3290 | 
-------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.4470 0.0000 0.0110          0.914139                                                  | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.4990 0.0520 0.0210 2.30971  5.07082  7.38054           2       54.9135                | 
|    multiplier/Res[24]                   Rise  1.4990 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.4990 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.4990 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.5390 0.0400 0.0130 0.45392  3.44779  3.90171           1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.5390 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.5770 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.5770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.6150 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.6150 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.6530 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.6530 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.6910 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.6910 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.7300 0.0390 0.0130 0.60555  3.44779  4.05334           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.7300 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.7680 0.0380 0.0130 0.476427 3.44779  3.92422           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.7680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.8070 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.8070 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.8450 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.8450 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.8830 0.0380 0.0130 0.449796 3.44779  3.89759           1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  1.8830 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  1.9210 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  1.9210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  1.9590 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  1.9590 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  1.9970 0.0380 0.0130 0.433719 3.44779  3.88151           1       54.237                 | 
|    i_0_0/i_13/B                HA_X1    Rise  1.9970 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.0350 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_14/B                HA_X1    Rise  2.0350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.0730 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_15/B                HA_X1    Rise  2.0730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.1110 0.0380 0.0130 0.432814 3.44779  3.88061           1       54.237                 | 
|    i_0_0/i_16/B                HA_X1    Rise  2.1110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.1490 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_17/B                HA_X1    Rise  2.1490 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.1890 0.0400 0.0140 1.02818  3.44779  4.47597           1       54.237                 | 
|    i_0_0/i_18/B                HA_X1    Rise  2.1890 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.2280 0.0390 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_19/B                HA_X1    Rise  2.2280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.2660 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_20/B                HA_X1    Rise  2.2660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.3050 0.0390 0.0130 0.647621 3.44779  4.09541           1       54.237                 | 
|    i_0_0/i_21/B                HA_X1    Rise  2.3050 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/CO               HA_X1    Rise  2.3400 0.0350 0.0110 0.42588  2.41145  2.83733           1       54.237                 | 
|    i_0_0/i_22/B                XOR2_X1  Rise  2.3400 0.0000 0.0110          2.36355                                                   | 
|    i_0_0/i_22/Z                XOR2_X1  Rise  2.3870 0.0470 0.0240 0.42588  1.68751  2.11339           1       54.237                 | 
|    i_0_0/M_resultTruncated[22]          Rise  2.3870 0.0000                                                                           | 
|    i_0_1_63/A1                 AOI22_X1 Rise  2.3870 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_63/ZN                 AOI22_X1 Fall  2.4060 0.0190 0.0300 0.42588  1.70023  2.12611           1       54.237                 | 
|    i_0_1_62/A                  INV_X1   Fall  2.4060 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_62/ZN                 INV_X1   Rise  2.4270 0.0210 0.0120 0.844285 0.914139 1.75842           1       54.237                 | 
|    Res_reg[22]/D               DLH_X1   Rise  2.4270 0.0000 0.0120          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[22]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.3200 2.4270 | 
| data required time                       |  2.4270        | 
|                                          |                | 
| data required time                       |  2.4270        | 
| data arrival time                        | -2.4270        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.3200 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.3200 | 
-------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.4470 0.0000 0.0110          0.914139                                                  | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.4990 0.0520 0.0210 2.30971  5.07082  7.38054           2       54.9135                | 
|    multiplier/Res[24]                   Rise  1.4990 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.4990 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.4990 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.5390 0.0400 0.0130 0.45392  3.44779  3.90171           1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.5390 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.5770 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.5770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.6150 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.6150 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.6530 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.6530 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.6910 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.6910 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.7300 0.0390 0.0130 0.60555  3.44779  4.05334           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.7300 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.7680 0.0380 0.0130 0.476427 3.44779  3.92422           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.7680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.8070 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.8070 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.8450 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.8450 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.8830 0.0380 0.0130 0.449796 3.44779  3.89759           1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  1.8830 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  1.9210 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  1.9210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  1.9590 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  1.9590 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  1.9970 0.0380 0.0130 0.433719 3.44779  3.88151           1       54.237                 | 
|    i_0_0/i_13/B                HA_X1    Rise  1.9970 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.0350 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_14/B                HA_X1    Rise  2.0350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.0730 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_15/B                HA_X1    Rise  2.0730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.1110 0.0380 0.0130 0.432814 3.44779  3.88061           1       54.237                 | 
|    i_0_0/i_16/B                HA_X1    Rise  2.1110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.1490 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_17/B                HA_X1    Rise  2.1490 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.1890 0.0400 0.0140 1.02818  3.44779  4.47597           1       54.237                 | 
|    i_0_0/i_18/B                HA_X1    Rise  2.1890 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.2280 0.0390 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_19/B                HA_X1    Rise  2.2280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.2660 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_20/B                HA_X1    Rise  2.2660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.3050 0.0390 0.0130 0.647621 3.44779  4.09541           1       54.237                 | 
|    i_0_0/i_21/B                HA_X1    Rise  2.3050 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/S                HA_X1    Rise  2.3530 0.0480 0.0240 0.42588  1.68751  2.11339           1       54.237                 | 
|    i_0_0/M_resultTruncated[21]          Rise  2.3530 0.0000                                                                           | 
|    i_0_1_61/A1                 AOI22_X1 Rise  2.3530 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_61/ZN                 AOI22_X1 Fall  2.3720 0.0190 0.0300 0.42588  1.70023  2.12611           1       54.237                 | 
|    i_0_1_60/A                  INV_X1   Fall  2.3720 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_60/ZN                 INV_X1   Rise  2.3910 0.0190 0.0110 0.42588  0.914139 1.34002           1       54.237                 | 
|    Res_reg[21]/D               DLH_X1   Rise  2.3910 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[21]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.2840 2.3910 | 
| data required time                       |  2.3910        | 
|                                          |                | 
| data required time                       |  2.3910        | 
| data arrival time                        | -2.3910        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.2840 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2840 | 
-------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8020 0.0000 0.0080          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.8970 0.0950 0.0300 8.80448  12.9711  21.7756           5       54.237                 | 
|    multiplier/Res[47]                Fall  1.8970 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.8990 0.0020 0.0300          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9530 0.0540 0.0210 0.433485 3.44779  3.88128           1       51.4205                | 
|    i_0_1_6/B                HA_X1    Fall  1.9530 0.0000 0.0210          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  1.9920 0.0390 0.0080 0.42588  2.76208  3.18796           1       51.4205                | 
|    i_0_1_7/CI               FA_X1    Fall  1.9920 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0630 0.0710 0.0160 0.604466 2.76208  3.36654           1       51.4205                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0630 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1380 0.0750 0.0160 1.10497  2.76208  3.86705           1       51.4205                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1380 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2120 0.0740 0.0160 0.847937 2.76208  3.61002           1       51.4205                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/S               FA_X1    Rise  2.3250 0.1130 0.0120 0.42588  1.70023  2.12611           1       57.9945                | 
|    i_0_1_192/A              INV_X1   Rise  2.3250 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_192/ZN             INV_X1   Fall  2.3340 0.0090 0.0050 0.421981 1.57189  1.99387           1       57.9945                | 
|    i_0_1_70/B2              OAI21_X1 Fall  2.3340 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_70/ZN              OAI21_X1 Rise  2.3620 0.0280 0.0270 0.42588  0.914139 1.34002           1       57.9945                | 
|    Res_reg[27]/D            DLH_X1   Rise  2.3620 0.0000 0.0270          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[27]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.2550 2.3620 | 
| data required time                       |  2.3620        | 
|                                          |                | 
| data required time                       |  2.3620        | 
| data arrival time                        | -2.3620        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0450 | 
| computed max time borrow         1.0450 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.2550 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2550 | 
-------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.4470 0.0000 0.0110          0.914139                                                  | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.4990 0.0520 0.0210 2.30971  5.07082  7.38054           2       54.9135                | 
|    multiplier/Res[24]                   Rise  1.4990 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.4990 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.4990 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.5390 0.0400 0.0130 0.45392  3.44779  3.90171           1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.5390 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.5770 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.5770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.6150 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.6150 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.6530 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.6530 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.6910 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.6910 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.7300 0.0390 0.0130 0.60555  3.44779  4.05334           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.7300 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.7680 0.0380 0.0130 0.476427 3.44779  3.92422           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.7680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.8070 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.8070 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.8450 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.8450 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.8830 0.0380 0.0130 0.449796 3.44779  3.89759           1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  1.8830 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  1.9210 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  1.9210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  1.9590 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  1.9590 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  1.9970 0.0380 0.0130 0.433719 3.44779  3.88151           1       54.237                 | 
|    i_0_0/i_13/B                HA_X1    Rise  1.9970 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.0350 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_14/B                HA_X1    Rise  2.0350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.0730 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_15/B                HA_X1    Rise  2.0730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.1110 0.0380 0.0130 0.432814 3.44779  3.88061           1       54.237                 | 
|    i_0_0/i_16/B                HA_X1    Rise  2.1110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.1490 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_17/B                HA_X1    Rise  2.1490 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.1890 0.0400 0.0140 1.02818  3.44779  4.47597           1       54.237                 | 
|    i_0_0/i_18/B                HA_X1    Rise  2.1890 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.2280 0.0390 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_19/B                HA_X1    Rise  2.2280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.2660 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_20/B                HA_X1    Rise  2.2660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/S                HA_X1    Rise  2.3140 0.0480 0.0240 0.42588  1.68751  2.11339           1       54.237                 | 
|    i_0_0/M_resultTruncated[20]          Rise  2.3140 0.0000                                                                           | 
|    i_0_1_59/A1                 AOI22_X1 Rise  2.3140 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_59/ZN                 AOI22_X1 Fall  2.3330 0.0190 0.0300 0.42588  1.70023  2.12611           1       54.237                 | 
|    i_0_1_58/A                  INV_X1   Fall  2.3330 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_58/ZN                 INV_X1   Rise  2.3520 0.0190 0.0110 0.530829 0.914139 1.44497           1       54.237                 | 
|    Res_reg[20]/D               DLH_X1   Rise  2.3520 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[20]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.2450 2.3520 | 
| data required time                       |  2.3520        | 
|                                          |                | 
| data required time                       |  2.3520        | 
| data arrival time                        | -2.3520        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.2450 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2450 | 
-------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.4470 0.0000 0.0110          0.914139                                                  | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.4990 0.0520 0.0210 2.30971  5.07082  7.38054           2       54.9135                | 
|    multiplier/Res[24]                   Rise  1.4990 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.4990 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.4990 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.5390 0.0400 0.0130 0.45392  3.44779  3.90171           1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.5390 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.5770 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.5770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.6150 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.6150 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.6530 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.6530 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.6910 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.6910 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.7300 0.0390 0.0130 0.60555  3.44779  4.05334           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.7300 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.7680 0.0380 0.0130 0.476427 3.44779  3.92422           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.7680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.8070 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.8070 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.8450 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.8450 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.8830 0.0380 0.0130 0.449796 3.44779  3.89759           1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  1.8830 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  1.9210 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  1.9210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  1.9590 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  1.9590 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  1.9970 0.0380 0.0130 0.433719 3.44779  3.88151           1       54.237                 | 
|    i_0_0/i_13/B                HA_X1    Rise  1.9970 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.0350 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_14/B                HA_X1    Rise  2.0350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.0730 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_15/B                HA_X1    Rise  2.0730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.1110 0.0380 0.0130 0.432814 3.44779  3.88061           1       54.237                 | 
|    i_0_0/i_16/B                HA_X1    Rise  2.1110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.1490 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_17/B                HA_X1    Rise  2.1490 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.1890 0.0400 0.0140 1.02818  3.44779  4.47597           1       54.237                 | 
|    i_0_0/i_18/B                HA_X1    Rise  2.1890 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.2280 0.0390 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_19/B                HA_X1    Rise  2.2280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/S                HA_X1    Rise  2.2760 0.0480 0.0240 0.42588  1.68751  2.11339           1       54.237                 | 
|    i_0_0/M_resultTruncated[19]          Rise  2.2760 0.0000                                                                           | 
|    i_0_1_57/A1                 AOI22_X1 Rise  2.2760 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_57/ZN                 AOI22_X1 Fall  2.2950 0.0190 0.0300 0.42588  1.70023  2.12611           1       54.237                 | 
|    i_0_1_56/A                  INV_X1   Fall  2.2950 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_56/ZN                 INV_X1   Rise  2.3140 0.0190 0.0110 0.42588  0.914139 1.34002           1       54.237                 | 
|    Res_reg[19]/D               DLH_X1   Rise  2.3140 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[19]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.2070 2.3140 | 
| data required time                       |  2.3140        | 
|                                          |                | 
| data required time                       |  2.3140        | 
| data arrival time                        | -2.3140        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.2070 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2070 | 
-------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8020 0.0000 0.0080          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.8970 0.0950 0.0300 8.80448  12.9711  21.7756           5       54.237                 | 
|    multiplier/Res[47]                Fall  1.8970 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.8990 0.0020 0.0300          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9530 0.0540 0.0210 0.433485 3.44779  3.88128           1       51.4205                | 
|    i_0_1_6/B                HA_X1    Fall  1.9530 0.0000 0.0210          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  1.9920 0.0390 0.0080 0.42588  2.76208  3.18796           1       51.4205                | 
|    i_0_1_7/CI               FA_X1    Fall  1.9920 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0630 0.0710 0.0160 0.604466 2.76208  3.36654           1       51.4205                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0630 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1380 0.0750 0.0160 1.10497  2.76208  3.86705           1       51.4205                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1380 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/S                FA_X1    Rise  2.2520 0.1140 0.0120 0.615767 1.70023  2.316             1       51.4205                | 
|    i_0_1_193/A              INV_X1   Rise  2.2520 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_193/ZN             INV_X1   Fall  2.2610 0.0090 0.0050 0.42588  1.57189  1.99777           1       51.4205                | 
|    i_0_1_69/B2              OAI21_X1 Fall  2.2610 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_69/ZN              OAI21_X1 Rise  2.2890 0.0280 0.0270 0.444132 0.914139 1.35827           1       51.4205                | 
|    Res_reg[26]/D            DLH_X1   Rise  2.2890 0.0000 0.0270          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[26]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.1820 2.2890 | 
| data required time                       |  2.2890        | 
|                                          |                | 
| data required time                       |  2.2890        | 
| data arrival time                        | -2.2890        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0450 | 
| computed max time borrow         1.0450 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.1820 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.1820 | 
-------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.4470 0.0000 0.0110          0.914139                                                  | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.4990 0.0520 0.0210 2.30971  5.07082  7.38054           2       54.9135                | 
|    multiplier/Res[24]                   Rise  1.4990 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.4990 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.4990 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.5390 0.0400 0.0130 0.45392  3.44779  3.90171           1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.5390 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.5770 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.5770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.6150 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.6150 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.6530 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.6530 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.6910 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.6910 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.7300 0.0390 0.0130 0.60555  3.44779  4.05334           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.7300 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.7680 0.0380 0.0130 0.476427 3.44779  3.92422           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.7680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.8070 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.8070 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.8450 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.8450 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.8830 0.0380 0.0130 0.449796 3.44779  3.89759           1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  1.8830 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  1.9210 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  1.9210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  1.9590 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  1.9590 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  1.9970 0.0380 0.0130 0.433719 3.44779  3.88151           1       54.237                 | 
|    i_0_0/i_13/B                HA_X1    Rise  1.9970 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.0350 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_14/B                HA_X1    Rise  2.0350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.0730 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_15/B                HA_X1    Rise  2.0730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.1110 0.0380 0.0130 0.432814 3.44779  3.88061           1       54.237                 | 
|    i_0_0/i_16/B                HA_X1    Rise  2.1110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.1490 0.0380 0.0130 0.42588  3.44779  3.87367           1       54.237                 | 
|    i_0_0/i_17/B                HA_X1    Rise  2.1490 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.1890 0.0400 0.0140 1.02818  3.44779  4.47597           1       54.237                 | 
|    i_0_0/i_18/B                HA_X1    Rise  2.1890 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/S                HA_X1    Rise  2.2370 0.0480 0.0240 0.42588  1.68751  2.11339           1       54.237                 | 
|    i_0_0/M_resultTruncated[18]          Rise  2.2370 0.0000                                                                           | 
|    i_0_1_55/A1                 AOI22_X1 Rise  2.2370 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_55/ZN                 AOI22_X1 Fall  2.2560 0.0190 0.0300 0.42588  1.70023  2.12611           1       54.237                 | 
|    i_0_1_54/A                  INV_X1   Fall  2.2560 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_54/ZN                 INV_X1   Rise  2.2750 0.0190 0.0110 0.42588  0.914139 1.34002           1       54.237                 | 
|    Res_reg[18]/D               DLH_X1   Rise  2.2750 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 10.1729  9.31256  19.4854           4       54.237   c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0020 0.0020 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0730 0.0710 0.0570 18.5276  28.6118  47.1394           32      51.4205  L    K        | 
|    Res_reg[18]/G DLH_X1 Rise  0.1070 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1070 2.1070 | 
| time borrowed from endpoint              |  0.1680 2.2750 | 
| data required time                       |  2.2750        | 
|                                          |                | 
| data required time                       |  2.2750        | 
| data arrival time                        | -2.2750        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.1680 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.1680 | 
-------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1784M, PVMEM - 2263M)
