/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 208 176 376 192)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clk_50Mhz" (rect 5 0 55 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 856 176 1032 192)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "saidas[6..0]" (rect 90 0 147 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 640 272 816 288)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "clock_out" (rect 90 0 137 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 408 152 576 232)
	(text "divfreq" (rect 5 0 40 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_50Mhz" (rect 0 0 50 12)(font "Arial" ))
		(text "clk_50Mhz" (rect 21 27 71 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 168 32)
		(output)
		(text "clk_1" (rect 0 0 25 12)(font "Arial" ))
		(text "clk_1" (rect 126 27 151 39)(font "Arial" ))
		(line (pt 168 32)(pt 152 32))
	)
	(parameter
		"clk_divider"
		"50000000"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 152 64))
	)
	(annotation_block (parameter)(rect 408 104 616 136))
)
(symbol
	(rect 672 152 840 232)
	(text "contador7seg" (rect 5 0 71 12)(font "Arial" ))
	(text "inst2" (rect 8 64 31 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_in" (rect 0 0 28 12)(font "Arial" ))
		(text "clk_in" (rect 21 27 49 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 168 32)
		(output)
		(text "saidas[6..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "saidas[6..0]" (rect 99 27 156 39)(font "Arial" ))
		(line (pt 168 32)(pt 152 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 152 64))
	)
)
(connector
	(pt 840 184)
	(pt 856 184)
	(bus)
)
(connector
	(pt 376 184)
	(pt 408 184)
)
(connector
	(pt 624 280)
	(pt 624 184)
)
(connector
	(pt 576 184)
	(pt 624 184)
)
(connector
	(pt 624 184)
	(pt 672 184)
)
(connector
	(pt 640 280)
	(pt 624 280)
)
(junction (pt 624 184))
