Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to build
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nettest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nettest"
Output Format                      : NGC
Target Device                      : xc4vlx25-10-ff668

---- Source Options
Top Module Name                    : nettest
Automatic FSM Extraction           : YES
Safe Implementation                : Yes
FSM Encoding Algorithm             : One-Hot
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : true

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : SOFT
Global Optimization                : AllClockNets
RTL Output                         : Yes
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : YES
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Verilog 2001                       : YES
Slice Utilization Ratio Delta      : 5

=========================================================================

Setting FSM Encoding Algorithm to : ONE


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/somabackplane.vhd" in Library work.
Package <somabackplane> compiled.
Package body <somabackplane> compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/ipchecksum.vhd" in Library work.
Entity <ipchecksum> compiled.
Entity <ipchecksum> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/udpheaderwriter.vhd" in Library work.
Entity <udpheaderwriter> compiled.
Entity <udpheaderwriter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/bigmem.vhd" in Library work.
Entity <bigmem> compiled.
Entity <bigmem> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/crc/vhdl/crc16_combinational.vhd" in Library work.
Entity <crc16_combinational> compiled.
Entity <crc16_combinational> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/crc/vhdl/crc_combinational.vhd" in Library work.
Entity <crc_combinational> compiled.
Entity <crc_combinational> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/alu.vhd" in Library eproclib.
Entity <alu> compiled.
Entity <alu> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/regfile.vhd" in Library eproclib.
Entity <regfile> compiled.
Entity <regfile> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/memory/vhdl/refreshddr2.vhd" in Library work.
Entity <refreshddr2> compiled.
Entity <refreshddr2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/memory/vhdl/bootddr2.vhd" in Library work.
Entity <bootddr2> compiled.
Entity <bootddr2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/memory/vhdl/writeddr2.vhd" in Library work.
Entity <writeddr2> compiled.
Entity <writeddr2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/memory/vhdl/readddr2.vhd" in Library work.
Entity <readddr2> compiled.
Entity <readddr2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/memory/vhdl/dqalign.vhd" in Library work.
Entity <dqalign> compiled.
Entity <dqalign> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/memory/vhdl/memcontmux.vhd" in Library work.
Entity <memcontmux> compiled.
Entity <memcontmux> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/eventrxbusoutput.vhd" in Library work.
Entity <eventrxbusoutput> compiled.
Entity <eventrxbusoutput> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/eventrxresponsewr.vhd" in Library work.
Entity <eventrxresponsewr> compiled.
Entity <eventrxresponsewr> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/dataacquire.vhd" in Library work.
Entity <dataacquire> compiled.
Entity <dataacquire> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/datapacketgen.vhd" in Library work.
Entity <datapacketgen> compiled.
Entity <datapacketgen> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/datafifo.vhd" in Library work.
Entity <datafifo> compiled.
Entity <datafifo> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/dataretxbuf.vhd" in Library work.
Entity <dataretxbuf> compiled.
Entity <dataretxbuf> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/netports.vhd" in Library work.
Package <netports> compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/eventbodywriter.vhd" in Library work.
Entity <eventbodywriter> compiled.
Entity <eventbodywriter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/bitcnt.vhd" in Library work.
Entity <bitcnt> compiled.
Entity <bitcnt> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/eventtxpkfifo.vhd" in Library work.
Entity <eventtxpktfifo> compiled.
Entity <eventtxpktfifo> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/pingipwriter.vhd" in Library work.
Entity <pingipwriter> compiled.
Entity <pingipwriter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/pingicmpwriter.vhd" in Library work.
Entity <pingicmpwriter> compiled.
Entity <pingicmpwriter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/networkstack.vhd" in Library work.
Package <networkstack> compiled.
Package body <networkstack> compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/crc/vhdl/crcverify.vhd" in Library work.
Entity <crcverify> compiled.
Entity <crcverify> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/fiberdebug/txeventbuffer.vhd" in Library work.
Entity <txeventbuffer> compiled.
Entity <txeventbuffer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/fiberdebug/decoder.vhd" in Library work.
Entity <decoder> compiled.
Entity <decoder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/fiberdebug/framedis.vhd" in Library work.
Entity <framedis> compiled.
Entity <framedis> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/fiberdebug/fibertx.vhd" in Library work.
Entity <fibertx> compiled.
Entity <fibertx> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/rxeventfifo.vhd" in Library work.
Entity <rxeventfifo> compiled.
Entity <rxeventfifo> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/evtdnd.vhd" in Library eproclib.
Entity <evtdnd> compiled.
Entity <evtdnd> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/txeventbuffer.vhd" in Library eproclib.
ERROR:HDLParsers:3317 - "/home/jonas/soma/backplane/eproc/vhdl/txeventbuffer.vhd" Line 9.  Library soma cannot be found.
ERROR:HDLParsers:3013 - "/home/jonas/soma/backplane/eproc/vhdl/txeventbuffer.vhd" Line 10. Library soma is not declared.
--> 


Total memory usage is 100668 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

