============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Thu May 16 21:05:50 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(86)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(103)
HDL-5007 WARNING: 'clk_25m' is not declared in ../../../rtl/CortexM0_SoC.v(794)
HDL-5007 WARNING: 'clk_25m' is not declared in ../../../rtl/CortexM0_SoC.v(794)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.394223s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (70.6%)

RUN-1004 : used memory is 278 MB, reserved memory is 254 MB, peak memory is 283 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 4.1667 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 4.1667 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 4.1667 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 4.1667 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96585224552448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  9.6829999999999998 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 9.6829999999999998"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  9.6829999999999998 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 9.6829999999999998"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96585224552448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4269197492224"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85890755985408"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_req will be merged to another kept net isp_rd_data_en_reg
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[31] will be merged to another kept net isp_rd_data_reg[31]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[30] will be merged to another kept net isp_rd_data_reg[30]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[29] will be merged to another kept net isp_rd_data_reg[29]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[28] will be merged to another kept net isp_rd_data_reg[28]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[27] will be merged to another kept net isp_rd_data_reg[27]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[26] will be merged to another kept net isp_rd_data_reg[26]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[25] will be merged to another kept net isp_rd_data_reg[25]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[24] will be merged to another kept net isp_rd_data_reg[24]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[23] will be merged to another kept net isp_rd_data_reg[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "sdram_top_inst/sdram_ctrl_inst/sys_rst_n" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/sdram_ctrl_inst/sys_rst_n as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdram_top_inst/sdram_ctrl_inst/sys_rst_n to drive 34 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10033 instances
RUN-0007 : 6189 luts, 2988 seqs, 473 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11233 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6634 nets have 2 pins
RUN-1001 : 3323 nets have [3 - 5] pins
RUN-1001 : 770 nets have [6 - 10] pins
RUN-1001 : 279 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1287     
RUN-1001 :   No   |  Yes  |  No   |     32      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     637     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 81
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10031 instances, 6189 luts, 2988 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47412, tnet num: 11231, tinst num: 10031, tnode num: 57356, tedge num: 77479.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.991198s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (55.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.71807e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10031.
PHY-3001 : Level 1 #clusters 1524.
PHY-3001 : End clustering;  0.082173s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 744185, overlap = 307.188
PHY-3002 : Step(2): len = 646199, overlap = 343.562
PHY-3002 : Step(3): len = 459410, overlap = 496.188
PHY-3002 : Step(4): len = 404956, overlap = 543.406
PHY-3002 : Step(5): len = 324535, overlap = 609.844
PHY-3002 : Step(6): len = 288559, overlap = 654.094
PHY-3002 : Step(7): len = 236771, overlap = 704.719
PHY-3002 : Step(8): len = 204202, overlap = 746.156
PHY-3002 : Step(9): len = 178507, overlap = 790.906
PHY-3002 : Step(10): len = 165054, overlap = 824.844
PHY-3002 : Step(11): len = 146680, overlap = 824.5
PHY-3002 : Step(12): len = 135259, overlap = 832.219
PHY-3002 : Step(13): len = 123386, overlap = 839.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41462e-06
PHY-3002 : Step(14): len = 143521, overlap = 785.406
PHY-3002 : Step(15): len = 206495, overlap = 631.438
PHY-3002 : Step(16): len = 221751, overlap = 549.406
PHY-3002 : Step(17): len = 222634, overlap = 518.562
PHY-3002 : Step(18): len = 215468, overlap = 510.031
PHY-3002 : Step(19): len = 207349, overlap = 536.594
PHY-3002 : Step(20): len = 199087, overlap = 543.656
PHY-3002 : Step(21): len = 193088, overlap = 553.812
PHY-3002 : Step(22): len = 187911, overlap = 570.281
PHY-3002 : Step(23): len = 183642, overlap = 589.562
PHY-3002 : Step(24): len = 179081, overlap = 589.281
PHY-3002 : Step(25): len = 175334, overlap = 579.75
PHY-3002 : Step(26): len = 172093, overlap = 579.875
PHY-3002 : Step(27): len = 170249, overlap = 577.062
PHY-3002 : Step(28): len = 168602, overlap = 584.719
PHY-3002 : Step(29): len = 168233, overlap = 589.969
PHY-3002 : Step(30): len = 166969, overlap = 602.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.82925e-06
PHY-3002 : Step(31): len = 174363, overlap = 578.438
PHY-3002 : Step(32): len = 187776, overlap = 554.594
PHY-3002 : Step(33): len = 194369, overlap = 541.344
PHY-3002 : Step(34): len = 198493, overlap = 535.938
PHY-3002 : Step(35): len = 199566, overlap = 534.938
PHY-3002 : Step(36): len = 200105, overlap = 516.562
PHY-3002 : Step(37): len = 198997, overlap = 525.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.65849e-06
PHY-3002 : Step(38): len = 211778, overlap = 515.344
PHY-3002 : Step(39): len = 228600, overlap = 449.594
PHY-3002 : Step(40): len = 240276, overlap = 434.75
PHY-3002 : Step(41): len = 244678, overlap = 409.219
PHY-3002 : Step(42): len = 244173, overlap = 418.344
PHY-3002 : Step(43): len = 243196, overlap = 427.562
PHY-3002 : Step(44): len = 241930, overlap = 433.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.9317e-05
PHY-3002 : Step(45): len = 257444, overlap = 413.938
PHY-3002 : Step(46): len = 275871, overlap = 317.281
PHY-3002 : Step(47): len = 286896, overlap = 312.562
PHY-3002 : Step(48): len = 291464, overlap = 313.688
PHY-3002 : Step(49): len = 291699, overlap = 310.781
PHY-3002 : Step(50): len = 291523, overlap = 309.031
PHY-3002 : Step(51): len = 288971, overlap = 306.469
PHY-3002 : Step(52): len = 288126, overlap = 311.062
PHY-3002 : Step(53): len = 286826, overlap = 316.188
PHY-3002 : Step(54): len = 286192, overlap = 313.094
PHY-3002 : Step(55): len = 285393, overlap = 302.219
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.8634e-05
PHY-3002 : Step(56): len = 301921, overlap = 279.781
PHY-3002 : Step(57): len = 316657, overlap = 253.938
PHY-3002 : Step(58): len = 324322, overlap = 222.969
PHY-3002 : Step(59): len = 328535, overlap = 216.375
PHY-3002 : Step(60): len = 333543, overlap = 207.094
PHY-3002 : Step(61): len = 336589, overlap = 210.281
PHY-3002 : Step(62): len = 334905, overlap = 206.781
PHY-3002 : Step(63): len = 333996, overlap = 201.531
PHY-3002 : Step(64): len = 333495, overlap = 188.969
PHY-3002 : Step(65): len = 333087, overlap = 188.469
PHY-3002 : Step(66): len = 332348, overlap = 184.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.72679e-05
PHY-3002 : Step(67): len = 345235, overlap = 169.031
PHY-3002 : Step(68): len = 357065, overlap = 146.656
PHY-3002 : Step(69): len = 360227, overlap = 144
PHY-3002 : Step(70): len = 362869, overlap = 137.562
PHY-3002 : Step(71): len = 368451, overlap = 148.594
PHY-3002 : Step(72): len = 372316, overlap = 149.625
PHY-3002 : Step(73): len = 372149, overlap = 155.344
PHY-3002 : Step(74): len = 372132, overlap = 163.688
PHY-3002 : Step(75): len = 371977, overlap = 157.406
PHY-3002 : Step(76): len = 371386, overlap = 157.188
PHY-3002 : Step(77): len = 368960, overlap = 157.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000154536
PHY-3002 : Step(78): len = 380716, overlap = 144.875
PHY-3002 : Step(79): len = 387597, overlap = 135.969
PHY-3002 : Step(80): len = 388349, overlap = 121.469
PHY-3002 : Step(81): len = 390591, overlap = 110.125
PHY-3002 : Step(82): len = 394618, overlap = 104.25
PHY-3002 : Step(83): len = 397454, overlap = 102.812
PHY-3002 : Step(84): len = 396710, overlap = 100.406
PHY-3002 : Step(85): len = 397009, overlap = 100.594
PHY-3002 : Step(86): len = 398589, overlap = 91.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000309072
PHY-3002 : Step(87): len = 407896, overlap = 85.4062
PHY-3002 : Step(88): len = 414390, overlap = 85.3438
PHY-3002 : Step(89): len = 413760, overlap = 85.0312
PHY-3002 : Step(90): len = 414404, overlap = 86.9062
PHY-3002 : Step(91): len = 417658, overlap = 82.8125
PHY-3002 : Step(92): len = 420478, overlap = 82.5
PHY-3002 : Step(93): len = 419686, overlap = 89.125
PHY-3002 : Step(94): len = 420386, overlap = 88.3438
PHY-3002 : Step(95): len = 422241, overlap = 81.0312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000618143
PHY-3002 : Step(96): len = 427869, overlap = 83.9375
PHY-3002 : Step(97): len = 432156, overlap = 83.8125
PHY-3002 : Step(98): len = 432089, overlap = 85.6875
PHY-3002 : Step(99): len = 432485, overlap = 95.4688
PHY-3002 : Step(100): len = 434872, overlap = 87.5938
PHY-3002 : Step(101): len = 436813, overlap = 80.2812
PHY-3002 : Step(102): len = 436808, overlap = 82.7812
PHY-3002 : Step(103): len = 437337, overlap = 92.0312
PHY-3002 : Step(104): len = 438461, overlap = 81.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00123629
PHY-3002 : Step(105): len = 441016, overlap = 91.875
PHY-3002 : Step(106): len = 444305, overlap = 91.0625
PHY-3002 : Step(107): len = 445648, overlap = 91.625
PHY-3002 : Step(108): len = 447094, overlap = 90.6875
PHY-3002 : Step(109): len = 448775, overlap = 86.1875
PHY-3002 : Step(110): len = 450233, overlap = 83.8125
PHY-3002 : Step(111): len = 450478, overlap = 88.0625
PHY-3002 : Step(112): len = 450888, overlap = 89.4375
PHY-3002 : Step(113): len = 451542, overlap = 86.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00210238
PHY-3002 : Step(114): len = 452754, overlap = 92.25
PHY-3002 : Step(115): len = 454904, overlap = 92.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615728, over cnt = 1248(3%), over = 6811, worst = 39
PHY-1001 : End global iterations;  0.333899s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (37.4%)

PHY-1001 : Congestion index: top1 = 76.94, top5 = 59.77, top10 = 51.03, top15 = 45.13.
PHY-3001 : End congestion estimation;  0.443646s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (52.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.412618s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171282
PHY-3002 : Step(116): len = 516063, overlap = 37.1562
PHY-3002 : Step(117): len = 517924, overlap = 36.625
PHY-3002 : Step(118): len = 515065, overlap = 30.9062
PHY-3002 : Step(119): len = 512802, overlap = 28.7188
PHY-3002 : Step(120): len = 512574, overlap = 22.9062
PHY-3002 : Step(121): len = 512404, overlap = 15.5938
PHY-3002 : Step(122): len = 511447, overlap = 14.3438
PHY-3002 : Step(123): len = 512776, overlap = 14.3125
PHY-3002 : Step(124): len = 512362, overlap = 12.5938
PHY-3002 : Step(125): len = 510605, overlap = 10.4062
PHY-3002 : Step(126): len = 509083, overlap = 8.5625
PHY-3002 : Step(127): len = 507347, overlap = 6.78125
PHY-3002 : Step(128): len = 505145, overlap = 6.5
PHY-3002 : Step(129): len = 503270, overlap = 5.8125
PHY-3002 : Step(130): len = 501751, overlap = 4.84375
PHY-3002 : Step(131): len = 500085, overlap = 5.625
PHY-3002 : Step(132): len = 498584, overlap = 6.15625
PHY-3002 : Step(133): len = 498207, overlap = 6.1875
PHY-3002 : Step(134): len = 497308, overlap = 7.09375
PHY-3002 : Step(135): len = 495818, overlap = 7
PHY-3002 : Step(136): len = 494393, overlap = 7.78125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000342563
PHY-3002 : Step(137): len = 495738, overlap = 6.625
PHY-3002 : Step(138): len = 498577, overlap = 8.65625
PHY-3002 : Step(139): len = 499347, overlap = 8.375
PHY-3002 : Step(140): len = 501278, overlap = 8.625
PHY-3002 : Step(141): len = 502711, overlap = 8.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000685126
PHY-3002 : Step(142): len = 504382, overlap = 8
PHY-3002 : Step(143): len = 511725, overlap = 6.78125
PHY-3002 : Step(144): len = 520949, overlap = 2.1875
PHY-3002 : Step(145): len = 519874, overlap = 2
PHY-3002 : Step(146): len = 518405, overlap = 2.25
PHY-3002 : Step(147): len = 516688, overlap = 2.5625
PHY-3002 : Step(148): len = 515111, overlap = 2.125
PHY-3002 : Step(149): len = 514753, overlap = 2.0625
PHY-3002 : Step(150): len = 515682, overlap = 1.625
PHY-3002 : Step(151): len = 516982, overlap = 1.75
PHY-3002 : Step(152): len = 516654, overlap = 1.8125
PHY-3002 : Step(153): len = 515911, overlap = 2.3125
PHY-3002 : Step(154): len = 516301, overlap = 4.4375
PHY-3002 : Step(155): len = 516375, overlap = 4.5625
PHY-3002 : Step(156): len = 516256, overlap = 3.8125
PHY-3002 : Step(157): len = 516426, overlap = 2.9375
PHY-3002 : Step(158): len = 516521, overlap = 2.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00137025
PHY-3002 : Step(159): len = 517905, overlap = 2.375
PHY-3002 : Step(160): len = 520548, overlap = 3.0625
PHY-3002 : Step(161): len = 524876, overlap = 3.75
PHY-3002 : Step(162): len = 527037, overlap = 3.125
PHY-3002 : Step(163): len = 527528, overlap = 1.3125
PHY-3002 : Step(164): len = 527995, overlap = 1.0625
PHY-3002 : Step(165): len = 528362, overlap = 2.0625
PHY-3002 : Step(166): len = 528119, overlap = 3.4375
PHY-3002 : Step(167): len = 528744, overlap = 3
PHY-3002 : Step(168): len = 528565, overlap = 3.125
PHY-3002 : Step(169): len = 527713, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 18/11233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 626384, over cnt = 1711(4%), over = 7115, worst = 52
PHY-1001 : End global iterations;  0.360675s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (56.3%)

PHY-1001 : Congestion index: top1 = 78.30, top5 = 58.45, top10 = 49.61, top15 = 44.47.
PHY-3001 : End congestion estimation;  0.492071s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (66.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.418723s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000124221
PHY-3002 : Step(170): len = 526453, overlap = 90.7188
PHY-3002 : Step(171): len = 527807, overlap = 67.6875
PHY-3002 : Step(172): len = 522561, overlap = 62.9688
PHY-3002 : Step(173): len = 517842, overlap = 59.3438
PHY-3002 : Step(174): len = 511977, overlap = 60.1875
PHY-3002 : Step(175): len = 507289, overlap = 56.375
PHY-3002 : Step(176): len = 502043, overlap = 56.0625
PHY-3002 : Step(177): len = 496637, overlap = 46.3438
PHY-3002 : Step(178): len = 491905, overlap = 43.5
PHY-3002 : Step(179): len = 488772, overlap = 46.8438
PHY-3002 : Step(180): len = 485954, overlap = 45.875
PHY-3002 : Step(181): len = 483125, overlap = 45.1562
PHY-3002 : Step(182): len = 480539, overlap = 43.875
PHY-3002 : Step(183): len = 478016, overlap = 45.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000248441
PHY-3002 : Step(184): len = 478551, overlap = 43.375
PHY-3002 : Step(185): len = 480304, overlap = 42.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47412, tnet num: 11231, tinst num: 10031, tnode num: 57356, tedge num: 77479.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 245.25 peak overflow 2.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 287/11233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 583056, over cnt = 1863(5%), over = 6463, worst = 28
PHY-1001 : End global iterations;  0.410181s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (60.9%)

PHY-1001 : Congestion index: top1 = 66.53, top5 = 51.52, top10 = 45.70, top15 = 42.07.
PHY-1001 : End incremental global routing;  0.544689s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (68.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.561968s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (50.0%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9921 has valid locations, 73 needs to be replaced
PHY-3001 : design contains 10097 instances, 6228 luts, 3015 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 485839
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9329/11299.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589120, over cnt = 1868(5%), over = 6499, worst = 28
PHY-1001 : End global iterations;  0.074128s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.2%)

PHY-1001 : Congestion index: top1 = 66.55, top5 = 51.65, top10 = 45.89, top15 = 42.28.
PHY-3001 : End congestion estimation;  0.222703s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (77.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47641, tnet num: 11297, tinst num: 10097, tnode num: 57666, tedge num: 77805.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.202281s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (35.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(186): len = 485615, overlap = 0
PHY-3002 : Step(187): len = 485341, overlap = 0
PHY-3002 : Step(188): len = 485312, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9348/11299.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587896, over cnt = 1878(5%), over = 6530, worst = 28
PHY-1001 : End global iterations;  0.067310s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (69.6%)

PHY-1001 : Congestion index: top1 = 66.70, top5 = 51.69, top10 = 45.89, top15 = 42.26.
PHY-3001 : End congestion estimation;  0.217032s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440069s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000342822
PHY-3002 : Step(189): len = 485337, overlap = 43.125
PHY-3002 : Step(190): len = 485591, overlap = 42.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000685644
PHY-3002 : Step(191): len = 485649, overlap = 42.9062
PHY-3002 : Step(192): len = 485765, overlap = 42.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00137129
PHY-3002 : Step(193): len = 485940, overlap = 42.6875
PHY-3002 : Step(194): len = 486008, overlap = 42.75
PHY-3001 : Final: Len = 486008, Over = 42.75
PHY-3001 : End incremental placement;  2.456029s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (44.5%)

OPT-1001 : Total overflow 246.22 peak overflow 2.81
OPT-1001 : End high-fanout net optimization;  3.803551s wall, 1.734375s user + 0.125000s system = 1.859375s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 516, reserve = 502, peak = 526.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9339/11299.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588192, over cnt = 1852(5%), over = 6375, worst = 28
PHY-1002 : len = 621936, over cnt = 1256(3%), over = 2886, worst = 17
PHY-1002 : len = 636856, over cnt = 630(1%), over = 1457, worst = 16
PHY-1002 : len = 644296, over cnt = 338(0%), over = 807, worst = 15
PHY-1002 : len = 649568, over cnt = 165(0%), over = 331, worst = 15
PHY-1001 : End global iterations;  0.589307s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 58.19, top5 = 47.68, top10 = 43.04, top15 = 40.10.
OPT-1001 : End congestion update;  0.739608s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (57.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360426s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (60.7%)

OPT-0007 : Start: WNS -3618 TNS -816720 NUM_FEPS 427
OPT-0007 : Iter 1: improved WNS -3161 TNS -477920 NUM_FEPS 427 with 57 cells processed and 5850 slack improved
OPT-0007 : Iter 2: improved WNS -3161 TNS -477620 NUM_FEPS 427 with 11 cells processed and 300 slack improved
OPT-1001 : End global optimization;  1.118667s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (58.7%)

OPT-1001 : Current memory(MB): used = 517, reserve = 502, peak = 526.
OPT-1001 : End physical optimization;  5.929519s wall, 2.687500s user + 0.156250s system = 2.843750s CPU (48.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6228 LUT to BLE ...
SYN-4008 : Packed 6228 LUT and 1271 SEQ to BLE.
SYN-4003 : Packing 1744 remaining SEQ's ...
SYN-4005 : Packed 1340 SEQ with LUT/SLICE
SYN-4006 : 3763 single LUT's are left
SYN-4006 : 404 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6632/7798 primitive instances ...
PHY-3001 : End packing;  0.455251s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4502 instances
RUN-1001 : 2184 mslices, 2185 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10280 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5418 nets have 2 pins
RUN-1001 : 3426 nets have [3 - 5] pins
RUN-1001 : 866 nets have [6 - 10] pins
RUN-1001 : 313 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4500 instances, 4369 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 506965, Over = 120.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5259/10280.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 647144, over cnt = 1209(3%), over = 1932, worst = 11
PHY-1002 : len = 654104, over cnt = 618(1%), over = 788, worst = 9
PHY-1002 : len = 659464, over cnt = 227(0%), over = 270, worst = 5
PHY-1002 : len = 662640, over cnt = 39(0%), over = 42, worst = 2
PHY-1002 : len = 663640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.726368s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (53.8%)

PHY-1001 : Congestion index: top1 = 56.85, top5 = 47.90, top10 = 43.21, top15 = 40.12.
PHY-3001 : End congestion estimation;  0.925136s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (59.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44677, tnet num: 10278, tinst num: 4500, tnode num: 52560, tedge num: 75670.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.315113s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (49.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.99446e-05
PHY-3002 : Step(195): len = 501967, overlap = 115.75
PHY-3002 : Step(196): len = 498501, overlap = 123.5
PHY-3002 : Step(197): len = 496624, overlap = 125.75
PHY-3002 : Step(198): len = 495940, overlap = 128.75
PHY-3002 : Step(199): len = 496536, overlap = 135
PHY-3002 : Step(200): len = 499219, overlap = 139.25
PHY-3002 : Step(201): len = 497967, overlap = 138
PHY-3002 : Step(202): len = 497262, overlap = 137.75
PHY-3002 : Step(203): len = 496198, overlap = 135
PHY-3002 : Step(204): len = 495008, overlap = 135.5
PHY-3002 : Step(205): len = 493710, overlap = 138.75
PHY-3002 : Step(206): len = 492573, overlap = 139
PHY-3002 : Step(207): len = 491848, overlap = 142.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.98891e-05
PHY-3002 : Step(208): len = 495886, overlap = 136.25
PHY-3002 : Step(209): len = 503953, overlap = 120.5
PHY-3002 : Step(210): len = 506029, overlap = 116.25
PHY-3002 : Step(211): len = 507240, overlap = 115
PHY-3002 : Step(212): len = 508394, overlap = 115.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000199778
PHY-3002 : Step(213): len = 514546, overlap = 107.5
PHY-3002 : Step(214): len = 524174, overlap = 98.75
PHY-3002 : Step(215): len = 525420, overlap = 93.5
PHY-3002 : Step(216): len = 526677, overlap = 86.5
PHY-3002 : Step(217): len = 527486, overlap = 84.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.833766s wall, 0.093750s user + 0.500000s system = 0.593750s CPU (71.2%)

PHY-3001 : Trial Legalized: Len = 566617
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 397/10280.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 680120, over cnt = 1522(4%), over = 2593, worst = 7
PHY-1002 : len = 692072, over cnt = 835(2%), over = 1184, worst = 6
PHY-1002 : len = 701592, over cnt = 241(0%), over = 306, worst = 5
PHY-1002 : len = 704200, over cnt = 95(0%), over = 102, worst = 3
PHY-1002 : len = 706176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.993217s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (55.1%)

PHY-1001 : Congestion index: top1 = 54.07, top5 = 46.36, top10 = 42.48, top15 = 39.99.
PHY-3001 : End congestion estimation;  1.201083s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (54.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443317s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (84.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156123
PHY-3002 : Step(218): len = 553679, overlap = 7.75
PHY-3002 : Step(219): len = 546208, overlap = 18.25
PHY-3002 : Step(220): len = 539802, overlap = 29.5
PHY-3002 : Step(221): len = 534424, overlap = 43
PHY-3002 : Step(222): len = 531798, overlap = 49
PHY-3002 : Step(223): len = 530484, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000312246
PHY-3002 : Step(224): len = 537019, overlap = 50
PHY-3002 : Step(225): len = 541642, overlap = 49.25
PHY-3002 : Step(226): len = 544470, overlap = 45.5
PHY-3002 : Step(227): len = 546723, overlap = 45.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000624493
PHY-3002 : Step(228): len = 552761, overlap = 40.75
PHY-3002 : Step(229): len = 560105, overlap = 36.25
PHY-3002 : Step(230): len = 565881, overlap = 32.5
PHY-3002 : Step(231): len = 567046, overlap = 31.25
PHY-3002 : Step(232): len = 566846, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 579429, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 41 instances has been re-located, deltaX = 8, deltaY = 24, maxDist = 2.
PHY-3001 : Final: Len = 580107, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44677, tnet num: 10278, tinst num: 4500, tnode num: 52560, tedge num: 75670.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2137/10280.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 708216, over cnt = 1386(3%), over = 2154, worst = 7
PHY-1002 : len = 716616, over cnt = 750(2%), over = 987, worst = 5
PHY-1002 : len = 724064, over cnt = 206(0%), over = 282, worst = 4
PHY-1002 : len = 726520, over cnt = 52(0%), over = 67, worst = 4
PHY-1002 : len = 727248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.967217s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (48.5%)

PHY-1001 : Congestion index: top1 = 53.17, top5 = 45.49, top10 = 41.42, top15 = 38.87.
PHY-1001 : End incremental global routing;  1.165765s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (52.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.440939s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (10.6%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4394 has valid locations, 14 needs to be replaced
PHY-3001 : design contains 4511 instances, 4380 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 582244
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9423/10291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730160, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 730240, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 730336, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 730344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.374719s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (50.0%)

PHY-1001 : Congestion index: top1 = 53.17, top5 = 45.51, top10 = 41.48, top15 = 38.94.
PHY-3001 : End congestion estimation;  0.586155s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (56.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44787, tnet num: 10289, tinst num: 4511, tnode num: 52703, tedge num: 75843.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.432704s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (51.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 581437, overlap = 0
PHY-3002 : Step(234): len = 581277, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9413/10291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 728312, over cnt = 22(0%), over = 25, worst = 3
PHY-1002 : len = 728432, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 728448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 728456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.375640s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (54.1%)

PHY-1001 : Congestion index: top1 = 53.17, top5 = 45.48, top10 = 41.42, top15 = 38.86.
PHY-3001 : End congestion estimation;  0.569464s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (71.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439237s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (60.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45032e-05
PHY-3002 : Step(235): len = 581227, overlap = 0.5
PHY-3002 : Step(236): len = 581191, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003943s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 581238, Over = 0
PHY-3001 : End spreading;  0.026932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.0%)

PHY-3001 : Final: Len = 581238, Over = 0
PHY-3001 : End incremental placement;  3.300046s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (57.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.192062s wall, 2.656250s user + 0.062500s system = 2.718750s CPU (52.4%)

OPT-1001 : Current memory(MB): used = 551, reserve = 542, peak = 553.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9417/10291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 728840, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 728848, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 728952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 728952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.384794s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (56.8%)

PHY-1001 : Congestion index: top1 = 53.17, top5 = 45.57, top10 = 41.49, top15 = 38.92.
OPT-1001 : End congestion update;  0.595474s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (65.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.369414s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (76.1%)

OPT-0007 : Start: WNS -2948 TNS -304356 NUM_FEPS 310
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4408 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4511 instances, 4380 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 603036, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026100s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.9%)

PHY-3001 : 34 instances has been re-located, deltaX = 13, deltaY = 20, maxDist = 2.
PHY-3001 : Final: Len = 603654, Over = 0
PHY-3001 : End incremental legalization;  0.203736s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (84.4%)

OPT-0007 : Iter 1: improved WNS -2748 TNS -185576 NUM_FEPS 309 with 211 cells processed and 50064 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4408 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4511 instances, 4380 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 604336, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 17 instances has been re-located, deltaX = 13, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 604816, Over = 0
PHY-3001 : End incremental legalization;  0.202942s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.2%)

OPT-0007 : Iter 2: improved WNS -2748 TNS -182916 NUM_FEPS 309 with 50 cells processed and 2526 slack improved
OPT-1001 : End path based optimization;  1.687181s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (68.5%)

OPT-1001 : Current memory(MB): used = 551, reserve = 541, peak = 553.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357349s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (83.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8687/10291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 751424, over cnt = 182(0%), over = 305, worst = 7
PHY-1002 : len = 752456, over cnt = 89(0%), over = 125, worst = 6
PHY-1002 : len = 753488, over cnt = 23(0%), over = 32, worst = 3
PHY-1002 : len = 753824, over cnt = 2(0%), over = 4, worst = 3
PHY-1002 : len = 753864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.575055s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 53.60, top5 = 46.38, top10 = 42.41, top15 = 39.84.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.367119s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (89.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2748 TNS -185762 NUM_FEPS 309
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.172414
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2748ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2748ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10291 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10291 nets
OPT-1001 : End physical optimization;  9.563883s wall, 5.593750s user + 0.093750s system = 5.687500s CPU (59.5%)

RUN-1003 : finish command "place" in  29.673345s wall, 13.859375s user + 1.796875s system = 15.656250s CPU (52.8%)

RUN-1004 : used memory is 458 MB, reserved memory is 443 MB, peak memory is 553 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.140621s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (94.5%)

RUN-1004 : used memory is 464 MB, reserved memory is 450 MB, peak memory is 553 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4513 instances
RUN-1001 : 2184 mslices, 2196 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10291 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5414 nets have 2 pins
RUN-1001 : 3429 nets have [3 - 5] pins
RUN-1001 : 872 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 256 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44787, tnet num: 10289, tinst num: 4511, tnode num: 52703, tedge num: 75843.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2184 mslices, 2196 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 721712, over cnt = 1443(4%), over = 2466, worst = 8
PHY-1002 : len = 731808, over cnt = 856(2%), over = 1222, worst = 7
PHY-1002 : len = 742200, over cnt = 240(0%), over = 330, worst = 5
PHY-1002 : len = 745424, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 745456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.867446s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (82.9%)

PHY-1001 : Congestion index: top1 = 52.91, top5 = 45.75, top10 = 42.03, top15 = 39.56.
PHY-1001 : End global routing;  1.048943s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (81.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 557, reserve = 548, peak = 558.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net sdram_top_inst/sdram_ctrl_inst/sys_rst_n_syn_2 will be merged with clock sdram_top_inst/sdram_ctrl_inst/sys_rst_n
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 811, reserve = 804, peak = 811.
PHY-1001 : End build detailed router design. 2.814738s wall, 2.375000s user + 0.046875s system = 2.421875s CPU (86.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 139880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.988671s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (89.6%)

PHY-1001 : Current memory(MB): used = 845, reserve = 839, peak = 845.
PHY-1001 : End phase 1; 1.994402s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (90.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.89198e+06, over cnt = 822(0%), over = 825, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 848, reserve = 841, peak = 849.
PHY-1001 : End initial routed; 29.262619s wall, 14.109375s user + 0.109375s system = 14.218750s CPU (48.6%)

PHY-1001 : Update timing.....
PHY-1001 : 297/9659(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.417   |  -1078.941  |  375  
RUN-1001 :   Hold   |   0.097   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.586600s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (59.1%)

PHY-1001 : Current memory(MB): used = 853, reserve = 846, peak = 853.
PHY-1001 : End phase 2; 30.849281s wall, 15.046875s user + 0.109375s system = 15.156250s CPU (49.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -4.242ns STNS -1075.689ns FEP 375.
PHY-1001 : End OPT Iter 1; 0.166850s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (56.2%)

PHY-1022 : len = 1.8921e+06, over cnt = 842(0%), over = 845, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.295645s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87063e+06, over cnt = 293(0%), over = 294, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.118570s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (48.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86593e+06, over cnt = 63(0%), over = 63, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.579381s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (53.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.86602e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.229684s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (54.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86579e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.118502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 311/9659(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.242   |  -1077.073  |  377  
RUN-1001 :   Hold   |   0.097   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.606286s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (68.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 266 feed throughs used by 144 nets
PHY-1001 : End commit to database; 1.140043s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (75.4%)

PHY-1001 : Current memory(MB): used = 918, reserve = 914, peak = 918.
PHY-1001 : End phase 3; 5.291991s wall, 3.296875s user + 0.000000s system = 3.296875s CPU (62.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -4.242ns STNS -1076.040ns FEP 377.
PHY-1001 : End OPT Iter 1; 0.201131s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.1%)

PHY-1022 : len = 1.8659e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.323016s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.242ns, -1076.040ns, 377}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86564e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.098662s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86561e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.098594s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (47.5%)

PHY-1001 : Update timing.....
PHY-1001 : 311/9659(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.206   |  -1068.473  |  377  
RUN-1001 :   Hold   |   0.097   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.579150s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (54.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 267 feed throughs used by 145 nets
PHY-1001 : End commit to database; 1.207709s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (64.7%)

PHY-1001 : Current memory(MB): used = 924, reserve = 919, peak = 924.
PHY-1001 : End phase 4; 3.337025s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (53.8%)

PHY-1003 : Routed, final wirelength = 1.86561e+06
PHY-1001 : Current memory(MB): used = 925, reserve = 921, peak = 925.
PHY-1001 : End export database. 0.030225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  44.558448s wall, 24.453125s user + 0.156250s system = 24.609375s CPU (55.2%)

RUN-1003 : finish command "route" in  46.967621s wall, 26.390625s user + 0.171875s system = 26.562500s CPU (56.6%)

RUN-1004 : used memory is 924 MB, reserved memory is 920 MB, peak memory is 925 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8062   out of  19600   41.13%
#reg                     3164   out of  19600   16.14%
#le                      8464
  #lut only              5300   out of   8464   62.62%
  #reg only               402   out of   8464    4.75%
  #lut&reg               2762   out of   8464   32.63%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                                         Fanout
#1        clk_dup_11                                  GCLK               io                 clk_syn_12.di                                                  1605
#2        sd_reader/clk                               GCLK               pll                clk_gen_inst/pll_inst.clkc1                                    254
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk       GCLK               pll                clk_gen_inst/pll_inst.clkc4                                    253
#4        SWCLK_dup_1                                 GCLK               io                 SWCLK_syn_2.di                                                 79
#5        clk_148m_vga_dup_1                          GCLK               pll                clk_gen_inst/pll_inst.clkc3                                    56
#6        sdram_top_inst/sdram_ctrl_inst/sys_rst_n    GCLK               lslice             sdram_top_inst/fifo_ctrl_inst/sdram_rd_addr_b[11]_syn_12.f1    20
#7        sdram_top_inst/clk_out                      GCLK               pll                clk_gen_inst/pll_inst.clkc0                                    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8464   |7339    |723     |3176    |25      |3       |
|  ISP                       |AHBISP                                          |1308   |699     |339     |770     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |579    |264     |145     |347     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |75     |39      |18      |48      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |67     |28      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |1       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |66     |34      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |5       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |67     |34      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|    u_bypass                |bypass                                          |115    |75      |40      |39      |0       |0       |
|    u_demosaic              |demosaic                                        |447    |211     |142     |279     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |110    |41      |31      |81      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |76     |41      |27      |46      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |78     |34      |27      |51      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |85     |39      |33      |65      |0       |0       |
|    u_gamma                 |gamma                                           |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |12     |12      |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |8      |8       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |7      |7       |0       |6       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |34     |32      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |34     |17      |0       |30      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |4      |4       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |9      |9       |0       |5       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |132    |76      |18      |102     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |3       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |22      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |32     |20      |0       |32      |0       |0       |
|  kb                        |Keyboard                                        |88     |72      |16      |45      |0       |0       |
|  sd_reader                 |sd_reader                                       |700    |589     |100     |323     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |319    |284     |34      |144     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |729    |561     |121     |419     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |423    |301     |75      |286     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |143    |97      |21      |116     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |39     |26      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |35     |34      |0       |35      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |172    |120     |30      |133     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |32     |24      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |35     |26      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |39     |36      |0       |39      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |306    |260     |46      |133     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |58     |46      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |43     |43      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |40     |36      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |93     |75      |18      |37      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |72     |60      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5146   |5080    |51      |1360    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |150    |84      |65      |33      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5368  
    #2          2       2109  
    #3          3       720   
    #4          4       600   
    #5        5-10      930   
    #6        11-50     491   
    #7       51-100      16   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.378378s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (113.4%)

RUN-1004 : used memory is 919 MB, reserved memory is 915 MB, peak memory is 978 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44787, tnet num: 10289, tinst num: 4511, tnode num: 52703, tedge num: 75843.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 7 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		sdram_top_inst/sdram_ctrl_inst/sys_rst_n_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4511
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10291, pip num: 119702
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 267
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3132 valid insts, and 324515 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.939058s wall, 97.421875s user + 1.343750s system = 98.765625s CPU (583.1%)

RUN-1004 : used memory is 928 MB, reserved memory is 927 MB, peak memory is 1108 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_210550.log"
