# async-fifo-design
Educational asynchronous FIFO design in Verilog with proper acknowledgments to research papers
