|top_level
switch[0] => cpu:U_cpu.switches0[0]
switch[1] => cpu:U_cpu.switches0[1]
switch[2] => cpu:U_cpu.switches0[2]
switch[3] => cpu:U_cpu.switches0[3]
switch[4] => cpu:U_cpu.switches0[4]
switch[5] => cpu:U_cpu.switches0[5]
switch[6] => cpu:U_cpu.switches0[6]
switch[7] => cpu:U_cpu.switches0[7]
button[0] => cpu:U_cpu.inport0_reg_en
button[1] => cpu:U_cpu.inport1_reg_en
button[2] => cpu:U_cpu.rst
led0[0] <= decoder7seg:U_LED0.output[0]
led0[1] <= decoder7seg:U_LED0.output[1]
led0[2] <= decoder7seg:U_LED0.output[2]
led0[3] <= decoder7seg:U_LED0.output[3]
led0[4] <= decoder7seg:U_LED0.output[4]
led0[5] <= decoder7seg:U_LED0.output[5]
led0[6] <= decoder7seg:U_LED0.output[6]
led0_dp <= led0_dp.DB_MAX_OUTPUT_PORT_TYPE
led1[0] <= decoder7seg:U_LED1.output[0]
led1[1] <= decoder7seg:U_LED1.output[1]
led1[2] <= decoder7seg:U_LED1.output[2]
led1[3] <= decoder7seg:U_LED1.output[3]
led1[4] <= decoder7seg:U_LED1.output[4]
led1[5] <= decoder7seg:U_LED1.output[5]
led1[6] <= decoder7seg:U_LED1.output[6]
led1_dp <= led1_dp.DB_MAX_OUTPUT_PORT_TYPE
led2[0] <= decoder7seg:U_LED2.output[0]
led2[1] <= decoder7seg:U_LED2.output[1]
led2[2] <= decoder7seg:U_LED2.output[2]
led2[3] <= decoder7seg:U_LED2.output[3]
led2[4] <= decoder7seg:U_LED2.output[4]
led2[5] <= decoder7seg:U_LED2.output[5]
led2[6] <= decoder7seg:U_LED2.output[6]
led2_dp <= led2_dp.DB_MAX_OUTPUT_PORT_TYPE
led3[0] <= decoder7seg:U_LED3.output[0]
led3[1] <= decoder7seg:U_LED3.output[1]
led3[2] <= decoder7seg:U_LED3.output[2]
led3[3] <= decoder7seg:U_LED3.output[3]
led3[4] <= decoder7seg:U_LED3.output[4]
led3[5] <= decoder7seg:U_LED3.output[5]
led3[6] <= decoder7seg:U_LED3.output[6]
led3_dp <= comb.DB_MAX_OUTPUT_PORT_TYPE
clk => cpu:U_cpu.clk
rst_input => cpu:U_cpu.rst_input


|top_level|decoder7seg:U_LED3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED0
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu
switches0[0] => reg:U_inport0_reg.input[0]
switches0[0] => reg:U_inport1_reg.input[0]
switches0[1] => reg:U_inport0_reg.input[1]
switches0[1] => reg:U_inport1_reg.input[1]
switches0[2] => reg:U_inport0_reg.input[2]
switches0[2] => reg:U_inport1_reg.input[2]
switches0[3] => reg:U_inport0_reg.input[3]
switches0[3] => reg:U_inport1_reg.input[3]
switches0[4] => reg:U_inport0_reg.input[4]
switches0[4] => reg:U_inport1_reg.input[4]
switches0[5] => reg:U_inport0_reg.input[5]
switches0[5] => reg:U_inport1_reg.input[5]
switches0[6] => reg:U_inport0_reg.input[6]
switches0[6] => reg:U_inport1_reg.input[6]
switches0[7] => reg:U_inport0_reg.input[7]
switches0[7] => reg:U_inport1_reg.input[7]
LEDs0[0] <= reg:U_outport0_reg.output[0]
LEDs0[1] <= reg:U_outport0_reg.output[1]
LEDs0[2] <= reg:U_outport0_reg.output[2]
LEDs0[3] <= reg:U_outport0_reg.output[3]
LEDs0[4] <= reg:U_outport0_reg.output[4]
LEDs0[5] <= reg:U_outport0_reg.output[5]
LEDs0[6] <= reg:U_outport0_reg.output[6]
LEDs0[7] <= reg:U_outport0_reg.output[7]
LEDs1[0] <= reg:U_outport1_reg.output[0]
LEDs1[1] <= reg:U_outport1_reg.output[1]
LEDs1[2] <= reg:U_outport1_reg.output[2]
LEDs1[3] <= reg:U_outport1_reg.output[3]
LEDs1[4] <= reg:U_outport1_reg.output[4]
LEDs1[5] <= reg:U_outport1_reg.output[5]
LEDs1[6] <= reg:U_outport1_reg.output[6]
LEDs1[7] <= reg:U_outport1_reg.output[7]
rst => controller:U_controller.rst
rst => reg:U_external_reg.rst
rst => reg:U_internal_reg.rst
rst => reg:U_outport0_reg.rst
rst => reg:U_outport1_reg.rst
rst => reg:U_ALU_REG.rst
rst => reg:U_Status_REG.rst
rst => reg:U_A_REG.rst
rst => reg:U_D_REG.rst
rst => reg:U_temp_REG.rst
rst => reg:U_PCL.rst
rst => reg:U_PCH.rst
rst => reg:U_IR_REG.rst
rst => reg:U_ARH_REG.rst
rst => reg:U_ARL_REG.rst
rst => reg:U_XL_REG.rst
rst => reg:U_XH_REG.rst
rst => reg:U_SPH_REG.rst
rst => reg:U_SPL_REG.rst
rst => reg:U_ADDRESS_REG.rst
clk => controller:U_controller.clk
clk => ram:U_RAM.clock
clk => reg:U_external_reg.clk
clk => reg:U_internal_reg.clk
clk => reg:U_inport0_reg.clk
clk => reg:U_inport1_reg.clk
clk => reg:U_outport0_reg.clk
clk => reg:U_outport1_reg.clk
clk => reg:U_ALU_REG.clk
clk => reg:U_Status_REG.clk
clk => reg:U_A_REG.clk
clk => reg:U_D_REG.clk
clk => reg:U_temp_REG.clk
clk => reg:U_PCL.clk
clk => reg:U_PCH.clk
clk => reg:U_IR_REG.clk
clk => reg:U_ARH_REG.clk
clk => reg:U_ARL_REG.clk
clk => reg:U_XL_REG.clk
clk => reg:U_XH_REG.clk
clk => reg:U_SPH_REG.clk
clk => reg:U_SPL_REG.clk
clk => reg:U_ADDRESS_REG.clk
rst_input => reg:U_inport0_reg.rst
rst_input => reg:U_inport1_reg.rst
inport0_reg_en => reg:U_inport0_reg.load
inport1_reg_en => reg:U_inport1_reg.load


|top_level|CPU:U_cpu|controller:U_controller
rst => state~3.DATAIN
clk => state~1.DATAIN
wen_ext[0] <= <GND>
wen_ext[1] <= <GND>
wen_ext[2] <= WideOr93.DB_MAX_OUTPUT_PORT_TYPE
wen_ext[3] <= WideOr93.DB_MAX_OUTPUT_PORT_TYPE
wen_ext[4] <= <GND>
wen_ext[5] <= <GND>
wen_ext[6] <= <GND>
wen_ext[7] <= <GND>
wen_ext[8] <= <GND>
wen_ext[9] <= <GND>
wen_ext[10] <= <GND>
wen_ext[11] <= <GND>
wen_ext[12] <= <GND>
wen_address[0] <= <VCC>
wen_address[1] <= <GND>
wen_address[2] <= <GND>
wen_address[3] <= <GND>
wen_address[4] <= <GND>
wen_address[5] <= <GND>
wen_address[6] <= <GND>
wen_address[7] <= <GND>
wen_address[8] <= <GND>
wen_address[9] <= <GND>
wen_address[10] <= <GND>
wen_address[11] <= <GND>
wen_address[12] <= <GND>
wen[0] <= wen[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
wen[1] <= wen[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
wen[2] <= wen[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
wen[3] <= wen[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
wen[4] <= wen[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
wen[5] <= <GND>
wen[6] <= <GND>
wen[7] <= <GND>
wen[8] <= <GND>
wen[9] <= wen[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
wen[10] <= wen[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
wen[11] <= <GND>
wen[12] <= wen[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
controller_input[0] <= WideOr122.DB_MAX_OUTPUT_PORT_TYPE
controller_input[1] <= WideOr121.DB_MAX_OUTPUT_PORT_TYPE
controller_input[2] <= WideOr120.DB_MAX_OUTPUT_PORT_TYPE
controller_input[3] <= WideOr119.DB_MAX_OUTPUT_PORT_TYPE
C => Selector9.IN10
C => Selector65.IN9
C => Selector139.IN3
C => Selector142.IN8
C => Selector143.IN8
C => Selector143.IN2
C => Selector142.IN2
C => Selector140.IN2
C => Selector9.IN3
C => Selector65.IN3
V => Selector9.IN11
V => Selector65.IN10
V => Selector140.IN7
V => Selector142.IN9
V => Selector143.IN9
V => Selector143.IN5
V => Selector142.IN5
V => Selector140.IN5
V => Selector9.IN6
V => Selector65.IN6
S => Selector9.IN12
S => Selector65.IN11
S => Selector140.IN8
S => Selector142.IN10
S => Selector143.IN10
S => Selector143.IN4
S => Selector142.IN4
S => Selector140.IN4
S => Selector9.IN5
S => Selector65.IN5
Z => Selector9.IN13
Z => Selector65.IN12
Z => Selector140.IN9
Z => Selector142.IN11
Z => Selector143.IN11
Z => Selector143.IN3
Z => Selector142.IN3
Z => Selector140.IN3
Z => Selector9.IN4
Z => Selector65.IN4
Status_reg_en <= WideOr123.DB_MAX_OUTPUT_PORT_TYPE
PCL_en <= Selector143.DB_MAX_OUTPUT_PORT_TYPE
PCH_en <= Selector142.DB_MAX_OUTPUT_PORT_TYPE
XL_en <= WideOr131.DB_MAX_OUTPUT_PORT_TYPE
XH_en <= WideOr133.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS_REG_en <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
temp_en <= temp_en.DB_MAX_OUTPUT_PORT_TYPE
pc_inc_sel[0] <= Selector140.DB_MAX_OUTPUT_PORT_TYPE
pc_inc_sel[1] <= Selector139.DB_MAX_OUTPUT_PORT_TYPE
MuxToPcL_sel[0] <= MuxToPcL_sel.DB_MAX_OUTPUT_PORT_TYPE
MuxToPcL_sel[1] <= <GND>
MuxToPcH_sel[0] <= MuxToPcH_sel[0].DB_MAX_OUTPUT_PORT_TYPE
MuxToPcH_sel[1] <= <GND>
sp_inc_sel[0] <= sp_inc_sel[0].DB_MAX_OUTPUT_PORT_TYPE
sp_inc_sel[1] <= sp_inc_sel[1].DB_MAX_OUTPUT_PORT_TYPE
MuxToSPL_sel[0] <= WideOr126.DB_MAX_OUTPUT_PORT_TYPE
MuxToSPL_sel[1] <= <GND>
muxToXh_sel[0] <= WideOr132.DB_MAX_OUTPUT_PORT_TYPE
muxToXh_sel[1] <= <GND>
MuxToSPH_sel[0] <= WideOr128.DB_MAX_OUTPUT_PORT_TYPE
MuxToSPH_sel[1] <= <GND>
address_sel[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
address_sel[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C_sel[0] <= C_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_sel[1] <= C_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Incrememt_X_sel[0] <= Incrememt_X_sel[0].DB_MAX_OUTPUT_PORT_TYPE
Incrememt_X_sel[1] <= Incrememt_X_sel[1].DB_MAX_OUTPUT_PORT_TYPE
Incrememt_SP_sel[0] <= Incrememt_SP_sel.DB_MAX_OUTPUT_PORT_TYPE
Incrememt_SP_sel[1] <= <GND>
muxToXl_sel[0] <= WideOr130.DB_MAX_OUTPUT_PORT_TYPE
muxToXl_sel[1] <= <GND>
A_en <= WideOr115.DB_MAX_OUTPUT_PORT_TYPE
PC_en <= <GND>
IR_en <= IR_en.DB_MAX_OUTPUT_PORT_TYPE
ARl_en <= WideOr116.DB_MAX_OUTPUT_PORT_TYPE
ARH_en <= ARH_en.DB_MAX_OUTPUT_PORT_TYPE
SPL_en <= WideOr127.DB_MAX_OUTPUT_PORT_TYPE
SPH_en <= WideOr129.DB_MAX_OUTPUT_PORT_TYPE
X_en <= X_en.DB_MAX_OUTPUT_PORT_TYPE
Alu_reg_en <= WideOr124.DB_MAX_OUTPUT_PORT_TYPE
PCl_ld <= PCl_ld.DB_MAX_OUTPUT_PORT_TYPE
PCh_ld <= PCh_ld.DB_MAX_OUTPUT_PORT_TYPE
D_en <= D_en.DB_MAX_OUTPUT_PORT_TYPE
External_Bus_reg_en <= WideOr94.DB_MAX_OUTPUT_PORT_TYPE
internal_Bus_reg_en <= WideOr117.DB_MAX_OUTPUT_PORT_TYPE
inport0_reg_en <= inport0_reg_en.DB_MAX_OUTPUT_PORT_TYPE
inport1_reg_en <= inport1_reg_en.DB_MAX_OUTPUT_PORT_TYPE
outport0_reg_en <= outport0_reg_en.DB_MAX_OUTPUT_PORT_TYPE
outport1_reg_en <= outport1_reg_en.DB_MAX_OUTPUT_PORT_TYPE
to_memory_L_reg_en <= to_memory_L_reg_en.DB_MAX_OUTPUT_PORT_TYPE
to_memory_H_reg_en <= wen[12].DB_MAX_OUTPUT_PORT_TYPE
Ram_write_en <= WideOr118.DB_MAX_OUTPUT_PORT_TYPE
IR_reg_outPut[0] => Mux0.IN43
IR_reg_outPut[0] => Mux1.IN43
IR_reg_outPut[0] => Mux2.IN43
IR_reg_outPut[0] => Mux3.IN43
IR_reg_outPut[0] => Mux4.IN43
IR_reg_outPut[0] => Mux5.IN43
IR_reg_outPut[0] => Mux6.IN43
IR_reg_outPut[0] => Mux7.IN43
IR_reg_outPut[0] => Mux8.IN43
IR_reg_outPut[0] => Mux9.IN43
IR_reg_outPut[0] => Mux10.IN43
IR_reg_outPut[0] => Mux11.IN43
IR_reg_outPut[0] => Mux12.IN43
IR_reg_outPut[0] => Mux13.IN43
IR_reg_outPut[0] => Mux14.IN43
IR_reg_outPut[0] => Mux15.IN43
IR_reg_outPut[0] => Mux16.IN43
IR_reg_outPut[0] => Mux17.IN43
IR_reg_outPut[0] => Mux18.IN43
IR_reg_outPut[0] => Mux19.IN43
IR_reg_outPut[0] => Mux20.IN43
IR_reg_outPut[0] => Mux21.IN43
IR_reg_outPut[0] => Mux22.IN43
IR_reg_outPut[0] => Mux23.IN43
IR_reg_outPut[0] => Mux24.IN43
IR_reg_outPut[0] => Mux25.IN43
IR_reg_outPut[0] => Mux26.IN43
IR_reg_outPut[0] => Mux27.IN43
IR_reg_outPut[0] => Mux28.IN43
IR_reg_outPut[0] => Mux29.IN43
IR_reg_outPut[0] => Mux30.IN43
IR_reg_outPut[0] => Mux31.IN43
IR_reg_outPut[0] => Mux32.IN43
IR_reg_outPut[0] => Mux33.IN43
IR_reg_outPut[0] => Mux34.IN43
IR_reg_outPut[0] => Mux35.IN43
IR_reg_outPut[0] => Mux36.IN43
IR_reg_outPut[0] => Mux37.IN43
IR_reg_outPut[0] => Mux38.IN43
IR_reg_outPut[0] => Mux39.IN43
IR_reg_outPut[0] => Mux40.IN43
IR_reg_outPut[0] => Mux41.IN43
IR_reg_outPut[0] => Mux42.IN43
IR_reg_outPut[0] => Mux43.IN43
IR_reg_outPut[0] => Mux44.IN43
IR_reg_outPut[0] => Mux45.IN43
IR_reg_outPut[0] => Mux46.IN43
IR_reg_outPut[0] => Mux47.IN43
IR_reg_outPut[0] => Mux48.IN43
IR_reg_outPut[0] => Mux49.IN43
IR_reg_outPut[0] => Mux50.IN43
IR_reg_outPut[0] => Mux51.IN43
IR_reg_outPut[0] => Mux52.IN43
IR_reg_outPut[0] => Mux53.IN43
IR_reg_outPut[0] => Mux54.IN43
IR_reg_outPut[0] => Mux55.IN43
IR_reg_outPut[0] => Mux56.IN43
IR_reg_outPut[0] => Mux57.IN43
IR_reg_outPut[0] => Mux58.IN43
IR_reg_outPut[0] => Mux59.IN43
IR_reg_outPut[0] => Mux60.IN43
IR_reg_outPut[0] => Mux61.IN43
IR_reg_outPut[0] => Mux62.IN43
IR_reg_outPut[0] => Mux63.IN43
IR_reg_outPut[0] => Mux64.IN43
IR_reg_outPut[0] => Mux65.IN43
IR_reg_outPut[0] => Mux66.IN43
IR_reg_outPut[0] => Mux67.IN43
IR_reg_outPut[0] => Mux68.IN43
IR_reg_outPut[0] => Mux69.IN43
IR_reg_outPut[0] => Mux70.IN43
IR_reg_outPut[0] => Mux71.IN43
IR_reg_outPut[0] => Mux72.IN43
IR_reg_outPut[0] => Mux73.IN43
IR_reg_outPut[0] => Mux74.IN43
IR_reg_outPut[0] => Mux75.IN43
IR_reg_outPut[0] => Mux76.IN43
IR_reg_outPut[0] => Mux77.IN43
IR_reg_outPut[0] => Mux78.IN43
IR_reg_outPut[0] => Mux79.IN43
IR_reg_outPut[0] => Mux80.IN43
IR_reg_outPut[0] => Mux81.IN43
IR_reg_outPut[0] => Mux82.IN43
IR_reg_outPut[0] => Mux83.IN43
IR_reg_outPut[0] => Mux84.IN43
IR_reg_outPut[0] => Mux85.IN43
IR_reg_outPut[0] => Mux86.IN43
IR_reg_outPut[0] => Mux87.IN43
IR_reg_outPut[0] => Mux88.IN43
IR_reg_outPut[0] => Mux89.IN43
IR_reg_outPut[0] => Mux90.IN43
IR_reg_outPut[0] => Mux91.IN43
IR_reg_outPut[0] => Mux92.IN43
IR_reg_outPut[0] => Mux93.IN43
IR_reg_outPut[0] => Mux94.IN43
IR_reg_outPut[0] => Mux95.IN43
IR_reg_outPut[0] => Mux96.IN43
IR_reg_outPut[0] => Mux97.IN43
IR_reg_outPut[0] => Mux98.IN43
IR_reg_outPut[0] => Mux99.IN43
IR_reg_outPut[0] => Mux100.IN43
IR_reg_outPut[0] => Mux101.IN43
IR_reg_outPut[0] => Mux102.IN43
IR_reg_outPut[0] => Mux103.IN43
IR_reg_outPut[0] => Mux104.IN43
IR_reg_outPut[0] => Mux105.IN43
IR_reg_outPut[0] => Mux106.IN43
IR_reg_outPut[0] => Mux107.IN43
IR_reg_outPut[0] => Mux108.IN43
IR_reg_outPut[0] => Mux109.IN43
IR_reg_outPut[0] => Mux110.IN43
IR_reg_outPut[0] => Mux111.IN43
IR_reg_outPut[0] => Mux112.IN43
IR_reg_outPut[0] => Mux113.IN43
IR_reg_outPut[0] => Mux114.IN43
IR_reg_outPut[0] => Mux115.IN43
IR_reg_outPut[0] => Mux116.IN43
IR_reg_outPut[0] => Mux117.IN43
IR_reg_outPut[0] => Mux118.IN43
IR_reg_outPut[0] => Mux119.IN43
IR_reg_outPut[0] => Mux120.IN43
IR_reg_outPut[0] => Mux121.IN43
IR_reg_outPut[0] => Mux122.IN43
IR_reg_outPut[0] => Mux123.IN43
IR_reg_outPut[0] => Mux124.IN43
IR_reg_outPut[0] => Mux125.IN43
IR_reg_outPut[0] => Mux126.IN43
IR_reg_outPut[1] => Mux0.IN42
IR_reg_outPut[1] => Mux1.IN42
IR_reg_outPut[1] => Mux2.IN42
IR_reg_outPut[1] => Mux3.IN42
IR_reg_outPut[1] => Mux4.IN42
IR_reg_outPut[1] => Mux5.IN42
IR_reg_outPut[1] => Mux6.IN42
IR_reg_outPut[1] => Mux7.IN42
IR_reg_outPut[1] => Mux8.IN42
IR_reg_outPut[1] => Mux9.IN42
IR_reg_outPut[1] => Mux10.IN42
IR_reg_outPut[1] => Mux11.IN42
IR_reg_outPut[1] => Mux12.IN42
IR_reg_outPut[1] => Mux13.IN42
IR_reg_outPut[1] => Mux14.IN42
IR_reg_outPut[1] => Mux15.IN42
IR_reg_outPut[1] => Mux16.IN42
IR_reg_outPut[1] => Mux17.IN42
IR_reg_outPut[1] => Mux18.IN42
IR_reg_outPut[1] => Mux19.IN42
IR_reg_outPut[1] => Mux20.IN42
IR_reg_outPut[1] => Mux21.IN42
IR_reg_outPut[1] => Mux22.IN42
IR_reg_outPut[1] => Mux23.IN42
IR_reg_outPut[1] => Mux24.IN42
IR_reg_outPut[1] => Mux25.IN42
IR_reg_outPut[1] => Mux26.IN42
IR_reg_outPut[1] => Mux27.IN42
IR_reg_outPut[1] => Mux28.IN42
IR_reg_outPut[1] => Mux29.IN42
IR_reg_outPut[1] => Mux30.IN42
IR_reg_outPut[1] => Mux31.IN42
IR_reg_outPut[1] => Mux32.IN42
IR_reg_outPut[1] => Mux33.IN42
IR_reg_outPut[1] => Mux34.IN42
IR_reg_outPut[1] => Mux35.IN42
IR_reg_outPut[1] => Mux36.IN42
IR_reg_outPut[1] => Mux37.IN42
IR_reg_outPut[1] => Mux38.IN42
IR_reg_outPut[1] => Mux39.IN42
IR_reg_outPut[1] => Mux40.IN42
IR_reg_outPut[1] => Mux41.IN42
IR_reg_outPut[1] => Mux42.IN42
IR_reg_outPut[1] => Mux43.IN42
IR_reg_outPut[1] => Mux44.IN42
IR_reg_outPut[1] => Mux45.IN42
IR_reg_outPut[1] => Mux46.IN42
IR_reg_outPut[1] => Mux47.IN42
IR_reg_outPut[1] => Mux48.IN42
IR_reg_outPut[1] => Mux49.IN42
IR_reg_outPut[1] => Mux50.IN42
IR_reg_outPut[1] => Mux51.IN42
IR_reg_outPut[1] => Mux52.IN42
IR_reg_outPut[1] => Mux53.IN42
IR_reg_outPut[1] => Mux54.IN42
IR_reg_outPut[1] => Mux55.IN42
IR_reg_outPut[1] => Mux56.IN42
IR_reg_outPut[1] => Mux57.IN42
IR_reg_outPut[1] => Mux58.IN42
IR_reg_outPut[1] => Mux59.IN42
IR_reg_outPut[1] => Mux60.IN42
IR_reg_outPut[1] => Mux61.IN42
IR_reg_outPut[1] => Mux62.IN42
IR_reg_outPut[1] => Mux63.IN42
IR_reg_outPut[1] => Mux64.IN42
IR_reg_outPut[1] => Mux65.IN42
IR_reg_outPut[1] => Mux66.IN42
IR_reg_outPut[1] => Mux67.IN42
IR_reg_outPut[1] => Mux68.IN42
IR_reg_outPut[1] => Mux69.IN42
IR_reg_outPut[1] => Mux70.IN42
IR_reg_outPut[1] => Mux71.IN42
IR_reg_outPut[1] => Mux72.IN42
IR_reg_outPut[1] => Mux73.IN42
IR_reg_outPut[1] => Mux74.IN42
IR_reg_outPut[1] => Mux75.IN42
IR_reg_outPut[1] => Mux76.IN42
IR_reg_outPut[1] => Mux77.IN42
IR_reg_outPut[1] => Mux78.IN42
IR_reg_outPut[1] => Mux79.IN42
IR_reg_outPut[1] => Mux80.IN42
IR_reg_outPut[1] => Mux81.IN42
IR_reg_outPut[1] => Mux82.IN42
IR_reg_outPut[1] => Mux83.IN42
IR_reg_outPut[1] => Mux84.IN42
IR_reg_outPut[1] => Mux85.IN42
IR_reg_outPut[1] => Mux86.IN42
IR_reg_outPut[1] => Mux87.IN42
IR_reg_outPut[1] => Mux88.IN42
IR_reg_outPut[1] => Mux89.IN42
IR_reg_outPut[1] => Mux90.IN42
IR_reg_outPut[1] => Mux91.IN42
IR_reg_outPut[1] => Mux92.IN42
IR_reg_outPut[1] => Mux93.IN42
IR_reg_outPut[1] => Mux94.IN42
IR_reg_outPut[1] => Mux95.IN42
IR_reg_outPut[1] => Mux96.IN42
IR_reg_outPut[1] => Mux97.IN42
IR_reg_outPut[1] => Mux98.IN42
IR_reg_outPut[1] => Mux99.IN42
IR_reg_outPut[1] => Mux100.IN42
IR_reg_outPut[1] => Mux101.IN42
IR_reg_outPut[1] => Mux102.IN42
IR_reg_outPut[1] => Mux103.IN42
IR_reg_outPut[1] => Mux104.IN42
IR_reg_outPut[1] => Mux105.IN42
IR_reg_outPut[1] => Mux106.IN42
IR_reg_outPut[1] => Mux107.IN42
IR_reg_outPut[1] => Mux108.IN42
IR_reg_outPut[1] => Mux109.IN42
IR_reg_outPut[1] => Mux110.IN42
IR_reg_outPut[1] => Mux111.IN42
IR_reg_outPut[1] => Mux112.IN42
IR_reg_outPut[1] => Mux113.IN42
IR_reg_outPut[1] => Mux114.IN42
IR_reg_outPut[1] => Mux115.IN42
IR_reg_outPut[1] => Mux116.IN42
IR_reg_outPut[1] => Mux117.IN42
IR_reg_outPut[1] => Mux118.IN42
IR_reg_outPut[1] => Mux119.IN42
IR_reg_outPut[1] => Mux120.IN42
IR_reg_outPut[1] => Mux121.IN42
IR_reg_outPut[1] => Mux122.IN42
IR_reg_outPut[1] => Mux123.IN42
IR_reg_outPut[1] => Mux124.IN42
IR_reg_outPut[1] => Mux125.IN42
IR_reg_outPut[1] => Mux126.IN42
IR_reg_outPut[2] => Mux0.IN41
IR_reg_outPut[2] => Mux1.IN41
IR_reg_outPut[2] => Mux2.IN41
IR_reg_outPut[2] => Mux3.IN41
IR_reg_outPut[2] => Mux4.IN41
IR_reg_outPut[2] => Mux5.IN41
IR_reg_outPut[2] => Mux6.IN41
IR_reg_outPut[2] => Mux7.IN41
IR_reg_outPut[2] => Mux8.IN41
IR_reg_outPut[2] => Mux9.IN41
IR_reg_outPut[2] => Mux10.IN41
IR_reg_outPut[2] => Mux11.IN41
IR_reg_outPut[2] => Mux12.IN41
IR_reg_outPut[2] => Mux13.IN41
IR_reg_outPut[2] => Mux14.IN41
IR_reg_outPut[2] => Mux15.IN41
IR_reg_outPut[2] => Mux16.IN41
IR_reg_outPut[2] => Mux17.IN41
IR_reg_outPut[2] => Mux18.IN41
IR_reg_outPut[2] => Mux19.IN41
IR_reg_outPut[2] => Mux20.IN41
IR_reg_outPut[2] => Mux21.IN41
IR_reg_outPut[2] => Mux22.IN41
IR_reg_outPut[2] => Mux23.IN41
IR_reg_outPut[2] => Mux24.IN41
IR_reg_outPut[2] => Mux25.IN41
IR_reg_outPut[2] => Mux26.IN41
IR_reg_outPut[2] => Mux27.IN41
IR_reg_outPut[2] => Mux28.IN41
IR_reg_outPut[2] => Mux29.IN41
IR_reg_outPut[2] => Mux30.IN41
IR_reg_outPut[2] => Mux31.IN41
IR_reg_outPut[2] => Mux32.IN41
IR_reg_outPut[2] => Mux33.IN41
IR_reg_outPut[2] => Mux34.IN41
IR_reg_outPut[2] => Mux35.IN41
IR_reg_outPut[2] => Mux36.IN41
IR_reg_outPut[2] => Mux37.IN41
IR_reg_outPut[2] => Mux38.IN41
IR_reg_outPut[2] => Mux39.IN41
IR_reg_outPut[2] => Mux40.IN41
IR_reg_outPut[2] => Mux41.IN41
IR_reg_outPut[2] => Mux42.IN41
IR_reg_outPut[2] => Mux43.IN41
IR_reg_outPut[2] => Mux44.IN41
IR_reg_outPut[2] => Mux45.IN41
IR_reg_outPut[2] => Mux46.IN41
IR_reg_outPut[2] => Mux47.IN41
IR_reg_outPut[2] => Mux48.IN41
IR_reg_outPut[2] => Mux49.IN41
IR_reg_outPut[2] => Mux50.IN41
IR_reg_outPut[2] => Mux51.IN41
IR_reg_outPut[2] => Mux52.IN41
IR_reg_outPut[2] => Mux53.IN41
IR_reg_outPut[2] => Mux54.IN41
IR_reg_outPut[2] => Mux55.IN41
IR_reg_outPut[2] => Mux56.IN41
IR_reg_outPut[2] => Mux57.IN41
IR_reg_outPut[2] => Mux58.IN41
IR_reg_outPut[2] => Mux59.IN41
IR_reg_outPut[2] => Mux60.IN41
IR_reg_outPut[2] => Mux61.IN41
IR_reg_outPut[2] => Mux62.IN41
IR_reg_outPut[2] => Mux63.IN41
IR_reg_outPut[2] => Mux64.IN41
IR_reg_outPut[2] => Mux65.IN41
IR_reg_outPut[2] => Mux66.IN41
IR_reg_outPut[2] => Mux67.IN41
IR_reg_outPut[2] => Mux68.IN41
IR_reg_outPut[2] => Mux69.IN41
IR_reg_outPut[2] => Mux70.IN41
IR_reg_outPut[2] => Mux71.IN41
IR_reg_outPut[2] => Mux72.IN41
IR_reg_outPut[2] => Mux73.IN41
IR_reg_outPut[2] => Mux74.IN41
IR_reg_outPut[2] => Mux75.IN41
IR_reg_outPut[2] => Mux76.IN41
IR_reg_outPut[2] => Mux77.IN41
IR_reg_outPut[2] => Mux78.IN41
IR_reg_outPut[2] => Mux79.IN41
IR_reg_outPut[2] => Mux80.IN41
IR_reg_outPut[2] => Mux81.IN41
IR_reg_outPut[2] => Mux82.IN41
IR_reg_outPut[2] => Mux83.IN41
IR_reg_outPut[2] => Mux84.IN41
IR_reg_outPut[2] => Mux85.IN41
IR_reg_outPut[2] => Mux86.IN41
IR_reg_outPut[2] => Mux87.IN41
IR_reg_outPut[2] => Mux88.IN41
IR_reg_outPut[2] => Mux89.IN41
IR_reg_outPut[2] => Mux90.IN41
IR_reg_outPut[2] => Mux91.IN41
IR_reg_outPut[2] => Mux92.IN41
IR_reg_outPut[2] => Mux93.IN41
IR_reg_outPut[2] => Mux94.IN41
IR_reg_outPut[2] => Mux95.IN41
IR_reg_outPut[2] => Mux96.IN41
IR_reg_outPut[2] => Mux97.IN41
IR_reg_outPut[2] => Mux98.IN41
IR_reg_outPut[2] => Mux99.IN41
IR_reg_outPut[2] => Mux100.IN41
IR_reg_outPut[2] => Mux101.IN41
IR_reg_outPut[2] => Mux102.IN41
IR_reg_outPut[2] => Mux103.IN41
IR_reg_outPut[2] => Mux104.IN41
IR_reg_outPut[2] => Mux105.IN41
IR_reg_outPut[2] => Mux106.IN41
IR_reg_outPut[2] => Mux107.IN41
IR_reg_outPut[2] => Mux108.IN41
IR_reg_outPut[2] => Mux109.IN41
IR_reg_outPut[2] => Mux110.IN41
IR_reg_outPut[2] => Mux111.IN41
IR_reg_outPut[2] => Mux112.IN41
IR_reg_outPut[2] => Mux113.IN41
IR_reg_outPut[2] => Mux114.IN41
IR_reg_outPut[2] => Mux115.IN41
IR_reg_outPut[2] => Mux116.IN41
IR_reg_outPut[2] => Mux117.IN41
IR_reg_outPut[2] => Mux118.IN41
IR_reg_outPut[2] => Mux119.IN41
IR_reg_outPut[2] => Mux120.IN41
IR_reg_outPut[2] => Mux121.IN41
IR_reg_outPut[2] => Mux122.IN41
IR_reg_outPut[2] => Mux123.IN41
IR_reg_outPut[2] => Mux124.IN41
IR_reg_outPut[2] => Mux125.IN41
IR_reg_outPut[2] => Mux126.IN41
IR_reg_outPut[3] => Mux0.IN40
IR_reg_outPut[3] => Mux1.IN40
IR_reg_outPut[3] => Mux2.IN40
IR_reg_outPut[3] => Mux3.IN40
IR_reg_outPut[3] => Mux4.IN40
IR_reg_outPut[3] => Mux5.IN40
IR_reg_outPut[3] => Mux6.IN40
IR_reg_outPut[3] => Mux7.IN40
IR_reg_outPut[3] => Mux8.IN40
IR_reg_outPut[3] => Mux9.IN40
IR_reg_outPut[3] => Mux10.IN40
IR_reg_outPut[3] => Mux11.IN40
IR_reg_outPut[3] => Mux12.IN40
IR_reg_outPut[3] => Mux13.IN40
IR_reg_outPut[3] => Mux14.IN40
IR_reg_outPut[3] => Mux15.IN40
IR_reg_outPut[3] => Mux16.IN40
IR_reg_outPut[3] => Mux17.IN40
IR_reg_outPut[3] => Mux18.IN40
IR_reg_outPut[3] => Mux19.IN40
IR_reg_outPut[3] => Mux20.IN40
IR_reg_outPut[3] => Mux21.IN40
IR_reg_outPut[3] => Mux22.IN40
IR_reg_outPut[3] => Mux23.IN40
IR_reg_outPut[3] => Mux24.IN40
IR_reg_outPut[3] => Mux25.IN40
IR_reg_outPut[3] => Mux26.IN40
IR_reg_outPut[3] => Mux27.IN40
IR_reg_outPut[3] => Mux28.IN40
IR_reg_outPut[3] => Mux29.IN40
IR_reg_outPut[3] => Mux30.IN40
IR_reg_outPut[3] => Mux31.IN40
IR_reg_outPut[3] => Mux32.IN40
IR_reg_outPut[3] => Mux33.IN40
IR_reg_outPut[3] => Mux34.IN40
IR_reg_outPut[3] => Mux35.IN40
IR_reg_outPut[3] => Mux36.IN40
IR_reg_outPut[3] => Mux37.IN40
IR_reg_outPut[3] => Mux38.IN40
IR_reg_outPut[3] => Mux39.IN40
IR_reg_outPut[3] => Mux40.IN40
IR_reg_outPut[3] => Mux41.IN40
IR_reg_outPut[3] => Mux42.IN40
IR_reg_outPut[3] => Mux43.IN40
IR_reg_outPut[3] => Mux44.IN40
IR_reg_outPut[3] => Mux45.IN40
IR_reg_outPut[3] => Mux46.IN40
IR_reg_outPut[3] => Mux47.IN40
IR_reg_outPut[3] => Mux48.IN40
IR_reg_outPut[3] => Mux49.IN40
IR_reg_outPut[3] => Mux50.IN40
IR_reg_outPut[3] => Mux51.IN40
IR_reg_outPut[3] => Mux52.IN40
IR_reg_outPut[3] => Mux53.IN40
IR_reg_outPut[3] => Mux54.IN40
IR_reg_outPut[3] => Mux55.IN40
IR_reg_outPut[3] => Mux56.IN40
IR_reg_outPut[3] => Mux57.IN40
IR_reg_outPut[3] => Mux58.IN40
IR_reg_outPut[3] => Mux59.IN40
IR_reg_outPut[3] => Mux60.IN40
IR_reg_outPut[3] => Mux61.IN40
IR_reg_outPut[3] => Mux62.IN40
IR_reg_outPut[3] => Mux63.IN40
IR_reg_outPut[3] => Mux64.IN40
IR_reg_outPut[3] => Mux65.IN40
IR_reg_outPut[3] => Mux66.IN40
IR_reg_outPut[3] => Mux67.IN40
IR_reg_outPut[3] => Mux68.IN40
IR_reg_outPut[3] => Mux69.IN40
IR_reg_outPut[3] => Mux70.IN40
IR_reg_outPut[3] => Mux71.IN40
IR_reg_outPut[3] => Mux72.IN40
IR_reg_outPut[3] => Mux73.IN40
IR_reg_outPut[3] => Mux74.IN40
IR_reg_outPut[3] => Mux75.IN40
IR_reg_outPut[3] => Mux76.IN40
IR_reg_outPut[3] => Mux77.IN40
IR_reg_outPut[3] => Mux78.IN40
IR_reg_outPut[3] => Mux79.IN40
IR_reg_outPut[3] => Mux80.IN40
IR_reg_outPut[3] => Mux81.IN40
IR_reg_outPut[3] => Mux82.IN40
IR_reg_outPut[3] => Mux83.IN40
IR_reg_outPut[3] => Mux84.IN40
IR_reg_outPut[3] => Mux85.IN40
IR_reg_outPut[3] => Mux86.IN40
IR_reg_outPut[3] => Mux87.IN40
IR_reg_outPut[3] => Mux88.IN40
IR_reg_outPut[3] => Mux89.IN40
IR_reg_outPut[3] => Mux90.IN40
IR_reg_outPut[3] => Mux91.IN40
IR_reg_outPut[3] => Mux92.IN40
IR_reg_outPut[3] => Mux93.IN40
IR_reg_outPut[3] => Mux94.IN40
IR_reg_outPut[3] => Mux95.IN40
IR_reg_outPut[3] => Mux96.IN40
IR_reg_outPut[3] => Mux97.IN40
IR_reg_outPut[3] => Mux98.IN40
IR_reg_outPut[3] => Mux99.IN40
IR_reg_outPut[3] => Mux100.IN40
IR_reg_outPut[3] => Mux101.IN40
IR_reg_outPut[3] => Mux102.IN40
IR_reg_outPut[3] => Mux103.IN40
IR_reg_outPut[3] => Mux104.IN40
IR_reg_outPut[3] => Mux105.IN40
IR_reg_outPut[3] => Mux106.IN40
IR_reg_outPut[3] => Mux107.IN40
IR_reg_outPut[3] => Mux108.IN40
IR_reg_outPut[3] => Mux109.IN40
IR_reg_outPut[3] => Mux110.IN40
IR_reg_outPut[3] => Mux111.IN40
IR_reg_outPut[3] => Mux112.IN40
IR_reg_outPut[3] => Mux113.IN40
IR_reg_outPut[3] => Mux114.IN40
IR_reg_outPut[3] => Mux115.IN40
IR_reg_outPut[3] => Mux116.IN40
IR_reg_outPut[3] => Mux117.IN40
IR_reg_outPut[3] => Mux118.IN40
IR_reg_outPut[3] => Mux119.IN40
IR_reg_outPut[3] => Mux120.IN40
IR_reg_outPut[3] => Mux121.IN40
IR_reg_outPut[3] => Mux122.IN40
IR_reg_outPut[3] => Mux123.IN40
IR_reg_outPut[3] => Mux124.IN40
IR_reg_outPut[3] => Mux125.IN40
IR_reg_outPut[3] => Mux126.IN40
IR_reg_outPut[4] => Mux0.IN39
IR_reg_outPut[4] => Mux1.IN39
IR_reg_outPut[4] => Mux2.IN39
IR_reg_outPut[4] => Mux3.IN39
IR_reg_outPut[4] => Mux4.IN39
IR_reg_outPut[4] => Mux5.IN39
IR_reg_outPut[4] => Mux6.IN39
IR_reg_outPut[4] => Mux7.IN39
IR_reg_outPut[4] => Mux8.IN39
IR_reg_outPut[4] => Mux9.IN39
IR_reg_outPut[4] => Mux10.IN39
IR_reg_outPut[4] => Mux11.IN39
IR_reg_outPut[4] => Mux12.IN39
IR_reg_outPut[4] => Mux13.IN39
IR_reg_outPut[4] => Mux14.IN39
IR_reg_outPut[4] => Mux15.IN39
IR_reg_outPut[4] => Mux16.IN39
IR_reg_outPut[4] => Mux17.IN39
IR_reg_outPut[4] => Mux18.IN39
IR_reg_outPut[4] => Mux19.IN39
IR_reg_outPut[4] => Mux20.IN39
IR_reg_outPut[4] => Mux21.IN39
IR_reg_outPut[4] => Mux22.IN39
IR_reg_outPut[4] => Mux23.IN39
IR_reg_outPut[4] => Mux24.IN39
IR_reg_outPut[4] => Mux25.IN39
IR_reg_outPut[4] => Mux26.IN39
IR_reg_outPut[4] => Mux27.IN39
IR_reg_outPut[4] => Mux28.IN39
IR_reg_outPut[4] => Mux29.IN39
IR_reg_outPut[4] => Mux30.IN39
IR_reg_outPut[4] => Mux31.IN39
IR_reg_outPut[4] => Mux32.IN39
IR_reg_outPut[4] => Mux33.IN39
IR_reg_outPut[4] => Mux34.IN39
IR_reg_outPut[4] => Mux35.IN39
IR_reg_outPut[4] => Mux36.IN39
IR_reg_outPut[4] => Mux37.IN39
IR_reg_outPut[4] => Mux38.IN39
IR_reg_outPut[4] => Mux39.IN39
IR_reg_outPut[4] => Mux40.IN39
IR_reg_outPut[4] => Mux41.IN39
IR_reg_outPut[4] => Mux42.IN39
IR_reg_outPut[4] => Mux43.IN39
IR_reg_outPut[4] => Mux44.IN39
IR_reg_outPut[4] => Mux45.IN39
IR_reg_outPut[4] => Mux46.IN39
IR_reg_outPut[4] => Mux47.IN39
IR_reg_outPut[4] => Mux48.IN39
IR_reg_outPut[4] => Mux49.IN39
IR_reg_outPut[4] => Mux50.IN39
IR_reg_outPut[4] => Mux51.IN39
IR_reg_outPut[4] => Mux52.IN39
IR_reg_outPut[4] => Mux53.IN39
IR_reg_outPut[4] => Mux54.IN39
IR_reg_outPut[4] => Mux55.IN39
IR_reg_outPut[4] => Mux56.IN39
IR_reg_outPut[4] => Mux57.IN39
IR_reg_outPut[4] => Mux58.IN39
IR_reg_outPut[4] => Mux59.IN39
IR_reg_outPut[4] => Mux60.IN39
IR_reg_outPut[4] => Mux61.IN39
IR_reg_outPut[4] => Mux62.IN39
IR_reg_outPut[4] => Mux63.IN39
IR_reg_outPut[4] => Mux64.IN39
IR_reg_outPut[4] => Mux65.IN39
IR_reg_outPut[4] => Mux66.IN39
IR_reg_outPut[4] => Mux67.IN39
IR_reg_outPut[4] => Mux68.IN39
IR_reg_outPut[4] => Mux69.IN39
IR_reg_outPut[4] => Mux70.IN39
IR_reg_outPut[4] => Mux71.IN39
IR_reg_outPut[4] => Mux72.IN39
IR_reg_outPut[4] => Mux73.IN39
IR_reg_outPut[4] => Mux74.IN39
IR_reg_outPut[4] => Mux75.IN39
IR_reg_outPut[4] => Mux76.IN39
IR_reg_outPut[4] => Mux77.IN39
IR_reg_outPut[4] => Mux78.IN39
IR_reg_outPut[4] => Mux79.IN39
IR_reg_outPut[4] => Mux80.IN39
IR_reg_outPut[4] => Mux81.IN39
IR_reg_outPut[4] => Mux82.IN39
IR_reg_outPut[4] => Mux83.IN39
IR_reg_outPut[4] => Mux84.IN39
IR_reg_outPut[4] => Mux85.IN39
IR_reg_outPut[4] => Mux86.IN39
IR_reg_outPut[4] => Mux87.IN39
IR_reg_outPut[4] => Mux88.IN39
IR_reg_outPut[4] => Mux89.IN39
IR_reg_outPut[4] => Mux90.IN39
IR_reg_outPut[4] => Mux91.IN39
IR_reg_outPut[4] => Mux92.IN39
IR_reg_outPut[4] => Mux93.IN39
IR_reg_outPut[4] => Mux94.IN39
IR_reg_outPut[4] => Mux95.IN39
IR_reg_outPut[4] => Mux96.IN39
IR_reg_outPut[4] => Mux97.IN39
IR_reg_outPut[4] => Mux98.IN39
IR_reg_outPut[4] => Mux99.IN39
IR_reg_outPut[4] => Mux100.IN39
IR_reg_outPut[4] => Mux101.IN39
IR_reg_outPut[4] => Mux102.IN39
IR_reg_outPut[4] => Mux103.IN39
IR_reg_outPut[4] => Mux104.IN39
IR_reg_outPut[4] => Mux105.IN39
IR_reg_outPut[4] => Mux106.IN39
IR_reg_outPut[4] => Mux107.IN39
IR_reg_outPut[4] => Mux108.IN39
IR_reg_outPut[4] => Mux109.IN39
IR_reg_outPut[4] => Mux110.IN39
IR_reg_outPut[4] => Mux111.IN39
IR_reg_outPut[4] => Mux112.IN39
IR_reg_outPut[4] => Mux113.IN39
IR_reg_outPut[4] => Mux114.IN39
IR_reg_outPut[4] => Mux115.IN39
IR_reg_outPut[4] => Mux116.IN39
IR_reg_outPut[4] => Mux117.IN39
IR_reg_outPut[4] => Mux118.IN39
IR_reg_outPut[4] => Mux119.IN39
IR_reg_outPut[4] => Mux120.IN39
IR_reg_outPut[4] => Mux121.IN39
IR_reg_outPut[4] => Mux122.IN39
IR_reg_outPut[4] => Mux123.IN39
IR_reg_outPut[4] => Mux124.IN39
IR_reg_outPut[4] => Mux125.IN39
IR_reg_outPut[4] => Mux126.IN39
IR_reg_outPut[5] => Mux0.IN38
IR_reg_outPut[5] => Mux1.IN38
IR_reg_outPut[5] => Mux2.IN38
IR_reg_outPut[5] => Mux3.IN38
IR_reg_outPut[5] => Mux4.IN38
IR_reg_outPut[5] => Mux5.IN38
IR_reg_outPut[5] => Mux6.IN38
IR_reg_outPut[5] => Mux7.IN38
IR_reg_outPut[5] => Mux8.IN38
IR_reg_outPut[5] => Mux9.IN38
IR_reg_outPut[5] => Mux10.IN38
IR_reg_outPut[5] => Mux11.IN38
IR_reg_outPut[5] => Mux12.IN38
IR_reg_outPut[5] => Mux13.IN38
IR_reg_outPut[5] => Mux14.IN38
IR_reg_outPut[5] => Mux15.IN38
IR_reg_outPut[5] => Mux16.IN38
IR_reg_outPut[5] => Mux17.IN38
IR_reg_outPut[5] => Mux18.IN38
IR_reg_outPut[5] => Mux19.IN38
IR_reg_outPut[5] => Mux20.IN38
IR_reg_outPut[5] => Mux21.IN38
IR_reg_outPut[5] => Mux22.IN38
IR_reg_outPut[5] => Mux23.IN38
IR_reg_outPut[5] => Mux24.IN38
IR_reg_outPut[5] => Mux25.IN38
IR_reg_outPut[5] => Mux26.IN38
IR_reg_outPut[5] => Mux27.IN38
IR_reg_outPut[5] => Mux28.IN38
IR_reg_outPut[5] => Mux29.IN38
IR_reg_outPut[5] => Mux30.IN38
IR_reg_outPut[5] => Mux31.IN38
IR_reg_outPut[5] => Mux32.IN38
IR_reg_outPut[5] => Mux33.IN38
IR_reg_outPut[5] => Mux34.IN38
IR_reg_outPut[5] => Mux35.IN38
IR_reg_outPut[5] => Mux36.IN38
IR_reg_outPut[5] => Mux37.IN38
IR_reg_outPut[5] => Mux38.IN38
IR_reg_outPut[5] => Mux39.IN38
IR_reg_outPut[5] => Mux40.IN38
IR_reg_outPut[5] => Mux41.IN38
IR_reg_outPut[5] => Mux42.IN38
IR_reg_outPut[5] => Mux43.IN38
IR_reg_outPut[5] => Mux44.IN38
IR_reg_outPut[5] => Mux45.IN38
IR_reg_outPut[5] => Mux46.IN38
IR_reg_outPut[5] => Mux47.IN38
IR_reg_outPut[5] => Mux48.IN38
IR_reg_outPut[5] => Mux49.IN38
IR_reg_outPut[5] => Mux50.IN38
IR_reg_outPut[5] => Mux51.IN38
IR_reg_outPut[5] => Mux52.IN38
IR_reg_outPut[5] => Mux53.IN38
IR_reg_outPut[5] => Mux54.IN38
IR_reg_outPut[5] => Mux55.IN38
IR_reg_outPut[5] => Mux56.IN38
IR_reg_outPut[5] => Mux57.IN38
IR_reg_outPut[5] => Mux58.IN38
IR_reg_outPut[5] => Mux59.IN38
IR_reg_outPut[5] => Mux60.IN38
IR_reg_outPut[5] => Mux61.IN38
IR_reg_outPut[5] => Mux62.IN38
IR_reg_outPut[5] => Mux63.IN38
IR_reg_outPut[5] => Mux64.IN38
IR_reg_outPut[5] => Mux65.IN38
IR_reg_outPut[5] => Mux66.IN38
IR_reg_outPut[5] => Mux67.IN38
IR_reg_outPut[5] => Mux68.IN38
IR_reg_outPut[5] => Mux69.IN38
IR_reg_outPut[5] => Mux70.IN38
IR_reg_outPut[5] => Mux71.IN38
IR_reg_outPut[5] => Mux72.IN38
IR_reg_outPut[5] => Mux73.IN38
IR_reg_outPut[5] => Mux74.IN38
IR_reg_outPut[5] => Mux75.IN38
IR_reg_outPut[5] => Mux76.IN38
IR_reg_outPut[5] => Mux77.IN38
IR_reg_outPut[5] => Mux78.IN38
IR_reg_outPut[5] => Mux79.IN38
IR_reg_outPut[5] => Mux80.IN38
IR_reg_outPut[5] => Mux81.IN38
IR_reg_outPut[5] => Mux82.IN38
IR_reg_outPut[5] => Mux83.IN38
IR_reg_outPut[5] => Mux84.IN38
IR_reg_outPut[5] => Mux85.IN38
IR_reg_outPut[5] => Mux86.IN38
IR_reg_outPut[5] => Mux87.IN38
IR_reg_outPut[5] => Mux88.IN38
IR_reg_outPut[5] => Mux89.IN38
IR_reg_outPut[5] => Mux90.IN38
IR_reg_outPut[5] => Mux91.IN38
IR_reg_outPut[5] => Mux92.IN38
IR_reg_outPut[5] => Mux93.IN38
IR_reg_outPut[5] => Mux94.IN38
IR_reg_outPut[5] => Mux95.IN38
IR_reg_outPut[5] => Mux96.IN38
IR_reg_outPut[5] => Mux97.IN38
IR_reg_outPut[5] => Mux98.IN38
IR_reg_outPut[5] => Mux99.IN38
IR_reg_outPut[5] => Mux100.IN38
IR_reg_outPut[5] => Mux101.IN38
IR_reg_outPut[5] => Mux102.IN38
IR_reg_outPut[5] => Mux103.IN38
IR_reg_outPut[5] => Mux104.IN38
IR_reg_outPut[5] => Mux105.IN38
IR_reg_outPut[5] => Mux106.IN38
IR_reg_outPut[5] => Mux107.IN38
IR_reg_outPut[5] => Mux108.IN38
IR_reg_outPut[5] => Mux109.IN38
IR_reg_outPut[5] => Mux110.IN38
IR_reg_outPut[5] => Mux111.IN38
IR_reg_outPut[5] => Mux112.IN38
IR_reg_outPut[5] => Mux113.IN38
IR_reg_outPut[5] => Mux114.IN38
IR_reg_outPut[5] => Mux115.IN38
IR_reg_outPut[5] => Mux116.IN38
IR_reg_outPut[5] => Mux117.IN38
IR_reg_outPut[5] => Mux118.IN38
IR_reg_outPut[5] => Mux119.IN38
IR_reg_outPut[5] => Mux120.IN38
IR_reg_outPut[5] => Mux121.IN38
IR_reg_outPut[5] => Mux122.IN38
IR_reg_outPut[5] => Mux123.IN38
IR_reg_outPut[5] => Mux124.IN38
IR_reg_outPut[5] => Mux125.IN38
IR_reg_outPut[5] => Mux126.IN38
IR_reg_outPut[6] => Mux0.IN37
IR_reg_outPut[6] => Mux1.IN37
IR_reg_outPut[6] => Mux2.IN37
IR_reg_outPut[6] => Mux3.IN37
IR_reg_outPut[6] => Mux4.IN37
IR_reg_outPut[6] => Mux5.IN37
IR_reg_outPut[6] => Mux6.IN37
IR_reg_outPut[6] => Mux7.IN37
IR_reg_outPut[6] => Mux8.IN37
IR_reg_outPut[6] => Mux9.IN37
IR_reg_outPut[6] => Mux10.IN37
IR_reg_outPut[6] => Mux11.IN37
IR_reg_outPut[6] => Mux12.IN37
IR_reg_outPut[6] => Mux13.IN37
IR_reg_outPut[6] => Mux14.IN37
IR_reg_outPut[6] => Mux15.IN37
IR_reg_outPut[6] => Mux16.IN37
IR_reg_outPut[6] => Mux17.IN37
IR_reg_outPut[6] => Mux18.IN37
IR_reg_outPut[6] => Mux19.IN37
IR_reg_outPut[6] => Mux20.IN37
IR_reg_outPut[6] => Mux21.IN37
IR_reg_outPut[6] => Mux22.IN37
IR_reg_outPut[6] => Mux23.IN37
IR_reg_outPut[6] => Mux24.IN37
IR_reg_outPut[6] => Mux25.IN37
IR_reg_outPut[6] => Mux26.IN37
IR_reg_outPut[6] => Mux27.IN37
IR_reg_outPut[6] => Mux28.IN37
IR_reg_outPut[6] => Mux29.IN37
IR_reg_outPut[6] => Mux30.IN37
IR_reg_outPut[6] => Mux31.IN37
IR_reg_outPut[6] => Mux32.IN37
IR_reg_outPut[6] => Mux33.IN37
IR_reg_outPut[6] => Mux34.IN37
IR_reg_outPut[6] => Mux35.IN37
IR_reg_outPut[6] => Mux36.IN37
IR_reg_outPut[6] => Mux37.IN37
IR_reg_outPut[6] => Mux38.IN37
IR_reg_outPut[6] => Mux39.IN37
IR_reg_outPut[6] => Mux40.IN37
IR_reg_outPut[6] => Mux41.IN37
IR_reg_outPut[6] => Mux42.IN37
IR_reg_outPut[6] => Mux43.IN37
IR_reg_outPut[6] => Mux44.IN37
IR_reg_outPut[6] => Mux45.IN37
IR_reg_outPut[6] => Mux46.IN37
IR_reg_outPut[6] => Mux47.IN37
IR_reg_outPut[6] => Mux48.IN37
IR_reg_outPut[6] => Mux49.IN37
IR_reg_outPut[6] => Mux50.IN37
IR_reg_outPut[6] => Mux51.IN37
IR_reg_outPut[6] => Mux52.IN37
IR_reg_outPut[6] => Mux53.IN37
IR_reg_outPut[6] => Mux54.IN37
IR_reg_outPut[6] => Mux55.IN37
IR_reg_outPut[6] => Mux56.IN37
IR_reg_outPut[6] => Mux57.IN37
IR_reg_outPut[6] => Mux58.IN37
IR_reg_outPut[6] => Mux59.IN37
IR_reg_outPut[6] => Mux60.IN37
IR_reg_outPut[6] => Mux61.IN37
IR_reg_outPut[6] => Mux62.IN37
IR_reg_outPut[6] => Mux63.IN37
IR_reg_outPut[6] => Mux64.IN37
IR_reg_outPut[6] => Mux65.IN37
IR_reg_outPut[6] => Mux66.IN37
IR_reg_outPut[6] => Mux67.IN37
IR_reg_outPut[6] => Mux68.IN37
IR_reg_outPut[6] => Mux69.IN37
IR_reg_outPut[6] => Mux70.IN37
IR_reg_outPut[6] => Mux71.IN37
IR_reg_outPut[6] => Mux72.IN37
IR_reg_outPut[6] => Mux73.IN37
IR_reg_outPut[6] => Mux74.IN37
IR_reg_outPut[6] => Mux75.IN37
IR_reg_outPut[6] => Mux76.IN37
IR_reg_outPut[6] => Mux77.IN37
IR_reg_outPut[6] => Mux78.IN37
IR_reg_outPut[6] => Mux79.IN37
IR_reg_outPut[6] => Mux80.IN37
IR_reg_outPut[6] => Mux81.IN37
IR_reg_outPut[6] => Mux82.IN37
IR_reg_outPut[6] => Mux83.IN37
IR_reg_outPut[6] => Mux84.IN37
IR_reg_outPut[6] => Mux85.IN37
IR_reg_outPut[6] => Mux86.IN37
IR_reg_outPut[6] => Mux87.IN37
IR_reg_outPut[6] => Mux88.IN37
IR_reg_outPut[6] => Mux89.IN37
IR_reg_outPut[6] => Mux90.IN37
IR_reg_outPut[6] => Mux91.IN37
IR_reg_outPut[6] => Mux92.IN37
IR_reg_outPut[6] => Mux93.IN37
IR_reg_outPut[6] => Mux94.IN37
IR_reg_outPut[6] => Mux95.IN37
IR_reg_outPut[6] => Mux96.IN37
IR_reg_outPut[6] => Mux97.IN37
IR_reg_outPut[6] => Mux98.IN37
IR_reg_outPut[6] => Mux99.IN37
IR_reg_outPut[6] => Mux100.IN37
IR_reg_outPut[6] => Mux101.IN37
IR_reg_outPut[6] => Mux102.IN37
IR_reg_outPut[6] => Mux103.IN37
IR_reg_outPut[6] => Mux104.IN37
IR_reg_outPut[6] => Mux105.IN37
IR_reg_outPut[6] => Mux106.IN37
IR_reg_outPut[6] => Mux107.IN37
IR_reg_outPut[6] => Mux108.IN37
IR_reg_outPut[6] => Mux109.IN37
IR_reg_outPut[6] => Mux110.IN37
IR_reg_outPut[6] => Mux111.IN37
IR_reg_outPut[6] => Mux112.IN37
IR_reg_outPut[6] => Mux113.IN37
IR_reg_outPut[6] => Mux114.IN37
IR_reg_outPut[6] => Mux115.IN37
IR_reg_outPut[6] => Mux116.IN37
IR_reg_outPut[6] => Mux117.IN37
IR_reg_outPut[6] => Mux118.IN37
IR_reg_outPut[6] => Mux119.IN37
IR_reg_outPut[6] => Mux120.IN37
IR_reg_outPut[6] => Mux121.IN37
IR_reg_outPut[6] => Mux122.IN37
IR_reg_outPut[6] => Mux123.IN37
IR_reg_outPut[6] => Mux124.IN37
IR_reg_outPut[6] => Mux125.IN37
IR_reg_outPut[6] => Mux126.IN37
IR_reg_outPut[7] => Mux0.IN36
IR_reg_outPut[7] => Mux1.IN36
IR_reg_outPut[7] => Mux2.IN36
IR_reg_outPut[7] => Mux3.IN36
IR_reg_outPut[7] => Mux4.IN36
IR_reg_outPut[7] => Mux5.IN36
IR_reg_outPut[7] => Mux6.IN36
IR_reg_outPut[7] => Mux7.IN36
IR_reg_outPut[7] => Mux8.IN36
IR_reg_outPut[7] => Mux9.IN36
IR_reg_outPut[7] => Mux10.IN36
IR_reg_outPut[7] => Mux11.IN36
IR_reg_outPut[7] => Mux12.IN36
IR_reg_outPut[7] => Mux13.IN36
IR_reg_outPut[7] => Mux14.IN36
IR_reg_outPut[7] => Mux15.IN36
IR_reg_outPut[7] => Mux16.IN36
IR_reg_outPut[7] => Mux17.IN36
IR_reg_outPut[7] => Mux18.IN36
IR_reg_outPut[7] => Mux19.IN36
IR_reg_outPut[7] => Mux20.IN36
IR_reg_outPut[7] => Mux21.IN36
IR_reg_outPut[7] => Mux22.IN36
IR_reg_outPut[7] => Mux23.IN36
IR_reg_outPut[7] => Mux24.IN36
IR_reg_outPut[7] => Mux25.IN36
IR_reg_outPut[7] => Mux26.IN36
IR_reg_outPut[7] => Mux27.IN36
IR_reg_outPut[7] => Mux28.IN36
IR_reg_outPut[7] => Mux29.IN36
IR_reg_outPut[7] => Mux30.IN36
IR_reg_outPut[7] => Mux31.IN36
IR_reg_outPut[7] => Mux32.IN36
IR_reg_outPut[7] => Mux33.IN36
IR_reg_outPut[7] => Mux34.IN36
IR_reg_outPut[7] => Mux35.IN36
IR_reg_outPut[7] => Mux36.IN36
IR_reg_outPut[7] => Mux37.IN36
IR_reg_outPut[7] => Mux38.IN36
IR_reg_outPut[7] => Mux39.IN36
IR_reg_outPut[7] => Mux40.IN36
IR_reg_outPut[7] => Mux41.IN36
IR_reg_outPut[7] => Mux42.IN36
IR_reg_outPut[7] => Mux43.IN36
IR_reg_outPut[7] => Mux44.IN36
IR_reg_outPut[7] => Mux45.IN36
IR_reg_outPut[7] => Mux46.IN36
IR_reg_outPut[7] => Mux47.IN36
IR_reg_outPut[7] => Mux48.IN36
IR_reg_outPut[7] => Mux49.IN36
IR_reg_outPut[7] => Mux50.IN36
IR_reg_outPut[7] => Mux51.IN36
IR_reg_outPut[7] => Mux52.IN36
IR_reg_outPut[7] => Mux53.IN36
IR_reg_outPut[7] => Mux54.IN36
IR_reg_outPut[7] => Mux55.IN36
IR_reg_outPut[7] => Mux56.IN36
IR_reg_outPut[7] => Mux57.IN36
IR_reg_outPut[7] => Mux58.IN36
IR_reg_outPut[7] => Mux59.IN36
IR_reg_outPut[7] => Mux60.IN36
IR_reg_outPut[7] => Mux61.IN36
IR_reg_outPut[7] => Mux62.IN36
IR_reg_outPut[7] => Mux63.IN36
IR_reg_outPut[7] => Mux64.IN36
IR_reg_outPut[7] => Mux65.IN36
IR_reg_outPut[7] => Mux66.IN36
IR_reg_outPut[7] => Mux67.IN36
IR_reg_outPut[7] => Mux68.IN36
IR_reg_outPut[7] => Mux69.IN36
IR_reg_outPut[7] => Mux70.IN36
IR_reg_outPut[7] => Mux71.IN36
IR_reg_outPut[7] => Mux72.IN36
IR_reg_outPut[7] => Mux73.IN36
IR_reg_outPut[7] => Mux74.IN36
IR_reg_outPut[7] => Mux75.IN36
IR_reg_outPut[7] => Mux76.IN36
IR_reg_outPut[7] => Mux77.IN36
IR_reg_outPut[7] => Mux78.IN36
IR_reg_outPut[7] => Mux79.IN36
IR_reg_outPut[7] => Mux80.IN36
IR_reg_outPut[7] => Mux81.IN36
IR_reg_outPut[7] => Mux82.IN36
IR_reg_outPut[7] => Mux83.IN36
IR_reg_outPut[7] => Mux84.IN36
IR_reg_outPut[7] => Mux85.IN36
IR_reg_outPut[7] => Mux86.IN36
IR_reg_outPut[7] => Mux87.IN36
IR_reg_outPut[7] => Mux88.IN36
IR_reg_outPut[7] => Mux89.IN36
IR_reg_outPut[7] => Mux90.IN36
IR_reg_outPut[7] => Mux91.IN36
IR_reg_outPut[7] => Mux92.IN36
IR_reg_outPut[7] => Mux93.IN36
IR_reg_outPut[7] => Mux94.IN36
IR_reg_outPut[7] => Mux95.IN36
IR_reg_outPut[7] => Mux96.IN36
IR_reg_outPut[7] => Mux97.IN36
IR_reg_outPut[7] => Mux98.IN36
IR_reg_outPut[7] => Mux99.IN36
IR_reg_outPut[7] => Mux100.IN36
IR_reg_outPut[7] => Mux101.IN36
IR_reg_outPut[7] => Mux102.IN36
IR_reg_outPut[7] => Mux103.IN36
IR_reg_outPut[7] => Mux104.IN36
IR_reg_outPut[7] => Mux105.IN36
IR_reg_outPut[7] => Mux106.IN36
IR_reg_outPut[7] => Mux107.IN36
IR_reg_outPut[7] => Mux108.IN36
IR_reg_outPut[7] => Mux109.IN36
IR_reg_outPut[7] => Mux110.IN36
IR_reg_outPut[7] => Mux111.IN36
IR_reg_outPut[7] => Mux112.IN36
IR_reg_outPut[7] => Mux113.IN36
IR_reg_outPut[7] => Mux114.IN36
IR_reg_outPut[7] => Mux115.IN36
IR_reg_outPut[7] => Mux116.IN36
IR_reg_outPut[7] => Mux117.IN36
IR_reg_outPut[7] => Mux118.IN36
IR_reg_outPut[7] => Mux119.IN36
IR_reg_outPut[7] => Mux120.IN36
IR_reg_outPut[7] => Mux121.IN36
IR_reg_outPut[7] => Mux122.IN36
IR_reg_outPut[7] => Mux123.IN36
IR_reg_outPut[7] => Mux124.IN36
IR_reg_outPut[7] => Mux125.IN36
IR_reg_outPut[7] => Mux126.IN36


|top_level|CPU:U_cpu|RAM:U_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top_level|CPU:U_cpu|RAM:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_s2m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s2m1:auto_generated.data_a[0]
data_a[1] => altsyncram_s2m1:auto_generated.data_a[1]
data_a[2] => altsyncram_s2m1:auto_generated.data_a[2]
data_a[3] => altsyncram_s2m1:auto_generated.data_a[3]
data_a[4] => altsyncram_s2m1:auto_generated.data_a[4]
data_a[5] => altsyncram_s2m1:auto_generated.data_a[5]
data_a[6] => altsyncram_s2m1:auto_generated.data_a[6]
data_a[7] => altsyncram_s2m1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s2m1:auto_generated.address_a[0]
address_a[1] => altsyncram_s2m1:auto_generated.address_a[1]
address_a[2] => altsyncram_s2m1:auto_generated.address_a[2]
address_a[3] => altsyncram_s2m1:auto_generated.address_a[3]
address_a[4] => altsyncram_s2m1:auto_generated.address_a[4]
address_a[5] => altsyncram_s2m1:auto_generated.address_a[5]
address_a[6] => altsyncram_s2m1:auto_generated.address_a[6]
address_a[7] => altsyncram_s2m1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s2m1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s2m1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s2m1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s2m1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s2m1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s2m1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s2m1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s2m1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s2m1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|CPU:U_cpu|RAM:U_RAM|altsyncram:altsyncram_component|altsyncram_s2m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level|CPU:U_cpu|decoder:U_DECODER
address[0] => address_out[0].DATAIN
address[0] => Equal1.IN0
address[0] => Equal2.IN15
address[1] => address_out[1].DATAIN
address[1] => Equal1.IN15
address[1] => Equal2.IN14
address[2] => address_out[2].DATAIN
address[2] => Equal1.IN14
address[2] => Equal2.IN13
address[3] => address_out[3].DATAIN
address[3] => Equal1.IN13
address[3] => Equal2.IN12
address[4] => address_out[4].DATAIN
address[4] => Equal1.IN12
address[4] => Equal2.IN11
address[5] => address_out[5].DATAIN
address[5] => Equal1.IN11
address[5] => Equal2.IN10
address[6] => address_out[6].DATAIN
address[6] => Equal1.IN10
address[6] => Equal2.IN9
address[7] => address_out[7].DATAIN
address[7] => Equal1.IN9
address[7] => Equal2.IN8
address[8] => Equal0.IN7
address[8] => Equal1.IN8
address[8] => Equal2.IN7
address[9] => Equal0.IN6
address[9] => Equal1.IN7
address[9] => Equal2.IN6
address[10] => Equal0.IN5
address[10] => Equal1.IN6
address[10] => Equal2.IN5
address[11] => Equal0.IN4
address[11] => Equal1.IN5
address[11] => Equal2.IN4
address[12] => Equal0.IN3
address[12] => Equal1.IN4
address[12] => Equal2.IN3
address[13] => Equal0.IN2
address[13] => Equal1.IN3
address[13] => Equal2.IN2
address[14] => Equal0.IN1
address[14] => Equal1.IN2
address[14] => Equal2.IN1
address[15] => Equal0.IN0
address[15] => Equal1.IN1
address[15] => Equal2.IN0
inport1[0] => output[0].DATAB
inport1[1] => output[1].DATAB
inport1[2] => output[2].DATAB
inport1[3] => output[3].DATAB
inport1[4] => output[4].DATAB
inport1[5] => output[5].DATAB
inport1[6] => output[6].DATAB
inport1[7] => output[7].DATAB
inport0[0] => output[0].DATAB
inport0[1] => output[1].DATAB
inport0[2] => output[2].DATAB
inport0[3] => output[3].DATAB
inport0[4] => output[4].DATAB
inport0[5] => output[5].DATAB
inport0[6] => output[6].DATAB
inport0[7] => output[7].DATAB
ram_input[0] => output[0].DATAA
ram_input[1] => output[1].DATAA
ram_input[2] => output[2].DATAA
ram_input[3] => output[3].DATAA
ram_input[4] => output[4].DATAA
ram_input[5] => output[5].DATAA
ram_input[6] => output[6].DATAA
ram_input[7] => output[7].DATAA
wr_en => process_0.IN1
wr_en => process_0.IN1
wr_en => process_0.IN1
wr_en => process_0.IN1
wr_en => process_0.IN1
wr_en => process_0.IN1
outport1_en <= process_0.DB_MAX_OUTPUT_PORT_TYPE
outport0_en <= process_0.DB_MAX_OUTPUT_PORT_TYPE
Ram_wr_en <= process_0.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
address_out[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|bus_8source:U_External_BUS
input1[0] => Selector7.IN15
input1[1] => Selector6.IN15
input1[2] => Selector5.IN15
input1[3] => Selector4.IN15
input1[4] => Selector3.IN15
input1[5] => Selector2.IN15
input1[6] => Selector1.IN15
input1[7] => Selector0.IN15
input2[0] => Selector7.IN16
input2[1] => Selector6.IN16
input2[2] => Selector5.IN16
input2[3] => Selector4.IN16
input2[4] => Selector3.IN16
input2[5] => Selector2.IN16
input2[6] => Selector1.IN16
input2[7] => Selector0.IN16
input3[0] => Selector7.IN17
input3[1] => Selector6.IN17
input3[2] => Selector5.IN17
input3[3] => Selector4.IN17
input3[4] => Selector3.IN17
input3[5] => Selector2.IN17
input3[6] => Selector1.IN17
input3[7] => Selector0.IN17
input4[0] => Selector7.IN18
input4[1] => Selector6.IN18
input4[2] => Selector5.IN18
input4[3] => Selector4.IN18
input4[4] => Selector3.IN18
input4[5] => Selector2.IN18
input4[6] => Selector1.IN18
input4[7] => Selector0.IN18
input5[0] => Selector7.IN19
input5[1] => Selector6.IN19
input5[2] => Selector5.IN19
input5[3] => Selector4.IN19
input5[4] => Selector3.IN19
input5[5] => Selector2.IN19
input5[6] => Selector1.IN19
input5[7] => Selector0.IN19
input6[0] => Selector7.IN20
input6[1] => Selector6.IN20
input6[2] => Selector5.IN20
input6[3] => Selector4.IN20
input6[4] => Selector3.IN20
input6[5] => Selector2.IN20
input6[6] => Selector1.IN20
input6[7] => Selector0.IN20
input7[0] => Selector7.IN21
input7[1] => Selector6.IN21
input7[2] => Selector5.IN21
input7[3] => Selector4.IN21
input7[4] => Selector3.IN21
input7[5] => Selector2.IN21
input7[6] => Selector1.IN21
input7[7] => Selector0.IN21
input8[0] => Selector7.IN22
input8[1] => Selector6.IN22
input8[2] => Selector5.IN22
input8[3] => Selector4.IN22
input8[4] => Selector3.IN22
input8[5] => Selector2.IN22
input8[6] => Selector1.IN22
input8[7] => Selector0.IN22
input9[0] => Selector7.IN23
input9[1] => Selector6.IN23
input9[2] => Selector5.IN23
input9[3] => Selector4.IN23
input9[4] => Selector3.IN23
input9[5] => Selector2.IN23
input9[6] => Selector1.IN23
input9[7] => Selector0.IN23
input10[0] => Selector7.IN24
input10[1] => Selector6.IN24
input10[2] => Selector5.IN24
input10[3] => Selector4.IN24
input10[4] => Selector3.IN24
input10[5] => Selector2.IN24
input10[6] => Selector1.IN24
input10[7] => Selector0.IN24
input11[0] => Selector7.IN25
input11[1] => Selector6.IN25
input11[2] => Selector5.IN25
input11[3] => Selector4.IN25
input11[4] => Selector3.IN25
input11[5] => Selector2.IN25
input11[6] => Selector1.IN25
input11[7] => Selector0.IN25
input12[0] => Selector7.IN26
input12[1] => Selector6.IN26
input12[2] => Selector5.IN26
input12[3] => Selector4.IN26
input12[4] => Selector3.IN26
input12[5] => Selector2.IN26
input12[6] => Selector1.IN26
input12[7] => Selector0.IN26
input13[0] => Selector7.IN27
input13[1] => Selector6.IN27
input13[2] => Selector5.IN27
input13[3] => Selector4.IN27
input13[4] => Selector3.IN27
input13[5] => Selector2.IN27
input13[6] => Selector1.IN27
input13[7] => Selector0.IN27
wen[0] => Equal0.IN12
wen[0] => Equal1.IN11
wen[0] => Equal2.IN11
wen[0] => Equal3.IN11
wen[0] => Equal4.IN11
wen[0] => Equal5.IN11
wen[0] => Equal6.IN11
wen[0] => Equal7.IN11
wen[0] => Equal8.IN11
wen[0] => Equal9.IN11
wen[0] => Equal10.IN11
wen[0] => Equal11.IN11
wen[0] => Equal12.IN11
wen[1] => Equal0.IN11
wen[1] => Equal1.IN12
wen[1] => Equal2.IN10
wen[1] => Equal3.IN10
wen[1] => Equal4.IN10
wen[1] => Equal5.IN10
wen[1] => Equal6.IN10
wen[1] => Equal7.IN10
wen[1] => Equal8.IN10
wen[1] => Equal9.IN10
wen[1] => Equal10.IN10
wen[1] => Equal11.IN10
wen[1] => Equal12.IN10
wen[2] => Equal0.IN10
wen[2] => Equal1.IN10
wen[2] => Equal2.IN12
wen[2] => Equal3.IN9
wen[2] => Equal4.IN9
wen[2] => Equal5.IN9
wen[2] => Equal6.IN9
wen[2] => Equal7.IN9
wen[2] => Equal8.IN9
wen[2] => Equal9.IN9
wen[2] => Equal10.IN9
wen[2] => Equal11.IN9
wen[2] => Equal12.IN9
wen[3] => Equal0.IN9
wen[3] => Equal1.IN9
wen[3] => Equal2.IN9
wen[3] => Equal3.IN12
wen[3] => Equal4.IN8
wen[3] => Equal5.IN8
wen[3] => Equal6.IN8
wen[3] => Equal7.IN8
wen[3] => Equal8.IN8
wen[3] => Equal9.IN8
wen[3] => Equal10.IN8
wen[3] => Equal11.IN8
wen[3] => Equal12.IN8
wen[4] => Equal0.IN8
wen[4] => Equal1.IN8
wen[4] => Equal2.IN8
wen[4] => Equal3.IN8
wen[4] => Equal4.IN12
wen[4] => Equal5.IN7
wen[4] => Equal6.IN7
wen[4] => Equal7.IN7
wen[4] => Equal8.IN7
wen[4] => Equal9.IN7
wen[4] => Equal10.IN7
wen[4] => Equal11.IN7
wen[4] => Equal12.IN7
wen[5] => Equal0.IN7
wen[5] => Equal1.IN7
wen[5] => Equal2.IN7
wen[5] => Equal3.IN7
wen[5] => Equal4.IN7
wen[5] => Equal5.IN12
wen[5] => Equal6.IN6
wen[5] => Equal7.IN6
wen[5] => Equal8.IN6
wen[5] => Equal9.IN6
wen[5] => Equal10.IN6
wen[5] => Equal11.IN6
wen[5] => Equal12.IN6
wen[6] => Equal0.IN6
wen[6] => Equal1.IN6
wen[6] => Equal2.IN6
wen[6] => Equal3.IN6
wen[6] => Equal4.IN6
wen[6] => Equal5.IN6
wen[6] => Equal6.IN12
wen[6] => Equal7.IN5
wen[6] => Equal8.IN5
wen[6] => Equal9.IN5
wen[6] => Equal10.IN5
wen[6] => Equal11.IN5
wen[6] => Equal12.IN5
wen[7] => Equal0.IN5
wen[7] => Equal1.IN5
wen[7] => Equal2.IN5
wen[7] => Equal3.IN5
wen[7] => Equal4.IN5
wen[7] => Equal5.IN5
wen[7] => Equal6.IN5
wen[7] => Equal7.IN12
wen[7] => Equal8.IN4
wen[7] => Equal9.IN4
wen[7] => Equal10.IN4
wen[7] => Equal11.IN4
wen[7] => Equal12.IN4
wen[8] => Equal0.IN4
wen[8] => Equal1.IN4
wen[8] => Equal2.IN4
wen[8] => Equal3.IN4
wen[8] => Equal4.IN4
wen[8] => Equal5.IN4
wen[8] => Equal6.IN4
wen[8] => Equal7.IN4
wen[8] => Equal8.IN12
wen[8] => Equal9.IN3
wen[8] => Equal10.IN3
wen[8] => Equal11.IN3
wen[8] => Equal12.IN3
wen[9] => Equal0.IN3
wen[9] => Equal1.IN3
wen[9] => Equal2.IN3
wen[9] => Equal3.IN3
wen[9] => Equal4.IN3
wen[9] => Equal5.IN3
wen[9] => Equal6.IN3
wen[9] => Equal7.IN3
wen[9] => Equal8.IN3
wen[9] => Equal9.IN12
wen[9] => Equal10.IN2
wen[9] => Equal11.IN2
wen[9] => Equal12.IN2
wen[10] => Equal0.IN2
wen[10] => Equal1.IN2
wen[10] => Equal2.IN2
wen[10] => Equal3.IN2
wen[10] => Equal4.IN2
wen[10] => Equal5.IN2
wen[10] => Equal6.IN2
wen[10] => Equal7.IN2
wen[10] => Equal8.IN2
wen[10] => Equal9.IN2
wen[10] => Equal10.IN12
wen[10] => Equal11.IN1
wen[10] => Equal12.IN1
wen[11] => Equal0.IN1
wen[11] => Equal1.IN1
wen[11] => Equal2.IN1
wen[11] => Equal3.IN1
wen[11] => Equal4.IN1
wen[11] => Equal5.IN1
wen[11] => Equal6.IN1
wen[11] => Equal7.IN1
wen[11] => Equal8.IN1
wen[11] => Equal9.IN1
wen[11] => Equal10.IN1
wen[11] => Equal11.IN12
wen[11] => Equal12.IN0
wen[12] => Equal0.IN0
wen[12] => Equal1.IN0
wen[12] => Equal2.IN0
wen[12] => Equal3.IN0
wen[12] => Equal4.IN0
wen[12] => Equal5.IN0
wen[12] => Equal6.IN0
wen[12] => Equal7.IN0
wen[12] => Equal8.IN0
wen[12] => Equal9.IN0
wen[12] => Equal10.IN0
wen[12] => Equal11.IN0
wen[12] => Equal12.IN12
output[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_external_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_internal_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_inport0_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_inport1_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_outport0_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_outport1_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|alu:U_ALU
carryIn => Add1.IN18
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => temp3.OUTPUTSELECT
carryIn => Mux0.IN13
carryIn => Mux7.IN13
carryIn => Mux10.IN11
carryIn => Mux17.IN11
input1[0] => Add0.IN8
input1[0] => Add2.IN16
input1[0] => Add4.IN18
input1[0] => RESULT.IN0
input1[0] => RESULT.IN0
input1[0] => RESULT.IN0
input1[0] => Add5.IN16
input1[0] => Add6.IN16
input1[0] => Mult0.IN7
input1[0] => Mux6.IN14
input1[0] => Mux6.IN15
input1[0] => Mux8.IN14
input1[0] => Mux8.IN15
input1[0] => Mux16.IN14
input1[0] => Mux16.IN15
input1[0] => Mux17.IN14
input1[0] => Mux17.IN15
input1[1] => Add0.IN7
input1[1] => Add2.IN15
input1[1] => Add4.IN17
input1[1] => RESULT.IN0
input1[1] => RESULT.IN0
input1[1] => RESULT.IN0
input1[1] => Add5.IN15
input1[1] => Add6.IN15
input1[1] => Mult0.IN6
input1[1] => Mux5.IN14
input1[1] => Mux5.IN15
input1[1] => Mux7.IN14
input1[1] => Mux7.IN15
input1[1] => Mux15.IN14
input1[1] => Mux15.IN15
input1[1] => Mux16.IN12
input1[1] => Mux16.IN13
input1[1] => Mux17.IN12
input1[1] => Mux17.IN13
input1[2] => Add0.IN6
input1[2] => Add2.IN14
input1[2] => Add4.IN16
input1[2] => RESULT.IN0
input1[2] => RESULT.IN0
input1[2] => RESULT.IN0
input1[2] => Add5.IN14
input1[2] => Add6.IN14
input1[2] => Mult0.IN5
input1[2] => Mux4.IN14
input1[2] => Mux4.IN15
input1[2] => Mux6.IN12
input1[2] => Mux6.IN13
input1[2] => Mux14.IN14
input1[2] => Mux14.IN15
input1[2] => Mux15.IN12
input1[2] => Mux15.IN13
input1[2] => Mux16.IN10
input1[2] => Mux16.IN11
input1[3] => Add0.IN5
input1[3] => Add2.IN13
input1[3] => Add4.IN15
input1[3] => RESULT.IN0
input1[3] => RESULT.IN0
input1[3] => RESULT.IN0
input1[3] => Add5.IN13
input1[3] => Add6.IN13
input1[3] => Mult0.IN4
input1[3] => Mux3.IN14
input1[3] => Mux3.IN15
input1[3] => Mux5.IN12
input1[3] => Mux5.IN13
input1[3] => Mux13.IN14
input1[3] => Mux13.IN15
input1[3] => Mux14.IN12
input1[3] => Mux14.IN13
input1[3] => Mux15.IN10
input1[3] => Mux15.IN11
input1[4] => Add0.IN4
input1[4] => Add2.IN12
input1[4] => Add4.IN14
input1[4] => RESULT.IN0
input1[4] => RESULT.IN0
input1[4] => RESULT.IN0
input1[4] => Add5.IN12
input1[4] => Add6.IN12
input1[4] => Mult0.IN3
input1[4] => Mux2.IN14
input1[4] => Mux2.IN15
input1[4] => Mux4.IN12
input1[4] => Mux4.IN13
input1[4] => Mux12.IN14
input1[4] => Mux12.IN15
input1[4] => Mux13.IN12
input1[4] => Mux13.IN13
input1[4] => Mux14.IN10
input1[4] => Mux14.IN11
input1[5] => Add0.IN3
input1[5] => Add2.IN11
input1[5] => Add4.IN13
input1[5] => RESULT.IN0
input1[5] => RESULT.IN0
input1[5] => RESULT.IN0
input1[5] => Add5.IN11
input1[5] => Add6.IN11
input1[5] => Mult0.IN2
input1[5] => Mux1.IN14
input1[5] => Mux1.IN15
input1[5] => Mux3.IN12
input1[5] => Mux3.IN13
input1[5] => Mux11.IN14
input1[5] => Mux11.IN15
input1[5] => Mux12.IN12
input1[5] => Mux12.IN13
input1[5] => Mux13.IN10
input1[5] => Mux13.IN11
input1[6] => Add0.IN2
input1[6] => Add2.IN10
input1[6] => Add4.IN12
input1[6] => RESULT.IN0
input1[6] => RESULT.IN0
input1[6] => RESULT.IN0
input1[6] => Add5.IN10
input1[6] => Add6.IN10
input1[6] => Mult0.IN1
input1[6] => Mux0.IN14
input1[6] => Mux0.IN15
input1[6] => Mux2.IN12
input1[6] => Mux2.IN13
input1[6] => Mux10.IN14
input1[6] => Mux10.IN15
input1[6] => Mux11.IN12
input1[6] => Mux11.IN13
input1[6] => Mux12.IN10
input1[6] => Mux12.IN11
input1[7] => Add0.IN1
input1[7] => Add2.IN9
input1[7] => Add4.IN11
input1[7] => RESULT.IN0
input1[7] => RESULT.IN0
input1[7] => RESULT.IN0
input1[7] => Add5.IN9
input1[7] => Add6.IN9
input1[7] => Mult0.IN0
input1[7] => Mux1.IN12
input1[7] => Mux1.IN13
input1[7] => Mux8.IN12
input1[7] => Mux8.IN13
input1[7] => Mux10.IN12
input1[7] => Mux10.IN13
input1[7] => Mux11.IN10
input1[7] => Mux11.IN11
input2[0] => Add0.IN16
input2[0] => Add3.IN16
input2[0] => RESULT.IN1
input2[0] => RESULT.IN1
input2[0] => RESULT.IN1
input2[0] => Mult0.IN15
input2[0] => Add2.IN8
input2[1] => Add0.IN15
input2[1] => Add3.IN15
input2[1] => RESULT.IN1
input2[1] => RESULT.IN1
input2[1] => RESULT.IN1
input2[1] => Mult0.IN14
input2[1] => Add2.IN7
input2[2] => Add0.IN14
input2[2] => Add3.IN14
input2[2] => RESULT.IN1
input2[2] => RESULT.IN1
input2[2] => RESULT.IN1
input2[2] => Mult0.IN13
input2[2] => Add2.IN6
input2[3] => Add0.IN13
input2[3] => Add3.IN13
input2[3] => RESULT.IN1
input2[3] => RESULT.IN1
input2[3] => RESULT.IN1
input2[3] => Mult0.IN12
input2[3] => Add2.IN5
input2[4] => Add0.IN12
input2[4] => Add3.IN12
input2[4] => RESULT.IN1
input2[4] => RESULT.IN1
input2[4] => RESULT.IN1
input2[4] => Mult0.IN11
input2[4] => Add2.IN4
input2[5] => Add0.IN11
input2[5] => Add3.IN11
input2[5] => RESULT.IN1
input2[5] => RESULT.IN1
input2[5] => RESULT.IN1
input2[5] => Mult0.IN10
input2[5] => Add2.IN3
input2[6] => Add0.IN10
input2[6] => Add3.IN10
input2[6] => RESULT.IN1
input2[6] => RESULT.IN1
input2[6] => RESULT.IN1
input2[6] => Mult0.IN9
input2[6] => Add2.IN2
input2[7] => Add0.IN9
input2[7] => Add3.IN9
input2[7] => RESULT.IN1
input2[7] => RESULT.IN1
input2[7] => RESULT.IN1
input2[7] => Mult0.IN8
input2[7] => Add2.IN1
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[0] => Mux16.IN19
sel[0] => Mux17.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[1] => Mux16.IN18
sel[1] => Mux17.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[2] => Mux16.IN17
sel[2] => Mux17.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
sel[3] => Mux16.IN16
sel[3] => Mux17.IN16
output[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
overflowFlag <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
carryFlag <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
zeroFlag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
signFlag <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_ALU_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_Status_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_A_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_D_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_temp_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_PCL
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|adder:U_pc_adder
x[0] => g[0].IN0
x[0] => p[0].IN0
x[0] => s.IN0
x[1] => g[1].IN0
x[1] => p[1].IN0
x[1] => s.IN1
x[2] => g[2].IN0
x[2] => p[2].IN0
x[2] => s.IN1
x[3] => g[3].IN0
x[3] => p[3].IN0
x[3] => s.IN1
x[4] => g[4].IN0
x[4] => p[4].IN0
x[4] => s.IN1
x[5] => g[5].IN0
x[5] => p[5].IN0
x[5] => s.IN1
x[6] => g[6].IN0
x[6] => p[6].IN0
x[6] => s.IN1
x[7] => g[7].IN0
x[7] => p[7].IN0
x[7] => s.IN1
x[8] => g[8].IN0
x[8] => p[8].IN0
x[8] => s.IN1
x[9] => g[9].IN0
x[9] => p[9].IN0
x[9] => s.IN1
x[10] => g[10].IN0
x[10] => p[10].IN0
x[10] => s.IN1
x[11] => g[11].IN0
x[11] => p[11].IN0
x[11] => s.IN1
x[12] => g[12].IN0
x[12] => p[12].IN0
x[12] => s.IN1
x[13] => g[13].IN0
x[13] => p[13].IN0
x[13] => s.IN1
x[14] => g[14].IN0
x[14] => p[14].IN0
x[14] => s.IN1
x[15] => g[15].IN0
x[15] => p[15].IN0
x[15] => s.IN1
y[0] => g[0].IN1
y[0] => p[0].IN1
y[0] => s.IN1
y[1] => g[1].IN1
y[1] => p[1].IN1
y[1] => s.IN1
y[2] => g[2].IN1
y[2] => p[2].IN1
y[2] => s.IN1
y[3] => g[3].IN1
y[3] => p[3].IN1
y[3] => s.IN1
y[4] => g[4].IN1
y[4] => p[4].IN1
y[4] => s.IN1
y[5] => g[5].IN1
y[5] => p[5].IN1
y[5] => s.IN1
y[6] => g[6].IN1
y[6] => p[6].IN1
y[6] => s.IN1
y[7] => g[7].IN1
y[7] => p[7].IN1
y[7] => s.IN1
y[8] => g[8].IN1
y[8] => p[8].IN1
y[8] => s.IN1
y[9] => g[9].IN1
y[9] => p[9].IN1
y[9] => s.IN1
y[10] => g[10].IN1
y[10] => p[10].IN1
y[10] => s.IN1
y[11] => g[11].IN1
y[11] => p[11].IN1
y[11] => s.IN1
y[12] => g[12].IN1
y[12] => p[12].IN1
y[12] => s.IN1
y[13] => g[13].IN1
y[13] => p[13].IN1
y[13] => s.IN1
y[14] => g[14].IN1
y[14] => p[14].IN1
y[14] => s.IN1
y[15] => g[15].IN1
y[15] => p[15].IN1
y[15] => s.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_Mux123
in1[0] => Mux15.IN0
in1[1] => Mux14.IN0
in1[2] => Mux13.IN0
in1[3] => Mux12.IN0
in1[4] => Mux11.IN0
in1[5] => Mux10.IN0
in1[6] => Mux9.IN0
in1[7] => Mux8.IN0
in1[8] => Mux7.IN0
in1[9] => Mux6.IN0
in1[10] => Mux5.IN0
in1[11] => Mux4.IN0
in1[12] => Mux3.IN0
in1[13] => Mux2.IN0
in1[14] => Mux1.IN0
in1[15] => Mux0.IN0
in2[0] => Mux15.IN1
in2[1] => Mux14.IN1
in2[2] => Mux13.IN1
in2[3] => Mux12.IN1
in2[4] => Mux11.IN1
in2[5] => Mux10.IN1
in2[6] => Mux9.IN1
in2[7] => Mux8.IN1
in2[8] => Mux7.IN1
in2[9] => Mux6.IN1
in2[10] => Mux5.IN1
in2[11] => Mux4.IN1
in2[12] => Mux3.IN1
in2[13] => Mux2.IN1
in2[14] => Mux1.IN1
in2[15] => Mux0.IN1
in3[0] => Mux15.IN2
in3[1] => Mux14.IN2
in3[2] => Mux13.IN2
in3[3] => Mux12.IN2
in3[4] => Mux11.IN2
in3[5] => Mux10.IN2
in3[6] => Mux9.IN2
in3[7] => Mux8.IN2
in3[8] => Mux7.IN2
in3[9] => Mux6.IN2
in3[10] => Mux5.IN2
in3[11] => Mux4.IN2
in3[12] => Mux3.IN2
in3[13] => Mux2.IN2
in3[14] => Mux1.IN2
in3[15] => Mux0.IN2
in4[0] => Mux15.IN3
in4[1] => Mux14.IN3
in4[2] => Mux13.IN3
in4[3] => Mux12.IN3
in4[4] => Mux11.IN3
in4[5] => Mux10.IN3
in4[6] => Mux9.IN3
in4[7] => Mux8.IN3
in4[8] => Mux7.IN3
in4[9] => Mux6.IN3
in4[10] => Mux5.IN3
in4[11] => Mux4.IN3
in4[12] => Mux3.IN3
in4[13] => Mux2.IN3
in4[14] => Mux1.IN3
in4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_ADDER_SP_MUX
in1[0] => Mux15.IN0
in1[1] => Mux14.IN0
in1[2] => Mux13.IN0
in1[3] => Mux12.IN0
in1[4] => Mux11.IN0
in1[5] => Mux10.IN0
in1[6] => Mux9.IN0
in1[7] => Mux8.IN0
in1[8] => Mux7.IN0
in1[9] => Mux6.IN0
in1[10] => Mux5.IN0
in1[11] => Mux4.IN0
in1[12] => Mux3.IN0
in1[13] => Mux2.IN0
in1[14] => Mux1.IN0
in1[15] => Mux0.IN0
in2[0] => Mux15.IN1
in2[1] => Mux14.IN1
in2[2] => Mux13.IN1
in2[3] => Mux12.IN1
in2[4] => Mux11.IN1
in2[5] => Mux10.IN1
in2[6] => Mux9.IN1
in2[7] => Mux8.IN1
in2[8] => Mux7.IN1
in2[9] => Mux6.IN1
in2[10] => Mux5.IN1
in2[11] => Mux4.IN1
in2[12] => Mux3.IN1
in2[13] => Mux2.IN1
in2[14] => Mux1.IN1
in2[15] => Mux0.IN1
in3[0] => Mux15.IN2
in3[1] => Mux14.IN2
in3[2] => Mux13.IN2
in3[3] => Mux12.IN2
in3[4] => Mux11.IN2
in3[5] => Mux10.IN2
in3[6] => Mux9.IN2
in3[7] => Mux8.IN2
in3[8] => Mux7.IN2
in3[9] => Mux6.IN2
in3[10] => Mux5.IN2
in3[11] => Mux4.IN2
in3[12] => Mux3.IN2
in3[13] => Mux2.IN2
in3[14] => Mux1.IN2
in3[15] => Mux0.IN2
in4[0] => Mux15.IN3
in4[1] => Mux14.IN3
in4[2] => Mux13.IN3
in4[3] => Mux12.IN3
in4[4] => Mux11.IN3
in4[5] => Mux10.IN3
in4[6] => Mux9.IN3
in4[7] => Mux8.IN3
in4[8] => Mux7.IN3
in4[9] => Mux6.IN3
in4[10] => Mux5.IN3
in4[11] => Mux4.IN3
in4[12] => Mux3.IN3
in4[13] => Mux2.IN3
in4[14] => Mux1.IN3
in4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_ADDER_X_MUX
in1[0] => Mux15.IN0
in1[1] => Mux14.IN0
in1[2] => Mux13.IN0
in1[3] => Mux12.IN0
in1[4] => Mux11.IN0
in1[5] => Mux10.IN0
in1[6] => Mux9.IN0
in1[7] => Mux8.IN0
in1[8] => Mux7.IN0
in1[9] => Mux6.IN0
in1[10] => Mux5.IN0
in1[11] => Mux4.IN0
in1[12] => Mux3.IN0
in1[13] => Mux2.IN0
in1[14] => Mux1.IN0
in1[15] => Mux0.IN0
in2[0] => Mux15.IN1
in2[1] => Mux14.IN1
in2[2] => Mux13.IN1
in2[3] => Mux12.IN1
in2[4] => Mux11.IN1
in2[5] => Mux10.IN1
in2[6] => Mux9.IN1
in2[7] => Mux8.IN1
in2[8] => Mux7.IN1
in2[9] => Mux6.IN1
in2[10] => Mux5.IN1
in2[11] => Mux4.IN1
in2[12] => Mux3.IN1
in2[13] => Mux2.IN1
in2[14] => Mux1.IN1
in2[15] => Mux0.IN1
in3[0] => Mux15.IN2
in3[1] => Mux14.IN2
in3[2] => Mux13.IN2
in3[3] => Mux12.IN2
in3[4] => Mux11.IN2
in3[5] => Mux10.IN2
in3[6] => Mux9.IN2
in3[7] => Mux8.IN2
in3[8] => Mux7.IN2
in3[9] => Mux6.IN2
in3[10] => Mux5.IN2
in3[11] => Mux4.IN2
in3[12] => Mux3.IN2
in3[13] => Mux2.IN2
in3[14] => Mux1.IN2
in3[15] => Mux0.IN2
in4[0] => Mux15.IN3
in4[1] => Mux14.IN3
in4[2] => Mux13.IN3
in4[3] => Mux12.IN3
in4[4] => Mux11.IN3
in4[5] => Mux10.IN3
in4[6] => Mux9.IN3
in4[7] => Mux8.IN3
in4[8] => Mux7.IN3
in4[9] => Mux6.IN3
in4[10] => Mux5.IN3
in4[11] => Mux4.IN3
in4[12] => Mux3.IN3
in4[13] => Mux2.IN3
in4[14] => Mux1.IN3
in4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|adder:U_SP_adder
x[0] => g[0].IN0
x[0] => p[0].IN0
x[0] => s.IN0
x[1] => g[1].IN0
x[1] => p[1].IN0
x[1] => s.IN1
x[2] => g[2].IN0
x[2] => p[2].IN0
x[2] => s.IN1
x[3] => g[3].IN0
x[3] => p[3].IN0
x[3] => s.IN1
x[4] => g[4].IN0
x[4] => p[4].IN0
x[4] => s.IN1
x[5] => g[5].IN0
x[5] => p[5].IN0
x[5] => s.IN1
x[6] => g[6].IN0
x[6] => p[6].IN0
x[6] => s.IN1
x[7] => g[7].IN0
x[7] => p[7].IN0
x[7] => s.IN1
x[8] => g[8].IN0
x[8] => p[8].IN0
x[8] => s.IN1
x[9] => g[9].IN0
x[9] => p[9].IN0
x[9] => s.IN1
x[10] => g[10].IN0
x[10] => p[10].IN0
x[10] => s.IN1
x[11] => g[11].IN0
x[11] => p[11].IN0
x[11] => s.IN1
x[12] => g[12].IN0
x[12] => p[12].IN0
x[12] => s.IN1
x[13] => g[13].IN0
x[13] => p[13].IN0
x[13] => s.IN1
x[14] => g[14].IN0
x[14] => p[14].IN0
x[14] => s.IN1
x[15] => g[15].IN0
x[15] => p[15].IN0
x[15] => s.IN1
y[0] => g[0].IN1
y[0] => p[0].IN1
y[0] => s.IN1
y[1] => g[1].IN1
y[1] => p[1].IN1
y[1] => s.IN1
y[2] => g[2].IN1
y[2] => p[2].IN1
y[2] => s.IN1
y[3] => g[3].IN1
y[3] => p[3].IN1
y[3] => s.IN1
y[4] => g[4].IN1
y[4] => p[4].IN1
y[4] => s.IN1
y[5] => g[5].IN1
y[5] => p[5].IN1
y[5] => s.IN1
y[6] => g[6].IN1
y[6] => p[6].IN1
y[6] => s.IN1
y[7] => g[7].IN1
y[7] => p[7].IN1
y[7] => s.IN1
y[8] => g[8].IN1
y[8] => p[8].IN1
y[8] => s.IN1
y[9] => g[9].IN1
y[9] => p[9].IN1
y[9] => s.IN1
y[10] => g[10].IN1
y[10] => p[10].IN1
y[10] => s.IN1
y[11] => g[11].IN1
y[11] => p[11].IN1
y[11] => s.IN1
y[12] => g[12].IN1
y[12] => p[12].IN1
y[12] => s.IN1
y[13] => g[13].IN1
y[13] => p[13].IN1
y[13] => s.IN1
y[14] => g[14].IN1
y[14] => p[14].IN1
y[14] => s.IN1
y[15] => g[15].IN1
y[15] => p[15].IN1
y[15] => s.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|adder:U_X_adder
x[0] => g[0].IN0
x[0] => p[0].IN0
x[0] => s.IN0
x[1] => g[1].IN0
x[1] => p[1].IN0
x[1] => s.IN1
x[2] => g[2].IN0
x[2] => p[2].IN0
x[2] => s.IN1
x[3] => g[3].IN0
x[3] => p[3].IN0
x[3] => s.IN1
x[4] => g[4].IN0
x[4] => p[4].IN0
x[4] => s.IN1
x[5] => g[5].IN0
x[5] => p[5].IN0
x[5] => s.IN1
x[6] => g[6].IN0
x[6] => p[6].IN0
x[6] => s.IN1
x[7] => g[7].IN0
x[7] => p[7].IN0
x[7] => s.IN1
x[8] => g[8].IN0
x[8] => p[8].IN0
x[8] => s.IN1
x[9] => g[9].IN0
x[9] => p[9].IN0
x[9] => s.IN1
x[10] => g[10].IN0
x[10] => p[10].IN0
x[10] => s.IN1
x[11] => g[11].IN0
x[11] => p[11].IN0
x[11] => s.IN1
x[12] => g[12].IN0
x[12] => p[12].IN0
x[12] => s.IN1
x[13] => g[13].IN0
x[13] => p[13].IN0
x[13] => s.IN1
x[14] => g[14].IN0
x[14] => p[14].IN0
x[14] => s.IN1
x[15] => g[15].IN0
x[15] => p[15].IN0
x[15] => s.IN1
y[0] => g[0].IN1
y[0] => p[0].IN1
y[0] => s.IN1
y[1] => g[1].IN1
y[1] => p[1].IN1
y[1] => s.IN1
y[2] => g[2].IN1
y[2] => p[2].IN1
y[2] => s.IN1
y[3] => g[3].IN1
y[3] => p[3].IN1
y[3] => s.IN1
y[4] => g[4].IN1
y[4] => p[4].IN1
y[4] => s.IN1
y[5] => g[5].IN1
y[5] => p[5].IN1
y[5] => s.IN1
y[6] => g[6].IN1
y[6] => p[6].IN1
y[6] => s.IN1
y[7] => g[7].IN1
y[7] => p[7].IN1
y[7] => s.IN1
y[8] => g[8].IN1
y[8] => p[8].IN1
y[8] => s.IN1
y[9] => g[9].IN1
y[9] => p[9].IN1
y[9] => s.IN1
y[10] => g[10].IN1
y[10] => p[10].IN1
y[10] => s.IN1
y[11] => g[11].IN1
y[11] => p[11].IN1
y[11] => s.IN1
y[12] => g[12].IN1
y[12] => p[12].IN1
y[12] => s.IN1
y[13] => g[13].IN1
y[13] => p[13].IN1
y[13] => s.IN1
y[14] => g[14].IN1
y[14] => p[14].IN1
y[14] => s.IN1
y[15] => g[15].IN1
y[15] => p[15].IN1
y[15] => s.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => carry.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_MuxToSPL
in1[0] => Mux7.IN0
in1[1] => Mux6.IN0
in1[2] => Mux5.IN0
in1[3] => Mux4.IN0
in1[4] => Mux3.IN0
in1[5] => Mux2.IN0
in1[6] => Mux1.IN0
in1[7] => Mux0.IN0
in2[0] => Mux7.IN1
in2[1] => Mux6.IN1
in2[2] => Mux5.IN1
in2[3] => Mux4.IN1
in2[4] => Mux3.IN1
in2[5] => Mux2.IN1
in2[6] => Mux1.IN1
in2[7] => Mux0.IN1
in3[0] => Mux7.IN2
in3[1] => Mux6.IN2
in3[2] => Mux5.IN2
in3[3] => Mux4.IN2
in3[4] => Mux3.IN2
in3[5] => Mux2.IN2
in3[6] => Mux1.IN2
in3[7] => Mux0.IN2
in4[0] => Mux7.IN3
in4[1] => Mux6.IN3
in4[2] => Mux5.IN3
in4[3] => Mux4.IN3
in4[4] => Mux3.IN3
in4[5] => Mux2.IN3
in4[6] => Mux1.IN3
in4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_MuxToSPH
in1[0] => Mux7.IN0
in1[1] => Mux6.IN0
in1[2] => Mux5.IN0
in1[3] => Mux4.IN0
in1[4] => Mux3.IN0
in1[5] => Mux2.IN0
in1[6] => Mux1.IN0
in1[7] => Mux0.IN0
in2[0] => Mux7.IN1
in2[1] => Mux6.IN1
in2[2] => Mux5.IN1
in2[3] => Mux4.IN1
in2[4] => Mux3.IN1
in2[5] => Mux2.IN1
in2[6] => Mux1.IN1
in2[7] => Mux0.IN1
in3[0] => Mux7.IN2
in3[1] => Mux6.IN2
in3[2] => Mux5.IN2
in3[3] => Mux4.IN2
in3[4] => Mux3.IN2
in3[5] => Mux2.IN2
in3[6] => Mux1.IN2
in3[7] => Mux0.IN2
in4[0] => Mux7.IN3
in4[1] => Mux6.IN3
in4[2] => Mux5.IN3
in4[3] => Mux4.IN3
in4[4] => Mux3.IN3
in4[5] => Mux2.IN3
in4[6] => Mux1.IN3
in4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_MuxToPcL
in1[0] => Mux7.IN0
in1[1] => Mux6.IN0
in1[2] => Mux5.IN0
in1[3] => Mux4.IN0
in1[4] => Mux3.IN0
in1[5] => Mux2.IN0
in1[6] => Mux1.IN0
in1[7] => Mux0.IN0
in2[0] => Mux7.IN1
in2[1] => Mux6.IN1
in2[2] => Mux5.IN1
in2[3] => Mux4.IN1
in2[4] => Mux3.IN1
in2[5] => Mux2.IN1
in2[6] => Mux1.IN1
in2[7] => Mux0.IN1
in3[0] => Mux7.IN2
in3[1] => Mux6.IN2
in3[2] => Mux5.IN2
in3[3] => Mux4.IN2
in3[4] => Mux3.IN2
in3[5] => Mux2.IN2
in3[6] => Mux1.IN2
in3[7] => Mux0.IN2
in4[0] => Mux7.IN3
in4[1] => Mux6.IN3
in4[2] => Mux5.IN3
in4[3] => Mux4.IN3
in4[4] => Mux3.IN3
in4[5] => Mux2.IN3
in4[6] => Mux1.IN3
in4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_MuxToPch
in1[0] => Mux7.IN0
in1[1] => Mux6.IN0
in1[2] => Mux5.IN0
in1[3] => Mux4.IN0
in1[4] => Mux3.IN0
in1[5] => Mux2.IN0
in1[6] => Mux1.IN0
in1[7] => Mux0.IN0
in2[0] => Mux7.IN1
in2[1] => Mux6.IN1
in2[2] => Mux5.IN1
in2[3] => Mux4.IN1
in2[4] => Mux3.IN1
in2[5] => Mux2.IN1
in2[6] => Mux1.IN1
in2[7] => Mux0.IN1
in3[0] => Mux7.IN2
in3[1] => Mux6.IN2
in3[2] => Mux5.IN2
in3[3] => Mux4.IN2
in3[4] => Mux3.IN2
in3[5] => Mux2.IN2
in3[6] => Mux1.IN2
in3[7] => Mux0.IN2
in4[0] => Mux7.IN3
in4[1] => Mux6.IN3
in4[2] => Mux5.IN3
in4[3] => Mux4.IN3
in4[4] => Mux3.IN3
in4[5] => Mux2.IN3
in4[6] => Mux1.IN3
in4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_MuxToXL
in1[0] => Mux7.IN0
in1[1] => Mux6.IN0
in1[2] => Mux5.IN0
in1[3] => Mux4.IN0
in1[4] => Mux3.IN0
in1[5] => Mux2.IN0
in1[6] => Mux1.IN0
in1[7] => Mux0.IN0
in2[0] => Mux7.IN1
in2[1] => Mux6.IN1
in2[2] => Mux5.IN1
in2[3] => Mux4.IN1
in2[4] => Mux3.IN1
in2[5] => Mux2.IN1
in2[6] => Mux1.IN1
in2[7] => Mux0.IN1
in3[0] => Mux7.IN2
in3[1] => Mux6.IN2
in3[2] => Mux5.IN2
in3[3] => Mux4.IN2
in3[4] => Mux3.IN2
in3[5] => Mux2.IN2
in3[6] => Mux1.IN2
in3[7] => Mux0.IN2
in4[0] => Mux7.IN3
in4[1] => Mux6.IN3
in4[2] => Mux5.IN3
in4[3] => Mux4.IN3
in4[4] => Mux3.IN3
in4[5] => Mux2.IN3
in4[6] => Mux1.IN3
in4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_MuxToXh
in1[0] => Mux7.IN0
in1[1] => Mux6.IN0
in1[2] => Mux5.IN0
in1[3] => Mux4.IN0
in1[4] => Mux3.IN0
in1[5] => Mux2.IN0
in1[6] => Mux1.IN0
in1[7] => Mux0.IN0
in2[0] => Mux7.IN1
in2[1] => Mux6.IN1
in2[2] => Mux5.IN1
in2[3] => Mux4.IN1
in2[4] => Mux3.IN1
in2[5] => Mux2.IN1
in2[6] => Mux1.IN1
in2[7] => Mux0.IN1
in3[0] => Mux7.IN2
in3[1] => Mux6.IN2
in3[2] => Mux5.IN2
in3[3] => Mux4.IN2
in3[4] => Mux3.IN2
in3[5] => Mux2.IN2
in3[6] => Mux1.IN2
in3[7] => Mux0.IN2
in4[0] => Mux7.IN3
in4[1] => Mux6.IN3
in4[2] => Mux5.IN3
in4[3] => Mux4.IN3
in4[4] => Mux3.IN3
in4[5] => Mux2.IN3
in4[6] => Mux1.IN3
in4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_PCH
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_IR_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_ARH_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_ARL_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux:U_MUX_adress_sel
in1[0] => Mux15.IN0
in1[1] => Mux14.IN0
in1[2] => Mux13.IN0
in1[3] => Mux12.IN0
in1[4] => Mux11.IN0
in1[5] => Mux10.IN0
in1[6] => Mux9.IN0
in1[7] => Mux8.IN0
in1[8] => Mux7.IN0
in1[9] => Mux6.IN0
in1[10] => Mux5.IN0
in1[11] => Mux4.IN0
in1[12] => Mux3.IN0
in1[13] => Mux2.IN0
in1[14] => Mux1.IN0
in1[15] => Mux0.IN0
in2[0] => Mux15.IN1
in2[1] => Mux14.IN1
in2[2] => Mux13.IN1
in2[3] => Mux12.IN1
in2[4] => Mux11.IN1
in2[5] => Mux10.IN1
in2[6] => Mux9.IN1
in2[7] => Mux8.IN1
in2[8] => Mux7.IN1
in2[9] => Mux6.IN1
in2[10] => Mux5.IN1
in2[11] => Mux4.IN1
in2[12] => Mux3.IN1
in2[13] => Mux2.IN1
in2[14] => Mux1.IN1
in2[15] => Mux0.IN1
in3[0] => Mux15.IN2
in3[1] => Mux14.IN2
in3[2] => Mux13.IN2
in3[3] => Mux12.IN2
in3[4] => Mux11.IN2
in3[5] => Mux10.IN2
in3[6] => Mux9.IN2
in3[7] => Mux8.IN2
in3[8] => Mux7.IN2
in3[9] => Mux6.IN2
in3[10] => Mux5.IN2
in3[11] => Mux4.IN2
in3[12] => Mux3.IN2
in3[13] => Mux2.IN2
in3[14] => Mux1.IN2
in3[15] => Mux0.IN2
in4[0] => Mux15.IN3
in4[1] => Mux14.IN3
in4[2] => Mux13.IN3
in4[3] => Mux12.IN3
in4[4] => Mux11.IN3
in4[5] => Mux10.IN3
in4[6] => Mux9.IN3
in4[7] => Mux8.IN3
in4[8] => Mux7.IN3
in4[9] => Mux6.IN3
in4[10] => Mux5.IN3
in4[11] => Mux4.IN3
in4[12] => Mux3.IN3
in4[13] => Mux2.IN3
in4[14] => Mux1.IN3
in4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_XL_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_XH_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_SPH_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_SPL_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|bus_8source:U_INTERNAL_BUS
input1[0] => Selector7.IN15
input1[1] => Selector6.IN15
input1[2] => Selector5.IN15
input1[3] => Selector4.IN15
input1[4] => Selector3.IN15
input1[5] => Selector2.IN15
input1[6] => Selector1.IN15
input1[7] => Selector0.IN15
input2[0] => Selector7.IN16
input2[1] => Selector6.IN16
input2[2] => Selector5.IN16
input2[3] => Selector4.IN16
input2[4] => Selector3.IN16
input2[5] => Selector2.IN16
input2[6] => Selector1.IN16
input2[7] => Selector0.IN16
input3[0] => Selector7.IN17
input3[1] => Selector6.IN17
input3[2] => Selector5.IN17
input3[3] => Selector4.IN17
input3[4] => Selector3.IN17
input3[5] => Selector2.IN17
input3[6] => Selector1.IN17
input3[7] => Selector0.IN17
input4[0] => Selector7.IN18
input4[1] => Selector6.IN18
input4[2] => Selector5.IN18
input4[3] => Selector4.IN18
input4[4] => Selector3.IN18
input4[5] => Selector2.IN18
input4[6] => Selector1.IN18
input4[7] => Selector0.IN18
input5[0] => Selector7.IN19
input5[1] => Selector6.IN19
input5[2] => Selector5.IN19
input5[3] => Selector4.IN19
input5[4] => Selector3.IN19
input5[5] => Selector2.IN19
input5[6] => Selector1.IN19
input5[7] => Selector0.IN19
input6[0] => Selector7.IN20
input6[1] => Selector6.IN20
input6[2] => Selector5.IN20
input6[3] => Selector4.IN20
input6[4] => Selector3.IN20
input6[5] => Selector2.IN20
input6[6] => Selector1.IN20
input6[7] => Selector0.IN20
input7[0] => Selector7.IN21
input7[1] => Selector6.IN21
input7[2] => Selector5.IN21
input7[3] => Selector4.IN21
input7[4] => Selector3.IN21
input7[5] => Selector2.IN21
input7[6] => Selector1.IN21
input7[7] => Selector0.IN21
input8[0] => Selector7.IN22
input8[1] => Selector6.IN22
input8[2] => Selector5.IN22
input8[3] => Selector4.IN22
input8[4] => Selector3.IN22
input8[5] => Selector2.IN22
input8[6] => Selector1.IN22
input8[7] => Selector0.IN22
input9[0] => Selector7.IN23
input9[1] => Selector6.IN23
input9[2] => Selector5.IN23
input9[3] => Selector4.IN23
input9[4] => Selector3.IN23
input9[5] => Selector2.IN23
input9[6] => Selector1.IN23
input9[7] => Selector0.IN23
input10[0] => Selector7.IN24
input10[1] => Selector6.IN24
input10[2] => Selector5.IN24
input10[3] => Selector4.IN24
input10[4] => Selector3.IN24
input10[5] => Selector2.IN24
input10[6] => Selector1.IN24
input10[7] => Selector0.IN24
input11[0] => Selector7.IN25
input11[1] => Selector6.IN25
input11[2] => Selector5.IN25
input11[3] => Selector4.IN25
input11[4] => Selector3.IN25
input11[5] => Selector2.IN25
input11[6] => Selector1.IN25
input11[7] => Selector0.IN25
input12[0] => Selector7.IN26
input12[1] => Selector6.IN26
input12[2] => Selector5.IN26
input12[3] => Selector4.IN26
input12[4] => Selector3.IN26
input12[5] => Selector2.IN26
input12[6] => Selector1.IN26
input12[7] => Selector0.IN26
input13[0] => Selector7.IN27
input13[1] => Selector6.IN27
input13[2] => Selector5.IN27
input13[3] => Selector4.IN27
input13[4] => Selector3.IN27
input13[5] => Selector2.IN27
input13[6] => Selector1.IN27
input13[7] => Selector0.IN27
wen[0] => Equal0.IN12
wen[0] => Equal1.IN11
wen[0] => Equal2.IN11
wen[0] => Equal3.IN11
wen[0] => Equal4.IN11
wen[0] => Equal5.IN11
wen[0] => Equal6.IN11
wen[0] => Equal7.IN11
wen[0] => Equal8.IN11
wen[0] => Equal9.IN11
wen[0] => Equal10.IN11
wen[0] => Equal11.IN11
wen[0] => Equal12.IN11
wen[1] => Equal0.IN11
wen[1] => Equal1.IN12
wen[1] => Equal2.IN10
wen[1] => Equal3.IN10
wen[1] => Equal4.IN10
wen[1] => Equal5.IN10
wen[1] => Equal6.IN10
wen[1] => Equal7.IN10
wen[1] => Equal8.IN10
wen[1] => Equal9.IN10
wen[1] => Equal10.IN10
wen[1] => Equal11.IN10
wen[1] => Equal12.IN10
wen[2] => Equal0.IN10
wen[2] => Equal1.IN10
wen[2] => Equal2.IN12
wen[2] => Equal3.IN9
wen[2] => Equal4.IN9
wen[2] => Equal5.IN9
wen[2] => Equal6.IN9
wen[2] => Equal7.IN9
wen[2] => Equal8.IN9
wen[2] => Equal9.IN9
wen[2] => Equal10.IN9
wen[2] => Equal11.IN9
wen[2] => Equal12.IN9
wen[3] => Equal0.IN9
wen[3] => Equal1.IN9
wen[3] => Equal2.IN9
wen[3] => Equal3.IN12
wen[3] => Equal4.IN8
wen[3] => Equal5.IN8
wen[3] => Equal6.IN8
wen[3] => Equal7.IN8
wen[3] => Equal8.IN8
wen[3] => Equal9.IN8
wen[3] => Equal10.IN8
wen[3] => Equal11.IN8
wen[3] => Equal12.IN8
wen[4] => Equal0.IN8
wen[4] => Equal1.IN8
wen[4] => Equal2.IN8
wen[4] => Equal3.IN8
wen[4] => Equal4.IN12
wen[4] => Equal5.IN7
wen[4] => Equal6.IN7
wen[4] => Equal7.IN7
wen[4] => Equal8.IN7
wen[4] => Equal9.IN7
wen[4] => Equal10.IN7
wen[4] => Equal11.IN7
wen[4] => Equal12.IN7
wen[5] => Equal0.IN7
wen[5] => Equal1.IN7
wen[5] => Equal2.IN7
wen[5] => Equal3.IN7
wen[5] => Equal4.IN7
wen[5] => Equal5.IN12
wen[5] => Equal6.IN6
wen[5] => Equal7.IN6
wen[5] => Equal8.IN6
wen[5] => Equal9.IN6
wen[5] => Equal10.IN6
wen[5] => Equal11.IN6
wen[5] => Equal12.IN6
wen[6] => Equal0.IN6
wen[6] => Equal1.IN6
wen[6] => Equal2.IN6
wen[6] => Equal3.IN6
wen[6] => Equal4.IN6
wen[6] => Equal5.IN6
wen[6] => Equal6.IN12
wen[6] => Equal7.IN5
wen[6] => Equal8.IN5
wen[6] => Equal9.IN5
wen[6] => Equal10.IN5
wen[6] => Equal11.IN5
wen[6] => Equal12.IN5
wen[7] => Equal0.IN5
wen[7] => Equal1.IN5
wen[7] => Equal2.IN5
wen[7] => Equal3.IN5
wen[7] => Equal4.IN5
wen[7] => Equal5.IN5
wen[7] => Equal6.IN5
wen[7] => Equal7.IN12
wen[7] => Equal8.IN4
wen[7] => Equal9.IN4
wen[7] => Equal10.IN4
wen[7] => Equal11.IN4
wen[7] => Equal12.IN4
wen[8] => Equal0.IN4
wen[8] => Equal1.IN4
wen[8] => Equal2.IN4
wen[8] => Equal3.IN4
wen[8] => Equal4.IN4
wen[8] => Equal5.IN4
wen[8] => Equal6.IN4
wen[8] => Equal7.IN4
wen[8] => Equal8.IN12
wen[8] => Equal9.IN3
wen[8] => Equal10.IN3
wen[8] => Equal11.IN3
wen[8] => Equal12.IN3
wen[9] => Equal0.IN3
wen[9] => Equal1.IN3
wen[9] => Equal2.IN3
wen[9] => Equal3.IN3
wen[9] => Equal4.IN3
wen[9] => Equal5.IN3
wen[9] => Equal6.IN3
wen[9] => Equal7.IN3
wen[9] => Equal8.IN3
wen[9] => Equal9.IN12
wen[9] => Equal10.IN2
wen[9] => Equal11.IN2
wen[9] => Equal12.IN2
wen[10] => Equal0.IN2
wen[10] => Equal1.IN2
wen[10] => Equal2.IN2
wen[10] => Equal3.IN2
wen[10] => Equal4.IN2
wen[10] => Equal5.IN2
wen[10] => Equal6.IN2
wen[10] => Equal7.IN2
wen[10] => Equal8.IN2
wen[10] => Equal9.IN2
wen[10] => Equal10.IN12
wen[10] => Equal11.IN1
wen[10] => Equal12.IN1
wen[11] => Equal0.IN1
wen[11] => Equal1.IN1
wen[11] => Equal2.IN1
wen[11] => Equal3.IN1
wen[11] => Equal4.IN1
wen[11] => Equal5.IN1
wen[11] => Equal6.IN1
wen[11] => Equal7.IN1
wen[11] => Equal8.IN1
wen[11] => Equal9.IN1
wen[11] => Equal10.IN1
wen[11] => Equal11.IN12
wen[11] => Equal12.IN0
wen[12] => Equal0.IN0
wen[12] => Equal1.IN0
wen[12] => Equal2.IN0
wen[12] => Equal3.IN0
wen[12] => Equal4.IN0
wen[12] => Equal5.IN0
wen[12] => Equal6.IN0
wen[12] => Equal7.IN0
wen[12] => Equal8.IN0
wen[12] => Equal9.IN0
wen[12] => Equal10.IN0
wen[12] => Equal11.IN0
wen[12] => Equal12.IN12
output[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|bus_8source:U_External_Address_BUS
input1[0] => Selector15.IN15
input1[1] => Selector14.IN15
input1[2] => Selector13.IN15
input1[3] => Selector12.IN15
input1[4] => Selector11.IN15
input1[5] => Selector10.IN15
input1[6] => Selector9.IN15
input1[7] => Selector8.IN15
input1[8] => Selector7.IN15
input1[9] => Selector6.IN15
input1[10] => Selector5.IN15
input1[11] => Selector4.IN15
input1[12] => Selector3.IN15
input1[13] => Selector2.IN15
input1[14] => Selector1.IN15
input1[15] => Selector0.IN15
input2[0] => Selector15.IN16
input2[1] => Selector14.IN16
input2[2] => Selector13.IN16
input2[3] => Selector12.IN16
input2[4] => Selector11.IN16
input2[5] => Selector10.IN16
input2[6] => Selector9.IN16
input2[7] => Selector8.IN16
input2[8] => Selector7.IN16
input2[9] => Selector6.IN16
input2[10] => Selector5.IN16
input2[11] => Selector4.IN16
input2[12] => Selector3.IN16
input2[13] => Selector2.IN16
input2[14] => Selector1.IN16
input2[15] => Selector0.IN16
input3[0] => Selector15.IN17
input3[1] => Selector14.IN17
input3[2] => Selector13.IN17
input3[3] => Selector12.IN17
input3[4] => Selector11.IN17
input3[5] => Selector10.IN17
input3[6] => Selector9.IN17
input3[7] => Selector8.IN17
input3[8] => Selector7.IN17
input3[9] => Selector6.IN17
input3[10] => Selector5.IN17
input3[11] => Selector4.IN17
input3[12] => Selector3.IN17
input3[13] => Selector2.IN17
input3[14] => Selector1.IN17
input3[15] => Selector0.IN17
input4[0] => Selector15.IN18
input4[1] => Selector14.IN18
input4[2] => Selector13.IN18
input4[3] => Selector12.IN18
input4[4] => Selector11.IN18
input4[5] => Selector10.IN18
input4[6] => Selector9.IN18
input4[7] => Selector8.IN18
input4[8] => Selector7.IN18
input4[9] => Selector6.IN18
input4[10] => Selector5.IN18
input4[11] => Selector4.IN18
input4[12] => Selector3.IN18
input4[13] => Selector2.IN18
input4[14] => Selector1.IN18
input4[15] => Selector0.IN18
input5[0] => Selector15.IN19
input5[1] => Selector14.IN19
input5[2] => Selector13.IN19
input5[3] => Selector12.IN19
input5[4] => Selector11.IN19
input5[5] => Selector10.IN19
input5[6] => Selector9.IN19
input5[7] => Selector8.IN19
input5[8] => Selector7.IN19
input5[9] => Selector6.IN19
input5[10] => Selector5.IN19
input5[11] => Selector4.IN19
input5[12] => Selector3.IN19
input5[13] => Selector2.IN19
input5[14] => Selector1.IN19
input5[15] => Selector0.IN19
input6[0] => Selector15.IN20
input6[1] => Selector14.IN20
input6[2] => Selector13.IN20
input6[3] => Selector12.IN20
input6[4] => Selector11.IN20
input6[5] => Selector10.IN20
input6[6] => Selector9.IN20
input6[7] => Selector8.IN20
input6[8] => Selector7.IN20
input6[9] => Selector6.IN20
input6[10] => Selector5.IN20
input6[11] => Selector4.IN20
input6[12] => Selector3.IN20
input6[13] => Selector2.IN20
input6[14] => Selector1.IN20
input6[15] => Selector0.IN20
input7[0] => Selector15.IN21
input7[1] => Selector14.IN21
input7[2] => Selector13.IN21
input7[3] => Selector12.IN21
input7[4] => Selector11.IN21
input7[5] => Selector10.IN21
input7[6] => Selector9.IN21
input7[7] => Selector8.IN21
input7[8] => Selector7.IN21
input7[9] => Selector6.IN21
input7[10] => Selector5.IN21
input7[11] => Selector4.IN21
input7[12] => Selector3.IN21
input7[13] => Selector2.IN21
input7[14] => Selector1.IN21
input7[15] => Selector0.IN21
input8[0] => Selector15.IN22
input8[1] => Selector14.IN22
input8[2] => Selector13.IN22
input8[3] => Selector12.IN22
input8[4] => Selector11.IN22
input8[5] => Selector10.IN22
input8[6] => Selector9.IN22
input8[7] => Selector8.IN22
input8[8] => Selector7.IN22
input8[9] => Selector6.IN22
input8[10] => Selector5.IN22
input8[11] => Selector4.IN22
input8[12] => Selector3.IN22
input8[13] => Selector2.IN22
input8[14] => Selector1.IN22
input8[15] => Selector0.IN22
input9[0] => Selector15.IN23
input9[1] => Selector14.IN23
input9[2] => Selector13.IN23
input9[3] => Selector12.IN23
input9[4] => Selector11.IN23
input9[5] => Selector10.IN23
input9[6] => Selector9.IN23
input9[7] => Selector8.IN23
input9[8] => Selector7.IN23
input9[9] => Selector6.IN23
input9[10] => Selector5.IN23
input9[11] => Selector4.IN23
input9[12] => Selector3.IN23
input9[13] => Selector2.IN23
input9[14] => Selector1.IN23
input9[15] => Selector0.IN23
input10[0] => Selector15.IN24
input10[1] => Selector14.IN24
input10[2] => Selector13.IN24
input10[3] => Selector12.IN24
input10[4] => Selector11.IN24
input10[5] => Selector10.IN24
input10[6] => Selector9.IN24
input10[7] => Selector8.IN24
input10[8] => Selector7.IN24
input10[9] => Selector6.IN24
input10[10] => Selector5.IN24
input10[11] => Selector4.IN24
input10[12] => Selector3.IN24
input10[13] => Selector2.IN24
input10[14] => Selector1.IN24
input10[15] => Selector0.IN24
input11[0] => Selector15.IN25
input11[1] => Selector14.IN25
input11[2] => Selector13.IN25
input11[3] => Selector12.IN25
input11[4] => Selector11.IN25
input11[5] => Selector10.IN25
input11[6] => Selector9.IN25
input11[7] => Selector8.IN25
input11[8] => Selector7.IN25
input11[9] => Selector6.IN25
input11[10] => Selector5.IN25
input11[11] => Selector4.IN25
input11[12] => Selector3.IN25
input11[13] => Selector2.IN25
input11[14] => Selector1.IN25
input11[15] => Selector0.IN25
input12[0] => Selector15.IN26
input12[1] => Selector14.IN26
input12[2] => Selector13.IN26
input12[3] => Selector12.IN26
input12[4] => Selector11.IN26
input12[5] => Selector10.IN26
input12[6] => Selector9.IN26
input12[7] => Selector8.IN26
input12[8] => Selector7.IN26
input12[9] => Selector6.IN26
input12[10] => Selector5.IN26
input12[11] => Selector4.IN26
input12[12] => Selector3.IN26
input12[13] => Selector2.IN26
input12[14] => Selector1.IN26
input12[15] => Selector0.IN26
input13[0] => Selector15.IN27
input13[1] => Selector14.IN27
input13[2] => Selector13.IN27
input13[3] => Selector12.IN27
input13[4] => Selector11.IN27
input13[5] => Selector10.IN27
input13[6] => Selector9.IN27
input13[7] => Selector8.IN27
input13[8] => Selector7.IN27
input13[9] => Selector6.IN27
input13[10] => Selector5.IN27
input13[11] => Selector4.IN27
input13[12] => Selector3.IN27
input13[13] => Selector2.IN27
input13[14] => Selector1.IN27
input13[15] => Selector0.IN27
wen[0] => Equal0.IN12
wen[0] => Equal1.IN11
wen[0] => Equal2.IN11
wen[0] => Equal3.IN11
wen[0] => Equal4.IN11
wen[0] => Equal5.IN11
wen[0] => Equal6.IN11
wen[0] => Equal7.IN11
wen[0] => Equal8.IN11
wen[0] => Equal9.IN11
wen[0] => Equal10.IN11
wen[0] => Equal11.IN11
wen[0] => Equal12.IN11
wen[1] => Equal0.IN11
wen[1] => Equal1.IN12
wen[1] => Equal2.IN10
wen[1] => Equal3.IN10
wen[1] => Equal4.IN10
wen[1] => Equal5.IN10
wen[1] => Equal6.IN10
wen[1] => Equal7.IN10
wen[1] => Equal8.IN10
wen[1] => Equal9.IN10
wen[1] => Equal10.IN10
wen[1] => Equal11.IN10
wen[1] => Equal12.IN10
wen[2] => Equal0.IN10
wen[2] => Equal1.IN10
wen[2] => Equal2.IN12
wen[2] => Equal3.IN9
wen[2] => Equal4.IN9
wen[2] => Equal5.IN9
wen[2] => Equal6.IN9
wen[2] => Equal7.IN9
wen[2] => Equal8.IN9
wen[2] => Equal9.IN9
wen[2] => Equal10.IN9
wen[2] => Equal11.IN9
wen[2] => Equal12.IN9
wen[3] => Equal0.IN9
wen[3] => Equal1.IN9
wen[3] => Equal2.IN9
wen[3] => Equal3.IN12
wen[3] => Equal4.IN8
wen[3] => Equal5.IN8
wen[3] => Equal6.IN8
wen[3] => Equal7.IN8
wen[3] => Equal8.IN8
wen[3] => Equal9.IN8
wen[3] => Equal10.IN8
wen[3] => Equal11.IN8
wen[3] => Equal12.IN8
wen[4] => Equal0.IN8
wen[4] => Equal1.IN8
wen[4] => Equal2.IN8
wen[4] => Equal3.IN8
wen[4] => Equal4.IN12
wen[4] => Equal5.IN7
wen[4] => Equal6.IN7
wen[4] => Equal7.IN7
wen[4] => Equal8.IN7
wen[4] => Equal9.IN7
wen[4] => Equal10.IN7
wen[4] => Equal11.IN7
wen[4] => Equal12.IN7
wen[5] => Equal0.IN7
wen[5] => Equal1.IN7
wen[5] => Equal2.IN7
wen[5] => Equal3.IN7
wen[5] => Equal4.IN7
wen[5] => Equal5.IN12
wen[5] => Equal6.IN6
wen[5] => Equal7.IN6
wen[5] => Equal8.IN6
wen[5] => Equal9.IN6
wen[5] => Equal10.IN6
wen[5] => Equal11.IN6
wen[5] => Equal12.IN6
wen[6] => Equal0.IN6
wen[6] => Equal1.IN6
wen[6] => Equal2.IN6
wen[6] => Equal3.IN6
wen[6] => Equal4.IN6
wen[6] => Equal5.IN6
wen[6] => Equal6.IN12
wen[6] => Equal7.IN5
wen[6] => Equal8.IN5
wen[6] => Equal9.IN5
wen[6] => Equal10.IN5
wen[6] => Equal11.IN5
wen[6] => Equal12.IN5
wen[7] => Equal0.IN5
wen[7] => Equal1.IN5
wen[7] => Equal2.IN5
wen[7] => Equal3.IN5
wen[7] => Equal4.IN5
wen[7] => Equal5.IN5
wen[7] => Equal6.IN5
wen[7] => Equal7.IN12
wen[7] => Equal8.IN4
wen[7] => Equal9.IN4
wen[7] => Equal10.IN4
wen[7] => Equal11.IN4
wen[7] => Equal12.IN4
wen[8] => Equal0.IN4
wen[8] => Equal1.IN4
wen[8] => Equal2.IN4
wen[8] => Equal3.IN4
wen[8] => Equal4.IN4
wen[8] => Equal5.IN4
wen[8] => Equal6.IN4
wen[8] => Equal7.IN4
wen[8] => Equal8.IN12
wen[8] => Equal9.IN3
wen[8] => Equal10.IN3
wen[8] => Equal11.IN3
wen[8] => Equal12.IN3
wen[9] => Equal0.IN3
wen[9] => Equal1.IN3
wen[9] => Equal2.IN3
wen[9] => Equal3.IN3
wen[9] => Equal4.IN3
wen[9] => Equal5.IN3
wen[9] => Equal6.IN3
wen[9] => Equal7.IN3
wen[9] => Equal8.IN3
wen[9] => Equal9.IN12
wen[9] => Equal10.IN2
wen[9] => Equal11.IN2
wen[9] => Equal12.IN2
wen[10] => Equal0.IN2
wen[10] => Equal1.IN2
wen[10] => Equal2.IN2
wen[10] => Equal3.IN2
wen[10] => Equal4.IN2
wen[10] => Equal5.IN2
wen[10] => Equal6.IN2
wen[10] => Equal7.IN2
wen[10] => Equal8.IN2
wen[10] => Equal9.IN2
wen[10] => Equal10.IN12
wen[10] => Equal11.IN1
wen[10] => Equal12.IN1
wen[11] => Equal0.IN1
wen[11] => Equal1.IN1
wen[11] => Equal2.IN1
wen[11] => Equal3.IN1
wen[11] => Equal4.IN1
wen[11] => Equal5.IN1
wen[11] => Equal6.IN1
wen[11] => Equal7.IN1
wen[11] => Equal8.IN1
wen[11] => Equal9.IN1
wen[11] => Equal10.IN1
wen[11] => Equal11.IN12
wen[11] => Equal12.IN0
wen[12] => Equal0.IN0
wen[12] => Equal1.IN0
wen[12] => Equal2.IN0
wen[12] => Equal3.IN0
wen[12] => Equal4.IN0
wen[12] => Equal5.IN0
wen[12] => Equal6.IN0
wen[12] => Equal7.IN0
wen[12] => Equal8.IN0
wen[12] => Equal9.IN0
wen[12] => Equal10.IN0
wen[12] => Equal11.IN0
wen[12] => Equal12.IN12
output[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|reg:U_ADDRESS_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
rst => output[8]~reg0.ACLR
rst => output[9]~reg0.ACLR
rst => output[10]~reg0.ACLR
rst => output[11]~reg0.ACLR
rst => output[12]~reg0.ACLR
rst => output[13]~reg0.ACLR
rst => output[14]~reg0.ACLR
rst => output[15]~reg0.ACLR
load => output[15]~reg0.ENA
load => output[14]~reg0.ENA
load => output[13]~reg0.ENA
load => output[12]~reg0.ENA
load => output[11]~reg0.ENA
load => output[10]~reg0.ENA
load => output[9]~reg0.ENA
load => output[8]~reg0.ENA
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_cpu|mux_1bit:U_CFlag_MUX
in1 => Mux0.IN0
in2 => Mux0.IN1
in3 => Mux0.IN2
in4 => Mux0.IN3
sel[0] => Mux0.IN5
sel[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


