INFO: [HLS 200-10] Running '/home/sumin/tools/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sumin' on host 'sumin-desktop' (Linux_x86_64 version 5.13.0-41-generic) on Tue May 25 23:22:10 GMT 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/sumin/workspace/Embedded_sysarr/Platform/VitisHLS'
Sourcing Tcl script '/home/sumin/workspace/Embedded_sysarr/Platform/VitisHLS/pynq_sysarr_test/solution1/export.tcl'
INFO: [HLS 200-10] Opening project '/home/sumin/workspace/Embedded_sysarr/Platform/VitisHLS/pynq_sysarr_test'.
INFO: [HLS 200-10] Adding design file 'pynq_sysarr_test/hw_param.h' to the project
INFO: [HLS 200-10] Adding design file 'pynq_sysarr_test/conv_sysarr.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/sumin/workspace/Embedded_sysarr/Platform/VitisHLS/pynq_sysarr_test/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=none
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sumin/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 25 23:22:24 2021...
INFO: [HLS 200-802] Generated output file pynq_sysarr_test/solution1/impl/export.zip
