#Please do not modify this file by hand
XmpVersion: 8.1
IntStyle: default
MHS File: system.mhs
MSS File: system.mss
NPL File: projnav/system.ise
Architecture: virtex2p
Device: xc2vp100
Package: ff1704
SpeedGrade: -6
UseProjNav: 0
AddToNPL: 0
PNImportBitFile: 
PNImportBmmFile: implementation/bram_init.bmm
UserCmd1: 
UserCmd1Type: 0
UserCmd2: 
UserCmd2Type: 0
SynProj: xst
ReloadPbde: 0
MainMhsEditor: 0
InsertNoPads: 0
HdlLang: VHDL
Simulator: mti
SimModel: BEHAVIORAL
SimXLib: 
SimEdkLib: 
MixLangSim: 1
UcfFile: data/system.ucf
LockAddr: ppc405_i,C_ISOCM_DCR_BASEADDR
LockAddr: ppc405_i,C_DSOCM_DCR_BASEADDR
LockAddr: plb_bus,C_BASEADDR
LockAddr: plb_ddr_controller_i,C_BASEADDR
LockAddr: plb_bram_if_cntlr_i,C_BASEADDR
LockAddr: plb2opb_bridge_i,C_DCR_BASEADDR
LockAddr: opb_bus,C_BASEADDR
LockAddr: opb_intc_i,C_BASEADDR
LockAddr: plb_psb_bridge_i,C_BASEADDR
LockAddr: ppc405_i,C_ISOCM_DCR_BASEADDR
LockAddr: ppc405_i,C_DSOCM_DCR_BASEADDR
LockAddr: plb_bus,C_BASEADDR
LockAddr: plb_ddr_controller_i,C_BASEADDR
LockAddr: plb_bram_if_cntlr_i,C_BASEADDR
LockAddr: plb2opb_bridge_i,C_DCR_BASEADDR
LockAddr: opb_bus,C_BASEADDR
LockAddr: opb_intc_i,C_BASEADDR
LockAddr: plb_psb_bridge_i,C_BASEADDR
Processor: ppc405_i
BootLoop: 0
XmdStub: 0
Processor: ppc405_ppcjtag_chain
BootLoop: 0
XmdStub: 0
SwProj: Random_Gen
Processor: ppc405_i
Executable: Random_Gen/executable.elf
Source: code/Random_Gen.c
DefaultInit: EXECUTABLE
InitBram: 1
Active: 0
CompilerOptLevel: 0
GlobPtrOpt: 0
DebugSym: 1
AsmOpt: 
LinkOpt: 
ProgStart: 
StackSize: 
HeapSize: 
LinkerScript: 
ProgCCFlags: 
SwProj: xil_printf
Processor: ppc405_i
Executable: xil_printf/executable.elf
Source: code/xil_printf.c
DefaultInit: EXECUTABLE
InitBram: 1
Active: 1
CompilerOptLevel: 0
GlobPtrOpt: 0
DebugSym: 0
AsmOpt: 
LinkOpt: 
ProgStart: 
StackSize: 
HeapSize: 
LinkerScript: xil_printf_linker_script
ProgCCFlags: 
