///Register `INT_ST` reader
pub type R = crate::R<INT_ST_SPEC>;
///Field `PER_END` reader - The status bit for SPI_MEM_PER_END_INT interrupt.
pub type PER_END_R = crate::BitReader;
///Field `PES_END` reader - The status bit for SPI_MEM_PES_END_INT interrupt.
pub type PES_END_R = crate::BitReader;
///Field `WPE_END` reader - The status bit for SPI_MEM_WPE_END_INT interrupt.
pub type WPE_END_R = crate::BitReader;
///Field `SLV_ST_END` reader - The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
pub type SLV_ST_END_R = crate::BitReader;
///Field `MST_ST_END` reader - The status bit for SPI_MEM_MST_ST_END_INT interrupt.
pub type MST_ST_END_R = crate::BitReader;
impl R {
    ///Bit 0 - The status bit for SPI_MEM_PER_END_INT interrupt.
    #[inline(always)]
    pub fn per_end(&self) -> PER_END_R {
        PER_END_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - The status bit for SPI_MEM_PES_END_INT interrupt.
    #[inline(always)]
    pub fn pes_end(&self) -> PES_END_R {
        PES_END_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - The status bit for SPI_MEM_WPE_END_INT interrupt.
    #[inline(always)]
    pub fn wpe_end(&self) -> WPE_END_R {
        WPE_END_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
    #[inline(always)]
    pub fn slv_st_end(&self) -> SLV_ST_END_R {
        SLV_ST_END_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - The status bit for SPI_MEM_MST_ST_END_INT interrupt.
    #[inline(always)]
    pub fn mst_st_end(&self) -> MST_ST_END_R {
        MST_ST_END_R::new(((self.bits >> 4) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INT_ST")
            .field("per_end", &self.per_end())
            .field("pes_end", &self.pes_end())
            .field("wpe_end", &self.wpe_end())
            .field("slv_st_end", &self.slv_st_end())
            .field("mst_st_end", &self.mst_st_end())
            .finish()
    }
}
/**SPI1 interrupt status register

You can [`read`](crate::generic::Reg::read) this register and get [`int_st::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct INT_ST_SPEC;
impl crate::RegisterSpec for INT_ST_SPEC {
    type Ux = u32;
}
///`read()` method returns [`int_st::R`](R) reader structure
impl crate::Readable for INT_ST_SPEC {}
///`reset()` method sets INT_ST to value 0
impl crate::Resettable for INT_ST_SPEC {
    const RESET_VALUE: u32 = 0;
}
