$date
	Tue Nov  4 16:01:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var integer 32 # cycle_count [31:0] $end
$var integer 32 $ eof_pc [31:0] $end
$var integer 32 % flush [31:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' out_flush [31:0] $end
$var integer 32 ( out_stall [31:0] $end
$var integer 32 ) outfile [31:0] $end
$var integer 32 * stall [31:0] $end
$var integer 32 + start [31:0] $end
$scope module u_CPU $end
$var wire 1 , Flush $end
$var wire 1 - ID_FlushIF $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_n $end
$var wire 32 . pc_o [31:0] $end
$var wire 32 / pc_next [31:0] $end
$var wire 32 0 pc_i [31:0] $end
$var wire 32 1 pc_branch [31:0] $end
$var wire 32 2 pc_ID [31:0] $end
$var wire 7 3 opcode_ID [6:0] $end
$var wire 32 4 instr_IF [31:0] $end
$var wire 32 5 instr_ID [31:0] $end
$var wire 32 6 imm_ID [31:0] $end
$var wire 32 7 imm_EX [31:0] $end
$var wire 7 8 funct7_ID [6:0] $end
$var wire 7 9 funct7_EX [6:0] $end
$var wire 3 : funct3_ID [2:0] $end
$var wire 3 ; funct3_EX [2:0] $end
$var wire 32 < WriteData_WB [31:0] $end
$var wire 1 = RegWrite_WB $end
$var wire 1 > RegWrite_MEM $end
$var wire 1 ? RegWrite_ID $end
$var wire 1 @ RegWrite_EX $end
$var wire 32 A ReadData_WB [31:0] $end
$var wire 32 B ReadData_MEM [31:0] $end
$var wire 32 C RS2data_ID [31:0] $end
$var wire 32 D RS2data_EX [31:0] $end
$var wire 5 E RS2addr_ID [4:0] $end
$var wire 5 F RS2addr_EX [4:0] $end
$var wire 32 G RS1data_ID [31:0] $end
$var wire 32 H RS1data_EX [31:0] $end
$var wire 5 I RS1addr_ID [4:0] $end
$var wire 5 J RS1addr_EX [4:0] $end
$var wire 5 K RDaddr_WB [4:0] $end
$var wire 5 L RDaddr_MEM [4:0] $end
$var wire 5 M RDaddr_ID [4:0] $end
$var wire 5 N RDaddr_EX [4:0] $end
$var wire 1 O PCWrite $end
$var wire 1 P NoOP $end
$var wire 1 Q MemtoReg_WB $end
$var wire 1 R MemtoReg_MEM $end
$var wire 1 S MemtoReg_ID $end
$var wire 1 T MemtoReg_EX $end
$var wire 1 U MemWrite_MEM $end
$var wire 1 V MemWrite_ID $end
$var wire 1 W MemWrite_EX $end
$var wire 1 X MemRead_MEM $end
$var wire 1 Y MemRead_ID $end
$var wire 1 Z MemRead_EX $end
$var wire 1 [ ID_Stall $end
$var wire 2 \ ForwardB [1:0] $end
$var wire 2 ] ForwardA [1:0] $end
$var wire 1 ^ Branch_ID $end
$var wire 32 _ ALUinB_MEM [31:0] $end
$var wire 32 ` ALUinB_EX [31:0] $end
$var wire 32 a ALUin2_EX [31:0] $end
$var wire 32 b ALUin1_EX [31:0] $end
$var wire 1 c ALUSrc_ID $end
$var wire 1 d ALUSrc_EX $end
$var wire 32 e ALUResult_WB [31:0] $end
$var wire 32 f ALUResult_MEM [31:0] $end
$var wire 32 g ALUResult_EX [31:0] $end
$var wire 2 h ALUOp_ID [1:0] $end
$var wire 2 i ALUOp_EX [1:0] $end
$var wire 4 j ALUCtrl_EX [3:0] $end
$scope module u_ALU $end
$var wire 3 k ALUCtrl_i [2:0] $end
$var wire 32 l ALUin2_i [31:0] $end
$var wire 32 m ALUin1_i [31:0] $end
$var reg 32 n ALUResult_o [31:0] $end
$upscope $end
$scope module u_ALU_Control $end
$var wire 7 o funct7_i [6:0] $end
$var wire 3 p funct3_i [2:0] $end
$var wire 2 q ALUOp_i [1:0] $end
$var reg 4 r ALUCtrl_o [3:0] $end
$upscope $end
$scope module u_Add_Branch $end
$var wire 32 s c [31:0] $end
$var wire 32 t b [31:0] $end
$var wire 32 u a [31:0] $end
$upscope $end
$scope module u_Add_PC $end
$var wire 32 v b [31:0] $end
$var wire 32 w c [31:0] $end
$var wire 32 x a [31:0] $end
$upscope $end
$scope module u_Control $end
$var wire 7 y opcode_i [6:0] $end
$var wire 1 P NoOP_i $end
$var reg 2 z ALUOp_o [1:0] $end
$var reg 1 c ALUSrc_o $end
$var reg 1 ^ Branch_o $end
$var reg 1 Y MemRead_o $end
$var reg 1 V MemWrite_o $end
$var reg 1 S MemtoReg_o $end
$var reg 1 ? RegWrite_o $end
$upscope $end
$scope module u_Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 { data_o [31:0] $end
$var wire 32 | data_i [31:0] $end
$var wire 32 } addr_i [31:0] $end
$var wire 1 U MemWrite_i $end
$var wire 1 X MemRead_i $end
$upscope $end
$scope module u_EX_MEM $end
$var wire 32 ~ ALUResult_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 @ RegWrite_i $end
$var wire 5 !" RDaddr_i [4:0] $end
$var wire 1 T MemtoReg_i $end
$var wire 1 W MemWrite_i $end
$var wire 1 Z MemRead_i $end
$var wire 32 "" ALUinB_i [31:0] $end
$var reg 32 #" ALUResult_o [31:0] $end
$var reg 32 $" ALUinB_o [31:0] $end
$var reg 1 X MemRead_o $end
$var reg 1 U MemWrite_o $end
$var reg 1 R MemtoReg_o $end
$var reg 5 %" RDaddr_o [4:0] $end
$var reg 1 > RegWrite_o $end
$upscope $end
$scope module u_Forwarding $end
$var wire 5 &" RDaddr_MEM_i [4:0] $end
$var wire 1 > RegWrite_MEM_i $end
$var wire 1 = RegWrite_WB_i $end
$var wire 5 '" RS2addr_EX_i [4:0] $end
$var wire 5 (" RS1addr_EX_i [4:0] $end
$var wire 5 )" RDaddr_WB_i [4:0] $end
$var reg 2 *" ForwardA_o [1:0] $end
$var reg 2 +" ForwardB_o [1:0] $end
$upscope $end
$scope module u_Hazard_Detection $end
$var wire 5 ," RS1addr_ID_i [4:0] $end
$var wire 5 -" RS2addr_ID_i [4:0] $end
$var wire 5 ." RDaddr_EX_i [4:0] $end
$var wire 1 Z MemRead_EX_i $end
$var reg 1 P NoOP_o $end
$var reg 1 O PCWrite_o $end
$var reg 1 [ Stall_o $end
$upscope $end
$scope module u_ID_EX $end
$var wire 2 /" ALUOp_i [1:0] $end
$var wire 1 c ALUSrc_i $end
$var wire 1 Y MemRead_i $end
$var wire 1 V MemWrite_i $end
$var wire 1 S MemtoReg_i $end
$var wire 5 0" RDaddr_i [4:0] $end
$var wire 5 1" RS1addr_i [4:0] $end
$var wire 5 2" RS2addr_i [4:0] $end
$var wire 1 ? RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 3 3" funct3_i [2:0] $end
$var wire 7 4" funct7_i [6:0] $end
$var wire 1 " rst_i $end
$var wire 32 5" imm_i [31:0] $end
$var wire 32 6" RS2data_i [31:0] $end
$var wire 32 7" RS1data_i [31:0] $end
$var reg 2 8" ALUOp_o [1:0] $end
$var reg 1 d ALUSrc_o $end
$var reg 1 Z MemRead_o $end
$var reg 1 W MemWrite_o $end
$var reg 1 T MemtoReg_o $end
$var reg 5 9" RDaddr_o [4:0] $end
$var reg 5 :" RS1addr_o [4:0] $end
$var reg 32 ;" RS1data_o [31:0] $end
$var reg 5 <" RS2addr_o [4:0] $end
$var reg 32 =" RS2data_o [31:0] $end
$var reg 1 @ RegWrite_o $end
$var reg 3 >" funct3_o [2:0] $end
$var reg 7 ?" funct7_o [6:0] $end
$var reg 32 @" imm_o [31:0] $end
$upscope $end
$scope module u_IF_ID $end
$var wire 1 ! clk_i $end
$var wire 1 , flush_i $end
$var wire 1 " rst_i $end
$var wire 1 [ stall_i $end
$var wire 32 A" pc_i [31:0] $end
$var wire 32 B" instr_i [31:0] $end
$var reg 32 C" instr_o [31:0] $end
$var reg 32 D" pc_o [31:0] $end
$upscope $end
$scope module u_Instruction_Memory $end
$var wire 32 E" instr_o [31:0] $end
$var wire 32 F" addr_i [31:0] $end
$upscope $end
$scope module u_MEM_WB $end
$var wire 32 G" ALUResult_i [31:0] $end
$var wire 1 R MemtoReg_i $end
$var wire 5 H" RDaddr_i [4:0] $end
$var wire 32 I" ReadData_i [31:0] $end
$var wire 1 > RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var reg 32 J" ALUResult_o [31:0] $end
$var reg 1 Q MemtoReg_o $end
$var reg 5 K" RDaddr_o [4:0] $end
$var reg 32 L" ReadData_o [31:0] $end
$var reg 1 = RegWrite_o $end
$upscope $end
$scope module u_MUX_ALUSrc $end
$var wire 32 M" data2_i [31:0] $end
$var wire 1 d select_i $end
$var wire 32 N" data_o [31:0] $end
$var wire 32 O" data1_i [31:0] $end
$upscope $end
$scope module u_MUX_ALUSrc1 $end
$var wire 32 P" data1_i [31:0] $end
$var wire 32 Q" data3_i [31:0] $end
$var wire 32 R" data4_i [31:0] $end
$var wire 2 S" select_i [1:0] $end
$var wire 32 T" data2_i [31:0] $end
$var reg 32 U" data_o [31:0] $end
$upscope $end
$scope module u_MUX_ALUSrc2 $end
$var wire 32 V" data1_i [31:0] $end
$var wire 32 W" data3_i [31:0] $end
$var wire 32 X" data4_i [31:0] $end
$var wire 2 Y" select_i [1:0] $end
$var wire 32 Z" data2_i [31:0] $end
$var reg 32 [" data_o [31:0] $end
$upscope $end
$scope module u_MUX_PCSrc $end
$var wire 32 \" data1_i [31:0] $end
$var wire 32 ]" data2_i [31:0] $end
$var wire 1 , select_i $end
$var wire 32 ^" data_o [31:0] $end
$upscope $end
$scope module u_MUX_WBSrc $end
$var wire 32 _" data1_i [31:0] $end
$var wire 32 `" data2_i [31:0] $end
$var wire 1 Q select_i $end
$var wire 32 a" data_o [31:0] $end
$upscope $end
$scope module u_PC $end
$var wire 1 O PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 b" pc_i [31:0] $end
$var wire 1 " rst_n $end
$var reg 32 c" pc_o [31:0] $end
$upscope $end
$scope module u_Registers $end
$var wire 5 d" RDaddr_i [4:0] $end
$var wire 32 e" RDdata_i [31:0] $end
$var wire 5 f" RS1addr_i [4:0] $end
$var wire 5 g" RS2addr_i [4:0] $end
$var wire 1 = RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_n $end
$var wire 32 h" RS2data_o [31:0] $end
$var wire 32 i" RS1data_o [31:0] $end
$var integer 32 j" i [31:0] $end
$upscope $end
$scope module u_Sign_Extend $end
$var wire 32 k" instr_i [31:0] $end
$var wire 7 l" opcode [6:0] $end
$var reg 32 m" imm_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
b0 ["
bx Z"
bx Y"
b0 X"
bx W"
bx V"
b0 U"
bx T"
bx S"
b0 R"
bx Q"
bx P"
b0 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
b0 ""
bx !"
b0 ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
b100 v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
b0 n
b0 m
bx l
bx k
bx j
bx i
bx h
b0 g
bx f
bx e
xd
xc
b0 b
bx a
b0 `
bx _
x^
bx ]
bx \
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
x@
x?
x>
x=
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
x-
x,
b0 +
b0 *
b11 )
b0 (
b0 '
b100000 &
b0 %
b0 $
b0 #
1"
0!
$end
#6
0-
0,
b10 k
b0 h
b0 z
b0 /"
0^
0V
0Y
0?
0S
0c
b0 G
b0 7"
b0 i"
b0 C
b0 6"
b0 h"
b10010000000011 4
b10010000000011 B"
b10010000000011 E"
b100 0
b100 ^"
b100 b"
b0 1
b0 s
b0 ]"
b0 6
b0 t
b0 5"
b0 m"
b0 l"
b0 M
b0 0"
b0 E
b0 -"
b0 2"
b0 g"
b0 I
b0 ,"
b0 1"
b0 f"
b0 8
b0 4"
b0 :
b0 3"
b0 3
b0 y
b0 a
b0 l
b0 N"
b10 j
b10 r
0P
1O
0[
b0 B
b0 {
b0 I"
b0 <
b0 T"
b0 Z"
b0 a"
b0 e"
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b100 /
b100 w
b100 \"
b0 .
b0 x
b0 A"
b0 F"
b0 c"
b0 2
b0 u
b0 D"
b0 5
b0 C"
b0 k"
b0 N
b0 !"
b0 ."
b0 9"
b0 F
b0 '"
b0 <"
b0 J
b0 ("
b0 :"
b0 9
b0 o
b0 ?"
b0 ;
b0 p
b0 >"
b0 7
b0 @"
b0 M"
b0 D
b0 ="
b0 V"
b0 H
b0 ;"
b0 P"
0d
b0 i
b0 q
b0 8"
0W
0Z
0T
0@
b0 L
b0 %"
b0 &"
b0 H"
b0 _
b0 |
b0 $"
b0 f
b0 }
b0 #"
b0 G"
b0 Q"
b0 W"
0U
0R
0X
0>
b0 K
b0 )"
b0 K"
b0 d"
b0 A
b0 L"
b0 `"
b0 e
b0 J"
b0 _"
0Q
0=
b100000 j"
0"
#12
b1 #
b1 +
1"
#25
1Y
1?
1S
1c
b11 l"
b1000 M
b1000 0"
b10 :
b10 3"
b11 3
b11 y
b100001000000010010110011 4
b100001000000010010110011 B"
b100001000000010010110011 E"
b1000 0
b1000 ^"
b1000 b"
b10010000000011 5
b10010000000011 C"
b10010000000011 k"
b1000 /
b1000 w
b1000 \"
b100 .
b100 x
b100 A"
b100 F"
b100 c"
1!
#50
b10 #
0!
#75
0?
1P
0O
1[
b0 h
b0 z
b0 /"
0Y
0S
0c
b10000000010010100000011 4
b10000000010010100000011 B"
b10000000010010100000011 E"
b1100 0
b1100 ^"
b1100 b"
b110011 l"
b1001 M
b1001 0"
b1000 E
b1000 -"
b1000 2"
b1000 g"
b1000 I
b1000 ,"
b1000 1"
b1000 f"
b0 :
b0 3"
b110011 3
b110011 y
b1100 /
b1100 w
b1100 \"
b1000 .
b1000 x
b1000 A"
b1000 F"
b1000 c"
b100001000000010010110011 5
b100001000000010010110011 C"
b100001000000010010110011 k"
b100 1
b100 s
b100 ]"
b100 2
b100 u
b100 D"
b1000 N
b1000 !"
b1000 ."
b1000 9"
b10 ;
b10 p
b10 >"
1d
1Z
1T
1@
1!
#100
b11 #
b1 *
0!
#125
b10 h
b10 z
b10 /"
1?
b101 B
b101 {
b101 I"
b10 \
b10 +"
b10 Y"
b10 ]
b10 *"
b10 S"
0P
1O
0[
b1000 L
b1000 %"
b1000 &"
b1000 H"
1R
1X
1>
b1001 N
b1001 !"
b1001 ."
b1001 9"
b1000 F
b1000 '"
b1000 <"
b1000 J
b1000 ("
b1000 :"
b0 ;
b0 p
b0 >"
0d
0Z
0T
0@
1!
#150
b100 #
b1 (
0!
#175
b101 a
b101 l
b101 N"
b1010 g
b1010 n
b1010 ~
b0 h
b0 z
b0 /"
1Y
1S
1c
b0 G
b0 7"
b0 i"
b0 C
b0 6"
b0 h"
b101 `
b101 ""
b101 O"
b101 ["
b101 b
b101 m
b101 U"
b101001010000010110110011 4
b101001010000010110110011 B"
b101001010000010110110011 E"
b10000 0
b10000 ^"
b10000 b"
b100 6
b100 t
b100 5"
b100 m"
b11 l"
b1010 M
b1010 0"
b100 E
b100 -"
b100 2"
b100 g"
b0 I
b0 ,"
b0 1"
b0 f"
b10 :
b10 3"
b11 3
b11 y
b0 B
b0 {
b0 I"
b101 <
b101 T"
b101 Z"
b101 a"
b101 e"
b1 \
b1 +"
b1 Y"
b1 ]
b1 *"
b1 S"
b10000 /
b10000 w
b10000 \"
b1100 .
b1100 x
b1100 A"
b1100 F"
b1100 c"
b10000000010010100000011 5
b10000000010010100000011 C"
b10000000010010100000011 k"
b1100 1
b1100 s
b1100 ]"
b1000 2
b1000 u
b1000 D"
b10 i
b10 q
b10 8"
1@
b1001 L
b1001 %"
b1001 &"
b1001 H"
0R
0X
0>
b1000 K
b1000 )"
b1000 K"
b1000 d"
b101 A
b101 L"
b101 `"
1Q
1=
1!
#200
b101 #
0!
#225
b100 g
b100 n
b100 ~
0c
0Y
0S
0?
b0 <
b0 T"
b0 Z"
b0 a"
b0 e"
b0 b
b0 m
b0 U"
b0 `
b0 ""
b0 O"
b0 ["
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b100 a
b100 l
b100 N"
1P
0O
1[
b0 6
b0 t
b0 5"
b0 m"
b110011 l"
b1011 M
b1011 0"
b1010 E
b1010 -"
b1010 2"
b1010 g"
b1010 I
b1010 ,"
b1010 1"
b1010 f"
b0 :
b0 3"
b110011 3
b110011 y
b100000000010011000000011 4
b100000000010011000000011 B"
b100000000010011000000011 E"
b10100 0
b10100 ^"
b10100 b"
b1001 K
b1001 )"
b1001 K"
b1001 d"
b0 A
b0 L"
b0 `"
0Q
0=
b101 _
b101 |
b101 $"
b1010 f
b1010 }
b1010 #"
b1010 G"
b1010 Q"
b1010 W"
1>
b1010 N
b1010 !"
b1010 ."
b1010 9"
b100 F
b100 '"
b100 <"
b0 J
b0 ("
b0 :"
b10 ;
b10 p
b10 >"
b100 7
b100 @"
b100 M"
1d
b0 i
b0 q
b0 8"
1Z
1T
b101001010000010110110011 5
b101001010000010110110011 C"
b101001010000010110110011 k"
b1100 1
b1100 s
b1100 ]"
b1100 2
b1100 u
b1100 D"
b10100 /
b10100 w
b10100 \"
b10000 .
b10000 x
b10000 A"
b10000 F"
b10000 c"
1!
#250
b110 #
b10 *
0!
#275
b10 h
b10 z
b10 /"
1?
b1000 g
b1000 n
b1000 ~
0P
1O
0[
b100 b
b100 m
b100 U"
b100 `
b100 ""
b100 O"
b100 ["
b110 B
b110 {
b110 I"
b1010 <
b1010 T"
b1010 Z"
b1010 a"
b1010 e"
b10 \
b10 +"
b10 Y"
b10 ]
b10 *"
b10 S"
b1011 N
b1011 !"
b1011 ."
b1011 9"
b1010 F
b1010 '"
b1010 <"
b1010 J
b1010 ("
b1010 :"
b0 ;
b0 p
b0 >"
b0 7
b0 @"
b0 M"
0d
0Z
0T
0@
b1010 L
b1010 %"
b1010 &"
b1010 H"
b0 _
b0 |
b0 $"
b100 f
b100 }
b100 #"
b100 G"
b100 Q"
b100 W"
1R
1X
b1010 e
b1010 J"
b1010 _"
1=
1!
#300
b111 #
b10 (
0!
#325
b1100 g
b1100 n
b1100 ~
b110 a
b110 l
b110 N"
b101 C
b101 6"
b101 h"
b0 h
b0 z
b0 /"
1Y
1S
1c
b110 <
b110 T"
b110 Z"
b110 a"
b110 e"
b110 b
b110 m
b110 U"
b110 `
b110 ""
b110 O"
b110 ["
b0 B
b0 {
b0 I"
b1 \
b1 +"
b1 Y"
b1 ]
b1 *"
b1 S"
b1000 6
b1000 t
b1000 5"
b1000 m"
b11 l"
b1100 M
b1100 0"
b1000 E
b1000 -"
b1000 2"
b1000 g"
b0 I
b0 ,"
b0 1"
b0 f"
b10 :
b10 3"
b11 3
b11 y
b110001100000011010110011 4
b110001100000011010110011 B"
b110001100000011010110011 E"
b11000 0
b11000 ^"
b11000 b"
b1010 K
b1010 )"
b1010 K"
b1010 d"
b110 A
b110 L"
b110 `"
b100 e
b100 J"
b100 _"
1Q
b1011 L
b1011 %"
b1011 &"
b1011 H"
b100 _
b100 |
b100 $"
b1000 f
b1000 }
b1000 #"
b1000 G"
b1000 Q"
b1000 W"
0R
0X
0>
b10 i
b10 q
b10 8"
1@
b100000000010011000000011 5
b100000000010011000000011 C"
b100000000010011000000011 k"
b11000 1
b11000 s
b11000 ]"
b10000 2
b10000 u
b10000 D"
b11000 /
b11000 w
b11000 \"
b10100 .
b10100 x
b10100 A"
b10100 F"
b10100 c"
1!
#350
b1000 #
0!
#375
0?
b0 C
b0 6"
b0 h"
1P
0O
1[
b0 h
b0 z
b0 /"
0Y
0S
0c
b1000 g
b1000 n
b1000 ~
b110000000010011100000011 4
b110000000010011100000011 B"
b110000000010011100000011 E"
b11100 0
b11100 ^"
b11100 b"
b0 6
b0 t
b0 5"
b0 m"
b110011 l"
b1101 M
b1101 0"
b1100 E
b1100 -"
b1100 2"
b1100 g"
b1100 I
b1100 ,"
b1100 1"
b1100 f"
b0 :
b0 3"
b110011 3
b110011 y
b1000 a
b1000 l
b1000 N"
b0 b
b0 m
b0 U"
b101 `
b101 ""
b101 O"
b101 ["
b1000 <
b1000 T"
b1000 Z"
b1000 a"
b1000 e"
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b11100 /
b11100 w
b11100 \"
b11000 .
b11000 x
b11000 A"
b11000 F"
b11000 c"
b110001100000011010110011 5
b110001100000011010110011 C"
b110001100000011010110011 k"
b10100 1
b10100 s
b10100 ]"
b10100 2
b10100 u
b10100 D"
b1100 N
b1100 !"
b1100 ."
b1100 9"
b1000 F
b1000 '"
b1000 <"
b0 J
b0 ("
b0 :"
b10 ;
b10 p
b10 >"
b1000 7
b1000 @"
b1000 M"
b101 D
b101 ="
b101 V"
1d
b0 i
b0 q
b0 8"
1Z
1T
b110 _
b110 |
b110 $"
b1100 f
b1100 }
b1100 #"
b1100 G"
b1100 Q"
b1100 W"
1>
b1011 K
b1011 )"
b1011 K"
b1011 d"
b0 A
b0 L"
b0 `"
b1000 e
b1000 J"
b1000 _"
0Q
0=
1!
#400
b1001 #
b11 *
0!
#425
b10000 g
b10000 n
b10000 ~
b10 h
b10 z
b10 /"
1?
b1100 <
b1100 T"
b1100 Z"
b1100 a"
b1100 e"
b1000 b
b1000 m
b1000 U"
b1010 B
b1010 {
b1010 I"
b10 \
b10 +"
b10 Y"
b10 ]
b10 *"
b10 S"
b1000 `
b1000 ""
b1000 O"
b1000 ["
b1000 a
b1000 l
b1000 N"
0P
1O
0[
b1100 e
b1100 J"
b1100 _"
1=
b1100 L
b1100 %"
b1100 &"
b1100 H"
b101 _
b101 |
b101 $"
b1000 f
b1000 }
b1000 #"
b1000 G"
b1000 Q"
b1000 W"
1R
1X
b1101 N
b1101 !"
b1101 ."
b1101 9"
b1100 F
b1100 '"
b1100 <"
b1100 J
b1100 ("
b1100 :"
b0 ;
b0 p
b0 >"
b0 7
b0 @"
b0 M"
b0 D
b0 ="
b0 V"
0d
0Z
0T
0@
1!
#450
b1010 #
b11 (
0!
#475
b0 h
b0 z
b0 /"
1Y
1S
1c
b10100 g
b10100 n
b10100 ~
b1010 a
b1010 l
b1010 N"
b0 G
b0 7"
b0 i"
b1010 C
b1010 6"
b1010 h"
b111001110000011110110011 4
b111001110000011110110011 B"
b111001110000011110110011 E"
b100000 0
b100000 ^"
b100000 b"
b1100 6
b1100 t
b1100 5"
b1100 m"
b11 l"
b1110 M
b1110 0"
b0 I
b0 ,"
b0 1"
b0 f"
b10 :
b10 3"
b11 3
b11 y
b1010 b
b1010 m
b1010 U"
b1010 `
b1010 ""
b1010 O"
b1010 ["
b0 B
b0 {
b0 I"
b1 \
b1 +"
b1 Y"
b1 ]
b1 *"
b1 S"
b1010 <
b1010 T"
b1010 Z"
b1010 a"
b1010 e"
b100000 /
b100000 w
b100000 \"
b11100 .
b11100 x
b11100 A"
b11100 F"
b11100 c"
b110000000010011100000011 5
b110000000010011100000011 C"
b110000000010011100000011 k"
b100100 1
b100100 s
b100100 ]"
b11000 2
b11000 u
b11000 D"
b10 i
b10 q
b10 8"
1@
b1101 L
b1101 %"
b1101 &"
b1101 H"
b1000 _
b1000 |
b1000 $"
b10000 f
b10000 }
b10000 #"
b10000 G"
b10000 Q"
b10000 W"
0R
0X
0>
b1100 K
b1100 )"
b1100 K"
b1100 d"
b1010 A
b1010 L"
b1010 `"
b1000 e
b1000 J"
b1000 _"
1Q
1!
#500
b1011 #
0!
#525
b0 C
b0 6"
b0 h"
b1100 g
b1100 n
b1100 ~
0c
0Y
0S
0?
b10000 <
b10000 T"
b10000 Z"
b10000 a"
b10000 e"
b0 b
b0 m
b0 U"
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b1100 a
b1100 l
b1100 N"
1P
0O
1[
b0 6
b0 t
b0 5"
b0 m"
b110011 l"
b1111 M
b1111 0"
b1110 E
b1110 -"
b1110 2"
b1110 g"
b1110 I
b1110 ,"
b1110 1"
b1110 f"
b0 :
b0 3"
b110011 3
b110011 y
b1110011000000100000110011 4
b1110011000000100000110011 B"
b1110011000000100000110011 E"
b100100 0
b100100 ^"
b100100 b"
b1101 K
b1101 )"
b1101 K"
b1101 d"
b0 A
b0 L"
b0 `"
b10000 e
b10000 J"
b10000 _"
0Q
0=
b1010 _
b1010 |
b1010 $"
b10100 f
b10100 }
b10100 #"
b10100 G"
b10100 Q"
b10100 W"
1>
b1110 N
b1110 !"
b1110 ."
b1110 9"
b0 J
b0 ("
b0 :"
b10 ;
b10 p
b10 >"
b1100 7
b1100 @"
b1100 M"
b1010 D
b1010 ="
b1010 V"
1d
b0 i
b0 q
b0 8"
1Z
1T
b111001110000011110110011 5
b111001110000011110110011 C"
b111001110000011110110011 k"
b11100 1
b11100 s
b11100 ]"
b11100 2
b11100 u
b11100 D"
b100100 /
b100100 w
b100100 \"
b100000 .
b100000 x
b100000 A"
b100000 F"
b100000 c"
1!
#550
b1100 #
b100 *
0!
#575
b10 h
b10 z
b10 /"
1?
b10010 B
b10010 {
b10010 I"
b11000 g
b11000 n
b11000 ~
0P
1O
0[
b1100 b
b1100 m
b1100 U"
b1100 `
b1100 ""
b1100 O"
b1100 ["
b10100 <
b10100 T"
b10100 Z"
b10100 a"
b10100 e"
b10 \
b10 +"
b10 Y"
b10 ]
b10 *"
b10 S"
b1111 N
b1111 !"
b1111 ."
b1111 9"
b1110 F
b1110 '"
b1110 <"
b1110 J
b1110 ("
b1110 :"
b0 ;
b0 p
b0 >"
b0 7
b0 @"
b0 M"
b0 D
b0 ="
b0 V"
0d
0Z
0T
0@
b1110 L
b1110 %"
b1110 &"
b1110 H"
b1100 f
b1100 }
b1100 #"
b1100 G"
b1100 Q"
b1100 W"
1R
1X
b10100 e
b10100 J"
b10100 _"
1=
1!
#600
b1101 #
b100 (
0!
#625
b100100 g
b100100 n
b100100 ~
b10010 a
b10010 l
b10010 N"
b111000 C
b111000 6"
b111000 h"
b11111111111111111111111111101000 G
b11111111111111111111111111101000 7"
b11111111111111111111111111101000 i"
b10010 <
b10010 T"
b10010 Z"
b10010 a"
b10010 e"
b10010 b
b10010 m
b10010 U"
b10010 `
b10010 ""
b10010 O"
b10010 ["
b0 B
b0 {
b0 I"
b1 \
b1 +"
b1 Y"
b1 ]
b1 *"
b1 S"
b10000 M
b10000 0"
b11100 E
b11100 -"
b11100 2"
b11100 g"
b11000 I
b11000 ,"
b11000 1"
b11000 f"
b1110111001000100010110011 4
b1110111001000100010110011 B"
b1110111001000100010110011 E"
b101000 0
b101000 ^"
b101000 b"
b1110 K
b1110 )"
b1110 K"
b1110 d"
b10010 A
b10010 L"
b10010 `"
b1100 e
b1100 J"
b1100 _"
1Q
b1111 L
b1111 %"
b1111 &"
b1111 H"
b1100 _
b1100 |
b1100 $"
b11000 f
b11000 }
b11000 #"
b11000 G"
b11000 Q"
b11000 W"
0R
0X
0>
b10 i
b10 q
b10 8"
1@
b1110011000000100000110011 5
b1110011000000100000110011 C"
b1110011000000100000110011 k"
b100000 1
b100000 s
b100000 ]"
b100000 2
b100000 u
b100000 D"
b101000 /
b101000 w
b101000 \"
b100100 .
b100100 x
b100100 A"
b100100 F"
b100100 c"
1!
#650
b1110 #
0!
#675
b111010 C
b111010 6"
b111010 h"
b11111111111111111111111111100111 G
b11111111111111111111111111100111 7"
b11111111111111111111111111100111 i"
b100000 g
b100000 n
b100000 ~
b111000 a
b111000 l
b111000 N"
b1111011010000100100110011 4
b1111011010000100100110011 B"
b1111011010000100100110011 E"
b101100 0
b101100 ^"
b101100 b"
b10001 M
b10001 0"
b11101 E
b11101 -"
b11101 2"
b11101 g"
b11001 I
b11001 ,"
b11001 1"
b11001 f"
b11111111111111111111111111101000 b
b11111111111111111111111111101000 m
b11111111111111111111111111101000 U"
b111000 `
b111000 ""
b111000 O"
b111000 ["
b11000 <
b11000 T"
b11000 Z"
b11000 a"
b11000 e"
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b101100 /
b101100 w
b101100 \"
b101000 .
b101000 x
b101000 A"
b101000 F"
b101000 c"
b1110111001000100010110011 5
b1110111001000100010110011 C"
b1110111001000100010110011 k"
b100100 1
b100100 s
b100100 ]"
b100100 2
b100100 u
b100100 D"
b10000 N
b10000 !"
b10000 ."
b10000 9"
b11100 F
b11100 '"
b11100 <"
b11000 J
b11000 ("
b11000 :"
b111000 D
b111000 ="
b111000 V"
b11111111111111111111111111101000 H
b11111111111111111111111111101000 ;"
b11111111111111111111111111101000 P"
b10010 _
b10010 |
b10010 $"
b100100 f
b100100 }
b100100 #"
b100100 G"
b100100 Q"
b100100 W"
1>
b1111 K
b1111 )"
b1111 K"
b1111 d"
b0 A
b0 L"
b0 `"
b11000 e
b11000 J"
b11000 _"
0Q
0=
1!
#700
b1111 #
0!
#725
b111010 a
b111010 l
b111010 N"
b100001 g
b100001 n
b100001 ~
b111100 C
b111100 6"
b111100 h"
b11111111111111111111111111100110 G
b11111111111111111111111111100110 7"
b11111111111111111111111111100110 i"
b100100 <
b100100 T"
b100100 Z"
b100100 a"
b100100 e"
b111010 `
b111010 ""
b111010 O"
b111010 ["
b11111111111111111111111111100111 b
b11111111111111111111111111100111 m
b11111111111111111111111111100111 U"
b10010 M
b10010 0"
b11110 E
b11110 -"
b11110 2"
b11110 g"
b11010 I
b11010 ,"
b11010 1"
b11010 f"
b1111111011000100110110011 4
b1111111011000100110110011 B"
b1111111011000100110110011 E"
b110000 0
b110000 ^"
b110000 b"
b100100 e
b100100 J"
b100100 _"
1=
b10000 L
b10000 %"
b10000 &"
b10000 H"
b111000 _
b111000 |
b111000 $"
b100000 f
b100000 }
b100000 #"
b100000 G"
b100000 Q"
b100000 W"
b10001 N
b10001 !"
b10001 ."
b10001 9"
b11101 F
b11101 '"
b11101 <"
b11001 J
b11001 ("
b11001 :"
b111010 D
b111010 ="
b111010 V"
b11111111111111111111111111100111 H
b11111111111111111111111111100111 ;"
b11111111111111111111111111100111 P"
b1111011010000100100110011 5
b1111011010000100100110011 C"
b1111011010000100100110011 k"
b101000 1
b101000 s
b101000 ]"
b101000 2
b101000 u
b101000 D"
b110000 /
b110000 w
b110000 \"
b101100 .
b101100 x
b101100 A"
b101100 F"
b101100 c"
1!
#750
b10000 #
0!
#775
b111110 C
b111110 6"
b111110 h"
b11111111111111111111111111100101 G
b11111111111111111111111111100101 7"
b11111111111111111111111111100101 i"
b100010 g
b100010 n
b100010 ~
b111100 a
b111100 l
b111100 N"
b10000010000011 4
b10000010000011 B"
b10000010000011 E"
b110100 0
b110100 ^"
b110100 b"
b10011 M
b10011 0"
b11111 E
b11111 -"
b11111 2"
b11111 g"
b11011 I
b11011 ,"
b11011 1"
b11011 f"
b11111111111111111111111111100110 b
b11111111111111111111111111100110 m
b11111111111111111111111111100110 U"
b111100 `
b111100 ""
b111100 O"
b111100 ["
b100000 <
b100000 T"
b100000 Z"
b100000 a"
b100000 e"
b110100 /
b110100 w
b110100 \"
b110000 .
b110000 x
b110000 A"
b110000 F"
b110000 c"
b1111111011000100110110011 5
b1111111011000100110110011 C"
b1111111011000100110110011 k"
b101100 1
b101100 s
b101100 ]"
b101100 2
b101100 u
b101100 D"
b10010 N
b10010 !"
b10010 ."
b10010 9"
b11110 F
b11110 '"
b11110 <"
b11010 J
b11010 ("
b11010 :"
b111100 D
b111100 ="
b111100 V"
b11111111111111111111111111100110 H
b11111111111111111111111111100110 ;"
b11111111111111111111111111100110 P"
b10001 L
b10001 %"
b10001 &"
b10001 H"
b111010 _
b111010 |
b111010 $"
b100001 f
b100001 }
b100001 #"
b100001 G"
b100001 Q"
b100001 W"
b10000 K
b10000 )"
b10000 K"
b10000 d"
b100000 e
b100000 J"
b100000 _"
1!
#800
b10001 #
0!
#825
b111110 a
b111110 l
b111110 N"
b100011 g
b100011 n
b100011 ~
b0 C
b0 6"
b0 h"
b0 G
b0 7"
b0 i"
b0 h
b0 z
b0 /"
1Y
1S
1c
b100001 <
b100001 T"
b100001 Z"
b100001 a"
b100001 e"
b111110 `
b111110 ""
b111110 O"
b111110 ["
b11111111111111111111111111100101 b
b11111111111111111111111111100101 m
b11111111111111111111111111100101 U"
b11 l"
b1 M
b1 0"
b0 E
b0 -"
b0 2"
b0 g"
b0 I
b0 ,"
b0 1"
b0 f"
b10 :
b10 3"
b11 3
b11 y
b111110011100000000000010010011 4
b111110011100000000000010010011 B"
b111110011100000000000010010011 E"
b111000 0
b111000 ^"
b111000 b"
b10001 K
b10001 )"
b10001 K"
b10001 d"
b100001 e
b100001 J"
b100001 _"
b10010 L
b10010 %"
b10010 &"
b10010 H"
b111100 _
b111100 |
b111100 $"
b100010 f
b100010 }
b100010 #"
b100010 G"
b100010 Q"
b100010 W"
b10011 N
b10011 !"
b10011 ."
b10011 9"
b11111 F
b11111 '"
b11111 <"
b11011 J
b11011 ("
b11011 :"
b111110 D
b111110 ="
b111110 V"
b11111111111111111111111111100101 H
b11111111111111111111111111100101 ;"
b11111111111111111111111111100101 P"
b10000010000011 5
b10000010000011 C"
b10000010000011 k"
b110000 1
b110000 s
b110000 ]"
b110000 2
b110000 u
b110000 D"
b111000 /
b111000 w
b111000 \"
b110100 .
b110100 x
b110100 A"
b110100 F"
b110100 c"
1!
#850
b10010 #
0!
#875
b11 h
b11 z
b11 /"
0Y
0S
b0 g
b0 n
b0 ~
b10000100000011 4
b10000100000011 B"
b10000100000011 E"
b111100 0
b111100 ^"
b111100 b"
b1111100111 6
b1111100111 t
b1111100111 5"
b1111100111 m"
b10011 l"
b111 E
b111 -"
b111 2"
b111 g"
b11111 8
b11111 4"
b0 :
b0 3"
b10011 3
b10011 y
b0 a
b0 l
b0 N"
b0 b
b0 m
b0 U"
b0 `
b0 ""
b0 O"
b0 ["
b100010 <
b100010 T"
b100010 Z"
b100010 a"
b100010 e"
b111100 /
b111100 w
b111100 \"
b111000 .
b111000 x
b111000 A"
b111000 F"
b111000 c"
b111110011100000000000010010011 5
b111110011100000000000010010011 C"
b111110011100000000000010010011 k"
b10000011011 1
b10000011011 s
b10000011011 ]"
b110100 2
b110100 u
b110100 D"
b1 N
b1 !"
b1 ."
b1 9"
b0 F
b0 '"
b0 <"
b0 J
b0 ("
b0 :"
b10 ;
b10 p
b10 >"
b0 D
b0 ="
b0 V"
b0 H
b0 ;"
b0 P"
1d
b0 i
b0 q
b0 8"
1Z
1T
b10011 L
b10011 %"
b10011 &"
b10011 H"
b111110 _
b111110 |
b111110 $"
b100011 f
b100011 }
b100011 #"
b100011 G"
b100011 Q"
b100011 W"
b10010 K
b10010 )"
b10010 K"
b10010 d"
b100010 e
b100010 J"
b100010 _"
1!
#900
b10011 #
0!
#925
b101 B
b101 {
b101 I"
b1111100111 g
b1111100111 n
b1111100111 ~
b0 h
b0 z
b0 /"
1Y
1S
b100011 <
b100011 T"
b100011 Z"
b100011 a"
b100011 e"
b1111100111 a
b1111100111 l
b1111100111 N"
b0 6
b0 t
b0 5"
b0 m"
b11 l"
b10 M
b10 0"
b0 E
b0 -"
b0 2"
b0 g"
b0 8
b0 4"
b10 :
b10 3"
b11 3
b11 y
b110111100000000000000100010011 4
b110111100000000000000100010011 B"
b110111100000000000000100010011 E"
b1000000 0
b1000000 ^"
b1000000 b"
b10011 K
b10011 )"
b10011 K"
b10011 d"
b100011 e
b100011 J"
b100011 _"
b1 L
b1 %"
b1 &"
b1 H"
b0 _
b0 |
b0 $"
b0 f
b0 }
b0 #"
b0 G"
b0 Q"
b0 W"
1R
1X
b111 F
b111 '"
b111 <"
b11111 9
b11111 o
b11111 ?"
b0 ;
b0 p
b0 >"
b1111100111 7
b1111100111 @"
b1111100111 M"
b11 i
b11 q
b11 8"
0Z
0T
b10000100000011 5
b10000100000011 C"
b10000100000011 k"
b111000 1
b111000 s
b111000 ]"
b111000 2
b111000 u
b111000 D"
b1000000 /
b1000000 w
b1000000 \"
b111100 .
b111100 x
b111100 A"
b111100 F"
b111100 c"
1!
#950
b10100 #
0!
#975
b11111111111111111111111111101000 C
b11111111111111111111111111101000 6"
b11111111111111111111111111101000 h"
b11 h
b11 z
b11 /"
0Y
0S
b0 g
b0 n
b0 ~
b10000110000011 4
b10000110000011 B"
b10000110000011 E"
b1000100 0
b1000100 ^"
b1000100 b"
b1101111000 6
b1101111000 t
b1101111000 5"
b1101111000 m"
b10011 l"
b11000 E
b11000 -"
b11000 2"
b11000 g"
b11011 8
b11011 4"
b0 :
b0 3"
b10011 3
b10011 y
b0 a
b0 l
b0 N"
b0 B
b0 {
b0 I"
b101 <
b101 T"
b101 Z"
b101 a"
b101 e"
b1000100 /
b1000100 w
b1000100 \"
b1000000 .
b1000000 x
b1000000 A"
b1000000 F"
b1000000 c"
b110111100000000000000100010011 5
b110111100000000000000100010011 C"
b110111100000000000000100010011 k"
b1110110100 1
b1110110100 s
b1110110100 ]"
b111100 2
b111100 u
b111100 D"
b10 N
b10 !"
b10 ."
b10 9"
b0 F
b0 '"
b0 <"
b0 9
b0 o
b0 ?"
b10 ;
b10 p
b10 >"
b0 7
b0 @"
b0 M"
b0 i
b0 q
b0 8"
1Z
1T
b1111100111 f
b1111100111 }
b1111100111 #"
b1111100111 G"
b1111100111 Q"
b1111100111 W"
0R
0X
b1 K
b1 )"
b1 K"
b1 d"
b101 A
b101 L"
b101 `"
b0 e
b0 J"
b0 _"
1Q
1!
#1000
b10101 #
0!
#1025
b1101111000 g
b1101111000 n
b1101111000 ~
b0 C
b0 6"
b0 h"
b0 h
b0 z
b0 /"
1Y
1S
b1111100111 <
b1111100111 T"
b1111100111 Z"
b1111100111 a"
b1111100111 e"
b101 B
b101 {
b101 I"
b1101111000 a
b1101111000 l
b1101111000 N"
b11111111111111111111111111101000 `
b11111111111111111111111111101000 ""
b11111111111111111111111111101000 O"
b11111111111111111111111111101000 ["
b0 6
b0 t
b0 5"
b0 m"
b11 l"
b11 M
b11 0"
b0 E
b0 -"
b0 2"
b0 g"
b0 8
b0 4"
b10 :
b10 3"
b11 3
b11 y
b110000100100000000000110010011 4
b110000100100000000000110010011 B"
b110000100100000000000110010011 E"
b1001000 0
b1001000 ^"
b1001000 b"
b0 A
b0 L"
b0 `"
b1111100111 e
b1111100111 J"
b1111100111 _"
0Q
b10 L
b10 %"
b10 &"
b10 H"
b0 f
b0 }
b0 #"
b0 G"
b0 Q"
b0 W"
1R
1X
b11000 F
b11000 '"
b11000 <"
b11011 9
b11011 o
b11011 ?"
b0 ;
b0 p
b0 >"
b1101111000 7
b1101111000 @"
b1101111000 M"
b11111111111111111111111111101000 D
b11111111111111111111111111101000 ="
b11111111111111111111111111101000 V"
b11 i
b11 q
b11 8"
0Z
0T
b10000110000011 5
b10000110000011 C"
b10000110000011 k"
b1000000 1
b1000000 s
b1000000 ]"
b1000000 2
b1000000 u
b1000000 D"
b1001000 /
b1001000 w
b1001000 \"
b1000100 .
b1000100 x
b1000100 A"
b1000100 F"
b1000100 c"
1!
#1050
b10110 #
0!
#1075
b1010 C
b1010 6"
b1010 h"
b11 h
b11 z
b11 /"
0Y
0S
b0 g
b0 n
b0 ~
b100000000000001110011 4
b100000000000001110011 B"
b100000000000001110011 E"
b1001100 0
b1001100 ^"
b1001100 b"
b1100001001 6
b1100001001 t
b1100001001 5"
b1100001001 m"
b10011 l"
b1001 E
b1001 -"
b1001 2"
b1001 g"
b11000 8
b11000 4"
b0 :
b0 3"
b10011 3
b10011 y
b0 a
b0 l
b0 N"
b0 `
b0 ""
b0 O"
b0 ["
b0 B
b0 {
b0 I"
b101 <
b101 T"
b101 Z"
b101 a"
b101 e"
b1001100 /
b1001100 w
b1001100 \"
b1001000 .
b1001000 x
b1001000 A"
b1001000 F"
b1001000 c"
b110000100100000000000110010011 5
b110000100100000000000110010011 C"
b110000100100000000000110010011 k"
b1101001101 1
b1101001101 s
b1101001101 ]"
b1000100 2
b1000100 u
b1000100 D"
b11 N
b11 !"
b11 ."
b11 9"
b0 F
b0 '"
b0 <"
b0 9
b0 o
b0 ?"
b10 ;
b10 p
b10 >"
b0 7
b0 @"
b0 M"
b0 D
b0 ="
b0 V"
b0 i
b0 q
b0 8"
1Z
1T
b11111111111111111111111111101000 _
b11111111111111111111111111101000 |
b11111111111111111111111111101000 $"
b1101111000 f
b1101111000 }
b1101111000 #"
b1101111000 G"
b1101111000 Q"
b1101111000 W"
0R
0X
b10 K
b10 )"
b10 K"
b10 d"
b101 A
b101 L"
b101 `"
b0 e
b0 J"
b0 _"
1Q
1!
#1100
b1001000 $
b10111 #
0!
#1125
b1100001001 g
b1100001001 n
b1100001001 ~
b1111100111 C
b1111100111 6"
b1111100111 h"
b0 h
b0 z
b0 /"
0?
0c
b1101111000 <
b1101111000 T"
b1101111000 Z"
b1101111000 a"
b1101111000 e"
b101 B
b101 {
b101 I"
b1100001001 a
b1100001001 l
b1100001001 N"
b1010 `
b1010 ""
b1010 O"
b1010 ["
b0 6
b0 t
b0 5"
b0 m"
b1110011 l"
b0 M
b0 0"
b1 E
b1 -"
b1 2"
b1 g"
b0 8
b0 4"
b1110011 3
b1110011 y
b1010000 0
b1010000 ^"
b1010000 b"
b0 A
b0 L"
b0 `"
b1101111000 e
b1101111000 J"
b1101111000 _"
0Q
b11 L
b11 %"
b11 &"
b11 H"
b0 _
b0 |
b0 $"
b0 f
b0 }
b0 #"
b0 G"
b0 Q"
b0 W"
1R
1X
b1001 F
b1001 '"
b1001 <"
b11000 9
b11000 o
b11000 ?"
b0 ;
b0 p
b0 >"
b1100001001 7
b1100001001 @"
b1100001001 M"
b1010 D
b1010 ="
b1010 V"
b11 i
b11 q
b11 8"
0Z
0T
b100000000000001110011 5
b100000000000001110011 C"
b100000000000001110011 k"
b1001000 1
b1001000 s
b1001000 ]"
b1001000 2
b1001000 u
b1001000 D"
b1010000 /
b1010000 w
b1010000 \"
b1001100 .
b1001100 x
b1001100 A"
b1001100 F"
b1001100 c"
1!
#1150
b11000 #
0!
#1175
b1111100111 g
b1111100111 n
b1111100111 ~
b1010100 0
b1010100 ^"
b1010100 b"
b1111100111 a
b1111100111 l
b1111100111 N"
b1111100111 `
b1111100111 ""
b1111100111 O"
b1111100111 ["
b0 B
b0 {
b0 I"
b101 <
b101 T"
b101 Z"
b101 a"
b101 e"
b1010100 /
b1010100 w
b1010100 \"
b1010000 .
b1010000 x
b1010000 A"
b1010000 F"
b1010000 c"
b1001100 1
b1001100 s
b1001100 ]"
b1001100 2
b1001100 u
b1001100 D"
b0 N
b0 !"
b0 ."
b0 9"
b1 F
b1 '"
b1 <"
b0 9
b0 o
b0 ?"
b0 7
b0 @"
b0 M"
b1111100111 D
b1111100111 ="
b1111100111 V"
0d
b0 i
b0 q
b0 8"
0@
b1010 _
b1010 |
b1010 $"
b1100001001 f
b1100001001 }
b1100001001 #"
b1100001001 G"
b1100001001 Q"
b1100001001 W"
0R
0X
b11 K
b11 )"
b11 K"
b11 d"
b101 A
b101 L"
b101 `"
b0 e
b0 J"
b0 _"
1Q
1!
#1200
b11001 #
0!
#1225
b1100001001 <
b1100001001 T"
b1100001001 Z"
b1100001001 a"
b1100001001 e"
b1011000 0
b1011000 ^"
b1011000 b"
b0 A
b0 L"
b0 `"
b1100001001 e
b1100001001 J"
b1100001001 _"
0Q
b0 L
b0 %"
b0 &"
b0 H"
b1111100111 _
b1111100111 |
b1111100111 $"
b1111100111 f
b1111100111 }
b1111100111 #"
b1111100111 G"
b1111100111 Q"
b1111100111 W"
0>
b1010000 1
b1010000 s
b1010000 ]"
b1010000 2
b1010000 u
b1010000 D"
b1011000 /
b1011000 w
b1011000 \"
b1010100 .
b1010100 x
b1010100 A"
b1010100 F"
b1010100 c"
1!
#1250
b11010 #
0!
#1275
b1011100 0
b1011100 ^"
b1011100 b"
b1111100111 <
b1111100111 T"
b1111100111 Z"
b1111100111 a"
b1111100111 e"
b1011100 /
b1011100 w
b1011100 \"
b1011000 .
b1011000 x
b1011000 A"
b1011000 F"
b1011000 c"
b1010100 1
b1010100 s
b1010100 ]"
b1010100 2
b1010100 u
b1010100 D"
b0 K
b0 )"
b0 K"
b0 d"
b1111100111 e
b1111100111 J"
b1111100111 _"
0=
1!
#1300
b11011 #
0!
#1325
b0 4
b0 B"
b0 E"
b1100000 0
b1100000 ^"
b1100000 b"
b1011000 1
b1011000 s
b1011000 ]"
b1011000 2
b1011000 u
b1011000 D"
b1100000 /
b1100000 w
b1100000 \"
b1011100 .
b1011100 x
b1011100 A"
b1011100 F"
b1011100 c"
1!
#1350
0!
