[{"raw":{},"required":["Filename","Size"],"package":"covered-doc","source":"covered","version":"0.7.10-5","section":"doc","priority":"optional","architecture":"all","installedSize":2438,"maintainer":"Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>","description":"Verilog code coverage analysis tool - documentation","homepage":"http://covered.sourceforge.net/","filename":"pool/main/c/covered/covered-doc_0.7.10-5_all.deb","size":1690152,"md5":"4151bba3ae9cc072f42e6aa50aae6883","sha256":"bdc1b8d66206d1e513c6a773ad243f0862024b919af0febd69e23b930ca640fb","descriptionMd5":"33a78d25d4b98a5abc59af174252bf4d"}]