;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 5, -0
	SPL @136, 709
	ADD #270, <1
	ADD 230, 2
	CMP 1, 140
	SUB 53, <20
	SUB @127, 106
	ADD -270, 71
	SUB -1, 0
	SUB @121, 106
	SUB -207, <-120
	CMP -1, 0
	SUB @121, 103
	MOV @-157, 100
	SUB 5, -0
	SUB 53, <20
	ADD <-30, 9
	SUB 1, 140
	ADD 11, 710
	SUB 53, <20
	SUB @0, @2
	MOV -33, <-720
	SUB @127, 106
	ADD 11, 710
	MOV <-151, 100
	SUB @521, 196
	CMP -207, <-126
	SPL 0, <332
	ADD 411, 710
	SUB #-1, @2
	ADD <-30, 9
	SUB @127, 106
	ADD 270, 60
	SLT <300, 90
	MOV -7, <-20
	SUB #-1, @2
	SPL 0, <332
	MOV @-157, 124
	CMP -207, <-126
	SUB 10, 400
	SPL 0, <332
	MOV -7, <-20
	SUB @53, <0
	SPL @136, 709
