{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v " "Info: Source file: C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v " "Info: Source file: C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v " "Info: Source file: C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 17:43:10 2014 " "Info: Processing started: Wed Apr 23 17:43:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MedOIP -c MedOIP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MedOIP -c MedOIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ts_packet_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/ts_packet_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ts_packet_gen " "Info: Found entity 1: ts_packet_gen" {  } { { "modulos/ts_packet_gen.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/top_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulos/top_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_pll-SYN " "Info: Found design unit 1: top_pll-SYN" {  } { { "modulos/Top_pll.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/Top_pll.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Top_pll " "Info: Found entity 1: Top_pll" {  } { { "modulos/Top_pll.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/Top_pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_medoip.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_medoip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_MedOIP " "Info: Found entity 1: Top_MedOIP" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulos/reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-reset_arc " "Info: Found design unit 1: reset-reset_arc" {  } { { "modulos/reset.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/reset.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Info: Found entity 1: reset" {  } { { "modulos/reset.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/reset.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_MedOIP " "Info: Elaborating entity \"Top_MedOIP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_Txd Top_MedOIP.v(40) " "Warning (10034): Output port \"Eth_Txd\" at Top_MedOIP.v(40) has no driver" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_TxCtl Top_MedOIP.v(39) " "Warning (10034): Output port \"Eth_TxCtl\" at Top_MedOIP.v(39) has no driver" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_Mdc Top_MedOIP.v(44) " "Warning (10034): Output port \"Eth_Mdc\" at Top_MedOIP.v(44) has no driver" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_pll Top_pll:u_Top_pll " "Info: Elaborating entity \"Top_pll\" for hierarchy \"Top_pll:u_Top_pll\"" {  } { { "Top_MedOIP.v" "u_Top_pll" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Top_pll:u_Top_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Top_pll:u_Top_pll\|altpll:altpll_component\"" {  } { { "modulos/Top_pll.vhd" "altpll_component" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/Top_pll.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Top_pll:u_Top_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Top_pll:u_Top_pll\|altpll:altpll_component\"" {  } { { "modulos/Top_pll.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/Top_pll.vhd" 151 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top_pll:u_Top_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"Top_pll:u_Top_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Info: Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Top_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Top_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "modulos/Top_pll.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/Top_pll.vhd" 151 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/top_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/top_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_pll_altpll " "Info: Found entity 1: Top_pll_altpll" {  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/top_pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_pll_altpll Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated " "Info: Elaborating entity \"Top_pll_altpll\" for hierarchy \"Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ts_packet_gen ts_packet_gen:u_ts_packet_gen " "Info: Elaborating entity \"ts_packet_gen\" for hierarchy \"ts_packet_gen:u_ts_packet_gen\"" {  } { { "Top_MedOIP.v" "u_ts_packet_gen" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ts_packet_gen.v(89) " "Warning (10230): Verilog HDL assignment warning at ts_packet_gen.v(89): truncated value with size 32 to match size of target (10)" {  } { { "modulos/ts_packet_gen.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ts_packet_gen.v(98) " "Warning (10230): Verilog HDL assignment warning at ts_packet_gen.v(98): truncated value with size 32 to match size of target (16)" {  } { { "modulos/ts_packet_gen.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ts_packet_gen.v(138) " "Warning (10230): Verilog HDL assignment warning at ts_packet_gen.v(138): truncated value with size 32 to match size of target (8)" {  } { { "modulos/ts_packet_gen.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa04.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aa04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa04 " "Info: Found entity 1: altsyncram_aa04" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/altsyncram_aa04.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Info: Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/mux_tsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Info: Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/cntr_igi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info: Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Info: Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/cntr_m9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Info: Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/cntr_ggi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "Top_pll:u_Top_pll\|c2 acq_clk " "Info: Source node \"Top_pll:u_Top_pll\|c2\" connects to port \"acq_clk\"" {  } { { "modulos/Top_pll.vhd" "c2" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/Top_pll.vhd" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[0\] acq_trigger_in\[0\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[0\]\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[0\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[0\] acq_data_in\[0\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[0\]\" connects to port \"acq_data_in\[0\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[0\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[1\] acq_trigger_in\[1\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[1\]\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[1\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[1\] acq_data_in\[1\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[1\]\" connects to port \"acq_data_in\[1\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[1\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[2\] acq_trigger_in\[2\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[2\]\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[2\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[2\] acq_data_in\[2\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[2\]\" connects to port \"acq_data_in\[2\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[2\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[3\] acq_trigger_in\[3\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[3\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[3\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[3\] acq_data_in\[3\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[3\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[3\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[4\] acq_trigger_in\[4\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[4\]\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[4\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[4\] acq_data_in\[4\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[4\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[4\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[5\] acq_trigger_in\[5\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[5\]\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[5\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[5\] acq_data_in\[5\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[5\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[5\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[6\] acq_trigger_in\[6\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[6\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[6\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[6\] acq_data_in\[6\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[6\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[6\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[7\] acq_trigger_in\[7\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[7\]\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[7\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_data\[7\] acq_data_in\[7\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_data\[7\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_data\[7\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 119 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_end acq_trigger_in\[8\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_end\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_end" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_end acq_data_in\[8\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_end\" connects to port \"acq_data_in\[8\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_end" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_start acq_trigger_in\[9\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_start\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_start" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 48 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_start acq_data_in\[9\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_start\" connects to port \"acq_data_in\[9\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_start" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 48 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_valid acq_trigger_in\[10\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_valid\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_valid" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 47 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|ts_valid acq_data_in\[10\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|ts_valid\" connects to port \"acq_data_in\[10\]\"" {  } { { "modulos/ts_packet_gen.v" "ts_valid" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 47 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[0\] acq_trigger_in\[11\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[0\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[0\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[0\] acq_data_in\[11\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[0\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[0\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[1\] acq_trigger_in\[12\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[1\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[1\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[1\] acq_data_in\[12\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[1\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[1\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[2\] acq_trigger_in\[13\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[2\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[2\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[2\] acq_data_in\[13\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[2\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[2\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[3\] acq_trigger_in\[14\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[3\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[3\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[3\] acq_data_in\[14\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[3\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[3\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[4\] acq_trigger_in\[15\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[4\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[4\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[4\] acq_data_in\[15\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[4\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[4\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[5\] acq_trigger_in\[16\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[5\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[5\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[5\] acq_data_in\[16\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[5\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[5\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[6\] acq_trigger_in\[17\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[6\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[6\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[6\] acq_data_in\[17\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[6\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[6\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[7\] acq_trigger_in\[18\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[7\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[7\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[7\] acq_data_in\[18\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[7\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[7\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[8\] acq_trigger_in\[19\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[8\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[8\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[8\] acq_data_in\[19\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[8\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[8\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[9\] acq_trigger_in\[20\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[9\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[9\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_count\[9\] acq_data_in\[20\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_count\[9\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_count\[9\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[0\] acq_trigger_in\[21\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[0\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[0\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[0\] acq_data_in\[21\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[0\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[0\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[10\] acq_trigger_in\[22\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[10\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[10\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[10\] acq_data_in\[22\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[10\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[10\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[11\] acq_trigger_in\[23\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[11\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[11\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[11\] acq_data_in\[23\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[11\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[11\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[12\] acq_trigger_in\[24\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[12\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[12\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[12\] acq_data_in\[24\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[12\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[12\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[13\] acq_trigger_in\[25\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[13\]\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[13\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[13\] acq_data_in\[25\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[13\]\" connects to port \"acq_data_in\[25\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[13\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[14\] acq_trigger_in\[26\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[14\]\" connects to port \"acq_trigger_in\[26\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[14\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[14\] acq_data_in\[26\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[14\]\" connects to port \"acq_data_in\[26\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[14\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[15\] acq_trigger_in\[27\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[15\]\" connects to port \"acq_trigger_in\[27\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[15\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[15\] acq_data_in\[27\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[15\]\" connects to port \"acq_data_in\[27\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[15\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[16\] acq_trigger_in\[28\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[16\]\" connects to port \"acq_trigger_in\[28\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[16\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[16\] acq_data_in\[28\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[16\]\" connects to port \"acq_data_in\[28\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[16\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[17\] acq_trigger_in\[29\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[17\]\" connects to port \"acq_trigger_in\[29\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[17\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[17\] acq_data_in\[29\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[17\]\" connects to port \"acq_data_in\[29\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[17\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[18\] acq_trigger_in\[30\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[18\]\" connects to port \"acq_trigger_in\[30\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[18\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[18\] acq_data_in\[30\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[18\]\" connects to port \"acq_data_in\[30\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[18\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[19\] acq_trigger_in\[31\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[19\]\" connects to port \"acq_trigger_in\[31\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[19\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[19\] acq_data_in\[31\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[19\]\" connects to port \"acq_data_in\[31\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[19\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[1\] acq_trigger_in\[32\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[1\]\" connects to port \"acq_trigger_in\[32\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[1\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[1\] acq_data_in\[32\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[1\]\" connects to port \"acq_data_in\[32\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[1\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[20\] acq_trigger_in\[33\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[20\]\" connects to port \"acq_trigger_in\[33\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[20\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[20\] acq_data_in\[33\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[20\]\" connects to port \"acq_data_in\[33\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[20\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[21\] acq_trigger_in\[34\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[21\]\" connects to port \"acq_trigger_in\[34\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[21\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[21\] acq_data_in\[34\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[21\]\" connects to port \"acq_data_in\[34\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[21\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[22\] acq_trigger_in\[35\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[22\]\" connects to port \"acq_trigger_in\[35\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[22\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[22\] acq_data_in\[35\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[22\]\" connects to port \"acq_data_in\[35\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[22\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[23\] acq_trigger_in\[36\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[23\]\" connects to port \"acq_trigger_in\[36\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[23\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[23\] acq_data_in\[36\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[23\]\" connects to port \"acq_data_in\[36\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[23\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[24\] acq_trigger_in\[37\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[24\]\" connects to port \"acq_trigger_in\[37\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[24\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[24\] acq_data_in\[37\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[24\]\" connects to port \"acq_data_in\[37\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[24\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[25\] acq_trigger_in\[38\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[25\]\" connects to port \"acq_trigger_in\[38\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[25\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[25\] acq_data_in\[38\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[25\]\" connects to port \"acq_data_in\[38\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[25\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[26\] acq_trigger_in\[39\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[26\]\" connects to port \"acq_trigger_in\[39\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[26\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[26\] acq_data_in\[39\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[26\]\" connects to port \"acq_data_in\[39\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[26\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[27\] acq_trigger_in\[40\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[27\]\" connects to port \"acq_trigger_in\[40\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[27\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[27\] acq_data_in\[40\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[27\]\" connects to port \"acq_data_in\[40\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[27\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[28\] acq_trigger_in\[41\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[28\]\" connects to port \"acq_trigger_in\[41\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[28\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[28\] acq_data_in\[41\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[28\]\" connects to port \"acq_data_in\[41\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[28\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[29\] acq_trigger_in\[42\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[29\]\" connects to port \"acq_trigger_in\[42\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[29\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[29\] acq_data_in\[42\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[29\]\" connects to port \"acq_data_in\[42\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[29\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[2\] acq_trigger_in\[43\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[2\]\" connects to port \"acq_trigger_in\[43\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[2\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[2\] acq_data_in\[43\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[2\]\" connects to port \"acq_data_in\[43\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[2\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[30\] acq_trigger_in\[44\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[30\]\" connects to port \"acq_trigger_in\[44\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[30\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[30\] acq_data_in\[44\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[30\]\" connects to port \"acq_data_in\[44\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[30\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[31\] acq_trigger_in\[45\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[31\]\" connects to port \"acq_trigger_in\[45\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[31\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[31\] acq_data_in\[45\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[31\]\" connects to port \"acq_data_in\[45\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[31\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[3\] acq_trigger_in\[46\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[3\]\" connects to port \"acq_trigger_in\[46\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[3\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[3\] acq_data_in\[46\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[3\]\" connects to port \"acq_data_in\[46\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[3\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[4\] acq_trigger_in\[47\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[4\]\" connects to port \"acq_trigger_in\[47\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[4\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[4\] acq_data_in\[47\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[4\]\" connects to port \"acq_data_in\[47\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[4\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[5\] acq_trigger_in\[48\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[5\]\" connects to port \"acq_trigger_in\[48\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[5\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[5\] acq_data_in\[48\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[5\]\" connects to port \"acq_data_in\[48\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[5\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[6\] acq_trigger_in\[49\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[6\]\" connects to port \"acq_trigger_in\[49\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[6\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[6\] acq_data_in\[49\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[6\]\" connects to port \"acq_data_in\[49\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[6\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[7\] acq_trigger_in\[50\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[7\]\" connects to port \"acq_trigger_in\[50\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[7\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[7\] acq_data_in\[50\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[7\]\" connects to port \"acq_data_in\[50\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[7\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[8\] acq_trigger_in\[51\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[8\]\" connects to port \"acq_trigger_in\[51\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[8\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[8\] acq_data_in\[51\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[8\]\" connects to port \"acq_data_in\[51\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[8\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[9\] acq_trigger_in\[52\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[9\]\" connects to port \"acq_trigger_in\[52\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[9\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[9\] acq_data_in\[52\] " "Info: Source node \"ts_packet_gen:u_ts_packet_gen\|tx_packet_count\[9\]\" connects to port \"acq_data_in\[52\]\"" {  } { { "modulos/ts_packet_gen.v" "tx_packet_count\[9\]" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/ts_packet_gen.v" 81 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Eth_Mdio " "Warning: Bidir \"Eth_Mdio\" has no driver" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 45 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } } { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_TxCtl GND " "Warning (13410): Pin \"Eth_TxCtl\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[0\] GND " "Warning (13410): Pin \"Eth_Txd\[0\]\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[1\] GND " "Warning (13410): Pin \"Eth_Txd\[1\]\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[2\] GND " "Warning (13410): Pin \"Eth_Txd\[2\]\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[3\] GND " "Warning (13410): Pin \"Eth_Txd\[3\]\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Mdc GND " "Warning (13410): Pin \"Eth_Mdc\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Rst_N VCC " "Warning (13410): Pin \"Eth_Rst_N\" is stuck at VCC" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[0\] GND " "Warning (13410): Pin \"Led_N\[0\]\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[1\] GND " "Warning (13410): Pin \"Led_N\[1\]\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[2\] GND " "Warning (13410): Pin \"Led_N\[2\]\" is stuck at GND" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk125 " "Warning (15610): No output dependent on input pin \"Clk125\"" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxc " "Warning (15610): No output dependent on input pin \"Eth_Rxc\"" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_RxCtl " "Warning (15610): No output dependent on input pin \"Eth_RxCtl\"" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[0\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[0\]\"" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[1\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[1\]\"" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[2\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[2\]\"" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[3\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[3\]\"" {  } { { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1305 " "Info: Implemented 1305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1226 " "Info: Implemented 1226 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "53 " "Info: Implemented 53 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/top_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "modulos/Top_pll.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/modulos/Top_pll.vhd" 151 0 0 } } { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 75 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MedOIP " "Warning: Ignored assignments for entity \"MedOIP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Info: Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 17:43:16 2014 " "Info: Processing ended: Wed Apr 23 17:43:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 17:43:17 2014 " "Info: Processing started: Wed Apr 23 17:43:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MedOIP -c MedOIP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MedOIP -c MedOIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MedOIP EP4CE75F23C8 " "Info: Selected device EP4CE75F23C8 for design \"MedOIP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/top_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/top_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/top_pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Info: Device EP4CE40F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 8047 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 8049 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 8051 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 8053 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "medoip.sdc " "Info: Reading SDC File: 'medoip.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medoip.sdc 54 u_Top_pll\|*\|clk\[1\] clock " "Warning: Ignored filter at medoip.sdc(54): u_Top_pll\|*\|clk\[1\] could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - CÃ³pia/medoip.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - CÃ³pia/medoip.sdc" 54 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Info: Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        Clk25 " "Info:   40.000        Clk25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       Clk125 " "Info:    8.000       Clk125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      Eth_Rxc " "Info:   40.000      Eth_Rxc" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   40.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   20.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/top_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Top_pll:u_Top_pll|altpll:altpll_component|Top_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 252 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/db/top_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Top_pll:u_Top_pll|altpll:altpll_component|Top_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 252 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 5403 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 6081 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 1537 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 4421 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Cclk " "Warning: Node \"Flash_Cclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Cclk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Cs_N " "Warning: Node \"Flash_Cs_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Cs_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Di " "Warning: Node \"Flash_Di\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Di" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Do " "Warning: Node \"Flash_Do\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Do" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X59_Y25 X70_Y36 " "Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X59_Y25 to location X70_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Eth_Mdio a permanently disabled " "Info: Pin Eth_Mdio has a permanently disabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Eth_Mdio } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Eth_Mdio" } } } } { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/Top_MedOIP.v" 45 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Eth_Mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/" 0 { } { { 0 { 0 ""} 0 369 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/MedOIP.fit.smsg " "Info: Generated suppressed messages file C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - Cópia/MedOIP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Info: Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 17:43:30 2014 " "Info: Processing ended: Wed Apr 23 17:43:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 17:43:31 2014 " "Info: Processing started: Wed Apr 23 17:43:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MedOIP -c MedOIP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MedOIP -c MedOIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 17:43:31 2014 " "Info: Processing started: Wed Apr 23 17:43:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MedOIP -c MedOIP " "Info: Command: quartus_sta MedOIP -c MedOIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MedOIP " "Warning: Ignored assignments for entity \"MedOIP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "medoip.sdc " "Info: Reading SDC File: 'medoip.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medoip.sdc 54 u_Top_pll\|*\|clk\[1\] clock " "Warning: Ignored filter at medoip.sdc(54): u_Top_pll\|*\|clk\[1\] could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - CÃ³pia/medoip.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP - CÃ³pia/medoip.sdc" 54 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.737 " "Info: Worst-case setup slack is 14.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.737         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    14.737         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.860         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    34.860         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.612         0.000 altera_reserved_tck  " "Info:    43.612         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Info: Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.205         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228         0.000 altera_reserved_tck  " "Info:     0.228         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.427         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.140 " "Info: Worst-case recovery slack is 48.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.140         0.000 altera_reserved_tck  " "Info:    48.140         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.316 " "Info: Worst-case removal slack is 1.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.316         0.000 altera_reserved_tck  " "Info:     1.316         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Info: Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk125  " "Info:     4.000         0.000 Clk125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     9.644         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.675         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    19.675         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.926         0.000 Clk25  " "Info:    19.926         0.000 Clk25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000         0.000 Eth_Rxc  " "Info:    36.000         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489         0.000 altera_reserved_tck  " "Info:    49.489         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.844 " "Info: Worst-case setup slack is 14.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.844         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    14.844         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.177         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    35.177         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.034         0.000 altera_reserved_tck  " "Info:    44.034         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Info: Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.157         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176         0.000 altera_reserved_tck  " "Info:     0.176         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.375         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.394 " "Info: Worst-case recovery slack is 48.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.394         0.000 altera_reserved_tck  " "Info:    48.394         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.185 " "Info: Worst-case removal slack is 1.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.185         0.000 altera_reserved_tck  " "Info:     1.185         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Info: Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk125  " "Info:     4.000         0.000 Clk125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     9.628         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.682         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    19.682         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.937         0.000 Clk25  " "Info:    19.937         0.000 Clk25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000         0.000 Eth_Rxc  " "Info:    36.000         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.341         0.000 altera_reserved_tck  " "Info:    49.341         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.577 " "Info: Worst-case setup slack is 17.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.577         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    17.577         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.793         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    37.793         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.435         0.000 altera_reserved_tck  " "Info:    47.435         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Info: Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.052         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057         0.000 altera_reserved_tck  " "Info:     0.057         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.162         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.356 " "Info: Worst-case recovery slack is 49.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.356         0.000 altera_reserved_tck  " "Info:    49.356         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.534 " "Info: Worst-case removal slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534         0.000 altera_reserved_tck  " "Info:     0.534         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Info: Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk125  " "Info:     4.000         0.000 Clk125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     9.754         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.576         0.000 Clk25  " "Info:    19.576         0.000 Clk25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.775         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    19.775         0.000 u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000         0.000 Eth_Rxc  " "Info:    36.000         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462         0.000 altera_reserved_tck  " "Info:    49.462         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Info: Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 17:43:35 2014 " "Info: Processing ended: Wed Apr 23 17:43:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Info: Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 17:43:35 2014 " "Info: Processing ended: Wed Apr 23 17:43:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Info: Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
