[Inputs]
=s[3:0]=
=zero[15:0]=
=sp[15:0]=
=ra[15:0]=
=iszero[15:0]=
=s0[15:0]=
=s1[15:0]=
=s2[15:0]=
=s3[15:0]=
=t0[15:0]=
=t1[15:0]=
=t2[15:0]=
=t3[15:0]=
=t4[15:0]=
=in_reg[15:0]=
=out_reg[15:0]=
=acc[15:0]=
[Outputs]
=r[15:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Mux_16bit_16i_1o

