
---------- Begin Simulation Statistics ----------
final_tick                               1082584711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202947                       # Simulator instruction rate (inst/s)
host_mem_usage                                2448932                       # Number of bytes of host memory used
host_op_rate                                   203881                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7760.63                       # Real time elapsed on the host
host_tick_rate                               49084204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000003                       # Number of instructions simulated
sim_ops                                    1582248527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.380925                       # Number of seconds simulated
sim_ticks                                380924577000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13480189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26960512                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.999953                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      67921591                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     67921623                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           19                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       203350                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     68126682                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      68126822                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS            97                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       439626807                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      359598702                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       203337                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         66393898                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     16792250                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1170741                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500150550                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    502906665                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    761571906                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.660353                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.592734                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    591788134     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54651277      7.18%     84.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     41334934      5.43%     90.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8906986      1.17%     91.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     40418420      5.31%     96.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3984469      0.52%     97.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2937515      0.39%     97.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       757921      0.10%     97.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     16792250      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    761571906                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls           31                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       303540545                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            90040395                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    254081001     50.52%     50.52% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        34194      0.01%     50.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           40      0.00%     50.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     15947151      3.17%     53.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp     40058393      7.97%     61.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt     40093245      7.97%     69.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     16652538      3.31%     72.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     15217460      3.03%     75.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      4852944      0.96%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            4      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            2      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     90040395     17.90%     94.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     25929298      5.16%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    502906665                       # Class of committed instruction
system.switch_cpus_1.commit.refs            115969693                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       248790423                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           502756115                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.523698                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.523698                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    679739152                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred           17                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     66559494                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    505861504                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       18297682                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        13562343                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       203360                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts           64                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     50042308                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          68126822                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        56329315                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           761593791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           19                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            511109367                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          237                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        406748                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               61                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.089423                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles        47382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     67921688                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.670880                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    761844846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.674559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.711448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      635598385     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11717843      1.54%     84.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       17099590      2.24%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       25064157      3.29%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       25035497      3.29%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       19848515      2.61%     96.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6683270      0.88%     97.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       13064729      1.71%     98.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        7732860      1.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    761844846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  4309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       211971                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       66425589                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              151639                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.716343                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          158682005                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         25929425                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     331935103                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     90421850                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        81652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     26075517                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    504066812                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    132752580                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       160631                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    545745347                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      3303796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     11458444                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       203360                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18823683                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5795449                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads           16                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       381427                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       146217                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       211876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       813495336                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           503055769                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.440520                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       358360850                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.660309                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            503060585                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      609248537                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     187802127                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.656298                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.656298                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           20      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    254281520     46.58%     46.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        34462      0.01%     46.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           40      0.00%     46.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     15949137      2.92%     49.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp     40058393      7.34%     56.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt     40093534      7.34%     64.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     16657490      3.05%     67.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     15217575      2.79%     70.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     70.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      4870928      0.89%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            8      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            2      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    132813379     24.33%     95.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     25929490      4.75%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    545905978                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           2470901                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.004526                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult      1728216     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc        52570      2.13%     72.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     72.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc       690115     27.93%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    254317483                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1270490578                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    254227604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    254886299                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        503915173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       545905978                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1158987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       205123                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3088184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    761844846                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.716558                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.160862                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    494375859     64.89%     64.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    105848224     13.89%     78.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     85516254     11.22%     90.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     35392790      4.65%     94.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     40711719      5.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    761844846                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.716554                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    294059376                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    585842248                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    248828165                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    250187884                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2302908                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      2299951                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     90421850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     26075517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     895435037                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes     87910400                       # number of misc regfile writes
system.switch_cpus_1.numCycles              761849155                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     396440723                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    817700137                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    180015011                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       36927293                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     42832115                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents           61                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1777296843                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    504528508                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    819709416                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        43741348                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     87464288                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       203360                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    284532121                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        2009164                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    527126615                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       300401650                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    302621052                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1248857062                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1008427827                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      301918844                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     182845191                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13481837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13480499                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26963731                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13480499                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           10513691                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3255467                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10224722                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2966629                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2966628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10513694                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40440831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40440831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071090304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071090304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13480323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13480323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13480323                       # Request fanout histogram
system.membus.reqLayer0.occupancy         45161418500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        70983559000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1082584711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10515161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6512580                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23705223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2966730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2966729                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10515111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     40445515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              40445621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1071292800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1071296192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16735966                       # Total snoops (count)
system.tol2bus.snoopTraffic                 208349888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30217860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.446110                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16737361     55.39%     55.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13480499     44.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30217860                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16738978500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20222755500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data         1571                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1571                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data         1571                       # number of overall hits
system.l2.overall_hits::total                    1571                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13480270                       # number of demand (read+write) misses
system.l2.demand_misses::total               13480323                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13480270                       # number of overall misses
system.l2.overall_misses::total              13480323                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      4122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 906841906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     906846029000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      4122500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 906841906500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    906846029000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     13481841                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13481894                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     13481841                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13481894                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.999883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999883                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.999883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999883                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 77783.018868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 67271.791032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 67271.832359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 77783.018868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 67271.791032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 67271.832359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3255467                       # number of writebacks
system.l2.writebacks::total                   3255467                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13480270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13480323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13480270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13480323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      4016500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 879881374500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 879885391000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      4016500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 879881374500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 879885391000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.999883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999883                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.999883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999883                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75783.018868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 65271.791626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65271.832952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75783.018868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 65271.791626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65271.832952                       # average overall mshr miss latency
system.l2.replacements                       16735966                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3257113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3257113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3257113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3257113                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     10224722                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      10224722                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data          101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2966629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2966629                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 221843779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  221843779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2966730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2966730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.999966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 74779.751529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74779.751529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2966629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2966629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 215910523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 215910523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72779.752204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72779.752204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      4122500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4122500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 77783.018868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77783.018868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      4016500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4016500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75783.018868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75783.018868                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data         1470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     10513641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10513641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 684998127000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 684998127000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     10515111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10515111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.999860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 65153.273447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 65153.273447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     10513641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10513641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 663970851000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 663970851000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.999860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 63153.274018                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63153.274018                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    16823584                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16752350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.004252                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     157.543978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst              318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data            15035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.050044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.001846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   873.404132                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.917664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.053308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15360                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 448155662                       # Number of tag accesses
system.l2.tags.data_accesses                448155662                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    862737024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          862740416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    208349888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       208349888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     13480266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13480319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3255467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3255467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         8905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   2264849989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2264858894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         8905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      546958376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            546958376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      546958376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         8905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   2264849989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2811817270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3255467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  13479878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.038276536500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       203221                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       203222                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28670782                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3059490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13480323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3255467                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13480323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3255467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    392                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            842735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            842795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            842638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            842821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            842908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            843282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            842614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            842625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            842229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            841521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           842235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           842436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           842278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           842174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           842283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           842353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            203456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            203607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            203581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            203660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            203631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            203686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            203572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            203636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            203520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            203342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           203350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           203368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           203325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           203271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           203220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           203219                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 179837791250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                67399635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            432586422500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13341.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32091.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12092006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3010284                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13480323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3255467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6485754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3533319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2228262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1232588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 165418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 211524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 220553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 220136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 241518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 238663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 229121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 227705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 230671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 215666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 212781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1633074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    655.855958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   409.380236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   431.015737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       352187     21.57%     21.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       187627     11.49%     33.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37064      2.27%     35.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34376      2.10%     37.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51052      3.13%     40.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31722      1.94%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35012      2.14%     44.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39427      2.41%     47.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       864607     52.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1633074                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       203222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.331042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.585979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3538.692501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       203212    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::507904-524287            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        203222                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       203221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.180613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200711     98.76%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1136      0.56%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1361      0.67%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        203221                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              862715328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               208348416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               862740672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            208349888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2264.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2264.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    546.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  380937681500                       # Total gap between requests
system.mem_ctrls.avgGap                      22761.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    862711936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    208348416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 8904.649909212869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 2264784128.118885040283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 546954511.680142879486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           53                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     13480270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3255467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2261250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 432584161250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8721482598250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     42665.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32090.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2679026.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5831830620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3099680100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48105814260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8490904200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30069418080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     128150040240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38359213920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       262106901420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        688.080836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96512302750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12719720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 271692554250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5828367720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3097835730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48140864520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8502487380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30069418080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     128148377550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38360614080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       262147965060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        688.188636                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96469325000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12719720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 271735545750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    999998416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     74999985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     56329261                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1131327662                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    999998416                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     74999985                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     56329261                       # number of overall hits
system.cpu.icache.overall_hits::total      1131327662                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1626                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1697                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1626                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total          1697                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1077000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      4246500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5323500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1077000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      4246500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5323500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000000042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     56329315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1131329359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000000042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     56329315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1131329359                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63352.941176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 78638.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3137.006482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63352.941176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 78638.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3137.006482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.icache.writebacks::total                14                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           53                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1068500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      4176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5244500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1068500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      4176000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5244500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 62852.941176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78792.452830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74921.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 62852.941176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78792.452830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74921.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    999998416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     74999985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     56329261                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1131327662                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1626                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1697                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1077000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      4246500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5323500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000000042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     56329315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1131329359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63352.941176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 78638.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3137.006482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           53                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1068500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      4176000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5244500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 62852.941176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78792.452830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74921.428571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1496.988261                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1131329358                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1696                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          667057.404481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1480.758901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     8.028873                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     8.200487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.361513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.365476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1682                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1668                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.410645                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4525319132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4525319132                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    271633398                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17133614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     27501175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        316268187                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    271633742                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17133614                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     27501175                       # number of overall hits
system.cpu.dcache.overall_hits::total       316268531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14035559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2503897                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     88571084                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      105110540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14035574                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2503897                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     88571084                       # number of overall misses
system.cpu.dcache.overall_misses::total     105110555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 153332970500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 3948152968798                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4101485939298                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 153332970500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 3948152968798                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4101485939298                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    285668957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19637511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    116072259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    421378727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    285669316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19637511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    116072259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    421379086                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.127506                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.763068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.249444                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.127506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.763068                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.249444                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61237.730825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 44576.094031                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39020.691353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61237.730825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 44576.094031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39020.685785                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    258679999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5832673                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.350163                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10934123                       # number of writebacks
system.cpu.dcache.writebacks::total          10934123                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     75089243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     75089243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     75089243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     75089243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2503897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     13481841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15985738                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2503897                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     13481841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15985738                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 152081022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 921997728656                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1074078750656                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 152081022000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 921997728656                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1074078750656                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.127506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.116150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.127506                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.116150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60737.730825                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68388.117666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67189.813236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60737.730825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68388.117666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67189.813236                       # average overall mshr miss latency
system.cpu.dcache.replacements               30017213                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    186111934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12043623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     24377588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       222533145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      7329931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1765004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     65765375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      74860310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 105906631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 2759744929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2865651560000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    193441865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13808627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     90142963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    297393455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.127819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.729567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.251721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60003.620955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 41963.494149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38279.985215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     55250264                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     55250264                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1765004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     10515111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12280115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 105024129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 695835090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 800859219000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.127819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.116649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59503.620955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 66174.773619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65215.938043                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85521062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5089991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      3123587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       93734640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6705477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       738893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     22805709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     30250079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47426339500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 1188408039798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1235834379298                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     92226539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5828884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     25929296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123984719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.072707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.126764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.879534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.243982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64185.666260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 52110.111543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40853.922375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     19838979                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     19838979                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       738893                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2966730                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3705623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  47056893000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 226162638656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 273219531656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.126764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.114416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63685.666260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 76232.969854                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73731.065372                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          344                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           344                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          359                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          359                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.041783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.041783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data          402                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          402                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          151                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          151                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          553                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          553                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.273056                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.273056                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           83                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011905                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011905                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data           84                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.509669                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           346290007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30021309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.534807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1900.359245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   754.189842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data  1440.960582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.463955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.184128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.351797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         3546                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3401055341                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3401055341                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1082584711000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502246211500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 580338499500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
