0.7
2020.2
Oct 19 2021
03:16:22
C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/testbench_func_synth.vhd,1689698496,vhdl,C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd,,,\afifo_xpm_cdc_gray__2\;\crc_32__1\;\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized0\;\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized1\;\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized2\;\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized3\;\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized4\;\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized5\;\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized6\;\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized0\;\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized1\;\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized2\;\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized3\;\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized4\;\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized5\;\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized6\;\dac3283_wfm_output_fifo_xpm_cdc_async_rst__1\;\dac3283_wfm_output_fifo_xpm_cdc_gray__2\;\dac3283_wfm_output_fifo_xpm_cdc_single__2\;\dac38j84_jesd__1\;\dac38j84_jesd__2\;\dac38j84_jesd__3\;\dac38j84_jesd__4\;\dac38j84_jesd__5\;\dac38j84_jesd__6\;\dac38j84_jesd__7\;\dac_wrapper__1\;\dac_wrapper__2\;\dac_wrapper__3\;\fifo_64_to_8_xpm_cdc_async_rst__1\;\fifo_64_to_8_xpm_cdc_gray__parameterized1\;\fifo_64_to_8_xpm_cdc_single__2\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\;\gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\;\pulse2pulse__11\;\pulse2pulse__12\;\pulse2pulse__13\;\pulse2pulse__14\;\pulse2pulse__15\;\pulse2pulse__16\;\pulse2pulse__17\;\pulse2pulse__1\;\pulse2pulse__29\;\pulse2pulse__2\;\pulse2pulse__30\;\pulse2pulse__31\;\pulse2pulse__35\;\pulse2pulse__36\;\pulse2pulse__3\;\pulse2pulse__5\;\pulse2pulse__6\;\pulse2pulse__7\;\pulse2pulse__8\;\pulse2pulse__9\;\pulse2pulse__parameterized1__16\;\pulse2pulse__parameterized1__17\;\pulse2pulse__parameterized1__19\;\pulse2pulse__parameterized1__20\;\pulse2pulse__parameterized1__22\;\pulse2pulse__parameterized1__23\;\pulse2pulse__parameterized1__25\;\pulse2pulse__parameterized1__26\;\pulse2pulse__parameterized1__28\;\pulse2pulse__parameterized1__29\;\pulse2pulse__parameterized1__31\;\pulse2pulse__parameterized1__32\;\pulse2pulse__parameterized1__34\;\pulse2pulse__parameterized1__35\;\pulse2pulse__parameterized1__37\;\pulse2pulse__parameterized1__38\;\pulse2pulse__parameterized1__40\;\pulse2pulse__parameterized1__41\;\pulse2pulse__parameterized1__43\;\pulse2pulse__parameterized1__44\;\pulse2pulse__parameterized1__46\;\pulse2pulse__parameterized1__47\;\pulse2pulse__parameterized1__49\;\pulse2pulse__parameterized1__50\;\pulse2pulse__parameterized1__52\;\pulse2pulse__parameterized1__53\;\pulse2pulse__parameterized1__55\;\pulse2pulse__parameterized1__56\;\pulse2pulse__parameterized1__58\;\pulse2pulse__parameterized1__59\;\pulse2pulse__parameterized1__61\;\pulse2pulse__parameterized1__62\;\wfm__xdcDup__10\;\wfm__xdcDup__11\;\wfm__xdcDup__12\;\wfm__xdcDup__13\;\wfm__xdcDup__14\;\wfm__xdcDup__15\;\wfm__xdcDup__1\;\wfm__xdcDup__2\;\wfm__xdcDup__3\;\wfm__xdcDup__4\;\wfm__xdcDup__5\;\wfm__xdcDup__6\;\wfm__xdcDup__7\;\wfm__xdcDup__8\;\wfm__xdcDup__9\;\wfm_ctrl__xdcDup__10\;\wfm_ctrl__xdcDup__11\;\wfm_ctrl__xdcDup__12\;\wfm_ctrl__xdcDup__13\;\wfm_ctrl__xdcDup__14\;\wfm_ctrl__xdcDup__15\;\wfm_ctrl__xdcDup__1\;\wfm_ctrl__xdcDup__2\;\wfm_ctrl__xdcDup__3\;\wfm_ctrl__xdcDup__4\;\wfm_ctrl__xdcDup__5\;\wfm_ctrl__xdcDup__6\;\wfm_ctrl__xdcDup__7\;\wfm_ctrl__xdcDup__8\;\wfm_ctrl__xdcDup__9\;\wfm_output_fifo_compare__parameterized0\;\wfm_output_fifo_compare__parameterized0_0\;\wfm_output_fifo_xpm_cdc_async_rst__1\;\wfm_output_fifo_xpm_cdc_gray__parameterized1\;\wfm_output_fifo_xpm_cdc_single__2\;afifo;afifo_clk_x_pntrs;afifo_dmem;afifo_fifo_generator_ramfifo;afifo_fifo_generator_top;afifo_fifo_generator_v13_2_6;afifo_fifo_generator_v13_2_6_synth;afifo_memory;afifo_rd_bin_cntr;afifo_rd_fwft;afifo_rd_logic;afifo_rd_status_flags_as;afifo_reset_blk_ramfifo;afifo_wr_bin_cntr;afifo_wr_logic;afifo_wr_status_flags_as;afifo_xpm_cdc_gray;brd_clocks;brd_packet_engine;cid;cid_regs;cid_stellar_cmd;crc_32;dac3283_wfm_dpram;dac3283_wfm_dpram_blk_mem_gen_generic_cstr;dac3283_wfm_dpram_blk_mem_gen_prim_width;dac3283_wfm_dpram_blk_mem_gen_prim_wrapper;dac3283_wfm_dpram_blk_mem_gen_top;dac3283_wfm_dpram_blk_mem_gen_v8_4_5;dac3283_wfm_dpram_blk_mem_gen_v8_4_5_synth;dac3283_wfm_output_fifo;dac3283_wfm_output_fifo_blk_mem_gen_generic_cstr;dac3283_wfm_output_fifo_blk_mem_gen_prim_width;dac3283_wfm_output_fifo_blk_mem_gen_prim_wrapper;dac3283_wfm_output_fifo_blk_mem_gen_top;dac3283_wfm_output_fifo_blk_mem_gen_v8_4_5;dac3283_wfm_output_fifo_blk_mem_gen_v8_4_5_synth;dac3283_wfm_output_fifo_clk_x_pntrs;dac3283_wfm_output_fifo_compare;dac3283_wfm_output_fifo_compare_0;dac3283_wfm_output_fifo_compare_1;dac3283_wfm_output_fifo_compare_2;dac3283_wfm_output_fifo_fifo_generator_ramfifo;dac3283_wfm_output_fifo_fifo_generator_top;dac3283_wfm_output_fifo_fifo_generator_v13_2_6;dac3283_wfm_output_fifo_fifo_generator_v13_2_6_synth;dac3283_wfm_output_fifo_memory;dac3283_wfm_output_fifo_rd_bin_cntr;dac3283_wfm_output_fifo_rd_dc_as;dac3283_wfm_output_fifo_rd_handshaking_flags;dac3283_wfm_output_fifo_rd_logic;dac3283_wfm_output_fifo_rd_status_flags_as;dac3283_wfm_output_fifo_reset_blk_ramfifo;dac3283_wfm_output_fifo_wr_bin_cntr;dac3283_wfm_output_fifo_wr_dc_as;dac3283_wfm_output_fifo_wr_logic;dac3283_wfm_output_fifo_wr_status_flags_as;dac3283_wfm_output_fifo_xpm_cdc_async_rst;dac3283_wfm_output_fifo_xpm_cdc_gray;dac3283_wfm_output_fifo_xpm_cdc_single;dac38j84_jesd;dac_wrapper;eth_filter;eth_mdio;eth_rx_crc;eth_rx_stream_buf;eth_tx_crc;fifo_64_to_8;fifo_64_to_8_blk_mem_gen_generic_cstr;fifo_64_to_8_blk_mem_gen_prim_width;fifo_64_to_8_blk_mem_gen_prim_wrapper;fifo_64_to_8_blk_mem_gen_top;fifo_64_to_8_blk_mem_gen_v8_4_5;fifo_64_to_8_blk_mem_gen_v8_4_5_synth;fifo_64_to_8_clk_x_pntrs;fifo_64_to_8_compare;fifo_64_to_8_compare_0;fifo_64_to_8_fifo_generator_ramfifo;fifo_64_to_8_fifo_generator_top;fifo_64_to_8_fifo_generator_v13_2_6;fifo_64_to_8_fifo_generator_v13_2_6_synth;fifo_64_to_8_memory;fifo_64_to_8_rd_bin_cntr;fifo_64_to_8_rd_dc_as;fifo_64_to_8_rd_handshaking_flags;fifo_64_to_8_rd_logic;fifo_64_to_8_rd_status_flags_as;fifo_64_to_8_reset_blk_ramfifo;fifo_64_to_8_wr_bin_cntr;fifo_64_to_8_wr_dc_as;fifo_64_to_8_wr_logic;fifo_64_to_8_wr_status_flags_as;fifo_64_to_8_xpm_cdc_async_rst;fifo_64_to_8_xpm_cdc_gray;fifo_64_to_8_xpm_cdc_single;fmc216;fmc216_ctrl;fmc216_stellar_cmd;ge_mac_stream;gig_eth_gt_common;gig_ethernet_pcs_pma_1;gig_ethernet_pcs_pma_1_auto_neg;gig_ethernet_pcs_pma_1_block;gig_ethernet_pcs_pma_1_clk_gen;gig_ethernet_pcs_pma_1_cpll_railing;gig_ethernet_pcs_pma_1_gig_ethernet_pcs_pma_v16_2_6;gig_ethernet_pcs_pma_1_gpcs_pma_gen;gig_ethernet_pcs_pma_1_gtwizard;gig_ethernet_pcs_pma_1_gtwizard_gt;gig_ethernet_pcs_pma_1_gtwizard_init;gig_ethernet_pcs_pma_1_gtwizard_multi_gt;gig_ethernet_pcs_pma_1_johnson_cntr;gig_ethernet_pcs_pma_1_johnson_cntr_33;gig_ethernet_pcs_pma_1_reset_sync;gig_ethernet_pcs_pma_1_reset_sync_1;gig_ethernet_pcs_pma_1_reset_sync_2;gig_ethernet_pcs_pma_1_reset_sync_3;gig_ethernet_pcs_pma_1_reset_sync_30;gig_ethernet_pcs_pma_1_reset_sync_block;gig_ethernet_pcs_pma_1_reset_sync_block_34;gig_ethernet_pcs_pma_1_reset_sync_block_35;gig_ethernet_pcs_pma_1_reset_wtd_timer;gig_ethernet_pcs_pma_1_rx;gig_ethernet_pcs_pma_1_rx_elastic_buffer;gig_ethernet_pcs_pma_1_rx_rate_adapt;gig_ethernet_pcs_pma_1_rx_startup_fsm;gig_ethernet_pcs_pma_1_sgmii_adapt;gig_ethernet_pcs_pma_1_sync_block;gig_ethernet_pcs_pma_1_sync_block_1;gig_ethernet_pcs_pma_1_sync_block_10;gig_ethernet_pcs_pma_1_sync_block_11;gig_ethernet_pcs_pma_1_sync_block_12;gig_ethernet_pcs_pma_1_sync_block_13;gig_ethernet_pcs_pma_1_sync_block_14;gig_ethernet_pcs_pma_1_sync_block_15;gig_ethernet_pcs_pma_1_sync_block_16;gig_ethernet_pcs_pma_1_sync_block_31;gig_ethernet_pcs_pma_1_sync_block_32;gig_ethernet_pcs_pma_1_sync_block_5;gig_ethernet_pcs_pma_1_sync_block_6;gig_ethernet_pcs_pma_1_sync_block_7;gig_ethernet_pcs_pma_1_sync_block_8;gig_ethernet_pcs_pma_1_sync_block_9;gig_ethernet_pcs_pma_1_synchronise;gig_ethernet_pcs_pma_1_transceiver;gig_ethernet_pcs_pma_1_tx;gig_ethernet_pcs_pma_1_tx_rate_adapt;gig_ethernet_pcs_pma_1_tx_startup_fsm;gmii_eth_rx_stream;gmii_eth_tx_stream;i2c_master;i2c_master_bit_ctrl;i2c_master_byte_ctrl;i2c_master_stellar_cmd;i2c_master_top;jesd204b_vc707_8lane_dac;mac_engine;pll0;pll0_clk_wiz;router_s1d16;router_s1d16_regs;router_s1d16_stellar_cmd;rst_gen;sip_cid_ex;sip_cmd12_mux;sip_fmc216_8lane;sip_freq_cnt16;sip_i2c_master;sip_router_s1d16;sip_vc707_mac_engine_sgmii;vc707_fmc216_vivado;wfm;wfm_ctrl;wfm_output_fifo;wfm_output_fifo_blk_mem_gen_generic_cstr;wfm_output_fifo_blk_mem_gen_prim_width;wfm_output_fifo_blk_mem_gen_prim_wrapper;wfm_output_fifo_blk_mem_gen_top;wfm_output_fifo_blk_mem_gen_v8_4_5;wfm_output_fifo_blk_mem_gen_v8_4_5_synth;wfm_output_fifo_clk_x_pntrs;wfm_output_fifo_compare;wfm_output_fifo_compare_1;wfm_output_fifo_fifo_generator_ramfifo;wfm_output_fifo_fifo_generator_top;wfm_output_fifo_fifo_generator_v13_2_6;wfm_output_fifo_fifo_generator_v13_2_6_synth;wfm_output_fifo_memory;wfm_output_fifo_rd_bin_cntr;wfm_output_fifo_rd_dc_as;wfm_output_fifo_rd_handshaking_flags;wfm_output_fifo_rd_logic;wfm_output_fifo_rd_status_flags_as;wfm_output_fifo_reset_blk_ramfifo;wfm_output_fifo_wr_bin_cntr;wfm_output_fifo_wr_dc_as;wfm_output_fifo_wr_logic;wfm_output_fifo_wr_status_flags_as;wfm_output_fifo_xpm_cdc_async_rst;wfm_output_fifo_xpm_cdc_gray;wfm_output_fifo_xpm_cdc_single;xcvr_fmc216;xcvr_fmc216_common;xcvr_fmc216_common_0;xcvr_fmc216_common_reset;xcvr_fmc216_gt;xcvr_fmc216_gt_15;xcvr_fmc216_gt_16;xcvr_fmc216_gt_17;xcvr_fmc216_gt_18;xcvr_fmc216_gt_19;xcvr_fmc216_gt_20;xcvr_fmc216_gt_21;xcvr_fmc216_gt_usrclk_source;xcvr_fmc216_init;xcvr_fmc216_multi_gt;xcvr_fmc216_rx_startup_fsm;xcvr_fmc216_rx_startup_fsm_1;xcvr_fmc216_rx_startup_fsm_11;xcvr_fmc216_rx_startup_fsm_13;xcvr_fmc216_rx_startup_fsm_3;xcvr_fmc216_rx_startup_fsm_5;xcvr_fmc216_rx_startup_fsm_7;xcvr_fmc216_rx_startup_fsm_9;xcvr_fmc216_support;xcvr_fmc216_sync_block;xcvr_fmc216_sync_block_100;xcvr_fmc216_sync_block_101;xcvr_fmc216_sync_block_102;xcvr_fmc216_sync_block_103;xcvr_fmc216_sync_block_104;xcvr_fmc216_sync_block_105;xcvr_fmc216_sync_block_106;xcvr_fmc216_sync_block_107;xcvr_fmc216_sync_block_108;xcvr_fmc216_sync_block_109;xcvr_fmc216_sync_block_110;xcvr_fmc216_sync_block_111;xcvr_fmc216_sync_block_112;xcvr_fmc216_sync_block_113;xcvr_fmc216_sync_block_114;xcvr_fmc216_sync_block_115;xcvr_fmc216_sync_block_116;xcvr_fmc216_sync_block_117;xcvr_fmc216_sync_block_118;xcvr_fmc216_sync_block_119;xcvr_fmc216_sync_block_120;xcvr_fmc216_sync_block_121;xcvr_fmc216_sync_block_122;xcvr_fmc216_sync_block_123;xcvr_fmc216_sync_block_124;xcvr_fmc216_sync_block_22;xcvr_fmc216_sync_block_23;xcvr_fmc216_sync_block_24;xcvr_fmc216_sync_block_25;xcvr_fmc216_sync_block_26;xcvr_fmc216_sync_block_27;xcvr_fmc216_sync_block_28;xcvr_fmc216_sync_block_29;xcvr_fmc216_sync_block_30;xcvr_fmc216_sync_block_31;xcvr_fmc216_sync_block_32;xcvr_fmc216_sync_block_33;xcvr_fmc216_sync_block_34;xcvr_fmc216_sync_block_35;xcvr_fmc216_sync_block_36;xcvr_fmc216_sync_block_37;xcvr_fmc216_sync_block_38;xcvr_fmc216_sync_block_39;xcvr_fmc216_sync_block_40;xcvr_fmc216_sync_block_41;xcvr_fmc216_sync_block_42;xcvr_fmc216_sync_block_43;xcvr_fmc216_sync_block_44;xcvr_fmc216_sync_block_45;xcvr_fmc216_sync_block_46;xcvr_fmc216_sync_block_47;xcvr_fmc216_sync_block_48;xcvr_fmc216_sync_block_49;xcvr_fmc216_sync_block_50;xcvr_fmc216_sync_block_51;xcvr_fmc216_sync_block_52;xcvr_fmc216_sync_block_53;xcvr_fmc216_sync_block_54;xcvr_fmc216_sync_block_55;xcvr_fmc216_sync_block_56;xcvr_fmc216_sync_block_57;xcvr_fmc216_sync_block_58;xcvr_fmc216_sync_block_59;xcvr_fmc216_sync_block_60;xcvr_fmc216_sync_block_61;xcvr_fmc216_sync_block_62;xcvr_fmc216_sync_block_63;xcvr_fmc216_sync_block_64;xcvr_fmc216_sync_block_65;xcvr_fmc216_sync_block_66;xcvr_fmc216_sync_block_67;xcvr_fmc216_sync_block_68;xcvr_fmc216_sync_block_69;xcvr_fmc216_sync_block_70;xcvr_fmc216_sync_block_71;xcvr_fmc216_sync_block_72;xcvr_fmc216_sync_block_73;xcvr_fmc216_sync_block_74;xcvr_fmc216_sync_block_75;xcvr_fmc216_sync_block_76;xcvr_fmc216_sync_block_77;xcvr_fmc216_sync_block_78;xcvr_fmc216_sync_block_79;xcvr_fmc216_sync_block_80;xcvr_fmc216_sync_block_81;xcvr_fmc216_sync_block_82;xcvr_fmc216_sync_block_83;xcvr_fmc216_sync_block_84;xcvr_fmc216_sync_block_85;xcvr_fmc216_sync_block_86;xcvr_fmc216_sync_block_87;xcvr_fmc216_sync_block_88;xcvr_fmc216_sync_block_89;xcvr_fmc216_sync_block_90;xcvr_fmc216_sync_block_91;xcvr_fmc216_sync_block_92;xcvr_fmc216_sync_block_93;xcvr_fmc216_sync_block_94;xcvr_fmc216_sync_block_95;xcvr_fmc216_sync_block_96;xcvr_fmc216_sync_block_97;xcvr_fmc216_sync_block_98;xcvr_fmc216_sync_block_99;xcvr_fmc216_tx_startup_fsm;xcvr_fmc216_tx_startup_fsm_10;xcvr_fmc216_tx_startup_fsm_12;xcvr_fmc216_tx_startup_fsm_14;xcvr_fmc216_tx_startup_fsm_2;xcvr_fmc216_tx_startup_fsm_4;xcvr_fmc216_tx_startup_fsm_6;xcvr_fmc216_tx_startup_fsm_8;xcvr_wrapper,,,,,,,,
C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd,1458163780,vhdl,,,,testbench,,,,,,,,
