// Seed: 2637111936
module module_0;
  wire id_1;
  wire id_2, id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  always assert (id_2);
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input logic id_3,
    input tri1 id_4
);
  final id_6 <= id_3;
  module_0();
  always $display(1,, 1, id_3, 1);
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  module_0();
  always begin
    id_1 = id_2;
  end
  assign id_1 = 1;
endmodule
