<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/long_div.v.html" target="file-frame">third_party/tests/ivtest/ivltests/long_div.v</a>
defines: 
time_elapsed: 1.200s
ram usage: 40512 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpuezujedc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/long_div.v.html" target="file-frame">third_party/tests/ivtest/ivltests/long_div.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/long_div.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/long_div.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/long_div.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/long_div.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/long_div.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/long_div.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpuezujedc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpuezujedc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpuezujedc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/long_div.v.html" target="file-frame">third_party/tests/ivtest/ivltests/long_div.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:11
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:12
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:12
           |vpiName:a
           |vpiFullName:work@test.a
         |vpiRhs:
         \_constant: , line:12
           |vpiConstType:5
           |vpiDecompile:&#39;h1
           |HEX:&#39;h1
       |vpiStmt:
       \_assignment: , line:13
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:13
           |vpiName:b
           |vpiFullName:work@test.b
         |vpiRhs:
         \_constant: , line:13
           |vpiConstType:5
           |vpiDecompile:&#39;h1
           |HEX:&#39;h1
       |vpiStmt:
       \_assignment: , line:14
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a_l), line:14
           |vpiName:a_l
           |vpiFullName:work@test.a_l
         |vpiRhs:
         \_constant: , line:14
           |vpiConstType:5
           |vpiDecompile:&#39;h1
           |HEX:&#39;h1
       |vpiStmt:
       \_assignment: , line:15
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b_l), line:15
           |vpiName:b_l
           |vpiFullName:work@test.b_l
         |vpiRhs:
         \_constant: , line:15
           |vpiConstType:5
           |vpiDecompile:&#39;h1
           |HEX:&#39;h1
       |vpiStmt:
       \_delay_control: , line:16
         |#1
       |vpiStmt:
       \_sys_func_call: ($display), line:18
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:18
           |vpiConstType:6
           |vpiDecompile:&#34;Using normal math routines.&#34;
           |vpiSize:29
           |STRING:&#34;Using normal math routines.&#34;
       |vpiStmt:
       \_sys_func_call: ($display), line:19
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:19
           |vpiConstType:6
           |vpiDecompile:&#34;Result:  %0d\nModulus: %h&#34;
           |vpiSize:27
           |STRING:&#34;Result:  %0d\nModulus: %h&#34;
         |vpiArgument:
         \_ref_obj: (result), line:19
           |vpiName:result
         |vpiArgument:
         \_ref_obj: (mod), line:19
           |vpiName:mod
       |vpiStmt:
       \_sys_func_call: ($display), line:20
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:20
           |vpiConstType:6
           |vpiDecompile:&#34;\nUsing wide math routines.&#34;
           |vpiSize:29
           |STRING:&#34;\nUsing wide math routines.&#34;
       |vpiStmt:
       \_sys_func_call: ($display), line:21
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:21
           |vpiConstType:6
           |vpiDecompile:&#34;Result:  %0d\nModulus: %h&#34;
           |vpiSize:27
           |STRING:&#34;Result:  %0d\nModulus: %h&#34;
         |vpiArgument:
         \_ref_obj: (result_l), line:21
           |vpiName:result_l
         |vpiArgument:
         \_ref_obj: (mod_l), line:21
           |vpiName:mod_l
   |vpiContAssign:
   \_cont_assign: , line:6
     |vpiRhs:
     \_operation: , line:6
       |vpiOpType:12
       |vpiOperand:
       \_ref_obj: (a), line:6
         |vpiName:a
         |vpiFullName:work@test.a
       |vpiOperand:
       \_ref_obj: (b), line:6
         |vpiName:b
         |vpiFullName:work@test.b
     |vpiLhs:
     \_ref_obj: (result), line:6
       |vpiName:result
       |vpiFullName:work@test.result
   |vpiContAssign:
   \_cont_assign: , line:7
     |vpiRhs:
     \_operation: , line:7
       |vpiOpType:13
       |vpiOperand:
       \_ref_obj: (a), line:7
         |vpiName:a
         |vpiFullName:work@test.a
       |vpiOperand:
       \_ref_obj: (b), line:7
         |vpiName:b
         |vpiFullName:work@test.b
     |vpiLhs:
     \_ref_obj: (mod), line:7
       |vpiName:mod
       |vpiFullName:work@test.mod
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_operation: , line:8
       |vpiOpType:12
       |vpiOperand:
       \_ref_obj: (a_l), line:8
         |vpiName:a_l
         |vpiFullName:work@test.a_l
       |vpiOperand:
       \_ref_obj: (b_l), line:8
         |vpiName:b_l
         |vpiFullName:work@test.b_l
     |vpiLhs:
     \_ref_obj: (result_l), line:8
       |vpiName:result_l
       |vpiFullName:work@test.result_l
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiRhs:
     \_operation: , line:9
       |vpiOpType:13
       |vpiOperand:
       \_ref_obj: (a_l), line:9
         |vpiName:a_l
         |vpiFullName:work@test.a_l
       |vpiOperand:
       \_ref_obj: (b_l), line:9
         |vpiName:b_l
         |vpiFullName:work@test.b_l
     |vpiLhs:
     \_ref_obj: (mod_l), line:9
       |vpiName:mod_l
       |vpiFullName:work@test.mod_l
   |vpiNet:
   \_logic_net: (a), line:3
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:3
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a_l), line:4
     |vpiName:a_l
     |vpiFullName:work@test.a_l
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b_l), line:4
     |vpiName:b_l
     |vpiFullName:work@test.b_l
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:6
     |vpiName:result
     |vpiFullName:work@test.result
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mod), line:7
     |vpiName:mod
     |vpiFullName:work@test.mod
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (result_l), line:8
     |vpiName:result_l
     |vpiFullName:work@test.result_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mod_l), line:9
     |vpiName:mod_l
     |vpiFullName:work@test.mod_l
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/long_div.v.html" target="file-frame">third_party/tests/ivtest/ivltests/long_div.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (a), line:3, parent:work@test
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:48
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:3, parent:work@test
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:48
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (a_l), line:4, parent:work@test
     |vpiName:a_l
     |vpiFullName:work@test.a_l
     |vpiNetType:48
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:65
         |vpiSize:32
         |INT:65
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b_l), line:4, parent:work@test
     |vpiName:b_l
     |vpiFullName:work@test.b_l
     |vpiNetType:48
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:65
         |vpiSize:32
         |INT:65
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (result), line:6, parent:work@test
     |vpiName:result
     |vpiFullName:work@test.result
     |vpiNetType:1
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (mod), line:7, parent:work@test
     |vpiName:mod
     |vpiFullName:work@test.mod
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (result_l), line:8, parent:work@test
     |vpiName:result_l
     |vpiFullName:work@test.result_l
     |vpiNetType:1
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:65
         |vpiSize:32
         |INT:65
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (mod_l), line:9, parent:work@test
     |vpiName:mod_l
     |vpiFullName:work@test.mod_l
     |vpiNetType:1
     |vpiRange:
     \_range: , line:9
       |vpiLeftRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:65
         |vpiSize:32
         |INT:65
       |vpiRightRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mod of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \result_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mod_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 8
Object: \result of type 608
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
ERROR: Encountered unhandled operation: 12

</pre>
</body>