{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.52183",
   "Default View_TopLeft":"796,832",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port axi_mig -pg 1 -lvl 5 -x 1650 -y 470 -defaultsOSRD
preplace port port-id_ram_a_req -pg 1 -lvl 0 -x -10 -y 1050 -defaultsOSRD
preplace port port-id_ram_a_rd_n -pg 1 -lvl 0 -x -10 -y 1070 -defaultsOSRD
preplace port port-id_ram_b_req_t -pg 1 -lvl 0 -x -10 -y 1090 -defaultsOSRD
preplace port port-id_cpu_wait_n -pg 1 -lvl 5 -x 1650 -y 1090 -defaultsOSRD
preplace port port-id_clk_ui -pg 1 -lvl 0 -x -10 -y 730 -defaultsOSRD
preplace port port-id_reset_ui -pg 1 -lvl 0 -x -10 -y 710 -defaultsOSRD
preplace port port-id_clk_memory -pg 1 -lvl 0 -x -10 -y 1130 -defaultsOSRD
preplace port port-id_clk_peripheral_n -pg 1 -lvl 0 -x -10 -y 1110 -defaultsOSRD
preplace port port-id_aresetn -pg 1 -lvl 5 -x 1650 -y 700 -defaultsOSRD
preplace port port-id_memory_resetn -pg 1 -lvl 0 -x -10 -y 690 -defaultsOSRD
preplace portBus ram_a_addr -pg 1 -lvl 0 -x -10 -y 990 -defaultsOSRD
preplace portBus ram_b_addr -pg 1 -lvl 0 -x -10 -y 1010 -defaultsOSRD
preplace portBus ram_a_do -pg 1 -lvl 0 -x -10 -y 1030 -defaultsOSRD
preplace portBus ram_a_di -pg 1 -lvl 5 -x 1650 -y 1050 -defaultsOSRD
preplace portBus ram_b_di -pg 1 -lvl 5 -x 1650 -y 1070 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1480 -y 470 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 3 -x 1070 -y 630 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 3 -x 1070 -y 770 -defaultsOSRD
preplace inst bram_read_0 -pg 1 -lvl 2 -x 620 -y 920 -defaultsOSRD
preplace inst bram_write_0 -pg 1 -lvl 2 -x 620 -y 370 -defaultsOSRD
preplace inst bram_write_1 -pg 1 -lvl 2 -x 620 -y 560 -defaultsOSRD
preplace inst input_logic_0 -pg 1 -lvl 1 -x 200 -y 1060 -defaultsOSRD
preplace inst output_logic_0 -pg 1 -lvl 4 -x 1480 -y 1070 -defaultsOSRD
preplace inst write_a -pg 1 -lvl 3 -x 1070 -y 1210 -defaultsOSRD
preplace inst reset_logic_0 -pg 1 -lvl 2 -x 620 -y 720 -defaultsOSRD
preplace inst read_a -pg 1 -lvl 3 -x 1070 -y 980 -defaultsOSRD
preplace inst read_b1 -pg 1 -lvl 3 -x 1070 -y 120 -defaultsOSRD
preplace inst read_b0 -pg 1 -lvl 3 -x 1070 -y 400 -defaultsOSRD
preplace netloc ARESETN_1 1 2 2 790J 560 1300
preplace netloc M00_ACLK_1 1 0 4 NJ 730 390 250 NJ 250 1290
preplace netloc Net 1 2 2 900 1110 1230
preplace netloc arbitrator_0_wait_n 1 4 1 NJ 1090
preplace netloc bram_read_0_addr0 1 2 1 800 340n
preplace netloc bram_read_0_addr1 1 2 1 770 60n
preplace netloc bram_read_0_data 1 2 2 860J 860 1320
preplace netloc clk_memory_1 1 0 4 20 930 400 220 830 540 1310
preplace netloc clk_peripheral_n_1 1 0 4 10 1190 410J 1100 NJ 1100 1260J
preplace netloc input_logic_0_ram_b_addr_reg 1 1 1 440 900n
preplace netloc input_logic_0_re_a 1 1 2 390J 820 810
preplace netloc input_logic_0_re_b 1 1 2 370 230 870
preplace netloc input_logic_0_we_a 1 1 2 380J 1020 790
preplace netloc logic_controller_0_aresetn 1 2 2 840 550 1320
preplace netloc memory_resetn_1 1 0 2 NJ 690 N
preplace netloc output_logic_0_data_a_o 1 4 1 NJ 1050
preplace netloc output_logic_0_data_b_o 1 4 1 NJ 1070
preplace netloc ram_a_addr_1 1 0 1 NJ 990
preplace netloc ram_a_addr_2 1 1 2 NJ 1070 870
preplace netloc ram_a_do_1 1 1 2 NJ 1110 770
preplace netloc ram_a_do_2 1 0 1 NJ 1030
preplace netloc ram_a_rd_n_1 1 0 1 NJ 1070
preplace netloc ram_a_req_1 1 0 1 NJ 1050
preplace netloc ram_b_addr_2 1 0 1 NJ 1010
preplace netloc ram_b_req_t_1 1 0 1 NJ 1090
preplace netloc read_a_data 1 3 1 1300 960n
preplace netloc read_a_ready 1 3 1 1260 1020n
preplace netloc read_b0_cache 1 1 3 440 260 NJ 260 1230
preplace netloc read_b0_caddr 1 1 3 450 460 780J 520 1240
preplace netloc read_b0_ready 1 1 3 460 470 860J 530 1230
preplace netloc read_b1_cache 1 1 3 420 270 NJ 270 1270
preplace netloc read_b1_caddr 1 1 3 430 280 NJ 280 1240
preplace netloc read_b1_ready 1 1 3 410 240 NJ 240 1230
preplace netloc reset_logic_0_aresetn 1 2 3 NJ 700 NJ 700 NJ
preplace netloc reset_ui_1 1 0 2 NJ 710 NJ
preplace netloc write_a_ready 1 3 1 1310 1070n
preplace netloc write_a_write_addr 1 2 2 880 840 1250
preplace netloc write_a_write_data 1 2 2 890 850 1240
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 NJ 470
preplace netloc bram_read_0_bram0 1 2 1 820 640n
preplace netloc bram_read_0_bram1 1 2 1 850 780n
preplace netloc bram_write_0_bram 1 2 1 870 370n
preplace netloc bram_write_1_bram 1 2 1 780 560n
preplace netloc read_a0_interface_aximm 1 3 1 1280 340n
preplace netloc read_b0_0_interface_aximm 1 3 1 N 360
preplace netloc read_b0_1_interface_aximm 1 3 1 1320 80n
preplace netloc write_a_interface_aximm 1 3 1 1270 320n
levelinfo -pg 1 -10 200 620 1070 1480 1650
pagesize -pg 1 -db -bbox -sgen -180 0 1790 1310
"
}
0
