{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755866216961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755866216962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 06:36:56 2025 " "Processing started: Fri Aug 22 06:36:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755866216962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755866216962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema_3 -c problema_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema_3 -c problema_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755866216962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755866217269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755866217269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problema_3 " "Found entity 1: problema_3" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755866223093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755866223093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problema_3_tb " "Found entity 1: problema_3_tb" {  } { { "problema_3_tb.sv" "" { Text "C:/TallerDigital/problema_3/problema_3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755866223095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755866223095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.sv" "" { Text "C:/TallerDigital/problema_3/display7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755866223097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755866223097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema_3 " "Elaborating entity \"problema_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755866223115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 problema_3.sv(11) " "Verilog HDL assignment warning at problema_3.sv(11): truncated value with size 32 to match size of target (6)" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755866223116 "|problema_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:_seg_h " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:_seg_h\"" {  } { { "problema_3.sv" "_seg_h" { Text "C:/TallerDigital/problema_3/problema_3.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755866223130 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_lut.data_a 0 display7seg.sv(5) " "Net \"seg_lut.data_a\" at display7seg.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "display7seg.sv" "" { Text "C:/TallerDigital/problema_3/display7seg.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755866223131 "|problema_3|display7seg:_seg_h"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_lut.waddr_a 0 display7seg.sv(5) " "Net \"seg_lut.waddr_a\" at display7seg.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "display7seg.sv" "" { Text "C:/TallerDigital/problema_3/display7seg.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755866223131 "|problema_3|display7seg:_seg_h"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_lut.we_a 0 display7seg.sv(5) " "Net \"seg_lut.we_a\" at display7seg.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "display7seg.sv" "" { Text "C:/TallerDigital/problema_3/display7seg.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755866223131 "|problema_3|display7seg:_seg_h"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display7seg:_seg_l\|seg_lut " "RAM logic \"display7seg:_seg_l\|seg_lut\" is uninferred due to inappropriate RAM size" {  } { { "display7seg.sv" "seg_lut" { Text "C:/TallerDigital/problema_3/display7seg.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1755866223305 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display7seg:_seg_h\|seg_lut " "RAM logic \"display7seg:_seg_h\|seg_lut\" is uninferred due to inappropriate RAM size" {  } { { "display7seg.sv" "seg_lut" { Text "C:/TallerDigital/problema_3/display7seg.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1755866223305 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1755866223305 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755866223380 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[0\]~reg0 q\[0\]~reg0_emulated q\[0\]~1 " "Register \"q\[0\]~reg0\" is converted into an equivalent circuit using register \"q\[0\]~reg0_emulated\" and latch \"q\[0\]~1\"" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755866223383 "|problema_3|q[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[1\]~reg0 q\[1\]~reg0_emulated q\[1\]~5 " "Register \"q\[1\]~reg0\" is converted into an equivalent circuit using register \"q\[1\]~reg0_emulated\" and latch \"q\[1\]~5\"" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755866223383 "|problema_3|q[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[2\]~reg0 q\[2\]~reg0_emulated q\[2\]~9 " "Register \"q\[2\]~reg0\" is converted into an equivalent circuit using register \"q\[2\]~reg0_emulated\" and latch \"q\[2\]~9\"" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755866223383 "|problema_3|q[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[3\]~reg0 q\[3\]~reg0_emulated q\[3\]~13 " "Register \"q\[3\]~reg0\" is converted into an equivalent circuit using register \"q\[3\]~reg0_emulated\" and latch \"q\[3\]~13\"" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755866223383 "|problema_3|q[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[4\]~reg0 q\[4\]~reg0_emulated q\[4\]~17 " "Register \"q\[4\]~reg0\" is converted into an equivalent circuit using register \"q\[4\]~reg0_emulated\" and latch \"q\[4\]~17\"" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755866223383 "|problema_3|q[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[5\]~reg0 q\[5\]~reg0_emulated q\[5\]~21 " "Register \"q\[5\]~reg0\" is converted into an equivalent circuit using register \"q\[5\]~reg0_emulated\" and latch \"q\[5\]~21\"" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755866223383 "|problema_3|q[5]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1755866223383 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[5\] GND " "Pin \"seg_h\[5\]\" is stuck at GND" {  } { { "problema_3.sv" "" { Text "C:/TallerDigital/problema_3/problema_3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755866223389 "|problema_3|seg_h[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755866223389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755866223442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755866223655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755866223655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755866223678 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755866223678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755866223678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755866223678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755866223695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 06:37:03 2025 " "Processing ended: Fri Aug 22 06:37:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755866223695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755866223695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755866223695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755866223695 ""}
