<stg><name>backsub</name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="95">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="3" to="4">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="4" to="5">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="5" to="6">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="7">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="7" to="8">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="8" to="9">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="9" to="10">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="10" to="13">
<condition id="171">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="10" to="11">
<condition id="174">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="11" to="12">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="12" to="10">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="13" to="14">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="14" to="15">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="15" to="16">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="16" to="17">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="17" to="18">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="18" to="19">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="19" to="20">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="20" to="21">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="21" to="24">
<condition id="175">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="21" to="22">
<condition id="178">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="22" to="23">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="23" to="21">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="24" to="25">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="25" to="26">
<condition id="128">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="25" to="33">
<condition id="127">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="25" to="29">
<condition id="135">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="26" to="27">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="27" to="28">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="28" to="25">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="29" to="30">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="30" to="31">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="31" to="32">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="32" to="25">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="33" to="34">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="34" to="37">
<condition id="179">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="34" to="35">
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="35" to="36">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="36" to="34">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="37" to="38">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="38" to="39">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="39" to="40">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="40" to="41">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="41" to="42">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="42" to="45">
<condition id="183">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="42" to="43">
<condition id="186">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="43" to="44">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="44" to="42">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="45" to="46">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="46" to="47">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="47" to="48">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="48" to="49">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="49" to="2">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %para_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %para)

]]></node>
<StgValue><ssdm name="para_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

]]></node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %frame_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_out)

]]></node>
<StgValue><ssdm name="frame_out_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

]]></node>
<StgValue><ssdm name="frame_in_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %para_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="31" op_0_bw="30">
<![CDATA[
:5  %tmp_10_cast = zext i30 %tmp_4 to i31

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="33" op_0_bw="32">
<![CDATA[
:6  %tmp_30_cast = sext i32 %frame_out_read to i33

]]></node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="33" op_0_bw="32">
<![CDATA[
:7  %tmp_31_cast = sext i32 %frame_in_read to i33

]]></node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem_offset), !map !48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_out, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(float* %gmem_offset, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %para, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %x = phi i9 [ 0, %0 ], [ %x_1, %burst.wr.end33 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %burst.wr.end33 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:2  %phi_mul9 = phi i19 [ 0, %0 ], [ %next_mul1, %burst.wr.end33 ]

]]></node>
<StgValue><ssdm name="phi_mul9"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %next_mul1 = add i19 %phi_mul9, 1800

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %next_mul = add i17 %phi_mul, 300

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %exitcond2 = icmp eq i9 %x, -256

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %x_1 = add i9 %x, 1

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond2, label %5, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="31" op_0_bw="19">
<![CDATA[
:2  %tmp_5 = zext i19 %phi_mul9 to i31

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %tmp_7 = add i31 %tmp_5, %tmp_10_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="31">
<![CDATA[
:4  %tmp_10 = zext i31 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset_addr = getelementptr float* %gmem_offset, i64 %tmp_10

]]></node>
<StgValue><ssdm name="gmem_offset_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset_addr, i32 1800)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i11 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header:1  %exitcond9 = icmp eq i11 %indvar, -248

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header:3  %indvar_next = add i11 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond9, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.body:3  %gmem_offset_addr_1 = getelementptr float* %gmem_offset, i64 %tmp_10

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:4  %gmem_offset_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset_addr_1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([78 x i8]* @memcpy_OC_backsub_IC_unsigned_s) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="11">
<![CDATA[
burst.rd.body:5  %tmp_6 = zext i11 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:6  %parameters_addr = getelementptr [1800 x float]* @parameters, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="parameters_addr"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
burst.rd.body:7  store float %gmem_offset_addr_1_read, float* %parameters_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:9  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="33" op_0_bw="17">
<![CDATA[
burst.rd.end:0  %tmp_27 = zext i17 %phi_mul to i33

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.rd.end:1  %tmp_29 = add i33 %tmp_27, %tmp_31_cast

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="33">
<![CDATA[
burst.rd.end:2  %tmp_30 = sext i33 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.end:3  %gmem_addr = getelementptr i8* %gmem, i64 %tmp_30

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

]]></node>
<StgValue><ssdm name="p_rd_req11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

]]></node>
<StgValue><ssdm name="p_rd_req11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

]]></node>
<StgValue><ssdm name="p_rd_req11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

]]></node>
<StgValue><ssdm name="p_rd_req11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="119" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

]]></node>
<StgValue><ssdm name="p_rd_req11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="120" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

]]></node>
<StgValue><ssdm name="p_rd_req11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="121" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end:4  %p_rd_req11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 300)

]]></node>
<StgValue><ssdm name="p_rd_req11"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:5  br label %burst.rd.header14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.rd.header14:0  %indvar1 = phi i9 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body15 ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header14:1  %exitcond3 = icmp eq i9 %indvar1, -212

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header14:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header14:3  %indvar_next1 = add i9 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header14:4  br i1 %exitcond3, label %burst.rd.end13, label %burst.rd.body15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="128" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.body15:3  %gmem_addr_1 = getelementptr i8* %gmem, i64 %tmp_30

]]></node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body15:4  %gmem_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body15:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body15:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body15:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="9">
<![CDATA[
burst.rd.body15:5  %tmp_8 = zext i9 %indvar1 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body15:6  %data_array_addr = getelementptr [300 x i8]* @data_array, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="data_array_addr"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
burst.rd.body15:7  store i8 %gmem_addr_1_read, i8* %data_array_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body15:8  %burstread_rend24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend24"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body15:9  br label %burst.rd.header14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end13:0  br i1 %init_read, label %.preheader3, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="139" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i9 [ %j_1, %4 ], [ 0, %burst.rd.end13 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %exitcond = icmp eq i9 %j, -212

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2  %j_1 = add i9 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %.loopexit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_24 = zext i9 %j to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="144" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %data_array_addr_2 = getelementptr inbounds [300 x i8]* @data_array, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="data_array_addr_2"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="9">
<![CDATA[
:5  %data_array_load_1 = load i8* %data_array_addr_2, align 1

]]></node>
<StgValue><ssdm name="data_array_load_1"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader3:0  %i = phi i9 [ %i_1, %3 ], [ 0, %burst.rd.end13 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i9 %i, -212

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3:2  %i_1 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:3  br i1 %exitcond1, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="17" op_0_bw="9">
<![CDATA[
:0  %i_cast8 = zext i9 %i to i17

]]></node>
<StgValue><ssdm name="i_cast8"/></StgValue>
</operation>

<operation id="151" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %tmp_9 = add i17 %i_cast8, %phi_mul

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="152" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
:5  %tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_9, i1 false)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="18">
<![CDATA[
:6  %tmp_32 = zext i18 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7  %tmp_33 = or i18 %tmp_s, 1

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="155" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:8  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="156" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %matchsum_addr = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="matchsum_addr"/></StgValue>
</operation>

<operation id="157" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:10  store i8 0, i8* %matchsum_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %matchsum_addr_1 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="matchsum_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:12  store i8 0, i8* %matchsum_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %back_gauss_addr = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="back_gauss_addr"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:14  store i1 true, i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %back_gauss_addr_1 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="back_gauss_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:16  store i1 true, i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:17  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %i, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="13" op_0_bw="12">
<![CDATA[
:18  %p_shl_cast = zext i12 %p_shl to i13

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:19  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i, i1 false)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="13" op_0_bw="10">
<![CDATA[
:20  %p_shl1_cast = zext i10 %p_shl1 to i13

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:21  %tmp_11 = sub i13 %p_shl_cast, %p_shl1_cast

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="13">
<![CDATA[
:22  %tmp_11_cast = sext i13 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="64" op_0_bw="32">
<![CDATA[
:23  %tmp_12 = zext i32 %tmp_11_cast to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %parameters_addr_1 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="parameters_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:25  store float 0.000000e+00, float* %parameters_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_13 = or i32 %tmp_11_cast, 1

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
:27  %tmp_14 = zext i32 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %parameters_addr_2 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="parameters_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:29  store float 0.000000e+00, float* %parameters_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.loopexit:0  %tmp_31 = add i33 %tmp_27, %tmp_30_cast

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="178" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="9">
<![CDATA[
:5  %data_array_load_1 = load i8* %data_array_addr_2, align 1

]]></node>
<StgValue><ssdm name="data_array_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="179" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="9" op_3_bw="32" op_4_bw="9">
<![CDATA[
:6  %tmp_25 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load_1, i9 %j, [1800 x float]* @parameters, i9 %x) nounwind

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="9" op_3_bw="32" op_4_bw="9">
<![CDATA[
:6  %tmp_25 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load_1, i9 %j, [1800 x float]* @parameters, i9 %x) nounwind

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_frame_addr_1 = getelementptr [300 x i1]* @out_frame, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="out_frame_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:8  store i1 %tmp_25, i1* %out_frame_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:9  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="188" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_15 = add i13 %tmp_11, 2

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="13">
<![CDATA[
:31  %tmp_15_cast = sext i13 %tmp_15 to i32

]]></node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="32">
<![CDATA[
:32  %tmp_16 = zext i32 %tmp_15_cast to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %parameters_addr_3 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="parameters_addr_3"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:34  store float 4.900000e+03, float* %parameters_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:35  %tmp_17 = add i13 %tmp_11, 3

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="13">
<![CDATA[
:36  %tmp_17_cast = sext i13 %tmp_17 to i32

]]></node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="32">
<![CDATA[
:37  %tmp_18 = zext i32 %tmp_17_cast to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %parameters_addr_4 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="parameters_addr_4"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:39  store float 4.900000e+03, float* %parameters_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="64" op_0_bw="9">
<![CDATA[
:50  %tmp_23 = zext i9 %i to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %data_array_addr_1 = getelementptr inbounds [300 x i8]* @data_array, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="data_array_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="9">
<![CDATA[
:52  %data_array_load = load i8* %data_array_addr_1, align 1

]]></node>
<StgValue><ssdm name="data_array_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="201" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:40  %tmp_19 = add i13 %tmp_11, 4

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="13">
<![CDATA[
:41  %tmp_19_cast = sext i13 %tmp_19 to i32

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="32">
<![CDATA[
:42  %tmp_20 = zext i32 %tmp_19_cast to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %parameters_addr_5 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="parameters_addr_5"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:44  store float 0x3FB70A3D80000000, float* %parameters_addr_5, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:45  %tmp_21 = add i13 %tmp_11, 5

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="13">
<![CDATA[
:46  %tmp_21_cast = sext i13 %tmp_21 to i32

]]></node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_22 = zext i32 %tmp_21_cast to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %parameters_addr_6 = getelementptr inbounds [1800 x float]* @parameters, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="parameters_addr_6"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:49  store float 0x3FB70A3D80000000, float* %parameters_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="9">
<![CDATA[
:52  %data_array_load = load i8* %data_array_addr_1, align 1

]]></node>
<StgValue><ssdm name="data_array_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="212" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="9" op_3_bw="32" op_4_bw="9">
<![CDATA[
:53  %tmp_2 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load, i9 %i, [1800 x float]* @parameters, i9 %x) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="213" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1811) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="215" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="9" op_3_bw="32" op_4_bw="9">
<![CDATA[
:53  %tmp_2 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load, i9 %i, [1800 x float]* @parameters, i9 %x) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %out_frame_addr = getelementptr [300 x i1]* @out_frame, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="out_frame_addr"/></StgValue>
</operation>

<operation id="218" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:55  store i1 %tmp_2, i1* %out_frame_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:56  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1811, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0">
<![CDATA[
:57  br label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="221" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="33">
<![CDATA[
.loopexit:1  %tmp_36 = sext i33 %tmp_31 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.loopexit:2  %gmem_addr_2 = getelementptr i8* %gmem, i64 %tmp_36

]]></node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr_2, i32 300)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar2 = phi i9 [ 0, %.loopexit ], [ %indvar_next2, %burst.wr.body ]

]]></node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header:1  %exitcond4 = icmp eq i9 %indvar2, -212

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header:3  %indvar_next2 = add i9 %indvar2, 1

]]></node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond4, label %burst.wr.header34.preheader, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="9">
<![CDATA[
burst.wr.body:3  %tmp_26 = zext i9 %indvar2 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %out_frame_addr_2 = getelementptr [300 x i1]* @out_frame, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="out_frame_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="9">
<![CDATA[
burst.wr.body:5  %out_frame_load = load i1* %out_frame_addr_2, align 1

]]></node>
<StgValue><ssdm name="out_frame_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="233" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="9">
<![CDATA[
burst.wr.body:5  %out_frame_load = load i1* %out_frame_addr_2, align 1

]]></node>
<StgValue><ssdm name="out_frame_load"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.wr.body:6  %extLd = select i1 %out_frame_load, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([86 x i8]* @memcpy_OC_frame_out_OC_backsub) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.body:7  %gmem_addr_4 = getelementptr i8* %gmem, i64 %tmp_36

]]></node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body:8  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr_4, i8 %extLd, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:9  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:10  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.header34.preheader:0  %gmem_addr_3 = getelementptr i8* %gmem, i64 %tmp_36

]]></node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="244" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="245" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="246" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="247" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header34.preheader:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="248" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.wr.header34.preheader:2  %gmem_offset_addr_2 = getelementptr float* %gmem_offset, i64 %tmp_10

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2"/></StgValue>
</operation>

<operation id="249" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header34.preheader:3  %p_wr_req12 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr_2, i32 1800)

]]></node>
<StgValue><ssdm name="p_wr_req12"/></StgValue>
</operation>

<operation id="250" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header34.preheader:4  br label %burst.wr.header34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="251" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.wr.header34:0  %indvar3 = phi i11 [ %indvar_next3, %burst.wr.body35 ], [ 0, %burst.wr.header34.preheader ]

]]></node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="252" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header34:1  %exitcond5 = icmp eq i11 %indvar3, -248

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="253" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header34:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header34:3  %indvar_next3 = add i11 %indvar3, 1

]]></node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header34:4  br i1 %exitcond5, label %burst.wr.end33, label %burst.wr.body35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="11">
<![CDATA[
burst.wr.body35:3  %tmp_28 = zext i11 %indvar3 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="257" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body35:4  %parameters_addr_7 = getelementptr [1800 x float]* @parameters, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="parameters_addr_7"/></StgValue>
</operation>

<operation id="258" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body35:5  %parameters_load = load float* %parameters_addr_7, align 4

]]></node>
<StgValue><ssdm name="parameters_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="259" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body35:5  %parameters_load = load float* %parameters_addr_7, align 4

]]></node>
<StgValue><ssdm name="parameters_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="260" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body35:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body35:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body35:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopName([82 x i8]* @memcpy_OC_para_OC_backsub_IC_u) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="263" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.wr.body35:6  %gmem_offset_addr_4 = getelementptr float* %gmem_offset, i64 %tmp_10

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4"/></StgValue>
</operation>

<operation id="264" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body35:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_4, float %parameters_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body35:8  %burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend45"/></StgValue>
</operation>

<operation id="266" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body35:9  br label %burst.wr.header34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="267" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.wr.end33:0  %gmem_offset_addr_3 = getelementptr float* %gmem_offset, i64 %tmp_10

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3"/></StgValue>
</operation>

<operation id="268" st_id="45" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="269" st_id="46" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp13"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="270" st_id="47" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="271" st_id="48" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="272" st_id="49" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end33:1  %p_wr_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp13"/></StgValue>
</operation>

<operation id="273" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end33:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="274" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end33:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
