# Reading D:/Software/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fa_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/quartus_demo/lab1 {E:/quartus_demo/lab1/fa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:33 on Sep 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/quartus_demo/lab1" E:/quartus_demo/lab1/fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:22:33 on Sep 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/quartus_demo/lab1 {E:/quartus_demo/lab1/fa_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:33 on Sep 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/quartus_demo/lab1" E:/quartus_demo/lab1/fa_tb.v 
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 23:22:33 on Sep 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fa_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" fa_tb 
# Start time: 23:22:34 on Sep 11,2020
# Loading work.fa_tb
# Loading work.fa
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Can't move the Now cursor.
# End time: 23:22:49 on Sep 11,2020, Elapsed time: 0:00:15
# Errors: 1, Warnings: 0
