---
layout: post
title:  "FSM in verilog"
date:   2015-03-08 22:21:49
categories: Verilog-Practise
tags: Verilog
---
For review, practice and future reference~~

FSM: 

![cr:(see watermark)]({{ site.baseurl }}/assets/img/effective-coding-styles-7-638.jpg)

cr:(see watermark)

If outputs are simply determined by **current state**, that's called a "**Moore Machine**".<br />
If outputs are determined by **current state** and **inputs**, that's called a "**Mealy Machine**".<br />


Sequence Detector.

A module to practise your skill in coding FSM in v.