

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Fri Jan 03 03:12:19 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4321
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 23/03/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4321 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F80                     PORTA           equ	3968	;# 
    90   000F81                     PORTB           equ	3969	;# 
    91   000F82                     PORTC           equ	3970	;# 
    92   000F83                     PORTD           equ	3971	;# 
    93   000F84                     PORTE           equ	3972	;# 
    94   000F89                     LATA            equ	3977	;# 
    95   000F8A                     LATB            equ	3978	;# 
    96   000F8B                     LATC            equ	3979	;# 
    97   000F8C                     LATD            equ	3980	;# 
    98   000F8D                     LATE            equ	3981	;# 
    99   000F92                     TRISA           equ	3986	;# 
   100   000F92                     DDRA            equ	3986	;# 
   101   000F93                     TRISB           equ	3987	;# 
   102   000F93                     DDRB            equ	3987	;# 
   103   000F94                     TRISC           equ	3988	;# 
   104   000F94                     DDRC            equ	3988	;# 
   105   000F95                     TRISD           equ	3989	;# 
   106   000F95                     DDRD            equ	3989	;# 
   107   000F96                     TRISE           equ	3990	;# 
   108   000F96                     DDRE            equ	3990	;# 
   109   000F9B                     OSCTUNE         equ	3995	;# 
   110   000F9D                     PIE1            equ	3997	;# 
   111   000F9E                     PIR1            equ	3998	;# 
   112   000F9F                     IPR1            equ	3999	;# 
   113   000FA0                     PIE2            equ	4000	;# 
   114   000FA1                     PIR2            equ	4001	;# 
   115   000FA2                     IPR2            equ	4002	;# 
   116   000FA6                     EECON1          equ	4006	;# 
   117   000FA7                     EECON2          equ	4007	;# 
   118   000FA8                     EEDATA          equ	4008	;# 
   119   000FA9                     EEADR           equ	4009	;# 
   120   000FAB                     RCSTA           equ	4011	;# 
   121   000FAB                     RCSTA1          equ	4011	;# 
   122   000FAC                     TXSTA           equ	4012	;# 
   123   000FAC                     TXSTA1          equ	4012	;# 
   124   000FAD                     TXREG           equ	4013	;# 
   125   000FAD                     TXREG1          equ	4013	;# 
   126   000FAE                     RCREG           equ	4014	;# 
   127   000FAE                     RCREG1          equ	4014	;# 
   128   000FAF                     SPBRG           equ	4015	;# 
   129   000FAF                     SPBRG1          equ	4015	;# 
   130   000FB0                     SPBRGH          equ	4016	;# 
   131   000FB1                     T3CON           equ	4017	;# 
   132   000FB2                     TMR3            equ	4018	;# 
   133   000FB2                     TMR3L           equ	4018	;# 
   134   000FB3                     TMR3H           equ	4019	;# 
   135   000FB4                     CMCON           equ	4020	;# 
   136   000FB5                     CVRCON          equ	4021	;# 
   137   000FB6                     ECCP1AS         equ	4022	;# 
   138   000FB7                     ECCP1DEL        equ	4023	;# 
   139   000FB7                     PWM1CON         equ	4023	;# 
   140   000FB8                     BAUDCON         equ	4024	;# 
   141   000FB8                     BAUDCTL         equ	4024	;# 
   142   000FBA                     CCP2CON         equ	4026	;# 
   143   000FBB                     CCPR2           equ	4027	;# 
   144   000FBB                     CCPR2L          equ	4027	;# 
   145   000FBC                     CCPR2H          equ	4028	;# 
   146   000FBD                     CCP1CON         equ	4029	;# 
   147   000FBD                     ECCP1CON        equ	4029	;# 
   148   000FBE                     CCPR1           equ	4030	;# 
   149   000FBE                     CCPR1L          equ	4030	;# 
   150   000FBF                     CCPR1H          equ	4031	;# 
   151   000FC0                     ADCON2          equ	4032	;# 
   152   000FC1                     ADCON1          equ	4033	;# 
   153   000FC2                     ADCON0          equ	4034	;# 
   154   000FC3                     ADRES           equ	4035	;# 
   155   000FC3                     ADRESL          equ	4035	;# 
   156   000FC4                     ADRESH          equ	4036	;# 
   157   000FC5                     SSPCON2         equ	4037	;# 
   158   000FC6                     SSPCON1         equ	4038	;# 
   159   000FC7                     SSPSTAT         equ	4039	;# 
   160   000FC8                     SSPADD          equ	4040	;# 
   161   000FC9                     SSPBUF          equ	4041	;# 
   162   000FCA                     T2CON           equ	4042	;# 
   163   000FCB                     PR2             equ	4043	;# 
   164   000FCB                     MEMCON          equ	4043	;# 
   165   000FCC                     TMR2            equ	4044	;# 
   166   000FCD                     T1CON           equ	4045	;# 
   167   000FCE                     TMR1            equ	4046	;# 
   168   000FCE                     TMR1L           equ	4046	;# 
   169   000FCF                     TMR1H           equ	4047	;# 
   170   000FD0                     RCON            equ	4048	;# 
   171   000FD1                     WDTCON          equ	4049	;# 
   172   000FD2                     HLVDCON         equ	4050	;# 
   173   000FD2                     LVDCON          equ	4050	;# 
   174   000FD3                     OSCCON          equ	4051	;# 
   175   000FD5                     T0CON           equ	4053	;# 
   176   000FD6                     TMR0            equ	4054	;# 
   177   000FD6                     TMR0L           equ	4054	;# 
   178   000FD7                     TMR0H           equ	4055	;# 
   179   000FD8                     STATUS          equ	4056	;# 
   180   000FD9                     FSR2            equ	4057	;# 
   181   000FD9                     FSR2L           equ	4057	;# 
   182   000FDA                     FSR2H           equ	4058	;# 
   183   000FDB                     PLUSW2          equ	4059	;# 
   184   000FDC                     PREINC2         equ	4060	;# 
   185   000FDD                     POSTDEC2        equ	4061	;# 
   186   000FDE                     POSTINC2        equ	4062	;# 
   187   000FDF                     INDF2           equ	4063	;# 
   188   000FE0                     BSR             equ	4064	;# 
   189   000FE1                     FSR1            equ	4065	;# 
   190   000FE1                     FSR1L           equ	4065	;# 
   191   000FE2                     FSR1H           equ	4066	;# 
   192   000FE3                     PLUSW1          equ	4067	;# 
   193   000FE4                     PREINC1         equ	4068	;# 
   194   000FE5                     POSTDEC1        equ	4069	;# 
   195   000FE6                     POSTINC1        equ	4070	;# 
   196   000FE7                     INDF1           equ	4071	;# 
   197   000FE8                     WREG            equ	4072	;# 
   198   000FE9                     FSR0            equ	4073	;# 
   199   000FE9                     FSR0L           equ	4073	;# 
   200   000FEA                     FSR0H           equ	4074	;# 
   201   000FEB                     PLUSW0          equ	4075	;# 
   202   000FEC                     PREINC0         equ	4076	;# 
   203   000FED                     POSTDEC0        equ	4077	;# 
   204   000FEE                     POSTINC0        equ	4078	;# 
   205   000FEF                     INDF0           equ	4079	;# 
   206   000FF0                     INTCON3         equ	4080	;# 
   207   000FF1                     INTCON2         equ	4081	;# 
   208   000FF2                     INTCON          equ	4082	;# 
   209   000FF3                     PROD            equ	4083	;# 
   210   000FF3                     PRODL           equ	4083	;# 
   211   000FF4                     PRODH           equ	4084	;# 
   212   000FF5                     TABLAT          equ	4085	;# 
   213   000FF6                     TBLPTR          equ	4086	;# 
   214   000FF6                     TBLPTRL         equ	4086	;# 
   215   000FF7                     TBLPTRH         equ	4087	;# 
   216   000FF8                     TBLPTRU         equ	4088	;# 
   217   000FF9                     PCLAT           equ	4089	;# 
   218   000FF9                     PC              equ	4089	;# 
   219   000FF9                     PCL             equ	4089	;# 
   220   000FFA                     PCLATH          equ	4090	;# 
   221   000FFB                     PCLATU          equ	4091	;# 
   222   000FFC                     STKPTR          equ	4092	;# 
   223   000FFD                     TOS             equ	4093	;# 
   224   000FFD                     TOSL            equ	4093	;# 
   225   000FFE                     TOSH            equ	4094	;# 
   226   000FFF                     TOSU            equ	4095	;# 
   227   000F82                     _PORTCbits      set	3970
   228   000F83                     _PORTD          set	3971
   229   000F94                     _TRISC          set	3988
   230   000F95                     _TRISD          set	3989
   231   000FC1                     _ADCON1         set	4033
   232                           
   233                           ; #config settings
   234                           
   235                           	psect	cinit
   236   0002EE                     __pcinit:
   237                           	callstack 0
   238   0002EE                     start_initialization:
   239                           	callstack 0
   240   0002EE                     __initialization:
   241                           	callstack 0
   242   0002EE                     end_of_initialization:
   243                           	callstack 0
   244   0002EE                     __end_of__initialization:
   245                           	callstack 0
   246   0002EE  0100               	movlb	0
   247   0002F0  EF01  F001         	goto	_main	;jump to C main() function
   248                           
   249                           	psect	cstackCOMRAM
   250   000001                     __pcstackCOMRAM:
   251                           	callstack 0
   252   000001                     ??_reverseBits:
   253                           
   254                           ; 1 bytes @ 0x0
   255   000001                     	ds	3
   256   000004                     reverseBits@value:
   257                           	callstack 0
   258                           
   259                           ; 1 bytes @ 0x3
   260   000004                     	ds	1
   261   000005                     reverseBits@result:
   262                           	callstack 0
   263                           
   264                           ; 1 bytes @ 0x4
   265   000005                     	ds	1
   266   000006                     reverseBits@i:
   267                           	callstack 0
   268                           
   269                           ; 2 bytes @ 0x5
   270   000006                     	ds	2
   271   000008                     ??_main:
   272                           
   273                           ; 1 bytes @ 0x7
   274   000008                     	ds	1
   275   000009                     main@i:
   276                           	callstack 0
   277                           
   278                           ; 1 bytes @ 0x8
   279   000009                     	ds	1
   280   00000A                     main@i_126:
   281                           	callstack 0
   282                           
   283                           ; 1 bytes @ 0x9
   284   00000A                     	ds	1
   285                           
   286 ;;
   287 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   288 ;;
   289 ;; *************** function _main *****************
   290 ;; Defined at:
   291 ;;		line 21 in file "main.c"
   292 ;; Parameters:    Size  Location     Type
   293 ;;		None
   294 ;; Auto vars:     Size  Location     Type
   295 ;;  i               1    9[COMRAM] unsigned char 
   296 ;;  i               1    8[COMRAM] unsigned char 
   297 ;; Return value:  Size  Location     Type
   298 ;;                  1    wreg      void 
   299 ;; Registers used:
   300 ;;		wreg, status,2, status,0, cstack
   301 ;; Tracked objects:
   302 ;;		On entry : 0/0
   303 ;;		On exit  : 0/0
   304 ;;		Unchanged: 0/0
   305 ;; Data sizes:     COMRAM   BANK0   BANK1
   306 ;;      Params:         0       0       0
   307 ;;      Locals:         2       0       0
   308 ;;      Temps:          1       0       0
   309 ;;      Totals:         3       0       0
   310 ;;Total ram usage:        3 bytes
   311 ;; Hardware stack levels required when called: 1
   312 ;; This function calls:
   313 ;;		_reverseBits
   314 ;; This function is called by:
   315 ;;		Startup code after reset
   316 ;; This function uses a non-reentrant model
   317 ;;
   318                           
   319                           	psect	text0
   320   000202                     __ptext0:
   321                           	callstack 0
   322   000202                     _main:
   323                           	callstack 30
   324   000202                     
   325                           ;main.c: 24:     ADCON1 = 0x0F;
   326   000202  0E0F               	movlw	15
   327   000204  6EC1               	movwf	193,c	;volatile
   328   000206                     
   329                           ;main.c: 25:     TRISD =0x00;
   330   000206  6A95               	clrf	149,c	;volatile
   331   000208                     
   332                           ;main.c: 26:     TRISC =0xff;
   333   000208  6894               	setf	148,c	;volatile
   334   00020A                     
   335                           ;main.c: 27:     PORTD = 0x00;
   336   00020A  6A83               	clrf	131,c	;volatile
   337   00020C                     l736:
   338                           
   339                           ;main.c: 29:     {;main.c: 32:         if (PORTCbits.RC3 == 1)
   340   00020C  A682               	btfss	130,3,c	;volatile
   341   00020E  EF0B  F001         	goto	u41
   342   000212  EF0D  F001         	goto	u40
   343   000216                     u41:
   344   000216  EF25  F001         	goto	l23
   345   00021A                     u40:
   346   00021A                     
   347                           ;main.c: 33:         {;main.c: 34:             for (uint8_t i = 0; i < 256; i++)
   348   00021A  6A09               	clrf	main@i^0,c
   349   00021C                     l24:
   350                           
   351                           ;main.c: 35:             {;main.c: 36:                 if (PORTCbits.RC3 == 0 ) break;
   352   00021C  B682               	btfsc	130,3,c	;volatile
   353   00021E  EF13  F001         	goto	u51
   354   000222  EF15  F001         	goto	u50
   355   000226                     u51:
   356   000226  EF17  F001         	goto	l744
   357   00022A                     u50:
   358   00022A  EF06  F001         	goto	l736
   359   00022E                     l744:
   360                           
   361                           ;main.c: 37:                 PORTD = reverseBits(i);
   362   00022E  5009               	movf	main@i^0,w,c
   363   000230  EC44  F001         	call	_reverseBits
   364   000234  6E83               	movwf	131,c	;volatile
   365   000236                     
   366                           ;main.c: 38:                 _delay((unsigned long)((10)*(1000000/4000.0)));
   367   000236  0E04               	movlw	4
   368   000238  6E08               	movwf	??_main^0,c
   369   00023A  0E3E               	movlw	62
   370   00023C                     u87:
   371   00023C  2EE8               	decfsz	wreg,f,c
   372   00023E  D7FE               	bra	u87
   373   000240  2E08               	decfsz	??_main^0,f,c
   374   000242  D7FC               	bra	u87
   375   000244                     
   376                           ;main.c: 39:             }
   377   000244  2A09               	incf	main@i^0,f,c
   378   000246  EF0E  F001         	goto	l24
   379   00024A                     l23:
   380   00024A  B682               	btfsc	130,3,c	;volatile
   381   00024C  EF2A  F001         	goto	u61
   382   000250  EF2C  F001         	goto	u60
   383   000254                     u61:
   384   000254  EF06  F001         	goto	l736
   385   000258                     u60:
   386   000258                     
   387                           ;main.c: 42:         {;main.c: 43:              for (uint8_t i = 0; i < 256; i++)
   388   000258  6A0A               	clrf	main@i_126^0,c
   389   00025A                     l29:
   390                           
   391                           ;main.c: 44:             {;main.c: 45:                  if (PORTCbits.RC3 == 1 ) break;
   392   00025A  A682               	btfss	130,3,c	;volatile
   393   00025C  EF32  F001         	goto	u71
   394   000260  EF34  F001         	goto	u70
   395   000264                     u71:
   396   000264  EF36  F001         	goto	l31
   397   000268                     u70:
   398   000268  EF06  F001         	goto	l736
   399   00026C                     l31:
   400                           
   401                           ;main.c: 46:                   PORTD = i;
   402   00026C  C00A  FF83         	movff	main@i_126,3971	;volatile
   403   000270                     
   404                           ;main.c: 47:                   _delay((unsigned long)((10)*(1000000/4000.0)));
   405   000270  0E04               	movlw	4
   406   000272  6E08               	movwf	??_main^0,c
   407   000274  0E3E               	movlw	62
   408   000276                     u97:
   409   000276  2EE8               	decfsz	wreg,f,c
   410   000278  D7FE               	bra	u97
   411   00027A  2E08               	decfsz	??_main^0,f,c
   412   00027C  D7FC               	bra	u97
   413   00027E                     
   414                           ;main.c: 48:             }
   415   00027E  2A0A               	incf	main@i_126^0,f,c
   416   000280  EF2D  F001         	goto	l29
   417   000284  EF00  F000         	goto	start
   418   000288                     __end_of_main:
   419                           	callstack 0
   420                           
   421 ;; *************** function _reverseBits *****************
   422 ;; Defined at:
   423 ;;		line 12 in file "main.c"
   424 ;; Parameters:    Size  Location     Type
   425 ;;  value           1    wreg     unsigned char 
   426 ;; Auto vars:     Size  Location     Type
   427 ;;  value           1    3[COMRAM] unsigned char 
   428 ;;  i               2    5[COMRAM] int 
   429 ;;  result          1    4[COMRAM] unsigned char 
   430 ;; Return value:  Size  Location     Type
   431 ;;                  1    wreg      unsigned char 
   432 ;; Registers used:
   433 ;;		wreg, status,2, status,0
   434 ;; Tracked objects:
   435 ;;		On entry : 0/0
   436 ;;		On exit  : 0/0
   437 ;;		Unchanged: 0/0
   438 ;; Data sizes:     COMRAM   BANK0   BANK1
   439 ;;      Params:         0       0       0
   440 ;;      Locals:         4       0       0
   441 ;;      Temps:          3       0       0
   442 ;;      Totals:         7       0       0
   443 ;;Total ram usage:        7 bytes
   444 ;; Hardware stack levels used: 1
   445 ;; This function calls:
   446 ;;		Nothing
   447 ;; This function is called by:
   448 ;;		_main
   449 ;; This function uses a non-reentrant model
   450 ;;
   451                           
   452                           	psect	text1
   453   000288                     __ptext1:
   454                           	callstack 0
   455   000288                     _reverseBits:
   456                           	callstack 30
   457                           
   458                           ;incstack = 0
   459                           ;reverseBits@value stored from wreg
   460   000288  6E04               	movwf	reverseBits@value^0,c
   461   00028A                     
   462                           ;main.c: 13:     uint8_t result = 0;
   463   00028A  6A05               	clrf	reverseBits@result^0,c
   464   00028C                     
   465                           ;main.c: 14:     for (int i = 0; i < 8; i++)
   466   00028C  0E00               	movlw	0
   467   00028E  6E07               	movwf	(reverseBits@i+1)^0,c
   468   000290  0E00               	movlw	0
   469   000292  6E06               	movwf	reverseBits@i^0,c
   470   000294                     l718:
   471                           
   472                           ;main.c: 15:     {;main.c: 16:         result |= ((value >> i) & 1) << (7 - i);
   473   000294  5006               	movf	reverseBits@i^0,w,c
   474   000296  0807               	sublw	7
   475   000298  6E01               	movwf	??_reverseBits^0,c
   476   00029A  C006  F002         	movff	reverseBits@i,??_reverseBits+1
   477   00029E  C004  F003         	movff	reverseBits@value,??_reverseBits+2
   478   0002A2  2A02               	incf	(??_reverseBits+1)^0,f,c
   479   0002A4  EF56  F001         	goto	u14
   480   0002A8                     u15:
   481   0002A8  90D8               	bcf	status,0,c
   482   0002AA  3203               	rrcf	(??_reverseBits+2)^0,f,c
   483   0002AC                     u14:
   484   0002AC  2E02               	decfsz	(??_reverseBits+1)^0,f,c
   485   0002AE  EF54  F001         	goto	u15
   486   0002B2  0E01               	movlw	1
   487   0002B4  1603               	andwf	(??_reverseBits+2)^0,f,c
   488   0002B6  2A01               	incf	??_reverseBits^0,f,c
   489   0002B8  EF60  F001         	goto	u24
   490   0002BC                     u25:
   491   0002BC  90D8               	bcf	status,0,c
   492   0002BE  3603               	rlcf	(??_reverseBits+2)^0,f,c
   493   0002C0                     u24:
   494   0002C0  2E01               	decfsz	??_reverseBits^0,f,c
   495   0002C2  EF5E  F001         	goto	u25
   496   0002C6  5003               	movf	(??_reverseBits+2)^0,w,c
   497   0002C8  1205               	iorwf	reverseBits@result^0,f,c
   498   0002CA                     
   499                           ;main.c: 17:     }
   500   0002CA  4A06               	infsnz	reverseBits@i^0,f,c
   501   0002CC  2A07               	incf	(reverseBits@i+1)^0,f,c
   502   0002CE  BE07               	btfsc	(reverseBits@i+1)^0,7,c
   503   0002D0  EF73  F001         	goto	u31
   504   0002D4  5007               	movf	(reverseBits@i+1)^0,w,c
   505   0002D6  E109               	bnz	u30
   506   0002D8  0E08               	movlw	8
   507   0002DA  5C06               	subwf	reverseBits@i^0,w,c
   508   0002DC  A0D8               	btfss	status,0,c
   509   0002DE  EF73  F001         	goto	u31
   510   0002E2  EF75  F001         	goto	u30
   511   0002E6                     u31:
   512   0002E6  EF4A  F001         	goto	l718
   513   0002EA                     u30:
   514   0002EA                     
   515                           ;main.c: 18:     return result;
   516   0002EA  5005               	movf	reverseBits@result^0,w,c
   517   0002EC  0012               	return		;funcret
   518   0002EE                     __end_of_reverseBits:
   519                           	callstack 0
   520                           
   521                           	psect	smallconst
   522   000200                     __psmallconst:
   523                           	callstack 0
   524   000200  00                 	db	0
   525   000201  00                 	db	0	; dummy byte at the end
   526   000000                     __activetblptr  equ	0
   527                           
   528                           	psect	rparam
   529   000001                     ___rparam_used  equ	1
   530   000000                     ___param_bank   equ	0
   531   000000                     __Lparam        equ	__Lrparam
   532   000000                     __Hparam        equ	__Hrparam
   533                           
   534                           	psect	config
   535                           
   536                           ; Padding undefined space
   537   300000                     	org	3145728
   538   300000  FF                 	db	255
   539                           
   540                           ;Config register CONFIG1H @ 0x300001
   541                           ;	Oscillator
   542                           ;	OSC = INTIO2, Internal oscillator block, port function on RA6 and RA7
   543                           ;	Fail-Safe Clock Monitor Enable bit
   544                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   545                           ;	Internal/External Oscillator Switchover bit
   546                           ;	IESO = OFF, Oscillator Switchover mode disabled
   547   300001                     	org	3145729
   548   300001  08                 	db	8
   549                           
   550                           ;Config register CONFIG2L @ 0x300002
   551                           ;	Power-up Timer Enable bit
   552                           ;	PWRT = OFF, PWRT disabled
   553                           ;	Brown-out Reset Enable bits
   554                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   555                           ;	Brown-out Reset Voltage bits
   556                           ;	BORV = 3, Minimum Setting
   557   300002                     	org	3145730
   558   300002  19                 	db	25
   559                           
   560                           ;Config register CONFIG2H @ 0x300003
   561                           ;	Watchdog Timer Enable bit
   562                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   563                           ;	Watchdog Timer Postscale Select bits
   564                           ;	WDTPS = 32768, 1:32768
   565   300003                     	org	3145731
   566   300003  1E                 	db	30
   567                           
   568                           ; Padding undefined space
   569   300004                     	org	3145732
   570   300004  FF                 	db	255
   571                           
   572                           ;Config register CONFIG3H @ 0x300005
   573                           ;	CCP2 MUX bit
   574                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   575                           ;	PORTB A/D Enable bit
   576                           ;	PBADEN = ANA, PORTB<4:0> pins are configured as analog input channels on Reset
   577                           ;	Low-Power Timer1 Oscillator Enable bit
   578                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   579                           ;	MCLR Pin Enable bit
   580                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   581   300005                     	org	3145733
   582   300005  83                 	db	131
   583                           
   584                           ;Config register CONFIG4L @ 0x300006
   585                           ;	Stack Full/Underflow Reset Enable bit
   586                           ;	STVREN = ON, Stack full/underflow will cause Reset
   587                           ;	Single-Supply ICSP Enable bit
   588                           ;	LVP = ON, Single-Supply ICSP enabled
   589                           ;	Boot Block Size Select bits
   590                           ;	BBSIZ = BB256, 256 Word
   591                           ;	Extended Instruction Set Enable bit
   592                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   593                           ;	Background Debugger Enable bit
   594                           ;	DEBUG = 0x1, unprogrammed default
   595   300006                     	org	3145734
   596   300006  85                 	db	133
   597                           
   598                           ; Padding undefined space
   599   300007                     	org	3145735
   600   300007  FF                 	db	255
   601                           
   602                           ;Config register CONFIG5L @ 0x300008
   603                           ;	Code Protection bit
   604                           ;	CP0 = OFF, Block 0 not code-protected
   605                           ;	Code Protection bit
   606                           ;	CP1 = OFF, Block 1 not code-protected
   607   300008                     	org	3145736
   608   300008  03                 	db	3
   609                           
   610                           ;Config register CONFIG5H @ 0x300009
   611                           ;	Boot Block Code Protection bitProtect Boot
   612                           ;	CPB = OFF, Boot block not code-protected
   613                           ;	Data EEPROM Code Protection bit
   614                           ;	CPD = OFF, Data EEPROM not code-protected
   615   300009                     	org	3145737
   616   300009  C0                 	db	192
   617                           
   618                           ;Config register CONFIG6L @ 0x30000A
   619                           ;	Write Protection bit
   620                           ;	WRT0 = OFF, Block 0 not write-protected
   621                           ;	Write Protection bit
   622                           ;	WRT1 = OFF, Block 1 not write-protected
   623   30000A                     	org	3145738
   624   30000A  03                 	db	3
   625                           
   626                           ;Config register CONFIG6H @ 0x30000B
   627                           ;	Configuration Register Write Protection bit
   628                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   629                           ;	Boot Block Write Protection bit
   630                           ;	WRTB = OFF, Boot block not write-protected
   631                           ;	Data EEPROM Write Protection bit
   632                           ;	WRTD = OFF, Data EEPROM not write-protected
   633   30000B                     	org	3145739
   634   30000B  E0                 	db	224
   635                           
   636                           ;Config register CONFIG7L @ 0x30000C
   637                           ;	Table Read Protection bit
   638                           ;	EBTR0 = OFF, Block 0 not protected from table reads executed in other blocks
   639                           ;	Table Read Protection bit
   640                           ;	EBTR1 = OFF, Block 1 not protected from table reads executed in other blocks
   641   30000C                     	org	3145740
   642   30000C  03                 	db	3
   643                           
   644                           ;Config register CONFIG7H @ 0x30000D
   645                           ;	Boot Block Table Read Protection bit
   646                           ;	EBTRB = OFF, Boot block not protected from table reads executed in other blocks
   647   30000D                     	org	3145741
   648   30000D  40                 	db	64
   649                           tosu	equ	0xFFF
   650                           tosh	equ	0xFFE
   651                           tosl	equ	0xFFD
   652                           stkptr	equ	0xFFC
   653                           pclatu	equ	0xFFB
   654                           pclath	equ	0xFFA
   655                           pcl	equ	0xFF9
   656                           tblptru	equ	0xFF8
   657                           tblptrh	equ	0xFF7
   658                           tblptrl	equ	0xFF6
   659                           tablat	equ	0xFF5
   660                           prodh	equ	0xFF4
   661                           prodl	equ	0xFF3
   662                           indf0	equ	0xFEF
   663                           postinc0	equ	0xFEE
   664                           postdec0	equ	0xFED
   665                           preinc0	equ	0xFEC
   666                           plusw0	equ	0xFEB
   667                           fsr0h	equ	0xFEA
   668                           fsr0l	equ	0xFE9
   669                           wreg	equ	0xFE8
   670                           indf1	equ	0xFE7
   671                           postinc1	equ	0xFE6
   672                           postdec1	equ	0xFE5
   673                           preinc1	equ	0xFE4
   674                           plusw1	equ	0xFE3
   675                           fsr1h	equ	0xFE2
   676                           fsr1l	equ	0xFE1
   677                           bsr	equ	0xFE0
   678                           indf2	equ	0xFDF
   679                           postinc2	equ	0xFDE
   680                           postdec2	equ	0xFDD
   681                           preinc2	equ	0xFDC
   682                           plusw2	equ	0xFDB
   683                           fsr2h	equ	0xFDA
   684                           fsr2l	equ	0xFD9
   685                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     10      10
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_reverseBits

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0     120
                                              7 COMRAM     3     3      0
                        _reverseBits
 ---------------------------------------------------------------------------------
 (1) _reverseBits                                          7     7      0      90
                                              0 COMRAM     7     7      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _reverseBits

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBIGSFRh         124      0       0      0.0%
BITBIGSFRl           2      0       0      0.0%
COMRAM             127     10      10      7.9%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BIGRAM             511      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      10      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Fri Jan 03 03:12:19 2025

                     l31 026C                       l23 024A                       l24 021C  
                     l17 02EC                       l29 025A                       u30 02EA  
                     u14 02AC                       u31 02E6                       u15 02A8  
                     u24 02C0                       u40 021A                       u25 02BC  
                     u41 0216                       u50 022A                       u51 0226  
                     u60 0258                       u61 0254                       u70 0268  
                     u71 0264                       u87 023C                       u97 0276  
                    l710 028A                      l720 02CA                      l712 028C  
                    l722 02CE                      l730 0206                      l724 02EA  
                    l732 0208                      l718 0294                      l750 0258  
                    l734 020A                      l744 022E                      l736 020C  
                    l728 0202                      l746 0236                      l738 021A  
                    l756 0270                      l748 0244                      l758 027E  
                    wreg 0FE8                     _main 0202                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _PORTD 0F83  
                  _TRISC 0F94                    _TRISD 0F95                    main@i 0009  
                  status 0FD8          __initialization 02EE             __end_of_main 0288  
                 ??_main 0008            __activetblptr 0000                   _ADCON1 0FC1  
           ?_reverseBits 0001                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 02EE            ___rparam_used 0001  
         __pcstackCOMRAM 0001        reverseBits@result 0005                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0200                  __pcinit 02EE  
                __ramtop 0200                  __ptext0 0202                  __ptext1 0288  
   end_of_initialization 02EE                _PORTCbits 0F82      start_initialization 02EE  
       reverseBits@value 0004              __smallconst 0200            ??_reverseBits 0001  
              main@i_126 000A                 __Hrparam 0000                 __Lrparam 0000  
    __end_of_reverseBits 02EE                 isa$xinst 0000             reverseBits@i 0006  
            _reverseBits 0288  
