Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8416633d99904bfbb807bb5aede551b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Write_Rd_data [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port instructions [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Result [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 12 for port out [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=1000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
