Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\pcores\" "E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\hdl\system.vhd" Line 1709: <ibufgds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\hdl\system.vhd" Line 1765: Net <axi4_0_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\hdl\system.vhd" Line 1777: Net <axi4_0_S_AWLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\hdl\system.vhd" Line 1825: Net <axi4lite_0_S_ARLOCK[1]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\hdl\system.vhd" Line 1836: Net <axi4lite_0_S_AWLOCK[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <debug_module>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_0>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <DDR3_SDRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <bf_16x16_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 1999: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <Interrupt> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2054: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <Interrupt> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2167: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2269: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_SSize> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_rdDBus> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_rdWdAddr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_MBusy> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_MWrErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_MRdErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_MIRQ> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Reg_En_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Reg_En_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Reg_En_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Reg_En_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Reg_En_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Reg_En_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Reg_En_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Interrupt> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_addrAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_wait> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_rearbitrate> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_wrDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_wrComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_wrBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_rdDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_rdComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Sl_rdBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Clk_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_TDI_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Capture_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Shift_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Update_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Rst_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Clk_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_TDI_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Capture_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Shift_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Update_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Rst_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Clk_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_TDI_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Capture_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Shift_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Update_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Rst_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Clk_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_TDI_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Capture_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Shift_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Update_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Rst_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Clk_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_TDI_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Capture_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Shift_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Update_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Rst_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Clk_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_TDI_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Capture_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Shift_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Update_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Rst_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Clk_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_TDI_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Capture_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Shift_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Update_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Dbg_Rst_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <bscan_tdi> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <bscan_reset> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <bscan_shift> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <bscan_update> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <bscan_capture> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <bscan_sel1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <bscan_drck1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Ext_JTAG_DRCK> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Ext_JTAG_RESET> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Ext_JTAG_SEL> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Ext_JTAG_CAPTURE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Ext_JTAG_SHIFT> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Ext_JTAG_UPDATE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 2868: Output port <Ext_JTAG_TDI> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3017: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3046: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <M_AXI_AWREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <M_AXI_AWUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <M_AXI_WID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <M_AXI_WUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <M_AXI_ARREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <M_AXI_ARUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_BID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_RID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <IRQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_BID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3253: Output port <DEBUG_RID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3460: Output port <Interrupt> of the instance <RS232_Uart_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3486: Output port <GPIO_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3486: Output port <GPIO2_IO_O> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3486: Output port <GPIO2_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3486: Output port <IP2INTC_Irpt> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_bresp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_rdata> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_rresp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <iodelay_ctrl_rdy_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <phy_init_done> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <interrupt> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <ddr_parity> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_awready> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_wready> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_bvalid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_arready> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3516: Output port <s_axi_ctrl_rvalid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3624: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3624: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3624: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/system.vhd" line 3624: Output port <Interrupt> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/axi4lite_0_wrapper.ngc>.
Reading core <../implementation/axi4_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/debug_module_wrapper.ngc>.
Reading core <../implementation/leds_8bits_wrapper.ngc>.
Reading core <../implementation/bf_16x16_0_wrapper.ngc>.
Reading core <../implementation/BRAM_0.ngc>.
Reading core <../implementation/axi_timer_0_wrapper.ngc>.
Reading core <../implementation/ddr3_sdram_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <leds_8bits_wrapper> for timing and area information for instance <LEDs_8Bits>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_15>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_14>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_13>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_12>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_11>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_10>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_9>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_8>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_7>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_6>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_5>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_4>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_3>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_2>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_1>.
Loading core <BRAM_0> for timing and area information for instance <bf_16x16_0/USER_LOGIC_I/bram_0>.
Loading core <bf_16x16_0_wrapper> for timing and area information for instance <bf_16x16_0>.
Loading core <axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <ddr3_sdram_wrapper> for timing and area information for instance <DDR3_SDRAM>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 of type DSP48E has been replaced by DSP48E1
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 is not supported

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 6.
WARNING:Xst:387 - The KEEP property attached to the net <debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 5 FFs/Latches : <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi4lite_0> is equivalent to the following 5 FFs/Latches : <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 3 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0> <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/state_FSM_FFd2_1> <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1_1> <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_r> in Unit <DDR3_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].rst_dq_r>
   <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final> in Unit <DDR3_SDRAM> is equivalent to the following 21 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_1> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_2> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_3> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_4> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_5> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_6> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_7> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_8> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_9> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_10> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_11> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_12> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_13> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_14> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_15>
   <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_16> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_17> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_18> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_19> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_20> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_21> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r> in Unit <DDR3_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy4> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_rsync_r> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 5 FFs/Latches : <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi4lite_0> is equivalent to the following 5 FFs/Latches : <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 3 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0> <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/state_FSM_FFd2_1> <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_rsync_r> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1_1> <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_r> in Unit <DDR3_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].rst_dq_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].rst_dq_r>
   <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r> in Unit <DDR3_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy4> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final> in Unit <DDR3_SDRAM> is equivalent to the following 21 FFs/Latches : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_1> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_2> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_3> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_4> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_5> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_6> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_7> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_8> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_9> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_10> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_11> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_12> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_13> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_14> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_15>
   <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_16> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_17> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_18> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_19> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_20> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final_21> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/state_FSM_FFd2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/state_FSM_FFd2_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16736
#      GND                         : 42
#      INV                         : 161
#      LUT1                        : 189
#      LUT2                        : 739
#      LUT3                        : 2892
#      LUT4                        : 1982
#      LUT5                        : 2391
#      LUT6                        : 5129
#      LUT6_2                      : 80
#      MULT_AND                    : 2
#      MUXCY                       : 1339
#      MUXCY_L                     : 265
#      MUXF7                       : 368
#      MUXF8                       : 32
#      VCC                         : 38
#      XORCY                       : 1087
# FlipFlops/Latches                : 7404
#      FD                          : 1606
#      FD_1                        : 54
#      FDC                         : 64
#      FDC_1                       : 5
#      FDCE                        : 20
#      FDE                         : 1483
#      FDE_1                       : 8
#      FDP                         : 30
#      FDR                         : 2497
#      FDRE                        : 1476
#      FDRE_1                      : 1
#      FDS                         : 79
#      FDSE                        : 80
#      ODDR                        : 1
# RAMS                             : 100
#      RAM32M                      : 38
#      RAM32X1D                    : 2
#      RAM64X1D                    : 36
#      RAMB36E1                    : 24
# Shift Registers                  : 367
#      SRL16                       : 1
#      SRL16E                      : 32
#      SRLC16E                     : 259
#      SRLC32E                     : 75
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 46
#      IBUF                        : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 8
#      IOBUFDS_DIFF_OUT            : 1
#      OBUF                        : 33
#      OBUFDS                      : 1
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 67
#      AND2B1L                     : 4
#      BSCAN_VIRTEX6               : 1
#      BUFIODQS                    : 1
#      BUFR                        : 1
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 12
#      ISERDESE1                   : 9
#      MMCM_ADV                    : 1
#      OSERDESE1                   : 37

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            7404  out of  301440     2%  
 Number of Slice LUTs:                14158  out of  150720     9%  
    Number used as Logic:             13563  out of  150720     8%  
    Number used as Memory:              595  out of  58400     1%  
       Number used as RAM:              228
       Number used as SRL:              367

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  16940
   Number with an unused Flip Flop:    9536  out of  16940    56%  
   Number with an unused LUT:          2782  out of  16940    16%  
   Number of fully used LUT-FF pairs:  4622  out of  16940    27%  
   Number of unique control sets:       350

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of    600     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               24  out of    416     5%  
    Number using Block RAM only:         24
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DSP48E1s:                      3  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------+---------------------------------------------------+-------+
Clock Signal                                                                                       | Clock buffer(FF name)                             | Load  |
---------------------------------------------------------------------------------------------------+---------------------------------------------------+-------+
CLK_P                                                                                              | clock_generator_0/MMCM0_INST/MMCM_ADV_inst:CLKOUT0| 4430  |
CLK_P                                                                                              | clock_generator_0/MMCM0_INST/MMCM_ADV_inst:CLKOUT1| 2884  |
debug_module/debug_module/drck_i                                                                   | BUFG                                              | 205   |
debug_module/debug_module/update                                                                   | BUFG                                              | 42    |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>| BUFR                                              | 314   |
---------------------------------------------------------------------------------------------------+---------------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                                                                                                                                 | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1)| 62    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/XST_VCC:P)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1)| 62    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)  | 62    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                      | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                      | 62    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/XST_VCC:P)                                      | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1)                                      | 62    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                        | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                        | 62    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1)| 36    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/XST_GND:G)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1)| 36    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)  | 36    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                      | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                      | 36    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/XST_GND:G)                                      | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_RAMB36.The_BRAMs[1].RAMB36_I1)                                      | 36    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                        | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                        | 36    |
microblaze_0/DCACHE_FSL_OUT_CONTROL(microblaze_0/XST_GND:G)                                                                                                                                                                                                                                                                                          | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                        | 12    |
microblaze_0_bram_block/microblaze_0_bram_block/net_gnd0(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                                                                                                                                  | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1)                                                                                                                                                                                                                                                                | 4     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_0/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_0/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_1/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_1/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_10/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_10/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                     | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_11/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_11/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_11/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                     | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_12/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_12/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_12/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                     | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_13/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_13/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                     | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_14/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_14/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                     | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_15/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_15/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                     | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_2/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_2/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_3/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_3/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_4/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_4/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_5/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_5/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_6/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_6/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_7/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_7/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_8/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_8/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_9/N1(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_9/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bf_16x16_0/bf_16x16_0/USER_LOGIC_I/bram_9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                      | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/calib_width<0>(DDR3_SDRAM/XST_VCC:P)                                                                                                                                                                                                                                                        | NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)                                                                                                                                                                                                            | 1     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync<0>(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)                                                                                                                                                  | NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)                                                                                                                                                                                                            | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.930ns (Maximum Frequency: 168.634MHz)
   Minimum input arrival time before clock: 4.968ns
   Maximum output required time after clock: 5.709ns
   Maximum combinational path delay: 0.485ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_P'
  Clock period: 4.955ns (frequency: 201.816MHz)
  Total number of paths / destination ports: 28583175 / 17276
-------------------------------------------------------------------------
Delay:               4.955ns (Levels of Logic = 7)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r (FF)
  Source Clock:      CLK_P rising
  Destination Clock: CLK_P rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.375   0.811  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1<35>)
     LUT6:I0->O            7   0.068   0.678  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/mux6711 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_offset<3>)
     LUT4:I0->O            6   0.068   0.450  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/_n0223<3>1 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/_n0223)
     LUT6:I5->O            5   0.068   0.518  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0169_lut<1>1 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0169_lut<1>)
     LUT6:I4->O            5   0.068   0.802  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0169_xor<3>11 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0205[5:0]_lut<3>)
     LUT5:I0->O            1   0.068   0.417  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1115 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1114)
     LUT6:I5->O            1   0.068   0.417  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1116 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1115)
     LUT5:I4->O            1   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1117 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/r_ignore_end)
     FD:D                      0.011          DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r
    ----------------------------------------
    Total                      4.955ns (0.862ns logic, 4.093ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.256ns (frequency: 190.259MHz)
  Total number of paths / destination ports: 300 / 248
-------------------------------------------------------------------------
Delay:               2.628ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      debug_module/debug_module/drck_i falling
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.368   0.775  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.068   0.452  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.086   0.445  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.434          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.628ns (0.956ns logic, 1.672ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/update'
  Clock period: 5.930ns (frequency: 168.634MHz)
  Total number of paths / destination ports: 334 / 52
-------------------------------------------------------------------------
Delay:               2.965ns (Levels of Logic = 4)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk (FF)
  Source Clock:      debug_module/debug_module/update falling
  Destination Clock: debug_module/debug_module/update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.368   0.576  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.068   0.665  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11 (Dbg_Reg_En_0<0>)
     end scope: 'debug_module:Dbg_Reg_En_0<0>'
     begin scope: 'microblaze_0:DBG_REG_EN<0>'
     LUT4:I0->O            4   0.068   0.437  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.068   0.452  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.263          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk
    ----------------------------------------
    Total                      2.965ns (0.835ns logic, 2.130ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Clock period: 2.299ns (frequency: 434.972MHz)
  Total number of paths / destination ports: 699 / 371
-------------------------------------------------------------------------
Delay:               2.299ns (Levels of Logic = 3)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r_3 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r_3 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.491  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r_3 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r<3>)
     LUT3:I1->O            4   0.068   0.795  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_iserdes_q_mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_mux<3>)
     LUT6:I1->O            2   0.068   0.423  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out1 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
    ----------------------------------------
    Total                      2.299ns (0.590ns logic, 1.709ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_P'
  Total number of paths / destination ports: 188 / 187
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 1)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_3.AND2B1L_I1:O (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0 (FF)
  Destination Clock: CLK_P rising 0.5X

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_3.AND2B1L_I1:O to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    AND2B1L:O              7   0.000   0.678  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_3.AND2B1L_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit_pending)
     LUT4:I0->O            4   0.068   0.419  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/_n0405_inv1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/_n0405_inv)
     FDRE:CE                   0.263          microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_3
    ----------------------------------------
    Total                      1.428ns (0.331ns logic, 1.097ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 145 / 125
-------------------------------------------------------------------------
Offset:              2.290ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    5   0.000   0.805  debug_module/Use_Virtex6.BSCAN_VIRTEX6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O            9   0.068   0.452  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.086   0.445  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.434          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.290ns (0.588ns logic, 1.702ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/update'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.968ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:SEL (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: debug_module/debug_module/update falling

  Data Path: debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:SEL to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SEL      8   0.000   0.537  debug_module/Use_Virtex6.BSCAN_VIRTEX6_I (debug_module/sel)
     LUT5:I3->O            1   0.068   0.638  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01201 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0120)
     LUT4:I0->O            1   0.068   0.638  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.068   0.399  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.434          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      4.968ns (0.842ns logic, 4.126ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 333 / 135
-------------------------------------------------------------------------
Offset:              1.856ns (Levels of Logic = 3)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq:Q4 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq:Q4 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q4           2   0.000   0.423  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q<3>)
     LUT3:I2->O            4   0.068   0.795  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_iserdes_q_mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_mux<3>)
     LUT6:I1->O            2   0.068   0.423  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out1 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
    ----------------------------------------
    Total                      1.856ns (0.215ns logic, 1.641ns route)
                                       (11.6% logic, 88.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_P'
  Total number of paths / destination ports: 789 / 253
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 14)
  Source:            axi4_0/axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      CLK_P rising 0.5X

  Data Path: axi4_0/axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             17   0.375   0.687  axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT3:I0->O           96   0.068   0.805  axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out11 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O            1   0.068   0.778  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1_1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1)
     LUT6:I0->O            3   0.068   0.431  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_797_o26 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_797_o2)
     LUT5:I4->O            1   0.068   0.417  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N_SW1 (N283)
     LUT6:I5->O            1   0.068   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.290   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.020   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      232   0.020   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO      283   0.020   0.606  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      4.866ns (1.141ns logic, 3.724ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/update'
  Total number of paths / destination ports: 69 / 1
-------------------------------------------------------------------------
Offset:              4.782ns (Levels of Logic = 8)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:TDO (PAD)
  Source Clock:      debug_module/debug_module/update falling

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.368   0.576  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.068   0.802  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module:Dbg_Reg_En_0<2>'
     begin scope: 'microblaze_0:DBG_REG_EN<2>'
     LUT5:I0->O            1   0.068   0.778  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO)
     LUT6:I0->O            1   0.068   0.581  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO12 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO11)
     LUT6:I3->O            1   0.068   0.778  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.068   0.491  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT6:I4->O            0   0.068   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_VIRTEX6:TDO          0.000          debug_module/Use_Virtex6.BSCAN_VIRTEX6_I
    ----------------------------------------
    Total                      4.782ns (0.776ns logic, 4.006ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 176 / 1
-------------------------------------------------------------------------
Offset:              5.709ns (Levels of Logic = 7)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:TDO (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I to debug_module/debug_module/Use_Virtex6.BSCAN_VIRTEX6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.684   0.638  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.tdo_config_word1<6>)
     LUT6:I2->O            1   0.068   0.638  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_7)
     LUT6:I2->O            1   0.068   0.581  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO13 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO12)
     LUT6:I3->O            1   0.068   0.491  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO14 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO13)
     LUT6:I4->O            1   0.068   0.778  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.068   0.491  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT6:I4->O            0   0.068   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_VIRTEX6:TDO          0.000          debug_module/Use_Virtex6.BSCAN_VIRTEX6_I
    ----------------------------------------
    Total                      5.709ns (2.092ns logic, 3.617ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_4 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_4 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_4 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq<4>)
    IODELAYE1:CNTVALUEIN4        0.000          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 96 / 88
-------------------------------------------------------------------------
Delay:               0.485ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt:O (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB (PAD)

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt:O to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIODQS:O             1   0.000   0.399  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt)
     INV:I->O              0   0.086   0.000  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/iserdes_clkb1_INV_0 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_clkb)
    ISERDESE1:CLKB             0.000          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    ----------------------------------------
    Total                      0.485ns (0.086ns logic, 0.399ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_P
---------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CLK_P                                                                                              |    5.962|         |         |         |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.675|         |         |         |
debug_module/debug_module/drck_i                                                                   |    3.960|         |         |         |
debug_module/debug_module/update                                                                   |    2.663|    1.973|         |         |
---------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
---------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CLK_P                                                                                              |    2.547|         |         |         |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    2.299|    0.778|         |         |
---------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/debug_module/drck_i
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK_P                           |    3.608|         |         |         |
debug_module/debug_module/drck_i|    2.254|    2.628|    2.242|         |
debug_module/debug_module/update|         |    3.276|    1.961|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/debug_module/update
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK_P                           |    1.248|         |         |         |
debug_module/debug_module/drck_i|    0.812|         |         |         |
debug_module/debug_module/update|         |    2.965|    5.627|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 50.86 secs
 
--> 

Total memory usage is 404908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :  734 (   0 filtered)

