
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/ytq/source/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ytq' on host 'ytq' (Linux_x86_64 version 5.4.0-152-generic) on Sat Jun 15 11:55:47 CST 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset Concat_HLS.prj 
INFO: [HLS 200-10] Opening and resetting project '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/Concat_HLS.prj'.
INFO: [HLS 200-1510] Running: add_files /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp -cflags -I/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/ 
INFO: [HLS 200-10] Adding design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/testbench/concat_tb.cpp -cflags -std=c++11  
INFO: [HLS 200-10] Adding test bench file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/testbench/concat_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top concat 
INFO: [HLS 200-1510] Running: open_solution -reset sol 
INFO: [HLS 200-10] Creating and opening solution '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/Concat_HLS.prj/sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 44095
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench/concat_tb.cpp in debug mode
   Compiling ../../../../src/concat.cpp in debug mode
   Generating csim.exe
WARNNING: file /home/ytq/codeField/temp_MM_Accelerator/insn/GCN/concat/1/dram_before.bin size 190791680 doesn't match required size 4096
WARNNING: file /home/ytq/codeField/temp_MM_Accelerator/insn/GCN/concat/1/dram_after.bin size 190791680 doesn't match required size 4096
Pass!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 128
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.31 seconds. CPU system time: 1.58 seconds. Elapsed time: 11.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.391 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:226:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:234:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.6 seconds. CPU system time: 0.76 seconds. Elapsed time: 17.38 seconds; current allocated memory: 762.496 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::constructor(ap_uint<256> const&)' into 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:99:2)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void read_inputs<ap_uint<256>, ap_int<8>, 32u>(ap_uint<256>*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:16:93)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void read_inputs<ap_uint<256>, ap_int<8>, 32u>(ap_uint<256>*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:22:94)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'hls::stream<WideType<ap_int<8>, 32u, 8u, void>, 0>::read()'
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:80:9)
INFO: [HLS 214-377] Adding 'secondBlockValue' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:98:9)
INFO: [HLS 214-377] Adding 'firstBlockValue' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:98:9)
INFO: [HLS 214-210] Disaggregating variable 'secondBlockValue' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:22:75)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'firstBlockValue' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:16:75)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:78:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:125:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:96:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:103:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:78:5) in function 'store<ap_uint<256>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:125:27) in function 'WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:96:5) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:103:20) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' into 'void store<ap_uint<256>, ap_int<8>, 32u>(unsigned int, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&, ap_uint<256>*, bool&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:111:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_stream' with compact=bit mode in 256-bits (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:32:77)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_14_1'(/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:14:19) has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_20_2'(/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19) has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_115_1'(/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:115:20) has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:115:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.91 seconds; current allocated memory: 762.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 768.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 775.863 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:6:19).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_14_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:14) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-936.html
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_20_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-936.html
INFO: [XFORM 203-712] Applying dataflow to function 'concat' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:3:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry4_proc'
	 'read_inputs<ap_uint<256>, ap_int<8>, 32u>'
	 'store<ap_uint<256>, ap_int<8>, 32u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 805.410 MB.
WARNING: [HLS 200-1449] Process read_inputs<ap_uint<256>, ap_int<8>, 32u> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 846.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'concat' ...
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' to 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_115_1' to 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1'.
WARNING: [SYN 201-103] Legalizing function name 'store<ap_uint<256>, ap_int<8>, 32u>' to 'store_ap_uint_256_ap_int_8_32u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 846.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 846.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 846.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 846.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 848.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_115_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 848.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 848.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 848.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 848.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO output_data_addr3_assign_cast_loc_channel (from Block_entry4_proc_U0 to store_ap_uint_256_ap_int_8_32u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 849.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 849.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 849.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 850.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1' pipeline 'VITIS_LOOP_115_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1/m_axi_concat_data_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 852.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_ap_uint_256_ap_int_8_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 853.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/concat_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/input_data_addr1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/input_data_addr2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/output_data_addr3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/ROWS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/COLS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/concat_flag' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'concat' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_data_addr1', 'input_data_addr2', 'output_data_addr3', 'ROWS', 'COLS', 'inputs', 'outputs', 'concat_flag' to AXI-Lite port concat_addr.
INFO: [RTGEN 206-100] Finished creating RTL model for 'concat'.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_c_U(concat_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_data_addr1_assign_cast_loc_channel_U(concat_fifo_w27_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_data_addr2_assign_cast_loc_channel_U(concat_fifo_w27_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_data_addr3_assign_cast_loc_channel_U(concat_fifo_w27_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(concat_fifo_w256_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ROWS_c_U(concat_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'COLS_c_U(concat_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 855.863 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 859.297 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 864.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for concat.
INFO: [VLOG 209-307] Generating Verilog RTL for concat.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.5 seconds. CPU system time: 1.15 seconds. Elapsed time: 22.67 seconds; current allocated memory: 110.234 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ytq/source/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 11:56:41 2024...
INFO: [HLS 200-802] Generated output file Concat_HLS.prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.79 seconds. CPU system time: 0.51 seconds. Elapsed time: 9.09 seconds; current allocated memory: 6.539 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 41.99 seconds. Total CPU system time: 3.42 seconds. Total elapsed time: 55.17 seconds; peak allocated memory: 871.133 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 15 11:56:42 2024...
