Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 0839c75f9e254a7bb6541c0a95e5e30f --debug typical --relax -L lib_pkg_v1_0 -L fifo_generator_v12_0 -L lib_fifo_v1_0 -L lib_srl_fifo_v1_0 -L lib_cdc_v1_0 -L axi_datamover_v5_1 -L axi_sg_v4_1 -L axi_dma_v7_1 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot decompression_testbench_behav xil_defaultlib.decompression_testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0.lib_pkg
Compiling package axi_dma_v7_1.axi_dma_pkg
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_sg_v4_1.axi_sg_pkg
Compiling module xil_defaultlib.decompression
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_sm [\axi_sg_updt_sm(32,1,0,1,7,1,7)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_cmdsts_if [\axi_sg_updt_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_mngr [\axi_sg_updt_mngr(32,1,0,1,7,1,7...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_queue [\axi_sg_updt_queue(32,32,32,33,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(32,32,32,33,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_intrpt [\axi_sg_intrpt(1,0,1,125)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_sm [\axi_sg_ftch_sm(32,0,1,0,8,8,4,1...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_pntr [\axi_sg_ftch_pntr(32,1,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_cmdsts_if [\axi_sg_ftch_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(32,0,1,0,8,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_queue [\axi_sg_ftch_queue(32,32,4,8,8,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(32,32,0,0,4,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_reset [\axi_sg_reset(0)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(68,1,0,2,"virtex7")...]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(8,1,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_cmd_status [\axi_sg_cmd_status(32,1,1,0,68,8...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rd_status_cntl [\axi_sg_rd_status_cntl(8,4)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc [\axi_sg_scc(2,32,32,16,68,4,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,0,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(0,2,2,1,32,3...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(2,0,4,32...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,7,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(7,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(7,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(7,3,0,2,"virtex7")(...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,2,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(2,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(2,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(2,3,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(0,1,3,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc_wr [\axi_sg_scc_wr(2,32,32,16,68,4,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,1,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(0,0,1,2,1,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(2,1,4,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_datamover [\axi_sg_datamover(2,0,4,32,32,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg [\axi_sg(32,32,32,32,33,4,4,8,1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_sofeof_gen [\axi_dma_sofeof_gen(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reset [\axi_dma_reset(1,0,0,100000000,1...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,32,4)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_rst_module [\axi_dma_rst_module(1,0,1,0,0,10...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_lite_if [\axi_dma_lite_if(23,0,10,32)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_register [\axi_dma_register(12,1,14,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reg_module [\axi_dma_reg_module(1,0,1,14,0,1...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(32,14,1,4,0)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(16,23,"virtex7")(1,7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(23,16,"virtex7")...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(23,16,"virtex7")(1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(0,0,1,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(32,1,0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sts_mngr [\axi_dma_mm2s_sts_mngr(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(0,4,1,0,1,14,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(0,4,32,1,0,1,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(4,8,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(8,4,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(8,4,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,4,0,2,"vir...]
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_ss(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_pre...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_COMMON_CL...
Compiling architecture implementation of entity lib_fifo_v1_0.sync_fifo_fg [\sync_fifo_fg("virtex7",9,0,1,1,...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(291,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_sf [\axi_datamover_rd_sf(256,64,0,1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_skid_buf [\axi_datamover_skid_buf(256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_reset [\axi_datamover_reset(0)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,1,0,2,"vir...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(68,1,0,2,"vi...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_cmd_status [\axi_datamover_cmd_status(32,1,1...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_status_cntl [\axi_datamover_rd_status_cntl(8,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(0,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(1,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_pcc [\axi_datamover_pcc(1,1,5,32,256,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(1,32,0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rdmux [\axi_datamover_rdmux(5,256,256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(0,1,5...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover [\axi_datamover(1,0,4,32,256,256,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma [\axi_dma(10,32,125,0,1,0,0,14,32...]
Compiling architecture axi_dma_0_arch of entity xil_defaultlib.axi_dma_0 [axi_dma_0_default]
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2_copy1
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_pre_v8_2(INIT=1'b1)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy1
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111110...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b100010...
Compiling module blk_mem_gen_v8_2.write_netlist_v8_2(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2(INIT=1'b0)
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_ce_clr_v8_2(INIT=1'b...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01011)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01000)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0100)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111011...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0111)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111100...
Compiling module blk_mem_gen_v8_2.beh_vlog_muxf7_v8_2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.read_netlist_v8_2(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.dma_controller
Compiling module xil_defaultlib.decompression_testbench
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot decompression_testbench_behav
