INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/new/VGA_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/new/bresenham_algo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bresenham_algo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/controlpath/controlpath.srcs/sources_1/new/controlpath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlpath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/imports/Lab4/d_FF/d_FF_srcs/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/line_clear/line_clear.srcs/sources_1/new/lineclear_algo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineclear_algo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/imports/new/nbit_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/Downloads/vga_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/Downloads/video_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sim_1/new/tb_VGA_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_VGA_TOP
