Analysis & Synthesis report for game
Thu Jul 27 19:15:36 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Dodgie|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. altsyncram Parameter Settings by Entity Instance
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "vga_adapter:VGA"
 24. Port Connectivity Checks: "RanNum:r2"
 25. Port Connectivity Checks: "RanNum:r1"
 26. Port Connectivity Checks: "DivCount:level_clock"
 27. Port Connectivity Checks: "DivCount:d1"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 27 19:15:36 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; game                                        ;
; Top-level Entity Name              ; Dodgie                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,799                                       ;
;     Total combinational functions  ; 1,792                                       ;
;     Dedicated logic registers      ; 390                                         ;
; Total registers                    ; 390                                         ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 230,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Dodgie             ; game               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                          ; Library ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; ../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v                ;         ;
; ../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v         ;         ;
; ../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v ;         ;
; ../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v            ;         ;
; ../../../Downloads/pat.v                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Sam/Downloads/pat.v                                                                          ;         ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal170.inc                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                 ;         ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                                                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                                                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_k2h1.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf                                              ;         ;
; play_background.mif                                                                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sam/Desktop/quartus/game/play_background.mif                                                 ;         ;
; db/decode_5ua.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sam/Desktop/quartus/game/db/decode_5ua.tdf                                                   ;         ;
; db/decode_u9a.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sam/Desktop/quartus/game/db/decode_u9a.tdf                                                   ;         ;
; db/mux_gob.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sam/Desktop/quartus/game/db/mux_gob.tdf                                                      ;         ;
; altpll.tdf                                                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                     ;         ;
; stratix_pll.inc                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                ;         ;
; stratixii_pll.inc                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                              ;         ;
; cycloneii_pll.inc                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;         ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,799          ;
;                                             ;                ;
; Total combinational functions               ; 1792           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 847            ;
;     -- 3 input functions                    ; 372            ;
;     -- <=2 input functions                  ; 573            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1227           ;
;     -- arithmetic mode                      ; 565            ;
;                                             ;                ;
; Total registers                             ; 390            ;
;     -- Dedicated logic registers            ; 390            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 112            ;
; Total memory bits                           ; 230400         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 387            ;
; Total fan-out                               ; 7791           ;
; Average fan-out                             ; 3.20           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |Dodgie                                                 ; 1792 (1498)         ; 390 (284)                 ; 230400      ; 0            ; 0       ; 0         ; 112  ; 0            ; |Dodgie                                                                                                ; Dodgie                 ; work         ;
;    |DivCount:d1|                                        ; 50 (50)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|DivCount:d1                                                                                    ; DivCount               ; work         ;
;    |DivCount:level_clock|                               ; 49 (49)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|DivCount:level_clock                                                                           ; DivCount               ; work         ;
;    |RanNum:r1|                                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|RanNum:r1                                                                                      ; RanNum                 ; work         ;
;    |RanNum:r2|                                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|RanNum:r2                                                                                      ; RanNum                 ; work         ;
;    |hex_decoder:h0|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|hex_decoder:h0                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|hex_decoder:h1                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|hex_decoder:h2                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h5|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|hex_decoder:h5                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h6|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|hex_decoder:h6                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h7|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|hex_decoder:h7                                                                                 ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 137 (1)             ; 34 (0)                    ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 48 (0)              ; 8 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_k2h1:auto_generated|               ; 48 (0)              ; 8 (8)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated                          ; altsyncram_k2h1        ; work         ;
;             |decode_5ua:decode2|                        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated|decode_5ua:decode2       ; decode_5ua             ; work         ;
;             |decode_u9a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated|decode_u9a:rden_decode_b ; decode_u9a             ; work         ;
;             |mux_gob:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated|mux_gob:mux3             ; mux_gob                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 68 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Dodgie|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; play_background.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Dodgie|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------------+-----------------+---------------+---------------+---------------+--------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+-------------+-------------+---------------+---------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name            ; state.CLEAR ; state.DEAD_WAIT ; state.FLINKHR ; state.DIE_RS2 ; state.DIE_RS1 ; state.DIE_BS ; state.DIE_BR3 ; state.DIE_BR2 ; state.DIE_BR1 ; state.DIE_BB ; state.DIE_RB ; state.DEL_B4 ; state.DEL_B3 ; state.UP_B4 ; state.UP_B3 ; state.DRAW_B4 ; state.DRAW_B3 ; state.LEVEL ; state.UP_S2 ; state.UP_S1 ; state.UP_B2 ; state.UP_B1 ; state.DEL_S2 ; state.DEL_S1 ; state.DEL_B2 ; state.DEL_B1 ; state.WAIT ; state.DRAW_S2 ; state.DRAW_S1 ; state.DRAW_B2 ; state.DRAW_B1 ; state.INIT_S2 ; state.INIT_S1 ; state.INIT_B4 ; state.INIT_B3 ; state.INIT_B2 ; state.INIT_B1 ; state.INIT_T2 ; state.INIT_T1 ; state.INIT_R ;
+-----------------+-------------+-----------------+---------------+---------------+---------------+--------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+-------------+-------------+---------------+---------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; state.INIT_R    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; state.INIT_T1   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; state.INIT_T2   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; state.INIT_B1   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; state.INIT_B2   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; state.INIT_B3   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.INIT_B4   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.INIT_S1   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.INIT_S2   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DRAW_B1   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DRAW_B2   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DRAW_S1   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DRAW_S2   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.WAIT      ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DEL_B1    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DEL_B2    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DEL_S1    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DEL_S2    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.UP_B1     ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.UP_B2     ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.UP_S1     ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.UP_S2     ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.LEVEL     ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DRAW_B3   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 1             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DRAW_B4   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.UP_B3     ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.UP_B4     ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DEL_B3    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DEL_B4    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_RB    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_BB    ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_BR1   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_BR2   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_BR3   ; 0           ; 0               ; 0             ; 0             ; 0             ; 0            ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_BS    ; 0           ; 0               ; 0             ; 0             ; 0             ; 1            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_RS1   ; 0           ; 0               ; 0             ; 0             ; 1             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DIE_RS2   ; 0           ; 0               ; 0             ; 1             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.FLINKHR   ; 0           ; 0               ; 1             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.DEAD_WAIT ; 0           ; 1               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; state.CLEAR     ; 1           ; 0               ; 0             ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+-----------------+-------------+-----------------+---------------+---------------+---------------+--------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+-------------+-------------+---------------+---------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+----------------------------------------+-------------------------------------------+
; Register name                          ; Reason for Removal                        ;
+----------------------------------------+-------------------------------------------+
; s2_c[0..2]                             ; Stuck at VCC due to stuck port data_in    ;
; s2_x[0]                                ; Stuck at GND due to stuck port data_in    ;
; s2_x[1..5]                             ; Stuck at VCC due to stuck port data_in    ;
; s2_x[6]                                ; Stuck at GND due to stuck port data_in    ;
; s2_x[7]                                ; Stuck at VCC due to stuck port data_in    ;
; s2_x[8]                                ; Stuck at GND due to stuck port data_in    ;
; s1_c[0..2]                             ; Stuck at VCC due to stuck port data_in    ;
; s1_x[0]                                ; Stuck at GND due to stuck port data_in    ;
; s1_x[1]                                ; Stuck at VCC due to stuck port data_in    ;
; s1_x[2..6]                             ; Stuck at GND due to stuck port data_in    ;
; s1_x[7]                                ; Stuck at VCC due to stuck port data_in    ;
; s1_x[8]                                ; Stuck at GND due to stuck port data_in    ;
; b4_off[0,1]                            ; Stuck at VCC due to stuck port data_in    ;
; b4_off[2]                              ; Stuck at GND due to stuck port data_in    ;
; b4_off[3]                              ; Stuck at VCC due to stuck port data_in    ;
; b4_off[4]                              ; Stuck at GND due to stuck port data_in    ;
; b4_off[5]                              ; Stuck at VCC due to stuck port data_in    ;
; b4_off[6,7]                            ; Stuck at GND due to stuck port data_in    ;
; b4_dx                                  ; Stuck at VCC due to stuck port data_in    ;
; b4_s[0]                                ; Stuck at VCC due to stuck port data_in    ;
; b4_s[1,2]                              ; Stuck at GND due to stuck port data_in    ;
; b3_off[0,1]                            ; Stuck at VCC due to stuck port data_in    ;
; b3_off[2]                              ; Stuck at GND due to stuck port data_in    ;
; b3_off[3]                              ; Stuck at VCC due to stuck port data_in    ;
; b3_off[4]                              ; Stuck at GND due to stuck port data_in    ;
; b3_off[5]                              ; Stuck at VCC due to stuck port data_in    ;
; b3_off[6,7]                            ; Stuck at GND due to stuck port data_in    ;
; b3_s[0]                                ; Stuck at VCC due to stuck port data_in    ;
; b3_s[1,2]                              ; Stuck at GND due to stuck port data_in    ;
; b2_dx                                  ; Stuck at VCC due to stuck port data_in    ;
; b2_off[0,1]                            ; Stuck at VCC due to stuck port data_in    ;
; b2_off[2]                              ; Stuck at GND due to stuck port data_in    ;
; b2_off[3]                              ; Stuck at VCC due to stuck port data_in    ;
; b2_off[4]                              ; Stuck at GND due to stuck port data_in    ;
; b2_off[5]                              ; Stuck at VCC due to stuck port data_in    ;
; b2_off[6,7]                            ; Stuck at GND due to stuck port data_in    ;
; b1_s[0]                                ; Stuck at VCC due to stuck port data_in    ;
; b1_s[1,2]                              ; Stuck at GND due to stuck port data_in    ;
; s2_y[0]                                ; Stuck at VCC due to stuck port data_in    ;
; s1_y[0]                                ; Stuck at VCC due to stuck port data_in    ;
; b2_c[1]                                ; Merged with b2_c[0]                       ;
; b2_w                                   ; Merged with b2_c[0]                       ;
; b4_w                                   ; Merged with b4_c[0]                       ;
; b1_off[4,6]                            ; Merged with b1_off[2]                     ;
; b1_off[3,5]                            ; Merged with b1_off[1]                     ;
; b3_c[1]                                ; Merged with b3_c[0]                       ;
; LEDR[17]~reg0                          ; Stuck at VCC due to stuck port data_in    ;
; b4_c[1]                                ; Stuck at GND due to stuck port data_in    ;
; b1_off[7]                              ; Stuck at GND due to stuck port data_in    ;
; state~42                               ; Lost fanout                               ;
; state~43                               ; Lost fanout                               ;
; state~44                               ; Lost fanout                               ;
; state~45                               ; Lost fanout                               ;
; state~46                               ; Lost fanout                               ;
; state~47                               ; Lost fanout                               ;
; DivCount:d1|count[0]                   ; Merged with DivCount:level_clock|count[0] ;
; DivCount:d1|count[1]                   ; Merged with DivCount:level_clock|count[1] ;
; b1_off[1]                              ; Stuck at VCC due to stuck port data_in    ;
; b4_c[2]                                ; Stuck at VCC due to stuck port data_in    ;
; b2_c[2]                                ; Stuck at VCC due to stuck port data_in    ;
; Total Number of Removed Registers = 83 ;                                           ;
+----------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                           ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------------+
; s1_x[0]       ; Stuck at GND              ; b3_off[0], b3_off[1], b3_off[2], b3_off[3], b3_off[4], b3_off[5], b3_off[6], b3_off[7], b3_s[0], ;
;               ; due to stuck port data_in ; b3_s[1], b3_s[2], b1_s[0], b1_s[1], b1_s[2], s2_y[0]                                             ;
; b4_dx         ; Stuck at VCC              ; b1_off[7], b1_off[1]                                                                             ;
;               ; due to stuck port data_in ;                                                                                                  ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 390   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 74    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 134   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Dodgie|b1_co[6]                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Dodgie|vga_adapter:VGA|vga_controller:controller|yCounter[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Dodgie|b2_co[4]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Dodgie|b3_co[2]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Dodgie|b4_co[5]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Dodgie|b2_x[3]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Dodgie|b3_y[7]                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Dodgie|b4_x[5]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Dodgie|b1_x[1]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Dodgie|s2_y[4]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Dodgie|s1_y[7]                                               ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |Dodgie|FLINKHR_counter[5]                                    ;
; 13:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Dodgie|LEDR[12]~reg0                                         ;
; 9:1                ; 12 bits   ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |Dodgie|score[11]                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Dodgie|colour[0]                                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |Dodgie|b1_off[0]                                             ;
; 22:1               ; 18 bits   ; 252 LEs       ; 18 LEs               ; 234 LEs                ; Yes        ; |Dodgie|draw[13]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Dodgie|level                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Dodgie|b1_x                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Dodgie|b2_x                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Dodgie|b3_x                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Dodgie|b4_x                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Dodgie|b1_y                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Dodgie|b2_y                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Dodgie|b1_c                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Dodgie|b3_y                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Dodgie|b4_y                                                  ;
; 50:1               ; 10 bits   ; 330 LEs       ; 70 LEs               ; 260 LEs                ; No         ; |Dodgie|Selector55                                            ;
; 52:1               ; 2 bits    ; 68 LEs        ; 10 LEs               ; 58 LEs                 ; No         ; |Dodgie|Selector64                                            ;
; 52:1               ; 2 bits    ; 68 LEs        ; 4 LEs                ; 64 LEs                 ; No         ; |Dodgie|Selector37                                            ;
; 52:1               ; 2 bits    ; 68 LEs        ; 4 LEs                ; 64 LEs                 ; No         ; |Dodgie|Selector68                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA   ;
+-------------------------+---------------------+----------------+
; Parameter Name          ; Value               ; Type           ;
+-------------------------+---------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                   ; Signed Integer ;
; MONOCHROME              ; FALSE               ; String         ;
; RESOLUTION              ; 320x240             ; String         ;
; BACKGROUND_IMAGE        ; play_background.mif ; String         ;
+-------------------------+---------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; play_background.mif  ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_k2h1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; plot ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RanNum:r2"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; load[7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; load[6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load[5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; load[4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load[3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; load[2]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load[1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; load[0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RanNum:r1"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[7..5]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; load[7..6] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load[5..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivCount:level_clock"                                                                                                                                                                     ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dIn          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; load         ; Input ; Warning  ; Input port expression (29 bits) is wider than the input port (28 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; load[27..26] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; load[24..22] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; load[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; load[14..13] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; load[7..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; load[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; load[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; load[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; load[25]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; load[17]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; load[16]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; load[15]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; load[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivCount:d1"                                                                                                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                          ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; dIn          ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; load         ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "load[27..20]" will be connected to GND. ;
; load[18..12] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; load[9..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; load[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; load[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; load[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; load[27]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 390                         ;
;     CLR               ; 74                          ;
;     ENA               ; 58                          ;
;     ENA SCLR          ; 76                          ;
;     SLD               ; 2                           ;
;     plain             ; 180                         ;
; cycloneiii_lcell_comb ; 1799                        ;
;     arith             ; 565                         ;
;         2 data inputs ; 377                         ;
;         3 data inputs ; 188                         ;
;     normal            ; 1234                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 148                         ;
;         3 data inputs ; 184                         ;
;         4 data inputs ; 847                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 16.60                       ;
; Average LUT depth     ; 8.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jul 27 19:15:19 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v Line: 78
Warning (10275): Verilog HDL Module Instantiation warning at pat.v(61): ignored dangling comma in List of Port Connections File: C:/Users/Sam/Downloads/pat.v Line: 61
Warning (10275): Verilog HDL Module Instantiation warning at pat.v(68): ignored dangling comma in List of Port Connections File: C:/Users/Sam/Downloads/pat.v Line: 68
Warning (10275): Verilog HDL Module Instantiation warning at pat.v(75): ignored dangling comma in List of Port Connections File: C:/Users/Sam/Downloads/pat.v Line: 75
Warning (10229): Verilog HDL Expression warning at pat.v(307): truncated literal to match 3 bits File: C:/Users/Sam/Downloads/pat.v Line: 307
Warning (10229): Verilog HDL Expression warning at pat.v(328): truncated literal to match 3 bits File: C:/Users/Sam/Downloads/pat.v Line: 328
Warning (10229): Verilog HDL Expression warning at pat.v(665): truncated literal to match 4 bits File: C:/Users/Sam/Downloads/pat.v Line: 665
Warning (10229): Verilog HDL Expression warning at pat.v(672): truncated literal to match 4 bits File: C:/Users/Sam/Downloads/pat.v Line: 672
Warning (10229): Verilog HDL Expression warning at pat.v(731): truncated literal to match 4 bits File: C:/Users/Sam/Downloads/pat.v Line: 731
Warning (10229): Verilog HDL Expression warning at pat.v(738): truncated literal to match 4 bits File: C:/Users/Sam/Downloads/pat.v Line: 738
Info (12021): Found 4 design units, including 4 entities, in source file /users/sam/downloads/pat.v
    Info (12023): Found entity 1: Dodgie File: C:/Users/Sam/Downloads/pat.v Line: 1
    Info (12023): Found entity 2: DivCount File: C:/Users/Sam/Downloads/pat.v Line: 1024
    Info (12023): Found entity 3: RanNum File: C:/Users/Sam/Downloads/pat.v Line: 1054
    Info (12023): Found entity 4: hex_decoder File: C:/Users/Sam/Downloads/pat.v Line: 1073
Info (12127): Elaborating entity "Dodgie" for the top level hierarchy
Warning (10858): Verilog HDL warning at pat.v(163): object b1_dx used but never assigned File: C:/Users/Sam/Downloads/pat.v Line: 163
Warning (10858): Verilog HDL warning at pat.v(163): object b3_dx used but never assigned File: C:/Users/Sam/Downloads/pat.v Line: 163
Warning (10230): Verilog HDL assignment warning at pat.v(297): truncated value with size 9 to match size of target (8) File: C:/Users/Sam/Downloads/pat.v Line: 297
Warning (10230): Verilog HDL assignment warning at pat.v(318): truncated value with size 9 to match size of target (8) File: C:/Users/Sam/Downloads/pat.v Line: 318
Warning (10230): Verilog HDL assignment warning at pat.v(530): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 530
Warning (10230): Verilog HDL assignment warning at pat.v(537): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 537
Warning (10230): Verilog HDL assignment warning at pat.v(597): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 597
Warning (10230): Verilog HDL assignment warning at pat.v(604): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 604
Warning (10230): Verilog HDL assignment warning at pat.v(663): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 663
Warning (10230): Verilog HDL assignment warning at pat.v(670): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 670
Warning (10230): Verilog HDL assignment warning at pat.v(729): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 729
Warning (10230): Verilog HDL assignment warning at pat.v(736): truncated value with size 10 to match size of target (9) File: C:/Users/Sam/Downloads/pat.v Line: 736
Warning (10030): Net "b1_dx" at pat.v(163) has no driver or initial value, using a default initial value '0' File: C:/Users/Sam/Downloads/pat.v Line: 163
Warning (10030): Net "b3_dx" at pat.v(163) has no driver or initial value, using a default initial value '0' File: C:/Users/Sam/Downloads/pat.v Line: 163
Info (12128): Elaborating entity "DivCount" for hierarchy "DivCount:d1" File: C:/Users/Sam/Downloads/pat.v Line: 53
Info (12128): Elaborating entity "RanNum" for hierarchy "RanNum:r1" File: C:/Users/Sam/Downloads/pat.v Line: 68
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h0" File: C:/Users/Sam/Downloads/pat.v Line: 80
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Sam/Downloads/pat.v Line: 125
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "play_background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k2h1.tdf
    Info (12023): Found entity 1: altsyncram_k2h1 File: C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_k2h1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua File: C:/Users/Sam/Desktop/quartus/game/db/decode_5ua.tdf Line: 23
Info (12128): Elaborating entity "decode_5ua" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated|decode_5ua:decode2" File: C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/Users/Sam/Desktop/quartus/game/db/decode_u9a.tdf Line: 23
Info (12128): Elaborating entity "decode_u9a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated|decode_u9a:rden_decode_b" File: C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/Users/Sam/Desktop/quartus/game/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k2h1:auto_generated|mux_gob:mux3" File: C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v Line: 252
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[17]" is stuck at VCC File: C:/Users/Sam/Downloads/pat.v Line: 221
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Sam/Downloads/pat.v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Sam/Desktop/quartus/game/output_files/game.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Sam/Downloads/pat.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Sam/Downloads/pat.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Sam/Downloads/pat.v Line: 26
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Sam/Downloads/pat.v Line: 25
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Sam/Downloads/pat.v Line: 25
Info (21057): Implemented 1962 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 1819 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 680 megabytes
    Info: Processing ended: Thu Jul 27 19:15:36 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sam/Desktop/quartus/game/output_files/game.map.smsg.


