
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/pa.fromHdl.tcl
# create_project -name Mechanical_clock -dir "C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_4" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "MECHANICAL_CLOCK.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/MECHANICAL_CLOCK.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {UART_TX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART_RX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIV20M_1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_7SEGMENT.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MECHANICAL_CLOCK.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top MECHANICAL_CLOCK $srcset
# add_files [list {MECHANICAL_CLOCK.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/UART_TX.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/UART_RX.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/DIV20M_1.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/BCD_7SEGMENT.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/MECHANICAL_CLOCK.vhd" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BCD_7SEGMENT' instantiated as 'Inst_BCD_7SEGMENT' [C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/MECHANICAL_CLOCK.vhd:160]
Resolution: File names need to match cell names: an EDIF definition will be found in BCD_7SEGMENT.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/MECHANICAL_CLOCK.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEGMENTS[7]' [C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/MECHANICAL_CLOCK.ucf:47]
Finished Parsing UCF File [C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/MECHANICAL_CLOCK.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6436adeb
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 674.742 ; gain = 144.918
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {SEGMENTS[0]}]]
set_property package_pin "" [get_ports [list  {SEGMENTS[1]}]]
startgroup
set_property package_pin P27 [get_ports {SEGMENTS[0]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[2]}]]
startgroup
set_property package_pin P29 [get_ports {SEGMENTS[1]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[3]}]]
startgroup
set_property package_pin P32 [get_ports {SEGMENTS[2]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[4]}]]
startgroup
set_property package_pin P34 [get_ports {SEGMENTS[3]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[5]}]]
startgroup
set_property package_pin P35 [get_ports {SEGMENTS[4]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[6]}]]
startgroup
set_property package_pin P40 [get_ports {SEGMENTS[5]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {SEGMENTS[6]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri May 20 17:12:23 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
