# do contador_up_down_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:57 on Apr 09,2024
# vcom -reportprogress 300 -93 -work work /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_up_down
# -- Compiling architecture ifsc_v1 of contador_up_down
# ** Warning: /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(22): Nonresolved signal 'count_out' may have multiple sources.
#   Drivers:
#     /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(41):Process line__41
#        Driven at:
#           /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(53)
#     /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(25):Process line__25
#        Driven at:
#           /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(37)
# End time: 11:17:57 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# 
# stdin: <EOF>
vsim work.contador_up_down
# vsim work.contador_up_down 
# Start time: 11:17:59 on Apr 09,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-26-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.contador_up_down(ifsc_v1)
add wave -position end  sim:/contador_up_down/UPDOWN
add wave -position end  sim:/contador_up_down/rst
add wave -position end  sim:/contador_up_down/MIN
add wave -position end  sim:/contador_up_down/MAX
add wave -position end  sim:/contador_up_down/count_out
add wave -position end  sim:/contador_up_down/clk_out
add wave -position end  sim:/contador_up_down/clk
force -freeze sim:/contador_up_down/clk 1 0
force -freeze sim:/contador_up_down/rst 0 0
force -freeze sim:/contador_up_down/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/contador_up_down/rst 0 1, 0 120
run 2000
run 5000
do tb_contador_up_down_clk_dividido.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:15 on Apr 09,2024
# vcom -reportprogress 300 -93 -work work /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_up_down
# -- Compiling architecture ifsc_v1 of contador_up_down
# ** Warning: /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(22): Nonresolved signal 'count_out' may have multiple sources.
#   Drivers:
#     /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(41):Process line__41
#        Driven at:
#           /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(53)
#     /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(25):Process line__25
#        Driven at:
#           /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(37)
# End time: 11:20:15 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:20:15 on Apr 09,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim work.contador_up_down 
# Start time: 11:20:15 on Apr 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.contador_up_down(ifsc_v1)
do tb_contador_up_down_clk_dividido.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:26:35 on Apr 09,2024
# vcom -reportprogress 300 -93 -work work /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_up_down
# -- Compiling architecture ifsc_v1 of contador_up_down
# ** Warning: /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(22): Nonresolved signal 'count_out' may have multiple sources.
#   Drivers:
#     /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(41):Process line__41
#        Driven at:
#           /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(53)
#     /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(25):Process line__25
#        Driven at:
#           /home/daniel.f2005/QUARTUS/ELD-II/2024-04-09/contador_up_down.vhd(37)
# End time: 11:26:35 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:26:36 on Apr 09,2024, Elapsed time: 0:06:21
# Errors: 0, Warnings: 0
# vsim work.contador_up_down 
# Start time: 11:26:36 on Apr 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.contador_up_down(ifsc_v1)
# End time: 11:30:45 on Apr 09,2024, Elapsed time: 0:04:09
# Errors: 0, Warnings: 0
