<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>Telescopic Cascode Differential Amplifier | Analog IC Portfolio</title>
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <script src="https://cdn.tailwindcss.com"></script>
</head>

<body class="bg-gray-50 text-gray-900">

<!-- HEADER -->
<header class="bg-slate-900 text-white py-10 text-center">
  <h1 class="text-3xl font-bold">
    Telescopic Cascode Differential Amplifier
  </h1>
  <p class="mt-3 text-lg">
    Advanced Analog IC Design • Cadence Virtuoso
  </p>
  <a href="../index.html" class="text-sky-400 hover:underline mt-4 inline-block">
    ← Back to Portfolio
  </a>
</header>

<!-- MAIN CONTENT -->
<main class="max-w-5xl mx-auto px-6 py-12 space-y-20">

  <!-- OVERVIEW -->
  <section>
    <h2 class="text-2xl font-semibold mb-4">Project Overview</h2>
    <p class="leading-relaxed">
      This project presents the design and simulation of a
      <strong>telescopic cascode differential amplifier</strong>
      optimized for high gain, low power consumption, and robust analog
      performance. The design was implemented and verified using
      Cadence Virtuoso and Spectre simulations under realistic load
      and bias conditions.
    </p>
  </section>

  <!-- ARCHITECTURE -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Circuit Architecture</h2>

    <img src="../assets/project-2/architecture.png"
         alt="Telescopic Cascode Architecture"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700">
      Complete transistor-level schematic of the telescopic cascode
      differential amplifier including bias generation networks.
      The cascode structure enhances output resistance, enabling
      high gain while maintaining low power dissipation.
    </p>
  </section>

  <!-- GAIN -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">AC Response: Gain and Bandwidth</h2>

    <img src="../assets/project-2/gain_vs_freq.jpg"
         alt="Gain vs Frequency"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700">
      Frequency response of the amplifier showing a DC gain greater
      than 50 dB and a unity-gain bandwidth exceeding 50 MHz with
      a 1 pF capacitive load. Gain variation across input
      common-mode voltages was analyzed to ensure robust operation.
    </p>
  </section>

  <!-- PHASE MARGIN -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Stability Analysis</h2>

    <img src="../assets/project-2/phase_margin.jpg"
         alt="Phase Margin Plot"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700">
      Phase margin measured in unity-gain configuration at nominal
      bias conditions. The amplifier demonstrates stable closed-loop
      operation with sufficient phase margin for reliable analog
      performance.
    </p>
  </section>

  <!-- PSRR -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Power Supply Rejection Ratio (PSRR)</h2>

    <img src="../assets/project-2/psrr_circuit.png"
         alt="PSRR Testbench Circuit"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700 mb-10">
      PSRR simulation testbench where a small-signal AC source is injected
      at the supply rail while the input is grounded. The output response
      is measured to quantify the amplifier’s ability to suppress supply
      noise.
    </p>

    <img src="../assets/project-2/psrr_plot.jpg"
         alt="PSRR Frequency Response"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700">
      PSRR magnitude versus frequency plot. The high low-frequency PSRR
      validates the effectiveness of the cascode topology and biasing
      network in rejecting power supply disturbances.
    </p>
  </section>

  <!-- CMRR -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Common-Mode Rejection Ratio (CMRR)</h2>

    <img src="../assets/project-2/cmrr_circuit.png"
         alt="CMRR Testbench Circuit"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700 mb-10">
      CMRR simulation setup where identical AC signals are applied to both
      input terminals of the differential amplifier. The resulting output
      response quantifies rejection of common-mode signals.
    </p>

    <img src="../assets/project-2/cmrr_plot.jpg"
         alt="CMRR Frequency Response"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700">
      CMRR magnitude as a function of frequency, demonstrating excellent
      low-frequency common-mode rejection and well-matched differential
      signal paths.
    </p>
  </section>

  <!-- SLEW RATE -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Transient Response and Slew Rate</h2>

    <img src="../assets/project-2/slew_rate.png"
         alt="Slew Rate Measurement"
         class="w-full rounded-lg shadow-lg mb-5">

    <p class="text-gray-700">
      Large-signal transient response used to extract slew rate.
      The amplifier achieves a slew rate of approximately
      <strong>1.93 MV/s</strong>, ensuring accurate tracking of fast
      input transitions without distortion.
    </p>
  </section>

</main>

<!-- FOOTER -->
<footer class="bg-slate-900 text-white text-center py-6">
  <p>© 2025 Manjusri Sridhara | Analog / RF IC Design Portfolio</p>
</footer>

</body>
</html>
