INFO: [VRFC 10-2263] Analyzing Verilog file "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/Verilog Demonstration/Verilog Demonstration.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
