#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "P:\iverilog\lib\ivl\system.vpi";
:vpi_module "P:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "P:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "P:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "P:\iverilog\lib\ivl\va_math.vpi";
S_00000278994ebaa0 .scope module, "UART_TX_tb" "UART_TX_tb" 2 3;
 .timescale -9 -12;
v0000027899534b90_0 .var "clk", 0 0;
v0000027899534c30_0 .var "data", 7 0;
v0000027899534cd0_0 .var "load", 0 0;
o0000027899542098 .functor BUFZ 1, C4<z>; HiZ drive
v0000027899534d70_0 .net "rst", 0 0, o0000027899542098;  0 drivers
v0000027899534e10_0 .var "send", 0 0;
v0000027899589370_0 .net "tx", 0 0, v0000027899534a50_0;  1 drivers
S_0000027899537270 .scope module, "uut" "UART_TX" 2 15, 3 1 0, S_00000278994ebaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "send";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "tx";
P_0000027899537400 .param/l "_Idle" 1 3 19, C4<00>;
P_0000027899537438 .param/l "_Send" 1 3 20, C4<01>;
P_0000027899537470 .param/l "_Wait" 1 3 21, C4<10>;
P_00000278995374a8 .param/l "baud" 0 3 15, +C4<00000000000000000000000000000010>;
P_00000278995374e0 .param/l "freq" 0 3 14, +C4<00000000000000000000000000000100>;
P_0000027899537518 .param/l "waitClocks" 1 3 16, +C4<00000000000000000000000000000010>;
v00000278994eb810_0 .net "clk", 0 0, v0000027899534b90_0;  1 drivers
v00000278995030e0_0 .var "currentState", 1 0;
v00000278994ebc30_0 .net "data", 7 0, v0000027899534c30_0;  1 drivers
v00000278994ebcd0_0 .var "dataShift", 9 0;
v0000027899537560_0 .var "dataShiftCount", 3 0;
v0000027899537600_0 .net "load", 0 0, v0000027899534cd0_0;  1 drivers
v0000027899534910_0 .net "rst", 0 0, o0000027899542098;  alias, 0 drivers
v00000278995349b0_0 .net "send", 0 0, v0000027899534e10_0;  1 drivers
v0000027899534a50_0 .var "tx", 0 0;
v0000027899534af0_0 .var "waitClockCount", 7 0;
E_00000278994ea880 .event posedge, v0000027899534910_0, v00000278994eb810_0;
    .scope S_0000027899537270;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000278995030e0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0000027899537270;
T_1 ;
    %wait E_00000278994ea880;
    %load/vec4 v0000027899534910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027899537560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027899534af0_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v00000278994ebcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027899534a50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278995030e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027899537600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027899537560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027899534af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000278994ebc30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000278994ebcd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000278995349b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000278995030e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027899534a50_0, 0;
    %load/vec4 v00000278995349b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v00000278995030e0_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v00000278994ebcd0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000027899534a50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000278995030e0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000027899534af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027899534af0_0, 0;
    %load/vec4 v0000027899534af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027899534af0_0, 0;
    %load/vec4 v0000027899537560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027899537560_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000278994ebcd0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000278994ebcd0_0, 0;
    %load/vec4 v0000027899537560_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027899537560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278995030e0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000278995030e0_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000278995030e0_0, 0;
T_1.13 ;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000278994ebaa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027899534b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027899534cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027899534e10_0, 0, 1;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0000027899534c30_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_00000278994ebaa0;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0000027899534b90_0;
    %inv;
    %store/vec4 v0000027899534b90_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000278994ebaa0;
T_4 ;
    %vpi_call 2 28 "$dumpfile", "UART_TX_tb.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000278994ebaa0 {0 0 0};
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027899534cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027899534e10_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027899534cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027899534e10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0000027899534c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027899534cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027899534e10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027899534cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027899534e10_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bench.v";
    "UART_TX.v";
