##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_1_IntClock
		4.3::Critical Path Report for color_sensor_clk
		4.4::Critical Path Report for ir_debouncer_clk
		4.5::Critical Path Report for motor_clk
		4.6::Critical Path Report for us_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
		5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
		5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
		5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
		5.8::Critical Path Report for (ir_debouncer_clk:R vs. ir_debouncer_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                  | Frequency: 33.17 MHz   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 
Clock: UART_1_IntClock            | Frequency: 56.62 MHz   | Target: 0.46 MHz   | 
Clock: color_sensor_clk           | Frequency: 27.48 MHz   | Target: 0.10 MHz   | 
Clock: ir_debouncer_clk           | Frequency: 141.29 MHz  | Target: 0.00 MHz   | 
Clock: motor_clk                  | Frequency: 33.89 MHz   | Target: 1.00 MHz   | 
Clock: motor_clk(fixed-function)  | N/A                    | Target: 1.00 MHz   | 
Clock: us_clk                     | Frequency: 50.27 MHz   | Target: 1.00 MHz   | 
Clock: us_clk(fixed-function)     | N/A                    | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock     Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK               UART_1_IntClock   41666.7          24695        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               color_sensor_clk  41666.7          11523        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock         UART_1_IntClock   2.16667e+006     2149005      N/A              N/A         N/A              N/A         N/A              N/A         
color_sensor_clk        color_sensor_clk  1e+007           9963608      N/A              N/A         N/A              N/A         N/A              N/A         
ir_debouncer_clk        ir_debouncer_clk  1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
motor_clk               motor_clk         1e+006           970491       N/A              N/A         N/A              N/A         N/A              N/A         
us_clk                  us_clk            1e+006           980109       N/A              N/A         N/A              N/A         N/A              N/A         
us_clk(fixed-function)  us_clk            1e+006           970713       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
color_sensor_out(0)_PAD  37093         color_sensor_clk:R  
ir_l_out(0)_PAD          17485         ir_debouncer_clk:R  
ir_r_out(0)_PAD          14160         ir_debouncer_clk:R  
ir_side_out(0)_PAD       19245         ir_debouncer_clk:R  
motor_l_phaseA(0)_PAD    16642         motor_clk:R         
motor_l_phaseB(0)_PAD    17244         motor_clk:R         
motor_r_phaseA(0)_PAD    17610         motor_clk:R         
motor_r_phaseB(0)_PAD    16085         motor_clk:R         
us_b_echo(0)_PAD         25047         us_clk:R            
us_f_echo(0)_PAD         21495         us_clk:R            
us_l_echo(0)_PAD         23163         us_clk:R            
us_r_echo(0)_PAD         25948         us_clk:R            


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase             
-----------------  ------------  ---------------------------  
Tx_1(0)_PAD        34442         UART_1_IntClock:R            
motor_l_en(0)_PAD  24569         motor_clk(fixed-function):R  
motor_r_en(0)_PAD  26182         motor_clk(fixed-function):R  
us_trigger(0)_PAD  32955         us_clk(fixed-function):R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 33.17 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11523p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25913
-------------------------------------   ----- 
End-of-path arrival time (ps)           25913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  14183  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  22613  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  22613  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  25913  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  25913  11523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 56.62 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell81     1250   1250  2149005  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell17     4559   5809  2149005  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell17     3350   9159  2149005  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2312  11472  2149005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for color_sensor_clk
**********************************************
Clock: color_sensor_clk
Frequency: 27.48 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9963608p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32162
-------------------------------------   ----- 
End-of-path arrival time (ps)           32162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell10   1240   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell11      0   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell11   1210   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell12      0   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell12   1210   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell13      0   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell13   2270   5930  9963608  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell26      7038  12968  9963608  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  16318  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  20432  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  25562  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  25562  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  28862  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  28862  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  32162  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  32162  9963608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for ir_debouncer_clk
**********************************************
Clock: ir_debouncer_clk
Frequency: 141.29 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6472/main_0
Capture Clock  : Net_6472/clock_0
Path slack     : 9999992922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell139        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell139   1250   1250  9999992922  RISE       1
Net_6472/main_0                           macrocell138   2318   3568  9999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6472/clock_0                                           macrocell138        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for motor_clk
***************************************
Clock: motor_clk
Frequency: 33.89 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 970491p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25279
-------------------------------------   ----- 
End-of-path arrival time (ps)           25279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      6834  10334  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13684  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6465  20149  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  25279  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  25279  970491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for us_clk
************************************
Clock: us_clk
Frequency: 50.27 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   9281  10531  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell16   5130  15661  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell17      0  15661  980109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  24695  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     5223   7232  24695  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  10582  24695  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2920  13502  24695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11523p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25913
-------------------------------------   ----- 
End-of-path arrival time (ps)           25913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  14183  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  22613  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  22613  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  25913  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  25913  11523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 970491p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25279
-------------------------------------   ----- 
End-of-path arrival time (ps)           25279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      6834  10334  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13684  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6465  20149  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  25279  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  25279  970491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
*****************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   9281  10531  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell16   5130  15661  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell17      0  15661  980109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1


5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 970713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25057
-------------------------------------   ----- 
End-of-path arrival time (ps)           25057
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14  18927  19927  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  25057  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  25057  970713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell81     1250   1250  2149005  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell17     4559   5809  2149005  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell17     3350   9159  2149005  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2312  11472  2149005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
*************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9963608p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32162
-------------------------------------   ----- 
End-of-path arrival time (ps)           32162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell10   1240   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell11      0   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell11   1210   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell12      0   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell12   1210   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell13      0   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell13   2270   5930  9963608  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell26      7038  12968  9963608  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  16318  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  20432  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  25562  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  25562  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  28862  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  28862  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  32162  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  32162  9963608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


5.8::Critical Path Report for (ir_debouncer_clk:R vs. ir_debouncer_clk:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6472/main_0
Capture Clock  : Net_6472/clock_0
Path slack     : 9999992922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell139        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell139   1250   1250  9999992922  RISE       1
Net_6472/main_0                           macrocell138   2318   3568  9999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6472/clock_0                                           macrocell138        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11523p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25913
-------------------------------------   ----- 
End-of-path arrival time (ps)           25913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  14183  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  22613  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  22613  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  25913  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  25913  11523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 14823p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22613
-------------------------------------   ----- 
End-of-path arrival time (ps)           22613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  14183  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  22613  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  22613  14823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 17974p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17503
-------------------------------------   ----- 
End-of-path arrival time (ps)           17503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell13   7434  17503  17974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 18123p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19313
-------------------------------------   ----- 
End-of-path arrival time (ps)           19313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  14183  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  19313  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  19313  18123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 18234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17243
-------------------------------------   ----- 
End-of-path arrival time (ps)           17243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell12   7174  17243  18234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 20693p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14784
-------------------------------------   ----- 
End-of-path arrival time (ps)           14784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell11   4715  14784  20693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 21293p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4669   6719  11523  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10069  11523  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   4114  14183  21293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  11523  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell8   7745   9795  22512  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  14925  22512  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  14925  22512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  24695  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     5223   7232  24695  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  10582  24695  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2920  13502  24695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 25812p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  11523  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell8   7745   9795  25812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9794
-------------------------------------   ---- 
End-of-path arrival time (ps)           9794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  11523  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell9   7744   9794  25813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 29378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_0  macrocell102   6729   8779  29378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 29850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  24695  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell88   6298   8307  29850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 29868p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8289
-------------------------------------   ---- 
End-of-path arrival time (ps)           8289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  24695  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell85   6280   8289  29868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 29868p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8289
-------------------------------------   ---- 
End-of-path arrival time (ps)           8289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  24695  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell93   6280   8289  29868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 30924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  24695  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell91   5223   7232  30924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 30924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  24695  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell92   5223   7232  30924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell11      2009   2009  24695  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell94   5223   7232  30924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35085p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  11523  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   4532   6582  35085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36012p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0     controlcell5   2050   2050  11523  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset  statusicell7   3605   5655  36012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 36012p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0    controlcell5   2050   2050  11523  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/ar_0  macrocell95    3605   5655  36012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 36012p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  11523  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/ar_0  macrocell96    3605   5655  36012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 36012p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  11523  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/ar_0      macrocell98    3605   5655  36012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 970491p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25279
-------------------------------------   ----- 
End-of-path arrival time (ps)           25279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      6834  10334  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13684  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6465  20149  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  25279  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  25279  970491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 970713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25057
-------------------------------------   ----- 
End-of-path arrival time (ps)           25057
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14  18927  19927  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  25057  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  25057  970713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20463
-------------------------------------   ----- 
End-of-path arrival time (ps)           20463
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15  19463  20463  973477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20149
-------------------------------------   ----- 
End-of-path arrival time (ps)           20149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      6834  10334  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13684  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   6465  20149  973791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 973791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20149
-------------------------------------   ----- 
End-of-path arrival time (ps)           20149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      6834  10334  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13684  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6465  20149  973791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 974013p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19927
-------------------------------------   ----- 
End-of-path arrival time (ps)           19927
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14  18927  19927  974013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_7
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 975512p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20978
-------------------------------------   ----- 
End-of-path arrival time (ps)           20978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:Net_1251_split\/main_2   macrocell56  10356  11606  975512  RISE       1
\motor_l_quaddec:Net_1251_split\/q        macrocell56   3350  14956  975512  RISE       1
\motor_l_quaddec:Net_1251\/main_7         macrocell51   6022  20978  975512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_5
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 975747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20743
-------------------------------------   ----- 
End-of-path arrival time (ps)           20743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:Net_1203_split\/main_2   macrocell70  13848  15098  975747  RISE       1
\motor_l_quaddec:Net_1203_split\/q        macrocell70   3350  18448  975747  RISE       1
\motor_l_quaddec:Net_1203\/main_5         macrocell58   2295  20743  975747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 975986p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20504
-------------------------------------   ----- 
End-of-path arrival time (ps)           20504
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970713  RISE       1
MODIN6_0/main_3             macrocell109  19504  20504  975986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 975986p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20504
-------------------------------------   ----- 
End-of-path arrival time (ps)           20504
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_5  macrocell111  19504  20504  975986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 975998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20492
-------------------------------------   ----- 
End-of-path arrival time (ps)           20492
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970713  RISE       1
MODIN6_1/main_3             macrocell108  19492  20492  975998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 976183p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19587
-------------------------------------   ----- 
End-of-path arrival time (ps)           19587
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  13457  14457  976183  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   5130  19587  976183  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  19587  976183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 976487p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23013
-------------------------------------   ----- 
End-of-path arrival time (ps)           23013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                macrocell65    1250   1250  976487  RISE       1
\motor_r_quaddec:Net_530\/main_1            macrocell14   12955  14205  976487  RISE       1
\motor_r_quaddec:Net_530\/q                 macrocell14    3350  17555  976487  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_0  statusicell4   5458  23013  976487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 976561p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19929
-------------------------------------   ----- 
End-of-path arrival time (ps)           19929
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_3  macrocell110  18929  19929  976561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 976561p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19929
-------------------------------------   ----- 
End-of-path arrival time (ps)           19929
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_3  macrocell112  18929  19929  976561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976870p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18900
-------------------------------------   ----- 
End-of-path arrival time (ps)           18900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                                    macrocell58     1250   1250  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2583   3833  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7183  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   6587  13770  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18900  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18900  976870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977060p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16880
-------------------------------------   ----- 
End-of-path arrival time (ps)           16880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  973760  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_0          macrocell13     5306   6516  973760  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   9866  973760  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   7013  16880  977060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16879
-------------------------------------   ----- 
End-of-path arrival time (ps)           16879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  973760  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_0          macrocell13     5306   6516  973760  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   9866  973760  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   7012  16879  977061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 978475p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21025
-------------------------------------   ----- 
End-of-path arrival time (ps)           21025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell3      7456  11086  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  14436  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6589  21025  978475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 978507p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell19  14433  15433  978507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979045p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20455
-------------------------------------   ----- 
End-of-path arrival time (ps)           20455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell12     5259   8759  979045  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  12109  979045  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    8346  20455  979045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 979166p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16604
-------------------------------------   ----- 
End-of-path arrival time (ps)           16604
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20  10474  11474  979166  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  16604  979166  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  16604  979166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 979483p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14457
-------------------------------------   ----- 
End-of-path arrival time (ps)           14457
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  13457  14457  979483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 979701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19799
-------------------------------------   ----- 
End-of-path arrival time (ps)           19799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                macrocell65    1250   1250  976487  RISE       1
\motor_r_quaddec:Net_611\/main_1            macrocell15   12955  14205  979701  RISE       1
\motor_r_quaddec:Net_611\/q                 macrocell15    3350  17555  979701  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_1  statusicell4   2243  19799  979701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   9281  10531  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell16   5130  15661  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell17      0  15661  980109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980170p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13770
-------------------------------------   ----- 
End-of-path arrival time (ps)           13770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                                    macrocell58     1250   1250  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2583   3833  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7183  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   6587  13770  980170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13767
-------------------------------------   ----- 
End-of-path arrival time (ps)           13767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                                    macrocell58     1250   1250  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2583   3833  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7183  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   6584  13767  980173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_5
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 980351p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16139
-------------------------------------   ----- 
End-of-path arrival time (ps)           16139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:Net_1203_split\/main_3   macrocell99   9250  10500  980351  RISE       1
\motor_r_quaddec:Net_1203_split\/q        macrocell99   3350  13850  980351  RISE       1
\motor_r_quaddec:Net_1203\/main_5         macrocell72   2289  16139  980351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 980491p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19509
-------------------------------------   ----- 
End-of-path arrival time (ps)           19509
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/reset  statusicell9  18509  19509  980491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980801p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3476   6976  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10326  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2812  13139  980801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980805p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13135
-------------------------------------   ----- 
End-of-path arrival time (ps)           13135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3476   6976  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10326  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2808  13135  980805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15601
-------------------------------------   ----- 
End-of-path arrival time (ps)           15601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      8402   9652  981269  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350  13002  981269  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell16   2599  15601  981269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15599
-------------------------------------   ----- 
End-of-path arrival time (ps)           15599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      8402   9652  981269  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350  13002  981269  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell17   2596  15599  981271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_7
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 981282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15208
-------------------------------------   ----- 
End-of-path arrival time (ps)           15208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:Net_1251_split\/main_3   macrocell1    7711   8961  981282  RISE       1
\motor_r_quaddec:Net_1251_split\/q        macrocell1    3350  12311  981282  RISE       1
\motor_r_quaddec:Net_1251\/main_7         macrocell65   2897  15208  981282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_2
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 981371p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15119
-------------------------------------   ----- 
End-of-path arrival time (ps)           15119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:Net_1251\/main_2         macrocell51  13869  15119  981371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_0
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 981371p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15119
-------------------------------------   ----- 
End-of-path arrival time (ps)           15119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:Net_1203\/main_0         macrocell58  13869  15119  981371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 981372p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15118
-------------------------------------   ----- 
End-of-path arrival time (ps)           15118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_1   macrocell62  13868  15118  981372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 981372p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15118
-------------------------------------   ----- 
End-of-path arrival time (ps)           15118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_1  macrocell64  13868  15118  981372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 981472p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15018
-------------------------------------   ----- 
End-of-path arrival time (ps)           15018
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970713  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_0  macrocell124  14018  15018  981472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 981472p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15018
-------------------------------------   ----- 
End-of-path arrival time (ps)           15018
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_0  macrocell125  14018  15018  981472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 981950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14540
-------------------------------------   ----- 
End-of-path arrival time (ps)           14540
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                     timercell      1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_0  macrocell129  13540  14540  981950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 982068p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11872
-------------------------------------   ----- 
End-of-path arrival time (ps)           11872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  976487  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4  10622  11872  982068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 982071p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11869
-------------------------------------   ----- 
End-of-path arrival time (ps)           11869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  976487  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3  10619  11869  982071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982216p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17284
-------------------------------------   ----- 
End-of-path arrival time (ps)           17284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  982216  RISE       1
\us_l_timer:TimerUDB:status_tc\/main_1         macrocell37      4527   8027  982216  RISE       1
\us_l_timer:TimerUDB:status_tc\/q              macrocell37      3350  11377  982216  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell12    5908  17284  982216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11474
-------------------------------------   ----- 
End-of-path arrival time (ps)           11474
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20  10474  11474  982466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN12_1/main_0
Capture Clock  : MODIN12_1/clock_0
Path slack     : 982478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970713  RISE       1
MODIN12_1/main_0            macrocell122  13012  14012  982478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 982478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_0  macrocell126  13012  14012  982478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN12_0/main_0
Capture Clock  : MODIN12_0/clock_0
Path slack     : 982531p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13959
-------------------------------------   ----- 
End-of-path arrival time (ps)           13959
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970713  RISE       1
MODIN12_0/main_0            macrocell123  12959  13959  982531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 982839p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13651
-------------------------------------   ----- 
End-of-path arrival time (ps)           13651
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                     timercell      1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_0  macrocell130  12651  13651  982839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 982839p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13651
-------------------------------------   ----- 
End-of-path arrival time (ps)           13651
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_0  macrocell132  12651  13651  982839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell17   9808  11058  982882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983080p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13790
-------------------------------------   ----- 
End-of-path arrival time (ps)           13790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  982787  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30      4969   6219  983080  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350   9569  983080  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   4221  13790  983080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1275\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 983094p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16406
-------------------------------------   ----- 
End-of-path arrival time (ps)           16406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1275\/q                macrocell54    1250   1250  983094  RISE       1
\motor_l_quaddec:Net_530\/main_0            macrocell7     6248   7498  983094  RISE       1
\motor_l_quaddec:Net_530\/q                 macrocell7     3350  10848  983094  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_0  statusicell2   5557  16406  983094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16208
-------------------------------------   ----- 
End-of-path arrival time (ps)           16208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  982934  RISE       1
\us_r_timer:TimerUDB:status_tc\/main_1         macrocell35      3802   7302  983292  RISE       1
\us_r_timer:TimerUDB:status_tc\/q              macrocell35      3350  10652  983292  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell11    5557  16208  983292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983350p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16150
-------------------------------------   ----- 
End-of-path arrival time (ps)           16150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell5      6972  10472  983350  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  13822  983350  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2328  16150  983350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983409p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10531
-------------------------------------   ----- 
End-of-path arrival time (ps)           10531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   9281  10531  983409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983447p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  977567  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   9243  10493  983447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13235
-------------------------------------   ----- 
End-of-path arrival time (ps)           13235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  982787  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30      4969   6219  983080  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350   9569  983080  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   3666  13235  983635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983732p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell17   9208  10208  983732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983980p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  983980  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      4055   5305  983980  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350   8655  983980  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell18   4235  12890  983980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983998p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  977567  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   8692   9942  983998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984087p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15413
-------------------------------------   ----- 
End-of-path arrival time (ps)           15413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell10     6169   9799  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  13149  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2264  15413  984087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984128p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15372
-------------------------------------   ----- 
End-of-path arrival time (ps)           15372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2292   5682  984128  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9032  984128  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    6341  15372  984128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9634
-------------------------------------   ---- 
End-of-path arrival time (ps)           9634
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell16   8634   9634  984306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984338p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15162
-------------------------------------   ----- 
End-of-path arrival time (ps)           15162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell11     6167   9557  984338  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  12907  984338  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2255  15162  984338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 984478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12012
-------------------------------------   ----- 
End-of-path arrival time (ps)           12012
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970713  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_0  macrocell117  11012  12012  984478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 984478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12012
-------------------------------------   ----- 
End-of-path arrival time (ps)           12012
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_0  macrocell118  11012  12012  984478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12320
-------------------------------------   ----- 
End-of-path arrival time (ps)           12320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  983980  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      4055   5305  983980  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350   8655  983980  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell19   3666  12320  984550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984559p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15441
-------------------------------------   ----- 
End-of-path arrival time (ps)           15441
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  970713  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/reset  statusicell11  14441  15441  984559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 985240p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970713  RISE       1
MODIN9_1/main_0             macrocell115  10250  11250  985240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 985395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11095
-------------------------------------   ----- 
End-of-path arrival time (ps)           11095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  980109  RISE       1
MODIN9_1/main_3                       macrocell115   9845  11095  985395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 985404p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11086
-------------------------------------   ----- 
End-of-path arrival time (ps)           11086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  978475  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell55     7456  11086  985404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell55         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_1
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 985411p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:Net_1203\/main_1         macrocell72   9829  11079  985411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 985480p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q             macrocell61   1250   1250  978306  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_0  macrocell62   9760  11010  985480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 985480p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  978306  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_0  macrocell64   9760  11010  985480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 985804p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970713  RISE       1
MODIN9_0/main_0             macrocell116   9686  10686  985804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 985804p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_0  macrocell119   9686  10686  985804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1260\/main_1
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 985847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  977372  RISE       1
\motor_l_quaddec:Net_1260\/main_1   macrocell61   9393  10643  985847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 985847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  977372  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_3  macrocell63   9393  10643  985847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127     1250   1250  985852  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_1    macrocell36      3324   4574  985852  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   7924  985852  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell20   3094  11018  985852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127     1250   1250  985852  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_1    macrocell36      3324   4574  985852  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   7924  985852  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell21   3094  11018  985852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985897p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13603
-------------------------------------   ----- 
End-of-path arrival time (ps)           13603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  984342  RISE       1
\us_b_timer:TimerUDB:status_tc\/main_1         macrocell31      3845   7345  985897  RISE       1
\us_b_timer:TimerUDB:status_tc\/q              macrocell31      3350  10695  985897  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2908  13603  985897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 986018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10472
-------------------------------------   ----- 
End-of-path arrival time (ps)           10472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell53     6972  10472  986018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell53         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986087p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  982787  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   6603   7853  986087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986087p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  982787  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   6603   7853  986087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986123p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell21   6817   7817  986123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Net_1275\/main_0
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 986156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10334
-------------------------------------   ----- 
End-of-path arrival time (ps)           10334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Net_1275\/main_0                             macrocell68     6834  10334  986156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_3
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 986195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:Net_1251\/main_3         macrocell65   9045  10295  986195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 986195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_2  macrocell78   9045  10295  986195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   4206   7706  986234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1275\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 986326p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13174
-------------------------------------   ----- 
End-of-path arrival time (ps)           13174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1275\/q                macrocell54    1250   1250  983094  RISE       1
\motor_l_quaddec:Net_611\/main_0            macrocell8     6248   7498  986326  RISE       1
\motor_l_quaddec:Net_611\/q                 macrocell8     3350  10848  986326  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_1  statusicell2   2326  13174  986326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 986389p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q     macrocell63   1250   1250  981191  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_4  macrocell62   8851  10101  986389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 986389p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  981191  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_4  macrocell64   8851  10101  986389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1251\/main_1
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 986474p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  978306  RISE       1
\motor_l_quaddec:Net_1251\/main_1  macrocell51   8766  10016  986474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986571p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_2   macrocell76   8669   9919  986571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 986571p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_2  macrocell77   8669   9919  986571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 986602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_1  macrocell63   8638   9888  986602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986624p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q             macrocell75   1250   1250  973688  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_0  macrocell76   8616   9866  986624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 986624p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  973688  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_0  macrocell77   8616   9866  986624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986643p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   3797   7297  986643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986691p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  984087  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell69     6169   9799  986691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell69         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 986838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  980109  RISE       1
MODIN9_0/main_3                       macrocell116   8402   9652  986838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 986838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_1  macrocell119   8402   9652  986838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 986844p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell42   1250   1250  986844  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell43   8396   9646  986844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 986933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell66     6167   9557  986933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell66         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Net_1275\/main_1
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 986933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  971269  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  971269  RISE       1
\motor_r_quaddec:Net_1275\/main_1                             macrocell68     6167   9557  986933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1260\/main_3
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 987000p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  978534  RISE       1
\motor_l_quaddec:Net_1260\/main_3     macrocell61   8240   9490  987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987000p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  978534  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_5  macrocell63   8240   9490  987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12372
-------------------------------------   ----- 
End-of-path arrival time (ps)           12372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984538  RISE       1
\us_f_timer:TimerUDB:status_tc\/main_1         macrocell33      3214   6714  987128  RISE       1
\us_f_timer:TimerUDB:status_tc\/q              macrocell33      3350  10064  987128  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2308  12372  987128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987245p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  970713  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/reset  statusicell10  11755  12755  987245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987249p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12751
-------------------------------------   ----- 
End-of-path arrival time (ps)           12751
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/reset  statusicell12  11751  12751  987249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1251\/main_5
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 987398p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9092
-------------------------------------   ---- 
End-of-path arrival time (ps)           9092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  981191  RISE       1
\motor_l_quaddec:Net_1251\/main_5     macrocell51   7842   9092  987398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1203\/main_3
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 987398p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9092
-------------------------------------   ---- 
End-of-path arrival time (ps)           9092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  981191  RISE       1
\motor_l_quaddec:Net_1203\/main_3     macrocell58   7842   9092  987398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 987413p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell42   1250   1250  986844  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell60   7827   9077  987413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987506p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell21   2934   6434  987506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6432
-------------------------------------   ---- 
End-of-path arrival time (ps)           6432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   2932   6432  987508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987629p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   2811   6311  987629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   2798   6298  987642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987731p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell67     5259   8759  987731  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell67         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 987749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_0  macrocell131   7741   8741  987749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 987749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970713  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_0  macrocell133   7741   8741  987749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell16   2602   6102  987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell17   2602   6102  987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 987897p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8593
-------------------------------------   ---- 
End-of-path arrival time (ps)           8593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  982216  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_5      macrocell132     5093   8593  987897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987914p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                macrocell61    1250   1250  978306  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_2  statusicell2  10336  11586  987914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1251\/main_1
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 988064p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  973688  RISE       1
\motor_r_quaddec:Net_1251\/main_1  macrocell65   7176   8426  988064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 988064p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  973688  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_0  macrocell78   7176   8426  988064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 988220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  982934  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_5      macrocell125     4770   8270  988220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 988325p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  978053  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_2  macrocell63   6915   8165  988325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 988447p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  988447  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   6793   8043  988447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 988447p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  988447  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell59   6793   8043  988447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 988463p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  982216  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  982216  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_3      macrocell133     4527   8027  988463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  983980  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   4064   5314  988626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 988651p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                macrocell75    1250   1250  973688  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_2  statusicell4   9599  10849  988651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1203\/main_2
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 988729p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  983152  RISE       1
\motor_r_quaddec:Net_1203\/main_2   macrocell72   6511   7761  988729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1260\/main_1
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 988729p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  983152  RISE       1
\motor_r_quaddec:Net_1260\/main_1   macrocell75   6511   7761  988729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988756p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  983980  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   3934   5184  988756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 988776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q        macrocell118   1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_3  macrocell117   6464   7714  988776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 988776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  980109  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_3  macrocell118   6464   7714  988776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  985642  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell20   3748   4998  988942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  985642  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell21   3747   4997  988943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989002p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6998  10498  989002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 989049p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  984608  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_1   macrocell76   6191   7441  989049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 989049p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  984608  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_1  macrocell77   6191   7441  989049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Net_1251\/main_0
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 989088p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q       macrocell65   1250   1250  976487  RISE       1
\motor_r_quaddec:Net_1251\/main_0  macrocell65   6152   7402  989088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  984342  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_4      macrocell111     3862   7362  989128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  984342  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  984342  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_2      macrocell112     3845   7345  989145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989164p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10836
-------------------------------------   ----- 
End-of-path arrival time (ps)           10836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                             macrocell75    1250   1250  973688  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9586  10836  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  970491  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6826  10326  989174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  982934  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  982934  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_3      macrocell126     3802   7302  989188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989358p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q     macrocell64   1250   1250  978534  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_5  macrocell62   5882   7132  989358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989358p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  978534  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_5  macrocell64   5882   7132  989358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1251\/main_6
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989361p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  978534  RISE       1
\motor_l_quaddec:Net_1251\/main_6     macrocell51   5879   7129  989361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1203\/main_4
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 989361p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  978534  RISE       1
\motor_l_quaddec:Net_1203\/main_4     macrocell58   5879   7129  989361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_3
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989405p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  978053  RISE       1
\motor_l_quaddec:Net_1251\/main_3         macrocell51   5835   7085  989405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_1
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 989405p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  978053  RISE       1
\motor_l_quaddec:Net_1203\/main_1         macrocell58   5835   7085  989405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Net_1275\/main_0
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 989514p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  977501  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  977501  RISE       1
\motor_l_quaddec:Net_1275\/main_0                             macrocell54     3476   6976  989514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_1/main_4
Capture Clock  : MODIN12_1/clock_0
Path slack     : 989714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  989714  RISE       1
MODIN12_1/main_4  macrocell122   5526   6776  989714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 989724p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  989724  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_6  macrocell130   5516   6766  989724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_0/main_4
Capture Clock  : MODIN12_0/clock_0
Path slack     : 989741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  989714  RISE       1
MODIN12_0/main_4  macrocell123   5499   6749  989741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 989763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q          macrocell76    1250   1250  983152  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_3  statusicell4   8487   9737  989763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984538  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_5      macrocell118     3214   6714  989776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1203\/main_3
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  984181  RISE       1
\motor_r_quaddec:Net_1203\/main_3     macrocell72   5434   6684  989806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1260\/main_2
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 989806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  984181  RISE       1
\motor_r_quaddec:Net_1260\/main_2     macrocell75   5434   6684  989806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989896p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10104
-------------------------------------   ----- 
End-of-path arrival time (ps)           10104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                             macrocell61    1250   1250  978306  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   8854  10104  989896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1251\/main_4
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989923p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  977372  RISE       1
\motor_l_quaddec:Net_1251\/main_4   macrocell51   5317   6567  989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1203\/main_2
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 989923p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  977372  RISE       1
\motor_l_quaddec:Net_1203\/main_2   macrocell58   5317   6567  989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_2
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 989957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  984608  RISE       1
\motor_r_quaddec:Net_1251\/main_2         macrocell65   5283   6533  989957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  984608  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_1  macrocell78   5283   6533  989957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1260\/main_0
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 990243p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  973688  RISE       1
\motor_r_quaddec:Net_1260\/main_0  macrocell75   4997   6247  990243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q                                 macrocell122   1250   1250  989714  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_4  macrocell124   4969   6219  990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 990271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  982787  RISE       1
MODIN6_1/main_2                       macrocell108   4969   6219  990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990281p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q    macrocell129   1250   1250  989724  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_6  macrocell131   4959   6209  990281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  990388  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_7                macrocell110   4892   6102  990388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 990431p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  978053  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_2   macrocell62   4809   6059  990431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 990431p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  978053  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_2  macrocell64   4809   6059  990431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q                                  macrocell108   1250   1250  990539  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_4  macrocell110   4701   5951  990539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  984884  RISE       1
MODIN6_0/main_1                       macrocell109   4674   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990589p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q        macrocell106   1250   1250  984884  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_1  macrocell110   4651   5901  990589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_0/main_6
Capture Clock  : MODIN6_0/clock_0
Path slack     : 990625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990625  RISE       1
MODIN6_0/main_6                                           macrocell109   4655   5865  990625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984538  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984538  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_3      macrocell119     2293   5793  990697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1203\/main_4
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 990728p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  985102  RISE       1
\motor_r_quaddec:Net_1203\/main_4     macrocell72   4512   5762  990728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1260\/main_3
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 990728p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  985102  RISE       1
\motor_r_quaddec:Net_1260\/main_3     macrocell75   4512   5762  990728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_1/main_2
Capture Clock  : MODIN12_1/clock_0
Path slack     : 990766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  984122  RISE       1
MODIN12_1/main_2                      macrocell122   4474   5724  990766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell52     2292   5682  990808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell52         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Net_1275\/main_1
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 990808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  978796  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  978796  RISE       1
\motor_l_quaddec:Net_1275\/main_1                             macrocell54     2292   5682  990808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  985175  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_4  macrocell132   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 990899p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q       macrocell62   1250   1250  977372  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_3  macrocell62   4341   5591  990899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 990899p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  977372  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_3  macrocell64   4341   5591  990899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_0/main_7
Capture Clock  : MODIN6_0/clock_0
Path slack     : 990962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  990388  RISE       1
MODIN6_0/main_7                                           macrocell109   4318   5528  990962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991043p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  991043  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_6  macrocell111   4197   5447  991043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_0/main_4
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  990539  RISE       1
MODIN6_0/main_4  macrocell109   4147   5397  991093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990625  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_6                macrocell110   4099   5309  991181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_0/main_3
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  983980  RISE       1
MODIN12_0/main_3                      macrocell123   4055   5305  991185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991200p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  989724  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_6  macrocell129   4040   5290  991200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q        macrocell125   1250   1250  983980  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_3  macrocell124   3942   5192  991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  983980  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_3  macrocell125   3942   5192  991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_0/main_2
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991326p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  984122  RISE       1
MODIN12_0/main_2                      macrocell123   3914   5164  991326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 991345p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q          macrocell62    1250   1250  977372  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_3  statusicell2   6905   8155  991345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_1/main_3
Capture Clock  : MODIN12_1/clock_0
Path slack     : 991359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  983980  RISE       1
MODIN12_1/main_3                      macrocell122   3881   5131  991359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  983980  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_1  macrocell126   3881   5131  991359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  985175  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_2  macrocell133   3818   5068  991422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991434p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  985642  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_5  macrocell129   3806   5056  991434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991445p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q       macrocell74   1250   1250  980351  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell74   3795   5045  991445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q       macrocell59   1250   1250  975512  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell59   3781   5031  991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991551p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q                                  macrocell116   1250   1250  991551  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_5  macrocell117   3689   4939  991551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991551p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  991551  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_7                macrocell117   3729   4939  991551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991591p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  991591  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_2             macrocell129   3689   4899  991591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  991043  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_4  macrocell112   3623   4873  991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Net_1251\/main_0
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q       macrocell51   1250   1250  977567  RISE       1
\motor_l_quaddec:Net_1251\/main_0  macrocell51   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_5
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  991703  RISE       1
MODIN6_1/main_5  macrocell108   3537   4787  991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991718  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_6                macrocell117   3562   4772  991718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 991719p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q     macrocell78   1250   1250  985102  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_5  macrocell76   3521   4771  991719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991719p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  985102  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_5  macrocell77   3521   4771  991719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q                                  macrocell115   1250   1250  991731  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_4  macrocell117   3509   4759  991731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q        macrocell113   1250   1250  987073  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_2  macrocell117   3508   4758  991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991740  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_3             macrocell129   3540   4750  991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q        macrocell120   1250   1250  984122  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_2  macrocell124   3499   4749  991741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991754p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  991754  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_7  macrocell129   3486   4736  991754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_0
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 991785p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  984608  RISE       1
\motor_r_quaddec:Net_1203\/main_0         macrocell72   3455   4705  991785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1251\/main_5
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991824p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  984181  RISE       1
\motor_r_quaddec:Net_1251\/main_5     macrocell65   3416   4666  991824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991824p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  984181  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_4  macrocell78   3416   4666  991824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1251\/main_4
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991827p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  983152  RISE       1
\motor_r_quaddec:Net_1251\/main_4   macrocell65   3413   4663  991827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991827p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  983152  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_3  macrocell78   3413   4663  991827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991916p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q        macrocell127   1250   1250  985852  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_4  macrocell131   3324   4574  991916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  985852  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_4  macrocell130   3303   4553  991937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1260\/main_2
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 991955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  981191  RISE       1
\motor_l_quaddec:Net_1260\/main_2     macrocell61   3285   4535  991955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  981191  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_4  macrocell63   3285   4535  991955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_0/main_6
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991976  RISE       1
MODIN12_0/main_6                                          macrocell123   3304   4514  991976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_1/main_6
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991976  RISE       1
MODIN12_1/main_6                                          macrocell122   3276   4486  992004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991976  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_6                macrocell124   3271   4481  992009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992019p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  989371  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_4  macrocell118   3221   4471  992019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992021  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_2                 macrocell118   3259   4469  992021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992023  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_6  macrocell118   3217   4467  992023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_l_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992063  RISE       1
\us_l_timer:TimerUDB:run_mode\/main_1                     macrocell128   3217   4427  992063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992075p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  984884  RISE       1
MODIN6_1/main_1                       macrocell108   3165   4415  992075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  992162  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_7                macrocell124   3118   4328  992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q                                 macrocell123   1250   1250  992165  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_5  macrocell124   3075   4325  992165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_0/main_5
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  992165  RISE       1
MODIN12_0/main_5  macrocell123   3073   4323  992167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_1/main_7
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  992162  RISE       1
MODIN12_1/main_7                                          macrocell122   3105   4315  992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992221p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992221  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_1                 macrocell111   3059   4269  992221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_b_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992221  RISE       1
\us_b_timer:TimerUDB:run_mode\/main_1                     macrocell107   3046   4256  992234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_0/main_7
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  992162  RISE       1
MODIN12_0/main_7                                          macrocell123   2985   4195  992295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_1/main_5
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992305p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  992165  RISE       1
MODIN12_1/main_5  macrocell122   2935   4185  992305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q        macrocell132   1250   1250  985642  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_5  macrocell131   2921   4171  992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  985642  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_1  macrocell133   2921   4171  992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_1/main_6
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991718  RISE       1
MODIN9_1/main_6                                           macrocell115   2958   4168  992322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  985642  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_5  macrocell130   2916   4166  992324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  985642  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_3  macrocell132   2916   4166  992324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991740  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_3             macrocell130   2950   4160  992330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_0/main_6
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991718  RISE       1
MODIN9_0/main_6                                           macrocell116   2947   4157  992333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991740  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_3                macrocell131   2942   4152  992338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  989202  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_3  macrocell111   2810   4060  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  986538  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_4  macrocell125   2809   4059  992431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992434p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  986538  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_2  macrocell126   2806   4056  992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992449  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_6  macrocell125   2791   4041  992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  989202  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_1  macrocell112   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                              macrocell72   1250   1250  976246  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell71   2781   4031  992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell71         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  982787  RISE       1
MODIN6_0/main_2                       macrocell109   2780   4030  992460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  982787  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_2  macrocell111   2780   4030  992460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_5
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  991551  RISE       1
MODIN9_1/main_5  macrocell115   2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_5
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  991551  RISE       1
MODIN9_0/main_5  macrocell116   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q        macrocell111   1250   1250  982787  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_2  macrocell110   2772   4022  992468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  982787  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_0  macrocell112   2772   4022  992468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_1/main_7
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  991551  RISE       1
MODIN9_1/main_7                                           macrocell115   2809   4019  992471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992449  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_4  macrocell126   2768   4018  992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992481p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  991591  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_2             macrocell130   2799   4009  992481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  991591  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_2                macrocell131   2791   4001  992489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_0/main_7
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  991551  RISE       1
MODIN9_0/main_7                                           macrocell116   2788   3998  992492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 992591p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q     macrocell77   1250   1250  984181  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_4  macrocell76   2649   3899  992591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992591p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  984181  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_4  macrocell77   2649   3899  992591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 992595p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q       macrocell76   1250   1250  983152  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_3  macrocell76   2645   3895  992595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992595p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  983152  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_3  macrocell77   2645   3895  992595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992600p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q       macrocell60   1250   1250  978053  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell60   2640   3890  992600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_1/main_7
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  990388  RISE       1
MODIN6_1/main_7                                           macrocell108   2662   3872  992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1251\/main_6
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  985102  RISE       1
\motor_r_quaddec:Net_1251\/main_6     macrocell65   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  985102  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_5  macrocell78   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_5
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  991703  RISE       1
MODIN6_0/main_5  macrocell109   2610   3860  992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992632p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q                                  macrocell109   1250   1250  991703  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_5  macrocell110   2608   3858  992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_0/main_4
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  991731  RISE       1
MODIN9_0/main_4  macrocell116   2605   3855  992635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q    macrocell130   1250   1250  991754  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_7  macrocell131   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  987073  RISE       1
MODIN9_0/main_2                       macrocell116   2598   3848  992642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992643p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  991731  RISE       1
MODIN9_1/main_4  macrocell115   2597   3847  992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  991754  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_7  macrocell130   2596   3846  992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  987073  RISE       1
MODIN9_1/main_2                       macrocell115   2593   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992657p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                              macrocell58   1250   1250  976870  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell57   2583   3833  992657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell57         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992659  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_6  macrocell132   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992665p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992659  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_4  macrocell133   2575   3825  992665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q       macrocell73   1250   1250  984608  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell73   2535   3785  992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  989371  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_2  macrocell119   2319   3569  992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992023  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_4  macrocell119   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  992929  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell59   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell49   1250   1250  992933  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell50   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell49   1250   1250  992933  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell74   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  992934  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   2306   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  992934  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell59   2306   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_r_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992934  RISE       1
\us_r_timer:TimerUDB:run_mode\/main_1                     macrocell121   2346   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992934  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_2                 macrocell125   2346   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  990539  RISE       1
MODIN6_1/main_4  macrocell108   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_f_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992021  RISE       1
\us_f_timer:TimerUDB:run_mode\/main_1                     macrocell114   2343   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell48   1250   1250  992938  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell49   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell48   1250   1250  992938  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell74   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell43   1250   1250  992938  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell44   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell43   1250   1250  992938  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell60   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell50   1250   1250  992939  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell74   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell44   1250   1250  992944  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell60   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1260\/main_0
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  978306  RISE       1
\motor_l_quaddec:Net_1260\/main_0  macrocell61   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  978306  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_0  macrocell63   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992063  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_2                 macrocell132   2324   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_1/main_6
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992960p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990625  RISE       1
MODIN6_1/main_6                                           macrocell108   2320   3530  992960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell46   1250   1250  992981  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell47   2259   3509  992981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell46   1250   1250  992981  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell73   2259   3509  992981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992993p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  985852  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_4  macrocell129   2247   3497  992993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 993005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell47   1250   1250  993005  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell73   2235   3485  993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 993011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell45   1250   1250  993011  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell46   2229   3479  993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 993011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell45   1250   1250  993011  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell73   2229   3479  993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capt_int_temp\/q         macrocell131    1250   1250  995327  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell12   2923   4173  995327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  995351  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell9   2899   4149  995351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capt_int_temp\/q         macrocell124    1250   1250  995935  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell11   2315   3565  995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capt_int_temp\/q         macrocell117    1250   1250  995951  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell10   2299   3549  995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell81     1250   1250  2149005  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell17     4559   5809  2149005  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell17     3350   9159  2149005  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2312  11472  2149005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11033
-------------------------------------   ----- 
End-of-path arrival time (ps)           11033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell85   1250   1250  2150273  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell20   4104   5354  2150273  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell20   3350   8704  2150273  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2329  11033  2150273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2152430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13736
-------------------------------------   ----- 
End-of-path arrival time (ps)           13736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2152430  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell22     2313   5893  2152430  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell22     3350   9243  2152430  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell6    4494  13736  2152430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2153415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12752
-------------------------------------   ----- 
End-of-path arrival time (ps)           12752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153415  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell18     3497   7077  2153415  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell18     3350  10427  2153415  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    2325  12752  2153415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154149p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell81     1250   1250  2149005  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   5258   6508  2154149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell85     1250   1250  2150273  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4656   5906  2154751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2151890  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell85   6820   8070  2155087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2151890  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell93   6820   8070  2155087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155747p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150595  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   4720   4910  2155747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153415  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell81     3497   7077  2156080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156149p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell89     1250   1250  2156149  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3258   4508  2156149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156151p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell80     1250   1250  2150302  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3256   4506  2156151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156462p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2156462  RISE       1
\UART_1:BUART:txn\/main_3                macrocell79     2324   6694  2156462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell84     1250   1250  2151479  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   2904   4154  2156503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149005  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell81   5253   6503  2156654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell81   1250   1250  2149005  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell83   5253   6503  2156654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156939  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell88   4277   6217  2156939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149005  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell80   4559   5809  2157347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149005  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell82   4559   5809  2157347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157403p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2157403  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell81   4504   5754  2157403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2149663  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell81   4464   5714  2157443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell82   1250   1250  2149663  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell83   4464   5714  2157443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156939  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell85   3716   5656  2157500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156939  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell86   3716   5656  2157500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156939  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell87   3716   5656  2157500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2150273  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell88   4104   5354  2157803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell85   1250   1250  2150273  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell90   4104   5354  2157803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell83   1250   1250  2157403  RISE       1
\UART_1:BUART:txn\/main_6   macrocell79   3943   5193  2157964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157969  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell91   3247   5187  2157969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157969  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell92   3247   5187  2157969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157969  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell89   3241   5181  2157975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2149663  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell80   3901   5151  2158005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2149663  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell82   3901   5151  2158005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell86     1250   1250  2153429  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4234   5484  2158052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2151890  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell91   3787   5037  2158120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2151890  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell92   3787   5037  2158120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150595  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell81     4724   4914  2158243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150595  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell83     4724   4914  2158243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158292  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell91   2925   4865  2158292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158292  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell92   2925   4865  2158292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158310  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell89   2907   4847  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158292  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell89   2907   4847  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2157403  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell80   3514   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2157403  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell82   3514   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell88   2805   4745  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell85   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell86   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell87   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell82   1250   1250  2149663  RISE       1
\UART_1:BUART:txn\/main_4    macrocell79   3482   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell81   1250   1250  2149005  RISE       1
\UART_1:BUART:txn\/main_2    macrocell79   3460   4710  2158447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell85   2649   4589  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell86   2649   4589  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell87   2649   4589  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell88   2637   4577  2158579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2150273  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell85   3278   4528  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell85   1250   1250  2150273  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell86   3278   4528  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2150273  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell87   3278   4528  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell85   1250   1250  2150273  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell93   3278   4528  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2156149  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell85   3277   4527  2158630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell89   1250   1250  2156149  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell86   3277   4527  2158630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2156149  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell87   3277   4527  2158630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2156149  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell93   3277   4527  2158630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2156149  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell88   3266   4516  2158641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150302  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell80   3263   4513  2158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150302  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell82   3263   4513  2158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell80   1250   1250  2150302  RISE       1
\UART_1:BUART:txn\/main_1    macrocell79   3260   4510  2158647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150302  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell81   3250   4500  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell80   1250   1250  2150302  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell83   3250   4500  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell91   1250   1250  2153367  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell85   3208   4458  2158698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2153367  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell93   3208   4458  2158698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell79   1250   1250  2158743  RISE       1
\UART_1:BUART:txn\/main_0  macrocell79   3164   4414  2158743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150595  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell80     4029   4219  2158937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150595  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell82     4029   4219  2158937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell94   1250   1250  2158987  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell88   2920   4170  2158987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2151479  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell88   2898   4148  2159008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell84   1250   1250  2151479  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell90   2898   4148  2159008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2151479  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell85   2894   4144  2159013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2151479  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell86   2894   4144  2159013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2151479  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell87   2894   4144  2159013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2151479  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell93   2894   4144  2159013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151572  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell85   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell87   1250   1250  2151572  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell86   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151572  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell87   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell87   1250   1250  2151572  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell93   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159101p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151572  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell88   2806   4056  2159101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159101p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell87   1250   1250  2151572  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell90   2806   4056  2159101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151792  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell85   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell88   1250   1250  2151792  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell86   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151792  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell87   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell88   1250   1250  2151792  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell93   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151792  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell88   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell88   1250   1250  2151792  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell90   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2153367  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell91   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2160168  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell79     2798   2988  2160168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2160184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2160168  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell80     2783   2973  2160184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2160184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2160168  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell82     2783   2973  2160184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell93    1250   1250  2162023  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell6   2894   4144  2162023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9977849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19021
-------------------------------------   ----- 
End-of-path arrival time (ps)           19021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9968933  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6393   7643  9977849  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  10993  9977849  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell12   8028  19021  9977849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9977851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19019
-------------------------------------   ----- 
End-of-path arrival time (ps)           19019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9968933  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6393   7643  9977849  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  10993  9977849  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell13   8026  19019  9977851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9979308p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14502
-------------------------------------   ----- 
End-of-path arrival time (ps)           14502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell29      2919   4129  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7479  9971193  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell13   7023  14502  9979308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9979312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14498
-------------------------------------   ----- 
End-of-path arrival time (ps)           14498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell29      2919   4129  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7479  9971193  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell12   7018  14498  9979312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9979766p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17104
-------------------------------------   ----- 
End-of-path arrival time (ps)           17104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9968933  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6393   7643  9977849  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  10993  9977849  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell10   6111  17104  9979766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9979781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17089
-------------------------------------   ----- 
End-of-path arrival time (ps)           17089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9968933  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6393   7643  9977849  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  10993  9977849  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell11   6096  17089  9979781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9980250p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19250
-------------------------------------   ----- 
End-of-path arrival time (ps)           19250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9963608  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/main_0      macrocell28      7066  12996  9980250  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/q           macrocell28      3350  16346  9980250  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell8     2905  19250  9980250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9980403p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13407
-------------------------------------   ----- 
End-of-path arrival time (ps)           13407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell29      2919   4129  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7479  9971193  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell11   5928  13407  9980403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9980963p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12847
-------------------------------------   ----- 
End-of-path arrival time (ps)           12847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell29      2919   4129  9971193  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7479  9971193  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell10   5368  12847  9980963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9981163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18337
-------------------------------------   ----- 
End-of-path arrival time (ps)           18337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell10   1600   1600  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell11      0   1600  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell11   1280   2880  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell12      0   2880  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell12   1280   4160  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell13      0   4160  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell13   2270   6430  9981163  RISE       1
\color_sensor_counter:CounterUDB:status_0\/main_0             macrocell27      2302   8732  9981163  RISE       1
\color_sensor_counter:CounterUDB:status_0\/q                  macrocell27      3350  12082  9981163  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     6255  18337  9981163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9982614p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16886
-------------------------------------   ----- 
End-of-path arrival time (ps)           16886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9980751  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/main_1          macrocell24     7778  11278  9982614  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/q               macrocell24     3350  14628  9982614  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell7    2258  16886  9982614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9983494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12996
-------------------------------------   ----- 
End-of-path arrival time (ps)           12996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9963608  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_2        macrocell102     7066  12996  9983494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9983522p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9963608  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9963608  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/main_0       macrocell103     7038  12968  9983522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell103        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9983742p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15758
-------------------------------------   ----- 
End-of-path arrival time (ps)           15758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                                   macrocell100   1250   1250  9968933  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0         macrocell25    6393   7643  9977849  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q              macrocell25    3350  10993  9977849  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell8   4765  15758  9983742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9893
-------------------------------------   ---- 
End-of-path arrival time (ps)           9893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   6393   9893  9984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984051p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   6389   9889  9984051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9985212p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9980751  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_2  macrocell95     7778  11278  9985212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9985212p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9980751  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9980751  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_2    macrocell96     7778  11278  9985212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9985440p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell95     1250   1250  9982144  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   7250   8500  9985440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9985444p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell95     1250   1250  9982144  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   7246   8496  9985444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9986294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10196
-------------------------------------   ----- 
End-of-path arrival time (ps)           10196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9986294  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9986294  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9986294  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_1         macrocell98     6446  10196  9986294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9987477p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12023
-------------------------------------   ----- 
End-of-path arrival time (ps)           12023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell10    760    760  9987477  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell11      0    760  9987477  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell11   1210   1970  9987477  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell12      0   1970  9987477  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell12   1210   3180  9987477  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell13      0   3180  9987477  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell13   2740   5920  9987477  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     6103  12023  9987477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 9987758p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell10   1600   1600  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell11      0   1600  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell11   1280   2880  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell12      0   2880  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell12   1280   4160  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell13      0   4160  9981163  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell13   2270   6430  9981163  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/main_0          macrocell104     2302   8732  9987758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/clock_0      macrocell104        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : Net_35/main_0
Capture Clock  : Net_35/clock_0
Path slack     : 9988171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q  macrocell95    1250   1250  9982144  RISE       1
Net_35/main_0                               macrocell100   7069   8319  9988171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCapture\/clock_0
Path slack     : 9988857p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                              macrocell100   1250   1250  9968933  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/main_0  macrocell101   6383   7633  9988857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/clock_0      macrocell101        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9986294  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9986294  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9986294  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/main_0     macrocell97     3711   7461  9989029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell97         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_35/main_1
Capture Clock  : Net_35/clock_0
Path slack     : 9989029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9986294  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9986294  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9986294  RISE       1
Net_35/main_1                                     macrocell100    3711   7461  9989029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:prevCompare1\/q
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9989230p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:prevCompare1\/q   macrocell97   1250   1250  9989230  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_0  macrocell98   6010   7260  9989230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991522p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q       macrocell95   1250   1250  9982144  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_1  macrocell95   3718   4968  9991522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9991522p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q     macrocell95   1250   1250  9982144  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_1  macrocell96   3718   4968  9991522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:overflow_reg_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9991629p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell103        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:overflow_reg_i\/q      macrocell103   1250   1250  9988384  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_3  macrocell102   3611   4861  9991629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992938p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q       macrocell102   1250   1250  9971771  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_1  macrocell102   2302   3552  9992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993008p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q         macrocell96   1250   1250  9993008  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_3  macrocell95   2232   3482  9993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9993008p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q       macrocell96   1250   1250  9993008  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_3  macrocell96   2232   3482  9993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993031p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9993031  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_0      macrocell95    2249   3459  9993031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9993031p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9993031  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_0        macrocell96    2249   3459  9993031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:status_0\/q
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:status_0\/q               macrocell98    1250   1250  9995995  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2255   3505  9995995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6472/main_0
Capture Clock  : Net_6472/clock_0
Path slack     : 9999992922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell139        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell139   1250   1250  9999992922  RISE       1
Net_6472/main_0                           macrocell138   2318   3568  9999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6472/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell139        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q       macrocell139   1250   1250  9999992922  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell140   2318   3568  9999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell140        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6475/main_0
Capture Clock  : Net_6475/clock_0
Path slack     : 9999992922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell139        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell139   1250   1250  9999992922  RISE       1
Net_6475/main_0                           macrocell141   2318   3568  9999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6475/clock_0                                           macrocell141        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6464/main_0
Capture Clock  : Net_6464/clock_0
Path slack     : 9999992938p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell135        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell135   1250   1250  9999992938  RISE       1
Net_6464/main_0                           macrocell134   2302   3552  9999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6464/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992938p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell135        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/q       macrocell135   1250   1250  9999992938  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell136   2302   3552  9999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell136        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6467/main_0
Capture Clock  : Net_6467/clock_0
Path slack     : 9999992938p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0             macrocell135        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_l_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell135   1250   1250  9999992938  RISE       1
Net_6467/main_0                           macrocell137   2302   3552  9999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6467/clock_0                                           macrocell137        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6472/main_1
Capture Clock  : Net_6472/clock_0
Path slack     : 9999992939p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell140        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell140   1250   1250  9999992939  RISE       1
Net_6472/main_1                           macrocell138   2301   3551  9999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6472/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6475/main_1
Capture Clock  : Net_6475/clock_0
Path slack     : 9999992939p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell140        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell140   1250   1250  9999992939  RISE       1
Net_6475/main_1                           macrocell141   2301   3551  9999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6475/clock_0                                           macrocell141        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6464/main_1
Capture Clock  : Net_6464/clock_0
Path slack     : 9999992941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell136        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell136   1250   1250  9999992941  RISE       1
Net_6464/main_1                           macrocell134   2299   3549  9999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6464/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6467/main_1
Capture Clock  : Net_6467/clock_0
Path slack     : 9999992941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell136        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell136   1250   1250  9999992941  RISE       1
Net_6467/main_1                           macrocell137   2299   3549  9999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6467/clock_0                                           macrocell137        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6478/main_0
Capture Clock  : Net_6478/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell143        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell143   1250   1250  9999993006  RISE       1
Net_6478/main_0                              macrocell142   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6478/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell143        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/q       macrocell143   1250   1250  9999993006  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell144   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell144        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6481/main_0
Capture Clock  : Net_6481/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell143        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_side_debouncer:DEBOUNCER[0]:d_sync_0\/q  macrocell143   1250   1250  9999993006  RISE       1
Net_6481/main_0                              macrocell145   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6481/clock_0                                           macrocell145        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6478/main_1
Capture Clock  : Net_6478/clock_0
Path slack     : 9999993010p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell144        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell144   1250   1250  9999993010  RISE       1
Net_6478/main_1                              macrocell142   2230   3480  9999993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6478/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6481/main_1
Capture Clock  : Net_6481/clock_0
Path slack     : 9999993010p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (ir_debouncer_clk:R#1 vs. ir_debouncer_clk:R#2)   10000000000
- Setup time                                                           -3510
--------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                    9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell144        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell144   1250   1250  9999993010  RISE       1
Net_6481/main_1                              macrocell145   2230   3480  9999993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6481/clock_0                                           macrocell145        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

