{
  "doc": [
    "/share/doc/bsc/README",
    "/share/doc/bsc/ReleaseNotes.adoc",
    "/share/doc/bsc/ReleaseNotes.html",
    "/share/doc/bsc/ReleaseNotes.pdf",
    "/share/doc/bsc/bsc_libraries_ref_guide.pdf",
    "/share/doc/bsc/bsc_user_guide.pdf"
  ],
  "out": [
    "/bin/bluetcl",
    "/bin/bsc",
    "/bin/bsc2bsv",
    "/bin/bsv2bsc",
    "/bin/core/bluetcl",
    "/bin/core/bsc",
    "/bin/core/bsc2bsv",
    "/bin/core/bsv2bsc",
    "/bin/core/dumpba",
    "/bin/core/dumpbo",
    "/bin/core/vcdcheck",
    "/bin/dumpba",
    "/bin/dumpbo",
    "/bin/vcdcheck",
    "/lib/Bluesim/bluesim_kernel_api.h",
    "/lib/Bluesim/bluesim_primitives.h",
    "/lib/Bluesim/bluesim_probes.h",
    "/lib/Bluesim/bluesim_systemc.h",
    "/lib/Bluesim/bluesim_types.h",
    "/lib/Bluesim/bs_darwin_export_map.txt",
    "/lib/Bluesim/bs_linux_export_map.txt",
    "/lib/Bluesim/bs_mem_defines.h",
    "/lib/Bluesim/bs_mem_file.h",
    "/lib/Bluesim/bs_model.h",
    "/lib/Bluesim/bs_module.h",
    "/lib/Bluesim/bs_prim_mod_bram.h",
    "/lib/Bluesim/bs_prim_mod_clockgen.h",
    "/lib/Bluesim/bs_prim_mod_clockmux.h",
    "/lib/Bluesim/bs_prim_mod_counter.h",
    "/lib/Bluesim/bs_prim_mod_fifo.h",
    "/lib/Bluesim/bs_prim_mod_gatedclock.h",
    "/lib/Bluesim/bs_prim_mod_probe.h",
    "/lib/Bluesim/bs_prim_mod_reg.h",
    "/lib/Bluesim/bs_prim_mod_regfile.h",
    "/lib/Bluesim/bs_prim_mod_resets.h",
    "/lib/Bluesim/bs_prim_mod_synchronizers.h",
    "/lib/Bluesim/bs_prim_mod_wire.h",
    "/lib/Bluesim/bs_prim_ops.h",
    "/lib/Bluesim/bs_range_tracker.h",
    "/lib/Bluesim/bs_reset.h",
    "/lib/Bluesim/bs_symbol.h",
    "/lib/Bluesim/bs_system_tasks.h",
    "/lib/Bluesim/bs_target.h",
    "/lib/Bluesim/bs_vcd.h",
    "/lib/Bluesim/bs_wide_data.h",
    "/lib/Bluesim/libbskernel.a",
    "/lib/Bluesim/libbsprim.a",
    "/lib/Libraries/ActionSeq.bo",
    "/lib/Libraries/AlignedFIFOs.bo",
    "/lib/Libraries/Arbiter.bo",
    "/lib/Libraries/Arbitrate.bo",
    "/lib/Libraries/Array.bo",
    "/lib/Libraries/Assert.bo",
    "/lib/Libraries/BGetPut.bo",
    "/lib/Libraries/BRAM.bo",
    "/lib/Libraries/BRAMCore.bo",
    "/lib/Libraries/BRAMFIFO.bo",
    "/lib/Libraries/BRAM_Compat.bo",
    "/lib/Libraries/BUtils.bo",
    "/lib/Libraries/BitUtils.bo",
    "/lib/Libraries/BitonicSort.bo",
    "/lib/Libraries/Boolify.bo",
    "/lib/Libraries/BuildVector.bo",
    "/lib/Libraries/BypassReg.bo",
    "/lib/Libraries/CBus.bo",
    "/lib/Libraries/CGetPut.bo",
    "/lib/Libraries/CRC.bo",
    "/lib/Libraries/CShow.bo",
    "/lib/Libraries/ClientServer.bo",
    "/lib/Libraries/Clocks.bo",
    "/lib/Libraries/Cntrs.bo",
    "/lib/Libraries/CommitIfc.bo",
    "/lib/Libraries/CompletionBuffer.bo",
    "/lib/Libraries/Complex.bo",
    "/lib/Libraries/ConfigReg.bo",
    "/lib/Libraries/Connectable.bo",
    "/lib/Libraries/Contexts.bo",
    "/lib/Libraries/Contexts.defines",
    "/lib/Libraries/Counter.bo",
    "/lib/Libraries/DPSRAM.bo",
    "/lib/Libraries/DReg.bo",
    "/lib/Libraries/DefaultValue.bo",
    "/lib/Libraries/Divide.bo",
    "/lib/Libraries/DummyDriver.bo",
    "/lib/Libraries/EdgeDetect.bo",
    "/lib/Libraries/Enum.bo",
    "/lib/Libraries/Environment.bo",
    "/lib/Libraries/EqFunction.bo",
    "/lib/Libraries/FIFO.bo",
    "/lib/Libraries/FIFOF.bo",
    "/lib/Libraries/FIFOF_.bo",
    "/lib/Libraries/FIFOLevel.bo",
    "/lib/Libraries/FShow.bo",
    "/lib/Libraries/FixedPoint.bo",
    "/lib/Libraries/FlexBitArith.bo",
    "/lib/Libraries/FloatingPoint.bo",
    "/lib/Libraries/FoldFIFO.bo",
    "/lib/Libraries/FoldFIFOF.bo",
    "/lib/Libraries/Fork.bo",
    "/lib/Libraries/Gearbox.bo",
    "/lib/Libraries/GetPut.bo",
    "/lib/Libraries/Gray.bo",
    "/lib/Libraries/GrayCounter.bo",
    "/lib/Libraries/HList.bo",
    "/lib/Libraries/IVec.bo",
    "/lib/Libraries/Inout.bo",
    "/lib/Libraries/LBus.bo",
    "/lib/Libraries/LFSR.bo",
    "/lib/Libraries/LevelFIFO.bo",
    "/lib/Libraries/List.bo",
    "/lib/Libraries/ListFIFO.bo",
    "/lib/Libraries/ListN.bo",
    "/lib/Libraries/ListReg.bo",
    "/lib/Libraries/MIMO.bo",
    "/lib/Libraries/Math.bo",
    "/lib/Libraries/Mcp.bo",
    "/lib/Libraries/Memory.bo",
    "/lib/Libraries/Misc.bo",
    "/lib/Libraries/ModuleAugmented.bo",
    "/lib/Libraries/ModuleCollect.bo",
    "/lib/Libraries/ModuleContext.bo",
    "/lib/Libraries/ModuleContextCore.bo",
    "/lib/Libraries/NullCrossingFIFOF.bo",
    "/lib/Libraries/NumberTypes.bo",
    "/lib/Libraries/OInt.bo",
    "/lib/Libraries/OVLAssertions.bo",
    "/lib/Libraries/Once.bo",
    "/lib/Libraries/PAClib.bo",
    "/lib/Libraries/PopCount.bo",
    "/lib/Libraries/Prelude.bo",
    "/lib/Libraries/PreludeBSV.bo",
    "/lib/Libraries/Printf.bo",
    "/lib/Libraries/Probe.bo",
    "/lib/Libraries/ProbeWire.bo",
    "/lib/Libraries/Pull.bo",
    "/lib/Libraries/Push.bo",
    "/lib/Libraries/RAM.bo",
    "/lib/Libraries/RPush.bo",
    "/lib/Libraries/RWire.bo",
    "/lib/Libraries/Randomizable.bo",
    "/lib/Libraries/Real.bo",
    "/lib/Libraries/RegFile.bo",
    "/lib/Libraries/RegTwo.bo",
    "/lib/Libraries/Reserved.bo",
    "/lib/Libraries/RevertingVirtualReg.bo",
    "/lib/Libraries/SPSRAM.bo",
    "/lib/Libraries/SRAM.bo",
    "/lib/Libraries/SRAMFile.bo",
    "/lib/Libraries/STRAM.bo",
    "/lib/Libraries/SVA.bo",
    "/lib/Libraries/SpecialFIFOs.bo",
    "/lib/Libraries/SplitTRAM.bo",
    "/lib/Libraries/SquareRoot.bo",
    "/lib/Libraries/StmtFSM.bo",
    "/lib/Libraries/StmtFSMUtil.bo",
    "/lib/Libraries/SyncSRAM.bo",
    "/lib/Libraries/TRAM.bo",
    "/lib/Libraries/Tabulate.bo",
    "/lib/Libraries/TieOff.bo",
    "/lib/Libraries/ToString.bo",
    "/lib/Libraries/TriState.bo",
    "/lib/Libraries/TurboFIFO.bo",
    "/lib/Libraries/UIntRange.bo",
    "/lib/Libraries/UniqueWrappers.bo",
    "/lib/Libraries/UnitAppendList.bo",
    "/lib/Libraries/Vector.bo",
    "/lib/Libraries/Wallace.bo",
    "/lib/Libraries/ZBus.bo",
    "/lib/Libraries/ZBusUtil.bo",
    "/lib/Libraries/rand32.ba",
    "/lib/Libraries/srand.ba",
    "/lib/SAT/libstp.so.1",
    "/lib/SAT/libstp_stub.so",
    "/lib/SAT/libyices.so.2.6",
    "/lib/VPI/bdpi.h",
    "/lib/VPI/libbdpi.so",
    "/lib/VPI/vpi_user.h",
    "/lib/Verilog/BRAM1.v",
    "/lib/Verilog/BRAM1BE.v",
    "/lib/Verilog/BRAM1BELoad.v",
    "/lib/Verilog/BRAM1Load.v",
    "/lib/Verilog/BRAM2.v",
    "/lib/Verilog/BRAM2BE.v",
    "/lib/Verilog/BRAM2BELoad.v",
    "/lib/Verilog/BRAM2Load.v",
    "/lib/Verilog/Bluespec.xcf",
    "/lib/Verilog/BypassCrossingWire.v",
    "/lib/Verilog/BypassWire.v",
    "/lib/Verilog/BypassWire0.v",
    "/lib/Verilog/CRegA5.v",
    "/lib/Verilog/CRegN5.v",
    "/lib/Verilog/CRegUN5.v",
    "/lib/Verilog/ClockDiv.v",
    "/lib/Verilog/ClockGen.v",
    "/lib/Verilog/ClockInverter.v",
    "/lib/Verilog/ClockMux.v",
    "/lib/Verilog/ClockSelect.v",
    "/lib/Verilog/ConfigRegA.v",
    "/lib/Verilog/ConfigRegN.v",
    "/lib/Verilog/ConfigRegUN.v",
    "/lib/Verilog/ConstrainedRandom.v",
    "/lib/Verilog/ConvertFromZ.v",
    "/lib/Verilog/ConvertToZ.v",
    "/lib/Verilog/Counter.v",
    "/lib/Verilog/CrossingBypassWire.v",
    "/lib/Verilog/CrossingRegA.v",
    "/lib/Verilog/CrossingRegN.v",
    "/lib/Verilog/CrossingRegUN.v",
    "/lib/Verilog/DualPortRam.v",
    "/lib/Verilog/Empty.v",
    "/lib/Verilog/FIFO1.v",
    "/lib/Verilog/FIFO10.v",
    "/lib/Verilog/FIFO2.v",
    "/lib/Verilog/FIFO20.v",
    "/lib/Verilog/FIFOL1.v",
    "/lib/Verilog/FIFOL10.v",
    "/lib/Verilog/FIFOL2.v",
    "/lib/Verilog/FIFOL20.v",
    "/lib/Verilog/Fork.v",
    "/lib/Verilog/GatedClock.v",
    "/lib/Verilog/GatedClockDiv.v",
    "/lib/Verilog/GatedClockInverter.v",
    "/lib/Verilog/InitialReset.v",
    "/lib/Verilog/InoutConnect.v",
    "/lib/Verilog/LatchCrossingReg.v",
    "/lib/Verilog/MakeClock.v",
    "/lib/Verilog/MakeReset.v",
    "/lib/Verilog/MakeReset0.v",
    "/lib/Verilog/MakeResetA.v",
    "/lib/Verilog/McpRegUN.v",
    "/lib/Verilog/ProbeCapture.v",
    "/lib/Verilog/ProbeHook.v",
    "/lib/Verilog/ProbeMux.v",
    "/lib/Verilog/ProbeTrigger.v",
    "/lib/Verilog/ProbeValue.v",
    "/lib/Verilog/ProbeWire.v",
    "/lib/Verilog/RWire.v",
    "/lib/Verilog/RWire0.v",
    "/lib/Verilog/RegA.v",
    "/lib/Verilog/RegAligned.v",
    "/lib/Verilog/RegFile.v",
    "/lib/Verilog/RegFileLoad.v",
    "/lib/Verilog/RegN.v",
    "/lib/Verilog/RegTwoA.v",
    "/lib/Verilog/RegTwoN.v",
    "/lib/Verilog/RegTwoUN.v",
    "/lib/Verilog/RegUN.v",
    "/lib/Verilog/ResetEither.v",
    "/lib/Verilog/ResetInverter.v",
    "/lib/Verilog/ResetMux.v",
    "/lib/Verilog/ResetToBool.v",
    "/lib/Verilog/ResolveZ.v",
    "/lib/Verilog/RevertReg.v",
    "/lib/Verilog/SampleReg.v",
    "/lib/Verilog/ScanIn.v",
    "/lib/Verilog/SizedFIFO.v",
    "/lib/Verilog/SizedFIFO0.v",
    "/lib/Verilog/SizedFIFOL.v",
    "/lib/Verilog/SizedFIFOL0.v",
    "/lib/Verilog/SyncBit.v",
    "/lib/Verilog/SyncBit05.v",
    "/lib/Verilog/SyncBit1.v",
    "/lib/Verilog/SyncBit15.v",
    "/lib/Verilog/SyncFIFO.v",
    "/lib/Verilog/SyncFIFO0.v",
    "/lib/Verilog/SyncFIFO1.v",
    "/lib/Verilog/SyncFIFO10.v",
    "/lib/Verilog/SyncFIFOLevel.v",
    "/lib/Verilog/SyncFIFOLevel0.v",
    "/lib/Verilog/SyncHandshake.v",
    "/lib/Verilog/SyncPulse.v",
    "/lib/Verilog/SyncRegister.v",
    "/lib/Verilog/SyncReset.v",
    "/lib/Verilog/SyncReset0.v",
    "/lib/Verilog/SyncResetA.v",
    "/lib/Verilog/SyncWire.v",
    "/lib/Verilog/TriState.v",
    "/lib/Verilog/UngatedClockMux.v",
    "/lib/Verilog/UngatedClockSelect.v",
    "/lib/Verilog/main.v",
    "/lib/Verilog.Quartus/BRAM1.v",
    "/lib/Verilog.Quartus/BRAM1BE.v",
    "/lib/Verilog.Quartus/BRAM1BELoad.v",
    "/lib/Verilog.Quartus/BRAM1Load.v",
    "/lib/Verilog.Quartus/BRAM2.v",
    "/lib/Verilog.Quartus/BRAM2BE.v",
    "/lib/Verilog.Quartus/BRAM2BELoad.v",
    "/lib/Verilog.Quartus/BRAM2Load.v",
    "/lib/Verilog.Vivado/BRAM1.v",
    "/lib/Verilog.Vivado/BRAM1BE.v",
    "/lib/Verilog.Vivado/BRAM1BELoad.v",
    "/lib/Verilog.Vivado/BRAM1Load.v",
    "/lib/Verilog.Vivado/BRAM2.v",
    "/lib/Verilog.Vivado/BRAM2BE.v",
    "/lib/Verilog.Vivado/BRAM2BELoad.v",
    "/lib/Verilog.Vivado/BRAM2Load.v",
    "/lib/Verilog.Vivado/MakeClock.v",
    "/lib/Verilog.Vivado/RegFile.v",
    "/lib/Verilog.Vivado/SizedFIFO.v",
    "/lib/exec/bsc_build_vsim_ModelSim",
    "/lib/exec/bsc_build_vsim_Modelsim",
    "/lib/exec/bsc_build_vsim_NCVerilog",
    "/lib/exec/bsc_build_vsim_Questa",
    "/lib/exec/bsc_build_vsim_VCS",
    "/lib/exec/bsc_build_vsim_VCSI",
    "/lib/exec/bsc_build_vsim_VCSi",
    "/lib/exec/bsc_build_vsim_cvc",
    "/lib/exec/bsc_build_vsim_cvc64",
    "/lib/exec/bsc_build_vsim_cver",
    "/lib/exec/bsc_build_vsim_icarus",
    "/lib/exec/bsc_build_vsim_isim",
    "/lib/exec/bsc_build_vsim_iverilog",
    "/lib/exec/bsc_build_vsim_modelsim",
    "/lib/exec/bsc_build_vsim_nc",
    "/lib/exec/bsc_build_vsim_ncsim",
    "/lib/exec/bsc_build_vsim_ncv",
    "/lib/exec/bsc_build_vsim_ncverilog",
    "/lib/exec/bsc_build_vsim_ncvlog",
    "/lib/exec/bsc_build_vsim_questa",
    "/lib/exec/bsc_build_vsim_vcs",
    "/lib/exec/bsc_build_vsim_vcsi",
    "/lib/exec/bsc_build_vsim_veriwell",
    "/lib/exec/bsc_build_vsim_xsim",
    "/lib/exec/platform.sh",
    "/lib/tcllib/bluespec/BluesimP.tcl",
    "/lib/tcllib/bluespec/bluesim.tcl",
    "/lib/tcllib/bluespec/bluespec.tcl",
    "/lib/tcllib/bluespec/makedepend.tcl",
    "/lib/tcllib/bluespec/pkgIndex.tcl",
    "/lib/tcllib/bluespec/tclIndex",
    "/lib/tcllib/bluespec/utils.tcl"
  ]
}