
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home/m110/m110063553/.synopsys_dc_gui/preferences.tcl
###### Synthesis Script #######
lappend search_path .
. /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver .
## Define the library location
set search_path [concat ../src ../../libs/db  ${search_path}]
../src ../../libs/db . /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver .
set target_library [list saed32rvt_tt1p05v125c.db   ]
saed32rvt_tt1p05v125c.db
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library [concat {*} ${target_library} ${synthetic_library} saed32rvt_tt1p05v125c.db ]
* saed32rvt_tt1p05v125c.db dw_foundation.sldb saed32rvt_tt1p05v125c.db
## Give the path to the verilog files and define the WORK directory
define_design_lib WORK -path "work"
1
## read the verilog files
#
set DESIGN core
core
analyze -format sverilog -vcs "-f ../src/sources.f"
Running PRESTO HDLC
Compiling source file ../../design/core_rtl.v
Warning:  ../../design/core_rtl.v:1: Empty port in module declaration. (VER-986)
Presto compilation completed successfully.
Loading db file '/home/m110/m110063553/DFT/testcase_dftmax_ultra/libs/db/saed32rvt_tt1p05v125c.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
elaborate $DESIGN
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../design/core_rtl.v:1: Port number 8 of 'core' was named 'Port8'. (VER-441)

Inferred memory devices in process
	in routine core line 19 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      OP_A_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core line 20 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      OP_B_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core line 21 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      OP_C_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core line 22 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      OP_D_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core line 23 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_A_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core line 24 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_B_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core line 25 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       O1_reg        | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core line 27 in file
		'../../design/core_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       O2_reg        | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (core)
Elaborated 1 design.
Current design is now 'core'.
1
link

  Linking design 'core'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  core                        /home/m110/m110063553/DFT/testcase_dftmax_ultra/syn/WORK/core.db
  saed32rvt_tt1p05v125c (library) /home/m110/m110063553/DFT/testcase_dftmax_ultra/libs/db/saed32rvt_tt1p05v125c.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
set compile_enable_constant_propagation_with_no_boundary_opt false
false
set compile_preserve_subdesign_interfaces true
true
## Create Constraints 
create_clock CLK -name clock1 -period 4
1
set_input_delay 1.0 [ remove_from_collection [all_inputs] clock ] -clock clock1
Warning: Nothing implicitly matched 'clock' (SEL-003)
1
set_output_delay 1.0 [all_outputs ] -clock clock1
1
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================


Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'core'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'core_DW01_sub_0'
  Processing 'core_DW01_add_0'
  Processing 'core_DW01_sub_1'
  Mapping 'core_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34   76962.2     18.26    1139.8   23488.6                          
    0:00:34   76962.2     18.26    1139.8   23488.6                          
    0:00:51   90015.0     16.18     962.1     382.8                          
    0:00:52   90014.5     16.18     962.1     382.8                          
    0:00:52   90014.5     16.18     962.1     382.8                          
    0:00:52   90014.5     16.18     962.1     382.8                          
    0:00:52   90014.5     16.18     962.1     382.8                          
    0:00:59   70774.8     15.78     841.9     211.6                          
    0:01:01   70732.3     13.99     723.9     210.7                          
    0:01:02   70734.4     13.99     723.0     210.7                          
    0:01:02   70734.4     13.99     722.7     210.7                          
    0:01:02   70734.4     13.99     722.7     210.7                          
    0:01:02   70734.4     13.99     722.7     210.7                          
    0:01:02   70734.4     13.99     722.7     210.7                          
    0:01:02   70734.4     13.99     722.7     210.7                          
    0:01:02   70742.8     13.99     722.7      68.1                          
    0:01:02   70746.3     13.99     722.7      18.6                          
    0:01:03   70747.3     13.99     722.7       2.6                          
    0:01:03   70748.6     13.99     722.7       0.5                          
    0:01:03   70748.6     13.99     722.7       0.5                          
    0:01:03   70748.6     13.99     722.7       0.5                          
    0:01:03   70748.6     13.99     722.7       0.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:03   70748.6     13.99     722.7       0.5                          
    0:01:03   70850.5     13.69     715.2       0.5 DATA_A_reg[127]/D        
    0:01:04   70868.8     13.68     714.7       0.5 DATA_A_reg[127]/D        
    0:01:04   70880.3     13.64     713.3       0.5 DATA_A_reg[127]/D        
    0:01:04   70884.8     13.62     711.4       0.5 DATA_A_reg[127]/D        
    0:01:05   70958.8     13.58     708.1       0.5 DATA_A_reg[127]/D        
    0:01:05   71000.2     13.54     706.7       0.5 DATA_A_reg[127]/D        
    0:01:06   71054.6     13.51     705.8       0.5 DATA_A_reg[127]/D        
    0:01:06   71163.4     13.50     704.4       0.5 DATA_A_reg[127]/D        
    0:01:06   71207.8     13.49     703.2       0.5 DATA_A_reg[127]/D        
    0:01:06   71258.7     13.46     702.1       0.5 DATA_A_reg[127]/D        
    0:01:07   71424.9     13.26     686.7       0.5 DATA_A_reg[127]/D        
    0:01:07   71484.9     13.23     685.6       0.5 DATA_A_reg[127]/D        
    0:01:07   71517.6     13.20     684.4       0.5 DATA_A_reg[127]/D        
    0:01:08   71616.5     13.16     681.8       0.5 DATA_A_reg[127]/D        
    0:01:08   71718.4     13.14     680.9       0.5 DATA_A_reg[127]/D        
    0:01:08   71751.5     13.11     679.7       0.5 DATA_A_reg[127]/D        
    0:01:08   71787.3     13.10     677.1       0.5 DATA_A_reg[127]/D        
    0:01:09   71823.4     13.06     675.6       0.5 DATA_A_reg[127]/D        
    0:01:09   71831.3     13.04     674.2       0.5 DATA_A_reg[127]/D        
    0:01:09   71952.0     13.04     673.9       0.5 DATA_A_reg[127]/D        
    0:01:09   72025.4     13.02     672.7       0.5 DATA_A_reg[127]/D        
    0:01:10   72151.2     12.98     670.3       0.5 DATA_A_reg[127]/D        
    0:01:10   72230.5     12.96     668.9       0.5 DATA_A_reg[127]/D        
    0:01:10   72239.4     12.95     668.7       0.5 DATA_A_reg[127]/D        
    0:01:11   72234.1     12.94     668.5       0.5 DATA_A_reg[127]/D        
    0:01:11   72298.1     12.94     666.7       0.5 DATA_A_reg[127]/D        
    0:01:11   72390.9     12.91     665.7       0.5 DATA_A_reg[127]/D        
    0:01:11   72490.5     12.89     663.0       0.5 DATA_A_reg[127]/D        
    0:01:11   72582.3     12.88     659.7       0.5 DATA_A_reg[127]/D        
    0:01:11   72635.1     12.86     657.5       0.5 DATA_A_reg[127]/D        
    0:01:12   72662.3     12.85     657.4       0.5 DATA_A_reg[127]/D        
    0:01:12   72719.5     12.83     656.4       0.5 DATA_A_reg[127]/D        
    0:01:12   72878.6     12.76     653.6       0.5 DATA_A_reg[127]/D        
    0:01:12   72894.9     12.76     653.0       0.5 DATA_A_reg[127]/D        
    0:01:12   72902.2     12.74     652.0       0.5 DATA_A_reg[127]/D        
    0:01:13   72990.7     12.74     651.7       0.5 DATA_A_reg[127]/D        
    0:01:13   73097.9     12.73     650.8       0.5 DATA_A_reg[127]/D        
    0:01:13   73154.1     12.72     650.4       0.5 DATA_A_reg[127]/D        
    0:01:13   73236.7     12.72     649.3       0.5 DATA_A_reg[127]/D        
    0:01:14   73294.4     12.71     647.6      15.7 DATA_A_reg[127]/D        
    0:01:14   73303.5     12.70     644.8      15.7 DATA_A_reg[127]/D        
    0:01:14   73325.4     12.68     644.4      15.7 DATA_A_reg[127]/D        
    0:01:14   73384.3     12.68     643.3      15.7 DATA_A_reg[127]/D        
    0:01:14   73443.0     12.67     643.1      15.7 DATA_A_reg[127]/D        
    0:01:14   73488.8     12.66     642.0      21.6 DATA_A_reg[127]/D        
    0:01:15   73521.3     12.65     641.5      21.6 DATA_A_reg[127]/D        
    0:01:15   73569.4     12.63     642.5      21.6 DATA_A_reg[127]/D        
    0:01:16   73600.4     12.61     642.4      21.6 DATA_A_reg[127]/D        
    0:01:18   73610.0     12.59     642.3      21.6 DATA_A_reg[127]/D        
    0:01:20   73647.6     12.53     635.7      21.6 DATA_A_reg[127]/D        
    0:01:21   73678.6     12.49     628.0      32.0 DATA_A_reg[127]/D        
    0:01:22   73697.4     12.45     625.0      55.4 DATA_A_reg[127]/D        
    0:01:23   73721.6     12.42     623.1      55.4 DATA_A_reg[127]/D        
    0:01:25   73736.8     12.40     622.2      55.4                          
    0:01:25   73733.8     12.40     622.2      94.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25   73733.8     12.40     622.2      94.1                          
    0:01:25   73813.1     12.40     622.2       0.2 DATA_A_reg[127]/D        
    0:01:25   73814.1     12.40     622.2       0.2 DATA_A_reg[127]/D        
    0:01:26   73958.4     12.39     616.6       0.2 DATA_A_reg[127]/D        
    0:01:26   74004.2     12.38     616.3       0.2 DATA_A_reg[127]/D        
    0:01:26   74073.6     12.37     615.4       0.2 DATA_A_reg[127]/D        
    0:01:26   74143.2     12.36     614.6       0.2 DATA_A_reg[127]/D        
    0:01:26   74178.8     12.36     614.4       0.2 DATA_A_reg[127]/D        
    0:01:27   74329.0     12.34     613.3       0.2 DATA_A_reg[127]/D        
    0:01:27   74419.5     12.34     613.0       0.2 DATA_A_reg[127]/D        
    0:01:27   74439.0     12.33     612.9       0.2 DATA_A_reg[127]/D        
    0:01:27   74493.4     12.32     612.3       0.2 DATA_A_reg[127]/D        
    0:01:27   74536.9     12.31     611.7       0.2 DATA_A_reg[127]/D        
    0:01:27   74580.8     12.30     610.6       3.8 DATA_A_reg[127]/D        
    0:01:28   74634.0     12.30     608.6       3.8 DATA_A_reg[127]/D        
    0:01:28   74684.3     12.29     608.1       3.8 DATA_A_reg[127]/D        
    0:01:28   74740.2     12.28     608.0       3.8 DATA_A_reg[127]/D        
    0:01:28   74840.6     12.27     606.9       3.8 DATA_A_reg[127]/D        
    0:01:28   74857.1     12.26     603.9       3.8 DATA_A_reg[127]/D        
    0:01:29   74883.8     12.25     603.5       3.8 DATA_A_reg[127]/D        
    0:01:29   74941.7     12.24     603.2       3.8 DATA_A_reg[127]/D        
    0:01:29   74959.5     12.24     603.0       3.8 DATA_A_reg[127]/D        
    0:01:29   74963.8     12.24     602.6       3.8 DATA_A_reg[127]/D        
    0:01:29   74989.0     12.23     602.2       3.8 DATA_A_reg[127]/D        
    0:01:29   75014.4     12.22     601.0       3.8 DATA_A_reg[127]/D        
    0:01:30   75031.4     12.21     597.8       3.8 DATA_A_reg[127]/D        
    0:01:30   75060.7     12.20     597.6       3.8 DATA_A_reg[127]/D        
    0:01:30   75064.0     12.20     597.6       3.8 DATA_A_reg[127]/D        
    0:01:30   75111.5     12.20     596.6       3.8 DATA_A_reg[127]/D        
    0:01:31   75168.2     12.19     596.6       3.8 DATA_A_reg[127]/D        
    0:01:31   75210.1     12.18     596.2       3.8 DATA_A_reg[127]/D        
    0:01:31   75266.5     12.18     595.9       3.8 DATA_A_reg[127]/D        
    0:01:31   75314.3     12.17     595.8       3.8 DATA_A_reg[127]/D        
    0:01:31   75369.5     12.17     595.3       3.8 DATA_A_reg[127]/D        
    0:01:32   75385.0     12.16     594.2      45.0 DATA_A_reg[127]/D        
    0:01:32   75404.0     12.15     594.1      45.0 DATA_A_reg[127]/D        
    0:01:32   75438.3     12.15     594.1      45.0 DATA_A_reg[127]/D        
    0:01:32   75459.4     12.14     593.2      45.0 DATA_A_reg[127]/D        
    0:01:33   75495.0     12.14     593.2       3.8 mult_23_S2/net25822      
    0:01:33   75507.7     12.14     593.2       0.0 DATA_A_reg[127]/D        
    0:01:33   75507.2     12.13     592.0       0.0 DATA_A_reg[127]/D        
    0:01:34   75508.0     12.13     591.5       0.0 DATA_A_reg[127]/D        
    0:01:35   75508.2     12.13     591.3       0.0                          
    0:01:35   75514.8     12.13     590.7       0.0                          
    0:01:35   75517.6     12.13     590.6       0.0                          
    0:01:35   75524.7     12.13     590.5       0.0                          
    0:01:36   75524.0     12.12     590.4       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:36   75524.0     12.12     590.4       0.0                          
    0:01:36   75524.0     12.12     590.4       0.0                          
    0:01:40   75069.3     12.12     579.8       0.0                          
    0:01:41   74991.5     12.12     579.7       0.0                          
    0:01:41   74982.6     12.12     579.7       0.0                          
    0:01:41   74982.6     12.12     579.7       0.0                          
    0:01:41   74982.6     12.12     579.7       0.0                          
    0:01:41   74982.6     12.12     579.7       0.0                          
    0:01:41   74982.6     12.12     579.7       0.0                          
    0:01:42   74797.4     12.24     581.7       0.0                          
    0:01:43   74641.1     12.31     583.9       0.0                          
    0:01:43   74595.8     12.34     585.2       0.0                          
    0:01:43   74566.1     12.34     585.2       0.0                          
    0:01:43   74564.3     12.34     585.2       0.0                          
    0:01:43   74564.3     12.34     585.2       0.0                          
    0:01:43   74564.3     12.34     585.2       0.0                          
    0:01:43   74564.3     12.34     585.2       0.0                          
    0:01:44   74622.0     12.16     580.1       0.0 DATA_A_reg[127]/D        
    0:01:44   74636.2     12.14     579.2       0.0 DATA_A_reg[127]/D        
    0:01:44   74640.3     12.13     578.9       0.0 DATA_A_reg[127]/D        
    0:01:45   74660.4     12.12     578.5       0.0 DATA_A_reg[127]/D        
    0:01:45   74710.7     12.12     578.1       0.0 DATA_A_reg[127]/D        
    0:01:45   74733.3     12.11     577.8       0.0 DATA_A_reg[127]/D        
    0:01:45   74743.2     12.11     577.4       0.0 DATA_A_reg[127]/D        
    0:01:45   74784.7     12.10     577.2       0.0 DATA_A_reg[127]/D        
    0:01:45   74799.4     12.10     577.1       0.0 DATA_A_reg[127]/D        
    0:01:45   74823.8     12.09     577.0       0.0 DATA_A_reg[127]/D        
    0:01:46   74896.0     12.09     576.2       0.0 DATA_A_reg[127]/D        
    0:01:46   74943.5     12.08     576.0       0.0 DATA_A_reg[127]/D        
    0:01:46   74987.0     12.08     575.8       0.0 DATA_A_reg[127]/D        
    0:01:46   75034.2     12.07     575.6       0.0 DATA_A_reg[127]/D        
    0:01:46   75066.5     12.07     575.6       0.0 DATA_A_reg[127]/D        
    0:01:46   75079.7     12.07     575.4       0.0 DATA_A_reg[127]/D        
    0:01:46   75164.1     12.06     575.3       0.0 DATA_A_reg[127]/D        
    0:01:46   75195.1     12.06     574.2       0.0 DATA_A_reg[127]/D        
    0:01:47   75209.3     12.06     573.4       0.0 DATA_A_reg[127]/D        
    0:01:47   75223.8     12.05     573.0       0.0 DATA_A_reg[127]/D        
    0:01:47   75229.4     12.05     572.9       0.0 DATA_A_reg[127]/D        
    0:01:47   75312.3     12.04     572.6       0.0 DATA_A_reg[127]/D        
    0:01:48   75349.1     12.03     571.6       0.0 DATA_A_reg[127]/D        
    0:01:48   75351.9     12.02     571.4       0.0 DATA_A_reg[127]/D        
    0:01:48   75374.0     12.02     571.4       0.0 DATA_A_reg[127]/D        
    0:01:48   75375.3     12.02     571.3       0.0 DATA_A_reg[127]/D        
    0:01:48   75379.9     12.02     571.2       0.0 DATA_A_reg[127]/D        
    0:01:49   75389.5     12.01     571.4       0.0 DATA_A_reg[127]/D        
    0:01:49   75391.3     12.00     571.2       0.0                          
    0:01:49   75387.5     12.00     571.2       0.0                          
    0:01:49   75385.7     12.00     571.2       0.0                          
    0:01:50   75381.7     12.00     571.2       0.0                          
    0:01:50   75377.6     12.00     571.2       0.0                          
    0:01:50   75367.4     12.00     571.2       0.0                          
    0:01:50   75353.2     12.00     571.2       0.0                          
    0:01:51   75351.7     11.99     570.4       0.0                          
    0:01:51   75352.2     11.97     569.6       0.0                          
    0:01:51   75356.0     11.97     569.5       0.0                          
    0:01:51   75351.7     11.97     569.4       0.0                          
    0:01:52   75358.3     11.96     568.9       0.0                          
    0:01:52   75372.5     11.95     569.0       0.0 DATA_A_reg[127]/D        
    0:01:53   75391.3     11.93     569.0       0.0 DATA_A_reg[127]/D        
    0:01:53   75421.8     11.93     568.9       0.0 DATA_A_reg[127]/D        
    0:01:53   75423.1     11.92     568.8       0.0 DATA_A_reg[127]/D        
Loading db file '/home/m110/m110063553/DFT/testcase_dftmax_ultra/libs/db/saed32rvt_tt1p05v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'CLK': 1024 load(s), 1 driver(s)
1
#set_max_area 0 
#set_max_leakage_power 0.0
set uniquify_naming_style "${DESIGN}_%s_%d"
core_%s_%d
uniquify -force
Information: Uniquified 1 instances of design 'core_DW_mult_uns_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'core_DW01_sub_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'core_DW01_sub_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'core_DW01_add_1'. (OPT-1056)
1
## Below commands report area , cell, qor, resources, and timing information needed to analyze the design. 
report_area                          > ../reports/synth_area.rpt
report_design                        > ../reports/synth_design.rpt
report_cell                          > ../reports/synth_cells.rpt
report_qor                           > ../reports/synth_qor.rpt
report_resources                     > ../reports/synth_resources.rpt
report_timing -max_paths 10          > ../reports/synth_timing.rpt
report_power -analysis_effort medium > ../reports/synth_power.rpt
## Dump out the constraints in an SDC file
write_sdc ../const/${DESIGN}.syn.sdc -version 1.9
1
## Dump out the synthesized database and gate-level-netlist
#
change_names -rules verilog -hierarchy
1
write -f ddc -hierarchy -output ../output/${DESIGN}.post.ddc
Writing ddc file '../output/core.post.ddc'.
1
write -hierarchy -format verilog -output  ../output/${DESIGN}_HDL.v
Writing verilog file '/home/m110/m110063553/DFT/testcase_dftmax_ultra/syn/output/core_HDL.v'.
1
exit

Memory usage for this session 531 Mbytes.
Memory usage for this session including child processes 531 Mbytes.
CPU usage for this session 123 seconds ( 0.03 hours ).
Elapsed time for this session 448 seconds ( 0.12 hours ).

Thank you...
