
;; Function RCC_DeInit (RCC_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 90.
deleting insn with uid = 2.
deleting insn with uid = 91.
;;   ======================================================
;;   -- basic block 2 from 89 to 92 -- after reload
;;   ======================================================

;;	  0-->    56 r3=0x3800                         :cortex_m4_ex
;;	  1-->    57 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->    89 {[pre sp+=0xfffffffffffffff8]=unsp:cortex_m4_ex*5
;;	  7-->     7 r0=[r3]                           :cortex_m4_a,cortex_m4_b
;;	  9-->    94 {r2=0;clobber cc;}                :cortex_m4_ex
;;	 10-->     8 r4=r0|0x1                         :cortex_m4_ex
;;	 11-->    11 [r3]=r4                           :cortex_m4_a
;;	 12-->    15 [r3+0x8]=r2                       :cortex_m4_a
;;	 13-->    18 r1=[r3]                           :cortex_m4_a,cortex_m4_b
;;	 15-->    61 r0=0x3000                         :cortex_m4_ex
;;	 16-->    19 r5=r1&0xffffffffeaffffff          :cortex_m4_ex
;;	 17-->    58 r4=0x3010                         :cortex_m4_ex
;;	 18-->    63 r1=r0                             :cortex_m4_ex
;;	 19-->    64 zxt(r1,0x10,0x10)=0x2400          :cortex_m4_ex
;;	 20-->    62 zxt(r0,0x10,0x10)=0x2000          :cortex_m4_ex
;;	 21-->    20 r5=r5&0xfffffffffff6ffff          :cortex_m4_ex
;;	 22-->    59 zxt(r4,0x10,0x10)=0x2400          :cortex_m4_ex
;;	 23-->    23 [r3]=r5                           :cortex_m4_a
;;	 24-->    28 [r3+0x4]=r4                       :cortex_m4_a
;;	 25-->    33 [r3+0x84]=r0                      :cortex_m4_a
;;	 26-->    38 [r3+0x88]=r1                      :cortex_m4_a
;;	 27-->    41 r0=[r3]                           :cortex_m4_a,cortex_m4_b
;;	 29-->    42 r1=r0&0xfffffffffffbffff          :cortex_m4_ex
;;	 30-->    45 [r3]=r1                           :cortex_m4_a
;;	 31-->    49 [r3+0xc]=r2                       :cortex_m4_a
;;	 32-->    53 [r3+0x8c]=r2                      :cortex_m4_a
;;	 33-->    92 unspec/v{return;}                 :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 33
;;   new head = 89
;;   new tail = 92





RCC_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 13[sp] 24[cc]
;;  ref usage 	r0={5d,5u} r1={5d,4u} r2={2d,3u} r3={3d,13u} r4={4d,5u} r5={3d,4u,1e} r13={2d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 66{26d,39u,1e} in 27{27 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 56 2 NOTE_INSN_FUNCTION_BEG)

(insn 56 2 57 2 (set (reg/f:SI 3 r3 [140])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 57 56 89 2 (set (zero_extract:SI (reg/f:SI 3 r3 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 342 {*arm_movtas_ze}
     (nil))

(insn/f 89 57 90 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [5 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:214 319 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [5 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [5 S4 A32])
                            (reg:SI 5 r5))
                    ])
                (nil)))))

(note 90 89 7 2 NOTE_INSN_PROLOGUE_END)

(insn 7 90 94 2 (set (reg:SI 0 r0 [orig:134 D.8093 ] [134])
        (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 709 {*thumb2_movsi_insn}
     (nil))

(insn 94 7 8 2 (parallel [
            (set (reg:SI 2 r2 [143])
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:219 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 8 94 11 2 (set (reg:SI 4 r4 [orig:135 D.8094 ] [135])
        (ior:SI (reg:SI 0 r0 [orig:134 D.8093 ] [134])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:134 D.8093 ] [134])
        (nil)))

(insn 11 8 15 2 (set (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 4 r4 [orig:135 D.8094 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:135 D.8094 ] [135])
        (nil)))

(insn 15 11 18 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg:SI 2 r2 [143])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:219 709 {*thumb2_movsi_insn}
     (nil))

(insn 18 15 61 2 (set (reg:SI 1 r1 [orig:136 D.8095 ] [136])
        (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 61 18 19 2 (set (reg:SI 0 r0 [150])
        (const_int 12288 [0x3000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:228 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 12288 [0x3000])
        (nil)))

(insn 19 61 58 2 (set (reg:SI 5 r5 [145])
        (and:SI (reg:SI 1 r1 [orig:136 D.8095 ] [136])
            (const_int -352321537 [0xffffffffeaffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:136 D.8095 ] [136])
        (nil)))

(insn 58 19 63 2 (set (reg:SI 4 r4 [148])
        (const_int 12304 [0x3010])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:225 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 12304 [0x3010])
        (nil)))

(insn 63 58 64 2 (set (reg:SI 1 r1 [152])
        (reg:SI 0 r0 [150])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 12288 [0x3000])
        (nil)))

(insn 64 63 62 2 (set (zero_extract:SI (reg:SI 1 r1 [152])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 9216 [0x2400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:231 342 {*arm_movtas_ze}
     (nil))

(insn 62 64 20 2 (set (zero_extract:SI (reg:SI 0 r0 [150])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 8192 [0x2000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:228 342 {*arm_movtas_ze}
     (nil))

(insn 20 62 59 2 (set (reg:SI 5 r5 [orig:137 D.8096 ] [137])
        (and:SI (reg:SI 5 r5 [145])
            (const_int -589825 [0xfffffffffff6ffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_EQUAL (and:SI (reg:SI 5 r5 [orig:136 D.8095 ] [136])
            (const_int -352911361 [0xffffffffeaf6ffff]))
        (nil)))

(insn 59 20 23 2 (set (zero_extract:SI (reg:SI 4 r4 [148])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 9216 [0x2400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:225 342 {*arm_movtas_ze}
     (nil))

(insn 23 59 28 2 (set (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 5 r5 [orig:137 D.8096 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 28 23 33 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (reg:SI 4 r4 [148])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:225 709 {*thumb2_movsi_insn}
     (nil))

(insn 33 28 38 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
        (reg:SI 0 r0 [150])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:228 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [150])
        (nil)))

(insn 38 33 41 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
        (reg:SI 1 r1 [152])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [152])
        (nil)))

(insn 41 38 42 2 (set (reg:SI 0 r0 [orig:138 D.8097 ] [138])
        (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:234 709 {*thumb2_movsi_insn}
     (nil))

(insn 42 41 45 2 (set (reg:SI 1 r1 [orig:139 D.8098 ] [139])
        (and:SI (reg:SI 0 r0 [orig:138 D.8097 ] [138])
            (const_int -262145 [0xfffffffffffbffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:234 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:138 D.8097 ] [138])
        (nil)))

(insn 45 42 49 2 (set (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 1 r1 [orig:139 D.8098 ] [139])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:234 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:139 D.8098 ] [139])
        (nil)))

(insn 49 45 53 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])
        (reg:SI 2 r2 [143])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:237 709 {*thumb2_movsi_insn}
     (nil))

(insn 53 49 96 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg:SI 2 r2 [143])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:240 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [140])
        (expr_list:REG_DEAD (reg:SI 2 r2 [143])
            (nil))))

(note 96 53 92 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 92 96 93 2 (unspec_volatile [
            (return)
        ] 1) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:242 315 {*epilogue_insns}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 93 92 65)

(note 65 93 66 NOTE_INSN_DELETED)

(note 66 65 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_HSEConfig (RCC_HSEConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 24.
;;   ======================================================
;;   -- basic block 2 from 17 to 25 -- after reload
;;   ======================================================

;;	  0-->    17 r3=0x3802                         :cortex_m4_ex
;;	  1-->    18 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->    27 {r2=0;clobber cc;}                :cortex_m4_ex
;;	  3-->    10 [r3]=r2                           :cortex_m4_a
;;	  4-->    14 [r3]=r0                           :cortex_m4_a
;;	  5-->    25 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 5
;;   new head = 17
;;   new tail = 25





RCC_HSEConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={2d,1u} r3={3d,3u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 18{10d,8u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 23 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 23 17 2 NOTE_INSN_FUNCTION_BEG)

(insn 17 3 18 2 (set (reg/f:SI 3 r3 [135])
        (const_int 14338 [0x3802])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:270 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14338 [0x3802])
        (nil)))

(insn 18 17 27 2 (set (zero_extract:SI (reg/f:SI 3 r3 [135])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:270 342 {*arm_movtas_ze}
     (nil))

(insn 27 18 10 2 (parallel [
            (set (reg:SI 2 r2 [136])
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:270 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 10 27 14 2 (set (mem/v:QI (reg/f:SI 3 r3 [135]) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
        (reg:QI 2 r2 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:270 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [136])
        (nil)))

(insn 14 10 29 2 (set (mem/v:QI (reg/f:SI 3 r3 [135]) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
        (reg:QI 0 r0 [orig:134 RCC_HSE ] [134])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:273 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (expr_list:REG_DEAD (reg:QI 0 r0 [orig:134 RCC_HSE ] [134])
            (nil))))

(note 29 14 25 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 25 29 26 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:274 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 26 25 20)

(note 20 26 21 NOTE_INSN_DELETED)

(note 21 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_WaitForHSEStartUp (RCC_WaitForHSEStartUp)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 7 (  1.2)


RCC_WaitForHSEStartUp

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 24[cc]
;;  ref usage 	r0={4d,4u} r1={4d,3u} r2={4d,3u} r3={4d,2u} r13={2d,11u} r14={1d,1u} r24={4d,2u} 
;;    total ref usage 49{23d,26u,0e} in 20{20 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 13 [sp]
;; live  kill	 24 [cc]
;; lr  out 	 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 13 [sp] 14 [lr]

( 2 4 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 13 [sp] 14 [lr]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 6 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 38 to worklist
  Adding insn 26 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
processing block 4 lr out =  1 [r1] 13 [sp] 14 [lr]
  Adding insn 57 to worklist
processing block 3 lr out =  1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 59 to worklist
processing block 2 lr out =  1 [r1] 13 [sp] 14 [lr]
  Adding insn 48 to worklist
  Adding insn 60 to worklist
  Adding insn 47 to worklist
  Adding insn 52 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 7 (  1.2)
deleting insn with uid = 53.
deleting insn with uid = 2.
;;   ======================================================
;;   -- basic block 2 from 52 to 48 -- after reload
;;   ======================================================

;;	  0-->    52 sp=sp-0x8                         :cortex_m4_ex
;;	  1-->    47 r1=0x3800                         :cortex_m4_ex
;;	  2-->    60 {r3=0;clobber cc;}                :cortex_m4_ex
;;	  3-->     6 [sp+0x4]=r3                       :cortex_m4_a
;;	  4-->    48 zxt(r1,0x10,0x10)=0x4002          :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 4
;;   new head = 52
;;   new tail = 48

;;   ======================================================
;;   -- basic block 3 from 10 to 16 -- after reload
;;   ======================================================

;;	  0-->    10 r2=[r1]                           :cortex_m4_a,cortex_m4_b
;;	  1-->    11 r0=[sp+0x4]                       :cortex_m4_a,cortex_m4_b
;;	  3-->    59 {r3=r0+0x1;clobber cc;}           :cortex_m4_ex
;;	  4-->    13 [sp+0x4]=r3                       :cortex_m4_a
;;	  5-->    14 r0=[sp+0x4]                       :cortex_m4_a,cortex_m4_b
;;	  7-->    15 cc=cmp(r0,0x5000)                 :cortex_m4_ex
;;	  8-->    16 pc={(cc==0)?L22:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 10
;;   new tail = 16

;;   ======================================================
;;   -- basic block 4 from 57 to 58 -- after reload
;;   ======================================================

;;	  1-->    57 {cc=cmp(r2<<0xe,0);clobber r3;}   :cortex_m4_ex
;;	  2-->    58 pc={(cc>=0)?L18:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 57
;;   new tail = 58

deleting insn with uid = 54.
;;   ======================================================
;;   -- basic block 5 from 45 to 55 -- after reload
;;   ======================================================

;;	  1-->    45 r2=0x3800                         :cortex_m4_ex
;;	  2-->    46 zxt(r2,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  4-->    26 r1=[r2]                           :cortex_m4_a,cortex_m4_b
;;	  6-->    35 r0=zxt(r1,0x1,0x11)               :cortex_m4_ex
;;	  7-->    38 use r0                            :nothing
;;	  7-->    55 unspec/v{return;}                 :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 7
;;   new head = 45
;;   new tail = 55





RCC_WaitForHSEStartUp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 24[cc]
;;  ref usage 	r0={4d,4u} r1={4d,3u} r2={4d,3u} r3={4d,2u} r13={2d,11u} r14={1d,1u} r24={4d,2u} 
;;    total ref usage 49{23d,26u,0e} in 20{20 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 13 [sp]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 52 2 NOTE_INSN_FUNCTION_BEG)

(insn/f 52 2 53 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:289 4 {*arm_addsi3}
     (nil))

(note 53 52 47 2 NOTE_INSN_PROLOGUE_END)

(insn 47 53 60 2 (set (reg/f:SI 1 r1 [154])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 60 47 6 2 (parallel [
            (set (reg:SI 3 r3 [146])
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:290 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 6 60 48 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 startupcounter+0 S4 A32])
        (reg:SI 3 r3 [146])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:290 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [146])
        (nil)))

(insn 48 6 18 2 (set (zero_extract:SI (reg/f:SI 1 r1 [154])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 342 {*arm_movtas_ze}
     (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  3 [100.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  2 [100.0%]  (fallthru,can_fallthru)
;; Pred edge  4 [86.0%]  (dfs_back,can_fallthru)
(code_label 18 48 7 3 5 "" [1 uses])

(note 7 18 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 7 11 3 (set (reg/v:SI 2 r2 [orig:137 statusreg ] [137])
        (mem/s/v:SI (reg/f:SI 1 r1 [154]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (nil)))

(insn 11 10 59 3 (set (reg:SI 0 r0 [orig:134 startupcounter.2 ] [134])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 startupcounter+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:297 709 {*thumb2_movsi_insn}
     (nil))

(insn 59 11 13 3 (parallel [
            (set (reg:SI 3 r3 [orig:135 startupcounter.3 ] [135])
                (plus:SI (reg:SI 0 r0 [orig:134 startupcounter.2 ] [134])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:297 741 {*thumb2_addsi_short}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:134 startupcounter.2 ] [134])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 13 59 14 3 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 startupcounter+0 S4 A32])
        (reg:SI 3 r3 [orig:135 startupcounter.3 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:297 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:135 startupcounter.3 ] [135])
        (nil)))

(insn 14 13 15 3 (set (reg:SI 0 r0 [orig:136 startupcounter.4 ] [136])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 startupcounter+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:136 startupcounter.4 ] [136])
            (const_int 20480 [0x5000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:136 startupcounter.4 ] [136])
        (nil)))

(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 22)
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]


;; Succ edge  4 [95.5%]  (fallthru,can_fallthru)
;; Succ edge  5 [4.5%]  (can_fallthru,loop_exit)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	 3 [r3]

;; Pred edge  3 [95.5%]  (fallthru,can_fallthru)
(note 17 16 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 19 17 57 4 NOTE_INSN_DELETED)

(insn 57 19 58 4 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ashift:SI (reg/v:SI 2 r2 [orig:137 statusreg ] [137])
                        (const_int 14 [0xe]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 121 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 statusreg ] [137])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))

(jump_insn 58 57 22 4 (set (pc)
        (if_then_else (ge (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil))
 -> 18)
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  3 [86.0%]  (dfs_back,can_fallthru)
;; Succ edge  5 [14.0%]  (fallthru,can_fallthru,loop_exit)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  4 [14.0%]  (fallthru,can_fallthru,loop_exit)
;; Pred edge  3 [4.5%]  (can_fallthru,loop_exit)
(code_label 22 58 23 5 4 "" [1 uses])

(note 23 22 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 27 23 28 5 NOTE_INSN_DELETED)

(note 28 27 29 5 NOTE_INSN_DELETED)

(note 29 28 30 5 NOTE_INSN_DELETED)

(note 30 29 45 5 NOTE_INSN_DELETED)

(insn 45 30 46 5 (set (reg/f:SI 2 r2 [149])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 46 45 26 5 (set (zero_extract:SI (reg/f:SI 2 r2 [149])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 342 {*arm_movtas_ze}
     (nil))

(insn 26 46 35 5 (set (reg:SI 1 r1 [orig:139 statusreg ] [139])
        (mem/s/v:SI (reg/f:SI 2 r2 [149]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [149])
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (nil))))

(insn 35 26 38 5 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 1 r1 [orig:139 statusreg ] [139])
            (const_int 1 [0x1])
            (const_int 17 [0x11]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:309 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:139 statusreg ] [139])
        (nil)))

(insn 38 35 63 5 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:309 -1
     (nil))

(note 63 38 55 5 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 55 63 56 5 (unspec_volatile [
            (return)
        ] 1) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:309 315 {*epilogue_insns}
     (nil)
 -> return)
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 56 55 49)

(note 49 56 51 NOTE_INSN_DELETED)

(note 51 49 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AdjustHSICalibrationValue (RCC_AdjustHSICalibrationValue)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 2 from 17 to 23 -- after reload
;;   ======================================================

;;	  0-->    17 r3=0x3800                         :cortex_m4_ex
;;	  1-->    18 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3]                           :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xffffffffffffff07          :cortex_m4_ex
;;	  6-->    11 r2=r0<<0x3|r1                     :cortex_m4_ex
;;	  7-->    14 [r3]=r2                           :cortex_m4_a
;;	  8-->    23 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 17
;;   new tail = 23





RCC_AdjustHSICalibrationValue

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 21 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 21 3 2 NOTE_INSN_DELETED)

(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 3 17 2 NOTE_INSN_DELETED)

(insn 17 10 18 2 (set (reg/f:SI 3 r3 [140])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:325 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 18 17 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:325 342 {*arm_movtas_ze}
     (nil))

(insn 8 18 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:325 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 11 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -249 [0xffffffffffffff07]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:328 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 11 9 14 2 (set (reg/v:SI 2 r2 [orig:138 tmpreg ] [138])
        (ior:SI (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
                (const_int 3 [0x3]))
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:331 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ HSICalibrationValue ])
            (nil))))

(insn 14 11 25 2 (set (mem/s/v:SI (reg/f:SI 3 r3 [140]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:138 tmpreg ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:334 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [140])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:138 tmpreg ] [138])
            (nil))))

(note 25 14 23 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 23 25 24 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:335 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 24 23 19)

(note 19 24 20 NOTE_INSN_DELETED)

(note 20 19 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_HSICmd (RCC_HSICmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- after reload
;;   ======================================================

;;	  0-->    20 {r3=0;clobber cc;}                :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    18 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 20
;;   new tail = 18





RCC_HSICmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 15{9d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 20 2 NOTE_INSN_FUNCTION_BEG)

(insn 20 3 13 2 (parallel [
            (set (reg/f:SI 3 r3 [136])
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:360 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 13 20 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:360 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 21 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111949312B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:360 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 21 9 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 21 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:361 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_LSEConfig (RCC_LSEConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


RCC_LSEConfig

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,4u} r1={1d} r2={2d,2u} r3={3d,5u} r13={1d,6u} r14={1d,1u} r24={4d,2u} 
;;    total ref usage 34{14d,20u,0e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 24 [cc]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 5 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 19 to worklist
  Adding insn 37 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 6 lr out =  13 [sp] 14 [lr]
processing block 5 lr out =  13 [sp] 14 [lr]
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 59 to worklist
processing block 3 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 18 to worklist
processing block 2 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 16 to worklist
  Adding insn 60 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)
;;   ======================================================
;;   -- basic block 2 from 49 to 17 -- after reload
;;   ======================================================

;;	  0-->    49 r3=0x3870                         :cortex_m4_ex
;;	  1-->    50 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->    60 {r2=0;clobber cc;}                :cortex_m4_ex
;;	  3-->    16 cc=cmp(r0,0x1)                    :cortex_m4_ex
;;	  4-->    10 [r3]=r2                           :cortex_m4_a
;;	  5-->    15 [r3]=r2                           :cortex_m4_a
;;	  6-->    17 pc={(cc==0)?L22:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 49
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 18 to 19 -- after reload
;;   ======================================================

;;	  1-->    18 cc=cmp(r0,0x4)                    :cortex_m4_ex
;;	  2-->    19 pc={(cc!=0)?L40:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 18
;;   new tail = 19

;;   ======================================================
;;   -- basic block 4 from 59 to 37 -- after reload
;;   ======================================================

;;	  1-->    59 {r0=0x5;clobber cc;}              :cortex_m4_ex
;;	  2-->    37 [r3]=r0                           :cortex_m4_a
;;	Ready list (final):  
;;   total time = 2
;;   new head = 59
;;   new tail = 37

;;   ======================================================
;;   -- basic block 5 from 58 to 58 -- after reload
;;   ======================================================

;;	  0-->    58 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 0
;;   new head = 58
;;   new tail = 58

;;   ======================================================
;;   -- basic block 6 from 28 to 56 -- after reload
;;   ======================================================

;;	  0-->    28 [r3]=r0                           :cortex_m4_a
;;	  1-->    56 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 56





RCC_LSEConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,4u} r1={1d} r2={2d,2u} r3={3d,5u} r13={1d,6u} r14={1d,1u} r24={4d,2u} 
;;    total ref usage 34{14d,20u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 55 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 55 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 55 49 2 NOTE_INSN_FUNCTION_BEG)

(insn 49 3 50 2 (set (reg/f:SI 3 r3 [135])
        (const_int 14448 [0x3870])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:387 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14448 [0x3870])
        (nil)))

(insn 50 49 60 2 (set (zero_extract:SI (reg/f:SI 3 r3 [135])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:387 342 {*arm_movtas_ze}
     (nil))

(insn 60 50 16 2 (parallel [
            (set (reg:SI 2 r2 [136])
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:387 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 16 60 10 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:134 RCC_LSE ] [134])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 206 {*arm_cmpsi_insn}
     (nil))

(insn 10 16 15 2 (set (mem/v:QI (reg/f:SI 3 r3 [135]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (reg:QI 2 r2 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:387 187 {*arm_movqi_insn}
     (nil))

(insn 15 10 17 2 (set (mem/v:QI (reg/f:SI 3 r3 [135]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (reg:QI 2 r2 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:390 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [136])
        (nil)))

(jump_insn 17 15 42 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 22)
;; End of basic block 2 -> ( 6 3)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  6 [29.0%]  (can_fallthru)
;; Succ edge  3 [71.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru,can_fallthru)
(note 42 17 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 42 19 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:134 RCC_LSE ] [134])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 RCC_LSE ] [134])
        (nil)))

(jump_insn 19 18 32 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 40)
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [29.0%]  (fallthru,can_fallthru)
;; Succ edge  5 [71.0%]  (can_fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 24 [cc]

;; Pred edge  3 [29.0%]  (fallthru,can_fallthru)
(note 32 19 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 59 32 37 4 (parallel [
            (set (reg:SI 0 r0 [145])
                (const_int 5 [0x5]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:401 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 37 59 40 4 (set (mem/v:QI (reg/f:SI 3 r3 [135]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (reg:QI 0 r0 [145])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:401 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (expr_list:REG_DEAD (reg:QI 0 r0 [145])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru,can_fallthru)
;; Pred edge  3 [71.0%]  (can_fallthru)
(code_label 40 37 41 5 10 "" [1 uses])

(note 41 40 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn 58 41 57 5 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 5 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 57 58 22)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [29.0%]  (can_fallthru)
(code_label 22 57 23 6 12 "" [1 uses])

(note 23 22 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 23 56 6 (set (mem/v:QI (reg/f:SI 3 r3 [135]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (reg:QI 0 r0 [orig:134 RCC_LSE ] [134])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:397 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (expr_list:REG_DEAD (reg:QI 0 r0 [orig:134 RCC_LSE ] [134])
            (nil))))

(jump_insn 56 28 48 6 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:398 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 6 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 48 56 52)

(note 52 48 53 NOTE_INSN_DELETED)

(note 53 52 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_LSICmd (RCC_LSICmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 12 to 18 -- after reload
;;   ======================================================

;;	  0-->    12 r3=0xe80                          :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    18 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 12
;;   new tail = 18





RCC_LSICmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 3 13 2 (set (reg/f:SI 3 r3 [136])
        (const_int 3712 [0xe80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:425 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 3712 [0xe80])
        (nil)))

(insn 13 12 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:425 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 20 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111953024B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:425 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 20 9 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 20 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:426 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLConfig (RCC_PLLConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 30.
;;   ======================================================
;;   -- basic block 2 from 10 to 31 -- after reload
;;   ======================================================

;;	  0-->    10 r0=r1|r0                          :cortex_m4_ex
;;	  1-->    12 ip=r2<<0x6|r0                     :cortex_m4_ex
;;	  2-->    27 r2=[sp]                           :cortex_m4_a,cortex_m4_b
;;	  4-->    33 {r3=r3 0>>0x1;clobber cc;}        :cortex_m4_ex
;;	  5-->    24 r0=0x3800                         :cortex_m4_ex
;;	  6-->    14 r1=r2<<0x18|ip                    :cortex_m4_ex
;;	  7-->    34 {r3=r3-0x1;clobber cc;}           :cortex_m4_ex
;;	  8-->    25 zxt(r0,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  9-->    18 r2=r3<<0x10|r1                    :cortex_m4_ex
;;	 10-->    21 [r0+0x4]=r2                       :cortex_m4_a
;;	 11-->    31 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 11
;;   new head = 10
;;   new tail = 31





RCC_PLLConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 24[cc]
;;  ref usage 	r0={4d,4u} r1={2d,2u} r2={3d,3u} r3={3d,3u} r12={1d,1u} r13={1d,3u,1e} r14={1d,1u} r24={2d} 
;;    total ref usage 35{17d,17u,1e} in 11{11 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 29 8 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 29 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 7 2 NOTE_INSN_DELETED)

(note 7 5 11 2 NOTE_INSN_FUNCTION_BEG)

(note 11 7 13 2 NOTE_INSN_DELETED)

(note 13 11 17 2 NOTE_INSN_DELETED)

(note 17 13 10 2 NOTE_INSN_DELETED)

(insn 10 17 12 2 (set (reg:SI 0 r0 [148])
        (ior:SI (reg:SI 1 r1 [ PLLM ])
            (reg:SI 0 r0 [ RCC_PLLSource ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PLLM ])
        (nil)))

(insn 12 10 27 2 (set (reg:SI 12 ip [150])
        (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                (const_int 6 [0x6]))
            (reg:SI 0 r0 [148]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PLLN ])
        (expr_list:REG_DEAD (reg:SI 0 r0 [148])
            (nil))))

(insn 27 12 33 2 (set (reg:SI 2 r2 [orig:147 PLLQ ] [147])
        (mem/c/i:SI (reg/f:SI 13 sp) [3 PLLQ+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 13 sp) [3 PLLQ+0 S4 A32])
        (nil)))

(insn 33 27 24 2 (parallel [
            (set (reg:SI 3 r3 [153])
                (lshiftrt:SI (reg:SI 3 r3 [ PLLP ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 24 33 14 2 (set (reg/f:SI 0 r0 [157])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 14 24 34 2 (set (reg:SI 1 r1 [152])
        (ior:SI (ashift:SI (reg:SI 2 r2 [orig:147 PLLQ ] [147])
                (const_int 24 [0x18]))
            (reg:SI 12 ip [150]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 12 ip [150])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:147 PLLQ ] [147])
            (nil))))

(insn 34 14 25 2 (parallel [
            (set (reg:SI 3 r3 [154])
                (plus:SI (reg:SI 3 r3 [153])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 741 {*thumb2_addsi_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 34 18 2 (set (zero_extract:SI (reg/f:SI 0 r0 [157])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 342 {*arm_movtas_ze}
     (nil))

(insn 18 25 21 2 (set (reg:SI 2 r2 [orig:142 D.8070 ] [142])
        (ior:SI (ashift:SI (reg:SI 3 r3 [154])
                (const_int 16 [0x10]))
            (reg:SI 1 r1 [152]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 3 r3 [154])
        (expr_list:REG_DEAD (reg:SI 1 r1 [152])
            (nil))))

(insn 21 18 35 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 0 r0 [157])
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (reg:SI 2 r2 [orig:142 D.8070 ] [142])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:142 D.8070 ] [142])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [157])
            (nil))))

(note 35 21 31 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 31 35 32 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:474 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 32 31 26)

(note 26 32 28 NOTE_INSN_DELETED)

(note 28 26 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLCmd (RCC_PLLCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- after reload
;;   ======================================================

;;	  0-->    20 {r3=0x60;clobber cc;}             :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    18 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 20
;;   new tail = 18





RCC_PLLCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 15{9d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 20 2 NOTE_INSN_FUNCTION_BEG)

(insn 20 3 13 2 (parallel [
            (set (reg/f:SI 3 r3 [136])
                (const_int 96 [0x60]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:490 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 13 20 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:490 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 21 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111949408B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:490 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 21 9 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 21 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:491 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLI2SConfig (RCC_PLLI2SConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 23.
;;   ======================================================
;;   -- basic block 2 from 26 to 24 -- after reload
;;   ======================================================

;;	  0-->    26 {r0=r0<<0x6;clobber cc;}          :cortex_m4_ex
;;	  1-->    18 r3=0x3800                         :cortex_m4_ex
;;	  2-->    10 r1=r1<<0x18|r0                    :cortex_m4_ex
;;	  3-->    19 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  4-->    12 r0=r2<<0x1c|r1                    :cortex_m4_ex
;;	  5-->    15 [r3+0x84]=r0                      :cortex_m4_a
;;	  6-->    24 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 6
;;   new head = 26
;;   new tail = 24





RCC_PLLI2SConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d,2u} r2={1d,1u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 23{12d,11u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 22 6 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 22 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 11 2 NOTE_INSN_DELETED)

(note 11 8 26 2 NOTE_INSN_DELETED)

(insn 26 11 18 2 (parallel [
            (set (reg:SI 0 r0 [143])
                (ashift:SI (reg:SI 0 r0 [ PLLI2SN ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 18 26 10 2 (set (reg/f:SI 3 r3 [147])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 10 18 19 2 (set (reg:SI 1 r1 [144])
        (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (reg:SI 0 r0 [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 0 r0 [143])
        (nil)))

(insn 19 10 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [147])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 342 {*arm_movtas_ze}
     (nil))

(insn 12 19 15 2 (set (reg:SI 0 r0 [orig:138 D.8058 ] [138])
        (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
                (const_int 28 [0x1c]))
            (reg:SI 1 r1 [144]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PLLI2SR ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [144])
            (nil))))

(insn 15 12 27 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [147])
                (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
        (reg:SI 0 r0 [orig:138 D.8058 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [147])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:138 D.8058 ] [138])
            (nil))))

(note 27 15 24 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 24 27 25 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:560 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 25 24 20)

(note 20 25 21 NOTE_INSN_DELETED)

(note 21 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLI2SCmd (RCC_PLLI2SCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- after reload
;;   ======================================================

;;	  0-->    20 {r3=0x68;clobber cc;}             :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    18 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 20
;;   new tail = 18





RCC_PLLI2SCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 15{9d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 20 2 NOTE_INSN_FUNCTION_BEG)

(insn 20 3 13 2 (parallel [
            (set (reg/f:SI 3 r3 [136])
                (const_int 104 [0x68]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:573 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 13 20 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:573 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 21 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111949416B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:573 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 21 9 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 21 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:574 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLSAIConfig (RCC_PLLSAIConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 23.
;;   ======================================================
;;   -- basic block 2 from 26 to 24 -- after reload
;;   ======================================================

;;	  0-->    26 {r0=r0<<0x6;clobber cc;}          :cortex_m4_ex
;;	  1-->    18 r3=0x3800                         :cortex_m4_ex
;;	  2-->    10 r1=r1<<0x18|r0                    :cortex_m4_ex
;;	  3-->    19 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  4-->    12 r0=r2<<0x1c|r1                    :cortex_m4_ex
;;	  5-->    15 [r3+0x88]=r0                      :cortex_m4_a
;;	  6-->    24 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 6
;;   new head = 26
;;   new tail = 24





RCC_PLLSAIConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d,2u} r2={1d,1u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 23{12d,11u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 22 6 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 22 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 11 2 NOTE_INSN_DELETED)

(note 11 8 26 2 NOTE_INSN_DELETED)

(insn 26 11 18 2 (parallel [
            (set (reg:SI 0 r0 [143])
                (ashift:SI (reg:SI 0 r0 [ PLLSAIN ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 18 26 10 2 (set (reg/f:SI 3 r3 [147])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 10 18 19 2 (set (reg:SI 1 r1 [144])
        (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (reg:SI 0 r0 [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 0 r0 [143])
        (nil)))

(insn 19 10 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [147])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 342 {*arm_movtas_ze}
     (nil))

(insn 12 19 15 2 (set (reg:SI 0 r0 [orig:138 D.8050 ] [138])
        (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
                (const_int 28 [0x1c]))
            (reg:SI 1 r1 [144]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PLLSAIR ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [144])
            (nil))))

(insn 15 12 27 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [147])
                (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
        (reg:SI 0 r0 [orig:138 D.8050 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [147])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:138 D.8050 ] [138])
            (nil))))

(note 27 15 24 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 24 27 25 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:605 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 25 24 20)

(note 20 25 21 NOTE_INSN_DELETED)

(note 21 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLSAICmd (RCC_PLLSAICmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- after reload
;;   ======================================================

;;	  0-->    20 {r3=0x70;clobber cc;}             :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    18 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 20
;;   new tail = 18





RCC_PLLSAICmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 15{9d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 20 2 NOTE_INSN_FUNCTION_BEG)

(insn 20 3 13 2 (parallel [
            (set (reg/f:SI 3 r3 [136])
                (const_int 112 [0x70]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:620 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 13 20 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:620 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 21 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111949424B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:620 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 21 9 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 21 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:621 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_ClockSecuritySystemCmd (RCC_ClockSecuritySystemCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- after reload
;;   ======================================================

;;	  0-->    20 {r3=0x4c;clobber cc;}             :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    18 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 20
;;   new tail = 18





RCC_ClockSecuritySystemCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 15{9d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 20 2 NOTE_INSN_FUNCTION_BEG)

(insn 20 3 13 2 (parallel [
            (set (reg/f:SI 3 r3 [136])
                (const_int 76 [0x4c]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:638 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 13 20 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:638 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 21 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111949388B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:638 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 21 9 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 21 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:639 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_MCO1Config (RCC_MCO1Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 23.
;;   ======================================================
;;   -- basic block 2 from 18 to 24 -- after reload
;;   ======================================================

;;	  0-->    18 r3=0x3800                         :cortex_m4_ex
;;	  1-->    19 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     9 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  5-->    10 ip=r2&0xfffffffff89fffff          :cortex_m4_ex
;;	  6-->    11 r0=r0|ip                          :cortex_m4_ex
;;	  7-->    12 r2=r0|r1                          :cortex_m4_ex
;;	  8-->    15 [r3+0x8]=r2                       :cortex_m4_a
;;	  9-->    24 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 9
;;   new head = 18
;;   new tail = 24





RCC_MCO1Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={3d,2u} r3={3d,3u} r12={1d,1u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 24{12d,12u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 22 5 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 22 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 18 2 NOTE_INSN_FUNCTION_BEG)

(insn 18 4 19 2 (set (reg/f:SI 3 r3 [140])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:667 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 19 18 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:667 342 {*arm_movtas_ze}
     (nil))

(insn 9 19 10 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:667 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 9 11 2 (set (reg:SI 12 ip [141])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -123731969 [0xfffffffff89fffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:670 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 0 r0 [orig:136 D.8040 ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_MCO1Source ])
            (reg:SI 12 ip [141]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:673 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [141])
        (nil)))

(insn 12 11 15 2 (set (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])
        (ior:SI (reg:SI 0 r0 [orig:136 D.8040 ] [136])
            (reg:SI 1 r1 [ RCC_MCO1Div ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:673 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ RCC_MCO1Div ])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:136 D.8040 ] [136])
            (nil))))

(insn 15 12 26 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:676 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [140])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])
            (nil))))

(note 26 15 24 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 24 26 25 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:677 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 25 24 20)

(note 20 25 21 NOTE_INSN_DELETED)

(note 21 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_MCO2Config (RCC_MCO2Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 23.
;;   ======================================================
;;   -- basic block 2 from 18 to 24 -- after reload
;;   ======================================================

;;	  0-->    18 r3=0x3800                         :cortex_m4_ex
;;	  1-->    19 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     9 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  5-->    10 ip=r2&0x7ffffff                   :cortex_m4_ex
;;	  6-->    11 r0=r0|ip                          :cortex_m4_ex
;;	  7-->    12 r2=r0|r1                          :cortex_m4_ex
;;	  8-->    15 [r3+0x8]=r2                       :cortex_m4_a
;;	  9-->    24 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 9
;;   new head = 18
;;   new tail = 24





RCC_MCO2Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={3d,2u} r3={3d,3u} r12={1d,1u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 24{12d,12u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 22 5 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 22 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 18 2 NOTE_INSN_FUNCTION_BEG)

(insn 18 4 19 2 (set (reg/f:SI 3 r3 [140])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:705 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 19 18 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:705 342 {*arm_movtas_ze}
     (nil))

(insn 9 19 10 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:705 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 9 11 2 (set (reg:SI 12 ip [141])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int 134217727 [0x7ffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:708 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 0 r0 [orig:136 D.8038 ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_MCO2Source ])
            (reg:SI 12 ip [141]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:711 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [141])
        (nil)))

(insn 12 11 15 2 (set (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])
        (ior:SI (reg:SI 0 r0 [orig:136 D.8038 ] [136])
            (reg:SI 1 r1 [ RCC_MCO2Div ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:711 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ RCC_MCO2Div ])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:136 D.8038 ] [136])
            (nil))))

(insn 15 12 26 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:714 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [140])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])
            (nil))))

(note 26 15 24 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 24 26 25 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:715 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 25 24 20)

(note 20 25 21 NOTE_INSN_DELETED)

(note 21 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_SYSCLKConfig (RCC_SYSCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 21.
;;   ======================================================
;;   -- basic block 2 from 16 to 22 -- after reload
;;   ======================================================

;;	  0-->    16 r3=0x3800                         :cortex_m4_ex
;;	  1-->    17 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xfffffffffffffffc          :cortex_m4_ex
;;	  6-->    10 r2=r0|r1                          :cortex_m4_ex
;;	  7-->    13 [r3+0x8]=r2                       :cortex_m4_a
;;	  8-->    22 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 16
;;   new tail = 22





RCC_SYSCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 20 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 20 3 2 NOTE_INSN_DELETED)

(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)

(insn 16 3 17 2 (set (reg/f:SI 3 r3 [138])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:870 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 17 16 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:870 342 {*arm_movtas_ze}
     (nil))

(insn 8 17 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:870 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -4 [0xfffffffffffffffc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:873 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_SYSCLKSource ])
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:876 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SYSCLKSource ])
            (nil))))

(insn 13 10 24 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:879 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
            (nil))))

(note 24 13 22 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 22 24 23 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:880 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 23 22 18)

(note 18 23 19 NOTE_INSN_DELETED)

(note 19 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_GetSYSCLKSource (RCC_GetSYSCLKSource)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 26.
;;   ======================================================
;;   -- basic block 2 from 21 to 27 -- after reload
;;   ======================================================

;;	  0-->    21 r3=0x3800                         :cortex_m4_ex
;;	  1-->    22 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     7 r0=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  5-->    15 r0=r0&0xc                         :cortex_m4_ex
;;	  6-->    18 use r0                            :nothing
;;	  6-->    27 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 6
;;   new head = 21
;;   new tail = 27





RCC_GetSYSCLKSource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={3d,3u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 25 3 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 25 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 2 10 2 NOTE_INSN_DELETED)

(note 10 9 21 2 NOTE_INSN_DELETED)

(insn 21 10 22 2 (set (reg/f:SI 3 r3 [138])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:893 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 22 21 7 2 (set (zero_extract:SI (reg/f:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:893 342 {*arm_movtas_ze}
     (nil))

(insn 7 22 15 2 (set (reg:SI 0 r0 [orig:134 D.8033 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:893 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (nil)))

(insn 15 7 18 2 (set (reg/i:SI 0 r0)
        (and:SI (reg:SI 0 r0 [orig:134 D.8033 ] [134])
            (const_int 12 [0xc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:894 69 {*arm_andsi3_insn}
     (nil))

(insn 18 15 29 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:894 -1
     (nil))

(note 29 18 27 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 27 29 28 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:894 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 28 27 23)

(note 23 28 24 NOTE_INSN_DELETED)

(note 24 23 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_HCLKConfig (RCC_HCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 21.
;;   ======================================================
;;   -- basic block 2 from 16 to 22 -- after reload
;;   ======================================================

;;	  0-->    16 r3=0x3800                         :cortex_m4_ex
;;	  1-->    17 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xffffffffffffff0f          :cortex_m4_ex
;;	  6-->    10 r2=r0|r1                          :cortex_m4_ex
;;	  7-->    13 [r3+0x8]=r2                       :cortex_m4_a
;;	  8-->    22 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 16
;;   new tail = 22





RCC_HCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 20 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 20 3 2 NOTE_INSN_DELETED)

(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)

(insn 16 3 17 2 (set (reg/f:SI 3 r3 [138])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:923 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 17 16 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:923 342 {*arm_movtas_ze}
     (nil))

(insn 8 17 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:923 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -241 [0xffffffffffffff0f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:926 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_SYSCLK ])
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:929 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SYSCLK ])
            (nil))))

(insn 13 10 24 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:932 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
            (nil))))

(note 24 13 22 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 22 24 23 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:933 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 23 22 18)

(note 18 23 19 NOTE_INSN_DELETED)

(note 19 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PCLK1Config (RCC_PCLK1Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 21.
;;   ======================================================
;;   -- basic block 2 from 16 to 22 -- after reload
;;   ======================================================

;;	  0-->    16 r3=0x3800                         :cortex_m4_ex
;;	  1-->    17 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xffffffffffffe3ff          :cortex_m4_ex
;;	  6-->    10 r2=r0|r1                          :cortex_m4_ex
;;	  7-->    13 [r3+0x8]=r2                       :cortex_m4_a
;;	  8-->    22 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 16
;;   new tail = 22





RCC_PCLK1Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 20 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 20 3 2 NOTE_INSN_DELETED)

(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)

(insn 16 3 17 2 (set (reg/f:SI 3 r3 [138])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:955 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 17 16 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:955 342 {*arm_movtas_ze}
     (nil))

(insn 8 17 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:955 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -7169 [0xffffffffffffe3ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:958 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:961 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_HCLK ])
            (nil))))

(insn 13 10 24 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:964 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
            (nil))))

(note 24 13 22 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 22 24 23 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:965 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 23 22 18)

(note 18 23 19 NOTE_INSN_DELETED)

(note 19 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PCLK2Config (RCC_PCLK2Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 2 from 17 to 23 -- after reload
;;   ======================================================

;;	  0-->    17 r3=0x3800                         :cortex_m4_ex
;;	  1-->    18 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xffffffffffff1fff          :cortex_m4_ex
;;	  6-->    11 r2=r0<<0x3|r1                     :cortex_m4_ex
;;	  7-->    14 [r3+0x8]=r2                       :cortex_m4_a
;;	  8-->    23 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 17
;;   new tail = 23





RCC_PCLK2Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 21 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 21 3 2 NOTE_INSN_DELETED)

(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 3 17 2 NOTE_INSN_DELETED)

(insn 17 10 18 2 (set (reg/f:SI 3 r3 [139])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:986 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 18 17 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [139])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:986 342 {*arm_movtas_ze}
     (nil))

(insn 8 18 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [139])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:986 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 11 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -57345 [0xffffffffffff1fff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:989 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 11 9 14 2 (set (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])
        (ior:SI (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
                (const_int 3 [0x3]))
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:992 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_HCLK ])
            (nil))))

(insn 14 11 25 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [139])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:995 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [139])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 tmpreg ] [137])
            (nil))))

(note 25 14 23 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 23 25 24 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:996 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 24 23 19)

(note 19 24 20 NOTE_INSN_DELETED)

(note 20 19 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_GetClocksFreq (RCC_GetClocksFreq)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)


RCC_GetClocksFreq

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 24[cc]
;;  ref usage 	r0={1d,6u,2e} r1={10d,16u} r2={11d,11u,1e} r3={13d,20u} r4={8d,9u,2e} r12={4d,6u} r13={2d,7u} r14={1d,1u} r24={5d,12u} 
;;    total ref usage 148{55d,88u,5e} in 56{56 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 2 3 5 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]

( 3 )->[5]->( 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 35 to worklist
  Adding insn 14 to worklist
  Adding insn 163 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 166 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 113 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 173 to worklist
  Adding insn 86 to worklist
  Adding insn 80 to worklist
  Adding insn 54 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
Finished finding needed instructions:
processing block 4 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 127 to worklist
  Adding insn 122 to worklist
  Adding insn 116 to worklist
  Adding insn 111 to worklist
  Adding insn 105 to worklist
  Adding insn 100 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 85 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 82 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 18 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)
deleting insn with uid = 164.
deleting insn with uid = 3.
;;   ======================================================
;;   -- basic block 2 from 163 to 17 -- after reload
;;   ======================================================

;;	  0-->   159 r3=0x3800                         :cortex_m4_ex
;;	  1-->   160 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->   163 {[pre sp+=0xfffffffffffffffc]=unsp:cortex_m4_ex*5
;;	  7-->    14 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  9-->    15 r2=r2&0xc                         :cortex_m4_ex
;;	 10-->    16 cc=cmp(r2,0x4)                    :cortex_m4_ex
;;	 11-->   155 (!cc) r1=0x1200                   :cortex_m4_ex
;;	 12-->   156 (!cc) zxt(r1,0x10,0x10)=0x7a      :cortex_m4_ex
;;	 13-->    35 (!cc) [r0]=r1                     :cortex_m4_a
;;	 14-->    17 pc={(cc==0)?L94:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 163
;;   new tail = 17

deleting insn with uid = 20.
;;   ======================================================
;;   -- basic block 3 from 18 to 19 -- after reload
;;   ======================================================

;;	  1-->    18 cc=cmp(r2,0x8)                    :cortex_m4_ex
;;	  2-->   157 (cc) r1=0x2400                    :cortex_m4_ex
;;	  3-->   158 (cc) zxt(r1,0x10,0x10)=0xf4       :cortex_m4_ex
;;	  4-->    28 (cc) [r0]=r1                      :cortex_m4_a
;;	  5-->    19 pc={(cc==0)?L172:pc}              :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 18
;;   new tail = 19

deleting insn with uid = 165.
;;   ======================================================
;;   -- basic block 4 from 143 to 166 -- after reload
;;   ======================================================

;;	  1-->   143 r3=0x3800                         :cortex_m4_ex
;;	  2-->   144 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->   145 ip=high(`*.LANCHOR0')             :cortex_m4_ex
;;	  4-->    98 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  6-->   146 ip=ip+low(`*.LANCHOR0')           :cortex_m4_ex
;;	  7-->   100 r4=zxt(r2,0x4,0x4)                :cortex_m4_ex
;;	  9-->   102 r2=zxn([ip+r4])                   :cortex_m4_a,cortex_m4_b
;;	 11-->   105 r1=r1 0>>r2                       :cortex_m4_ex
;;	 12-->   106 [r0+0x4]=r1                       :cortex_m4_a
;;	 13-->   109 r4=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	 15-->   111 r2=zxt(r4,0x3,0xa)                :cortex_m4_ex
;;	 17-->   113 r4=zxn([ip+r2])                   :cortex_m4_a,cortex_m4_b
;;	 19-->   116 r4=r1 0>>r4                       :cortex_m4_ex
;;	 20-->   117 [r0+0x8]=r4                       :cortex_m4_a
;;	 21-->   120 r2=[r3+0x8]                       :cortex_m4_a,cortex_m4_b
;;	 23-->   122 r3=zxt(r2,0x3,0xd)                :cortex_m4_ex
;;	 25-->   124 r2=zxn([ip+r3])                   :cortex_m4_a,cortex_m4_b
;;	 27-->   127 r3=r1 0>>r2                       :cortex_m4_ex
;;	 28-->   128 [r0+0xc]=r3                       :cortex_m4_a
;;	 29-->   166 unspec/v{return;}                 :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 29
;;   new head = 143
;;   new tail = 166

deleting insn with uid = 56.
deleting insn with uid = 70.
deleting insn with uid = 81.
;;   ======================================================
;;   -- basic block 5 from 42 to 173 -- after reload
;;   ======================================================

;;	  0-->    42 r4=[r3+0x4]                       :cortex_m4_a,cortex_m4_b
;;	  1-->    45 r2=[r3+0x4]                       :cortex_m4_a,cortex_m4_b
;;	  2-->    54 r1=[r3+0x4]                       :cortex_m4_a,cortex_m4_b
;;	  4-->    49 cc=cmp(zxt(r4,0x1,0x16),0)        :cortex_m4_ex
;;	  5-->   149 ip=0x3800                         :cortex_m4_ex
;;	  6-->   153 (cc) r3=0x1200                    :cortex_m4_ex
;;	  7-->   151 (!cc) r3=0x2400                   :cortex_m4_ex
;;	  8-->   150 zxt(ip,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  9-->   154 (cc) zxt(r3,0x10,0x10)=0x7a       :cortex_m4_ex
;;	 10-->   152 (!cc) zxt(r3,0x10,0x10)=0xf4      :cortex_m4_ex
;;	 11-->    46 r2=r2&0x3f                        :cortex_m4_ex
;;	 12-->    71 r4=zxt(r1,0x9,0x6)                :cortex_m4_ex
;;	 13-->    74 r1=udiv(r3,r2)                    :cortex_m4_ex
;;	 14-->    80 r3=[ip+0x4]                       :cortex_m4_a,cortex_m4_b
;;	 16-->    82 r2=zxt(r3,0x2,0x10)               :cortex_m4_ex
;;	 17-->    75 r1=r1*r4                          :cortex_m4_ex
;;	 18-->   170 {r4=r2+0x1;clobber cc;}           :cortex_m4_ex
;;	 19-->   171 {r3=r4<<0x1;clobber cc;}          :cortex_m4_ex
;;	 20-->    85 r1=udiv(r1,r3)                    :cortex_m4_ex
;;	 21-->    86 [r0]=r1                           :cortex_m4_a
;;	 22-->   173 pc=L94                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 22
;;   new head = 42
;;   new tail = 173





RCC_GetClocksFreq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 24[cc]
;;  ref usage 	r0={1d,6u,2e} r1={10d,16u} r2={11d,11u,1e} r3={13d,20u} r4={8d,9u,2e} r12={4d,6u} r13={2d,7u} r14={1d,1u} r24={5d,12u} 
;;    total ref usage 148{55d,88u,5e} in 56{56 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 10 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 10 159 2 NOTE_INSN_FUNCTION_BEG)

(insn 159 3 160 2 (set (reg/f:SI 3 r3 [178])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1036 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 160 159 163 2 (set (zero_extract:SI (reg/f:SI 3 r3 [178])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1036 342 {*arm_movtas_ze}
     (nil))

(insn/f 163 160 164 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [5 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1032 319 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [5 S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))

(note 164 163 14 2 NOTE_INSN_PROLOGUE_END)

(insn 14 164 15 2 (set (reg:SI 2 r2 [orig:135 D.7996 ] [135])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [178])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1036 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(insn 15 14 16 2 (set (reg:SI 2 r2 [179])
        (and:SI (reg:SI 2 r2 [orig:135 D.7996 ] [135])
            (const_int 12 [0xc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1036 69 {*arm_andsi3_insn}
     (nil))

(insn 16 15 155 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [179])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 206 {*arm_cmpsi_insn}
     (nil))

(insn 155 16 156 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1 [181])
            (const_int 4608 [0x1200]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1044 3151 {*p *thumb2_movsi_insn}
     (nil))

(insn 156 155 35 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (zero_extract:SI (reg:SI 1 r1 [181])
                (const_int 16 [0x10])
                (const_int 16 [0x10]))
            (const_int 122 [0x7a]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1044 2867 {*p *arm_movtas_ze}
     (nil))

(insn 35 156 17 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (mem/s:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (reg:SI 1 r1 [181]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1044 3151 {*p *thumb2_movsi_insn}
     (nil))

(jump_insn 17 35 131 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 94)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [29.0%]  (can_fallthru)
;; Succ edge  3 [71.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru,can_fallthru)
(note 131 17 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 20 131 18 3 NOTE_INSN_DELETED)

(insn 18 20 157 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [179])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [179])
        (nil)))

(insn 157 18 158 3 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1 [180])
            (const_int 9216 [0x2400]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1041 3151 {*p *thumb2_movsi_insn}
     (nil))

(insn 158 157 28 3 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (zero_extract:SI (reg:SI 1 r1 [180])
                (const_int 16 [0x10])
                (const_int 16 [0x10]))
            (const_int 244 [0xf4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1041 2867 {*p *arm_movtas_ze}
     (nil))

(insn 28 158 19 3 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (mem/s:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (reg:SI 1 r1 [180]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1041 3151 {*p *thumb2_movsi_insn}
     (nil))

(jump_insn 19 28 94 3 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 172)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 172)
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [71.0%]  (fallthru,can_fallthru)
;; Succ edge  5 [29.0%]  (can_fallthru)

;; Start of basic block ( 2 3 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	

;; Pred edge  2 [29.0%]  (can_fallthru)
;; Pred edge  3 [71.0%]  (fallthru,can_fallthru)
;; Pred edge  5 [100.0%]  (can_fallthru)
(code_label 94 19 95 4 34 "" [2 uses])

(note 95 94 99 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 99 95 103 4 NOTE_INSN_DELETED)

(note 103 99 104 4 NOTE_INSN_DELETED)

(note 104 103 110 4 NOTE_INSN_DELETED)

(note 110 104 114 4 NOTE_INSN_DELETED)

(note 114 110 115 4 NOTE_INSN_DELETED)

(note 115 114 121 4 NOTE_INSN_DELETED)

(note 121 115 125 4 NOTE_INSN_DELETED)

(note 125 121 126 4 NOTE_INSN_DELETED)

(note 126 125 143 4 NOTE_INSN_DELETED)

(insn 143 126 144 4 (set (reg/f:SI 3 r3 [206])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1075 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 144 143 145 4 (set (zero_extract:SI (reg/f:SI 3 r3 [206])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1075 342 {*arm_movtas_ze}
     (nil))

(insn 145 144 98 4 (set (reg/f:SI 12 ip [207])
        (high:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1077 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (high:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
        (nil)))

(insn 98 145 146 4 (set (reg:SI 2 r2 [orig:156 D.8016 ] [156])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [206])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1075 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(insn 146 98 100 4 (set (reg/f:SI 12 ip [207])
        (lo_sum:SI (reg/f:SI 12 ip [207])
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1077 174 {*arm_movt}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 100 146 102 4 (set (reg/v:SI 4 r4 [orig:158 tmp ] [158])
        (zero_extract:SI (reg:SI 2 r2 [orig:156 D.8016 ] [156])
            (const_int 4 [0x4])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1076 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:156 D.8016 ] [156])
        (nil)))

(insn 102 100 105 4 (set (reg:SI 2 r2 [209])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 12 ip [207])
                    (reg/v:SI 4 r4 [orig:158 tmp ] [158])) [0 APBAHBPrescTable S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1077 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:158 tmp ] [158])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 4 r4 [orig:158 tmp ] [158])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
            (nil))))

(insn 105 102 106 4 (set (reg:SI 1 r1 [orig:162 D.8020 ] [162])
        (lshiftrt:SI (reg:SI 1 r1 [orig:155 prephitmp.50 ] [155])
            (reg:SI 2 r2 [209]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1079 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [209])
        (nil)))

(insn 106 105 109 4 (set (mem/s:SI (plus:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177])
                (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
        (reg:SI 1 r1 [orig:162 D.8020 ] [162])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1079 709 {*thumb2_movsi_insn}
     (nil))

(insn 109 106 111 4 (set (reg:SI 4 r4 [orig:163 D.8021 ] [163])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [206])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1082 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(insn 111 109 113 4 (set (reg:SI 2 r2 [orig:165 tmp ] [165])
        (zero_extract:SI (reg:SI 4 r4 [orig:163 D.8021 ] [163])
            (const_int 3 [0x3])
            (const_int 10 [0xa]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1083 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:163 D.8021 ] [163])
        (nil)))

(insn 113 111 116 4 (set (reg:SI 4 r4 [213])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 12 ip [207])
                    (reg:SI 2 r2 [orig:165 tmp ] [165])) [0 APBAHBPrescTable S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1084 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:165 tmp ] [165])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 4 r4 [orig:165 tmp ] [165])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
            (nil))))

(insn 116 113 117 4 (set (reg:SI 4 r4 [214])
        (lshiftrt:SI (reg:SI 1 r1 [orig:162 D.8020 ] [162])
            (reg:SI 4 r4 [213]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1086 119 {*arm_shiftsi3}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177])
                (const_int 8 [0x8])) [3 RCC_Clocks_11(D)->PCLK1_Frequency+0 S4 A32])
        (nil)))

(insn 117 116 120 4 (set (mem/s:SI (plus:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177])
                (const_int 8 [0x8])) [3 RCC_Clocks_11(D)->PCLK1_Frequency+0 S4 A32])
        (reg:SI 4 r4 [214])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1086 709 {*thumb2_movsi_insn}
     (nil))

(insn 120 117 122 4 (set (reg:SI 2 r2 [orig:170 D.8025 ] [170])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [206])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1089 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [206])
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (nil))))

(insn 122 120 124 4 (set (reg:SI 3 r3 [orig:172 tmp ] [172])
        (zero_extract:SI (reg:SI 2 r2 [orig:170 D.8025 ] [170])
            (const_int 3 [0x3])
            (const_int 13 [0xd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1090 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:170 D.8025 ] [170])
        (nil)))

(insn 124 122 127 4 (set (reg:SI 2 r2 [218])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 12 ip [207])
                    (reg:SI 3 r3 [orig:172 tmp ] [172])) [0 APBAHBPrescTable S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1091 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [207])
        (expr_list:REG_DEAD (reg:SI 3 r3 [orig:172 tmp ] [172])
            (expr_list:REG_EQUAL (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 2 r2 [orig:172 tmp ] [172])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
                (nil)))))

(insn 127 124 128 4 (set (reg:SI 3 r3 [219])
        (lshiftrt:SI (reg:SI 1 r1 [orig:162 D.8020 ] [162])
            (reg:SI 2 r2 [218]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1093 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [218])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:162 D.8020 ] [162])
            (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177])
                        (const_int 12 [0xc])) [3 RCC_Clocks_11(D)->PCLK2_Frequency+0 S4 A32])
                (nil)))))

(insn 128 127 175 4 (set (mem/s:SI (plus:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177])
                (const_int 12 [0xc])) [3 RCC_Clocks_11(D)->PCLK2_Frequency+0 S4 A32])
        (reg:SI 3 r3 [219])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1093 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [219])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177])
            (nil))))

(note 175 128 166 4 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 166 175 167 4 (unspec_volatile [
            (return)
        ] 1) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1094 315 {*epilogue_insns}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 167 166 172)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  3 [29.0%]  (can_fallthru)
(code_label 172 167 39 5 38 "" [1 uses])

(note 39 172 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 47 39 48 5 NOTE_INSN_DELETED)

(note 48 47 56 5 NOTE_INSN_DELETED)

(note 56 48 70 5 NOTE_INSN_DELETED)

(note 70 56 81 5 NOTE_INSN_DELETED)

(note 81 70 42 5 NOTE_INSN_DELETED)

(insn 42 81 45 5 (set (reg:SI 4 r4 [orig:137 D.7997 ] [137])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [178])
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1051 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (nil)))

(insn 45 42 54 5 (set (reg:SI 2 r2 [orig:140 D.7999 ] [140])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [178])
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1052 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (nil)))

(insn 54 45 49 5 (set (reg:SI 1 r1 [orig:143 D.8003 ] [143])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [178])
                (const_int 4 [0x4])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 S4 A32])
        (nil)))

(insn 49 54 149 5 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 4 r4 [orig:137 D.7997 ] [137])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1054 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:137 D.7997 ] [137])
        (nil)))

(insn 149 49 153 5 (set (reg/f:SI 12 ip [200])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 153 149 151 5 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [192])
            (const_int 4608 [0x1200]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 3151 {*p *thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 4608 [0x1200])
        (nil)))

(insn 151 153 150 5 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [199])
            (const_int 9216 [0x2400]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 3151 {*p *thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 9216 [0x2400])
        (nil)))

(insn 150 151 154 5 (set (zero_extract:SI (reg/f:SI 12 ip [200])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 342 {*arm_movtas_ze}
     (nil))

(insn 154 150 152 5 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))
        (set (zero_extract:SI (reg:SI 3 r3 [192])
                (const_int 16 [0x10])
                (const_int 16 [0x10]))
            (const_int 122 [0x7a]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 2867 {*p *arm_movtas_ze}
     (nil))

(insn 152 154 46 5 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))
        (set (zero_extract:SI (reg:SI 3 r3 [199])
                (const_int 16 [0x10])
                (const_int 16 [0x10]))
            (const_int 244 [0xf4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 2867 {*p *arm_movtas_ze}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 46 152 71 5 (set (reg/v:SI 2 r2 [orig:141 pllm ] [141])
        (and:SI (reg:SI 2 r2 [orig:140 D.7999 ] [140])
            (const_int 63 [0x3f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1052 69 {*arm_andsi3_insn}
     (nil))

(insn 71 46 74 5 (set (reg:SI 4 r4 [196])
        (zero_extract:SI (reg:SI 1 r1 [orig:147 D.8008 ] [147])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:147 D.8008 ] [147])
        (nil)))

(insn 74 71 80 5 (set (reg:SI 1 r1 [198])
        (udiv:SI (reg:SI 3 r3 [199])
            (reg/v:SI 2 r2 [orig:141 pllm ] [141]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [199])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:141 pllm ] [141])
            (nil))))

(insn 80 74 82 5 (set (reg:SI 3 r3 [orig:150 D.8011 ] [150])
        (mem/s/v:SI (plus:SI (reg/f:SI 12 ip [200])
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [200])
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (nil))))

(insn 82 80 75 5 (set (reg:SI 2 r2 [202])
        (zero_extract:SI (reg:SI 3 r3 [orig:150 D.8011 ] [150])
            (const_int 2 [0x2])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:150 D.8011 ] [150])
        (nil)))

(insn 75 82 170 5 (set (reg/v:SI 1 r1 [orig:134 pllvco ] [134])
        (mult:SI (reg:SI 1 r1 [198])
            (reg:SI 4 r4 [196]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 34 {*arm_mulsi3_v6}
     (expr_list:REG_DEAD (reg:SI 4 r4 [196])
        (nil)))

(insn 170 75 171 5 (parallel [
            (set (reg:SI 4 r4 [203])
                (plus:SI (reg:SI 2 r2 [202])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 741 {*thumb2_addsi_short}
     (expr_list:REG_DEAD (reg:SI 2 r2 [202])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 171 170 85 5 (parallel [
            (set (reg:SI 3 r3 [204])
                (ashift:SI (reg:SI 4 r4 [203])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 4 r4 [203])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 85 171 86 5 (set (reg:SI 1 r1 [orig:155 prephitmp.50 ] [155])
        (udiv:SI (reg/v:SI 1 r1 [orig:134 pllvco ] [134])
            (reg:SI 3 r3 [204]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1066 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [204])
        (nil)))

(insn 86 85 173 5 (set (mem/s:SI (reg/v/f:SI 0 r0 [orig:177 RCC_Clocks ] [177]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
        (reg:SI 1 r1 [orig:155 prephitmp.50 ] [155])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1066 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 173 86 174 5 (set (pc)
        (label_ref 94)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1067 230 {*arm_jump}
     (nil)
 -> 94)
;; End of basic block 5 -> ( 4)
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  4 [100.0%]  (can_fallthru)

(barrier 174 173 161)

(note 161 174 162 NOTE_INSN_DELETED)

(note 162 161 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_RTCCLKConfig (RCC_RTCCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_RTCCLKConfig

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 24[cc]
;;  ref usage 	r0={2d,4u,1e} r1={3d,2u} r2={4d,3u} r3={5d,4u} r12={4d,6u} r13={1d,4u} r14={1d,1u} r24={3d,1u} 
;;    total ref usage 49{23d,25u,1e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 24 [cc]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 19 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 30 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 27 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 2 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
  Adding insn 6 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- after reload
;;   ======================================================

;;	  0-->     6 r3=r0&0x300                       :cortex_m4_ex
;;	  1-->     7 cc=cmp(r3,0x300)                  :cortex_m4_ex
;;	  2-->     8 pc={(cc!=0)?L20:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 37 to 19 -- after reload
;;   ======================================================

;;	  1-->    37 ip=0x3800                         :cortex_m4_ex
;;	  2-->    38 zxt(ip,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    14 r3=r0&0xfffffff                   :cortex_m4_ex
;;	  4-->    12 r2=[ip+0x8]                       :cortex_m4_a,cortex_m4_b
;;	  6-->    15 r1=r3&0xfffffffffffffcff          :cortex_m4_ex
;;	  7-->    13 r3=r2&0xffffffffffe0ffff          :cortex_m4_ex
;;	  8-->    16 r2=r1|r3                          :cortex_m4_ex
;;	  9-->    19 [ip+0x8]=r2                       :cortex_m4_a
;;	Ready list (final):  
;;   total time = 9
;;   new head = 37
;;   new tail = 19

deleting insn with uid = 43.
;;   ======================================================
;;   -- basic block 4 from 33 to 44 -- after reload
;;   ======================================================

;;	  0-->    33 ip=0x3800                         :cortex_m4_ex
;;	  1-->    34 zxt(ip,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->    46 {r3=r0<<0x14;clobber cc;}         :cortex_m4_ex
;;	  3-->    24 r2=[ip+0x70]                      :cortex_m4_a,cortex_m4_b
;;	  5-->    47 {r1=r3 0>>0x14;clobber cc;}       :cortex_m4_ex
;;	  6-->    27 r0=r1|r2                          :cortex_m4_ex
;;	  7-->    30 [ip+0x70]=r0                      :cortex_m4_a
;;	  8-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 33
;;   new tail = 44





RCC_RTCCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 24[cc]
;;  ref usage 	r0={2d,4u,1e} r1={3d,2u} r2={4d,3u} r3={5d,4u} r12={4d,6u} r13={1d,4u} r14={1d,1u} r24={3d,1u} 
;;    total ref usage 49{23d,25u,1e} in 19{19 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 42 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 42 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 42 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 3 r3 [143])
        (and:SI (reg/v:SI 0 r0 [orig:142 RCC_RTCCLKSource ] [142])
            (const_int 768 [0x300]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1163 69 {*arm_andsi3_insn}
     (nil))

(insn 7 6 8 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [143])
            (const_int 768 [0x300]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1163 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [143])
        (nil)))

(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1163 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil)))
 -> 20)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  3 [37.8%]  (fallthru,can_fallthru)
;; Succ edge  4 [62.2%]  (can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	

;; Pred edge  2 [37.8%]  (fallthru,can_fallthru)
(note 9 8 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 37 9 38 3 (set (reg/f:SI 12 ip [144])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1165 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 14 3 (set (zero_extract:SI (reg/f:SI 12 ip [144])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1165 342 {*arm_movtas_ze}
     (nil))

(insn 14 38 12 3 (set (reg:SI 3 r3 [146])
        (and:SI (reg/v:SI 0 r0 [orig:142 RCC_RTCCLKSource ] [142])
            (const_int 268435455 [0xfffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1171 69 {*arm_andsi3_insn}
     (nil))

(insn 12 14 15 3 (set (reg/v:SI 2 r2 [orig:135 tmpreg ] [135])
        (mem/s/v:SI (plus:SI (reg/f:SI 12 ip [144])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1165 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(insn 15 12 13 3 (set (reg:SI 1 r1 [145])
        (and:SI (reg:SI 3 r3 [146])
            (const_int -769 [0xfffffffffffffcff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1171 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [146])
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 0 r0 [orig:142 RCC_RTCCLKSource ] [142])
                (const_int 268434687 [0xffffcff]))
            (nil))))

(insn 13 15 16 3 (set (reg:SI 3 r3 [orig:136 tmpreg ] [136])
        (and:SI (reg/v:SI 2 r2 [orig:135 tmpreg ] [135])
            (const_int -2031617 [0xffffffffffe0ffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1168 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 tmpreg ] [135])
        (nil)))

(insn 16 13 19 3 (set (reg/v:SI 2 r2 [orig:138 tmpreg ] [138])
        (ior:SI (reg:SI 1 r1 [145])
            (reg:SI 3 r3 [orig:136 tmpreg ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1171 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:136 tmpreg ] [136])
        (expr_list:REG_DEAD (reg:SI 1 r1 [145])
            (nil))))

(insn 19 16 20 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 12 ip [144])
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:138 tmpreg ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1174 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [144])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:138 tmpreg ] [138])
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  4 [100.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 24 [cc]

;; Pred edge  2 [62.2%]  (can_fallthru)
;; Pred edge  3 [100.0%]  (fallthru,can_fallthru)
(code_label 20 19 21 4 40 "" [1 uses])

(note 21 20 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 25 21 33 4 NOTE_INSN_DELETED)

(insn 33 25 34 4 (set (reg/f:SI 12 ip [148])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 34 33 46 4 (set (zero_extract:SI (reg/f:SI 12 ip [148])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 342 {*arm_movtas_ze}
     (nil))

(insn 46 34 24 4 (parallel [
            (set (reg:SI 3 r3 [149])
                (ashift:SI (reg/v:SI 0 r0 [orig:142 RCC_RTCCLKSource ] [142])
                    (const_int 20 [0x14])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:142 RCC_RTCCLKSource ] [142])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 24 46 47 4 (set (reg:SI 2 r2 [orig:139 D.7992 ] [139])
        (mem/s/v:SI (plus:SI (reg/f:SI 12 ip [148])
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
        (nil)))

(insn 47 24 27 4 (parallel [
            (set (reg:SI 1 r1 [149])
                (lshiftrt:SI (reg:SI 3 r3 [149])
                    (const_int 20 [0x14])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 3 r3 [149])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 27 47 30 4 (set (reg:SI 0 r0 [orig:141 D.7994 ] [141])
        (ior:SI (reg:SI 1 r1 [149])
            (reg:SI 2 r2 [orig:139 D.7992 ] [139]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:139 D.7992 ] [139])
        (expr_list:REG_DEAD (reg:SI 1 r1 [149])
            (nil))))

(insn 30 27 48 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 12 ip [148])
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
        (reg:SI 0 r0 [orig:141 D.7994 ] [141])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [148])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:141 D.7994 ] [141])
            (nil))))

(note 48 30 44 4 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 44 48 45 4 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1179 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 45 44 39)

(note 39 45 41 NOTE_INSN_DELETED)

(note 41 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_RTCCLKCmd (RCC_RTCCLKCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 19.
;;   ======================================================
;;   -- basic block 2 from 12 to 20 -- after reload
;;   ======================================================

;;	  0-->    12 r3=0xe3c                          :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    20 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 12
;;   new tail = 20





RCC_RTCCLKCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 18 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 18 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 3 13 2 (set (reg/f:SI 3 r3 [136])
        (const_int 3644 [0xe3c])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1193 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 3644 [0xe3c])
        (nil)))

(insn 13 12 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1193 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 23 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111952956B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1193 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 23 9 20 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 20 23 21 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1194 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 21 20 15)

(note 15 21 16 NOTE_INSN_DELETED)

(note 16 15 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_BackupResetCmd (RCC_BackupResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 12 to 18 -- after reload
;;   ======================================================

;;	  0-->    12 r3=0xe40                          :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    18 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 12
;;   new tail = 18





RCC_BackupResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 3 13 2 (set (reg/f:SI 3 r3 [136])
        (const_int 3648 [0xe40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1209 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 3648 [0xe40])
        (nil)))

(insn 13 12 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1209 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 20 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111952960B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:135 NewState ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1209 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 NewState ] [135])
            (nil))))

(note 20 9 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 20 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1210 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_I2SCLKConfig (RCC_I2SCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 16.
;;   ======================================================
;;   -- basic block 2 from 11 to 17 -- after reload
;;   ======================================================

;;	  0-->    11 r3=0x15c                          :cortex_m4_ex
;;	  1-->    12 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     8 [r3]=r0                           :cortex_m4_a
;;	  4-->    17 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 11
;;   new tail = 17





RCC_I2SCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 15 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 15 11 2 NOTE_INSN_FUNCTION_BEG)

(insn 11 3 12 2 (set (reg/f:SI 3 r3 [136])
        (const_int 348 [0x15c])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1227 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 348 [0x15c])
        (nil)))

(insn 12 11 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1227 342 {*arm_movtas_ze}
     (nil))

(insn 8 12 19 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111949660B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:134 RCC_I2SCLKSource ] [134])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1227 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 RCC_I2SCLKSource ] [134])
            (nil))))

(note 19 8 17 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 17 19 18 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1228 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 18 17 13)

(note 13 18 14 NOTE_INSN_DELETED)

(note 14 13 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_SAIPLLI2SClkDivConfig (RCC_SAIPLLI2SClkDivConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 2 from 17 to 23 -- after reload
;;   ======================================================

;;	  0-->    17 r3=0x3800                         :cortex_m4_ex
;;	  1-->    18 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->    25 {r1=r0-0x1;clobber cc;}           :cortex_m4_ex
;;	  3-->     8 r0=[r3+0x8c]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r2=r0&0xffffffffffffffe0          :cortex_m4_ex
;;	  6-->    11 r0=r1|r2                          :cortex_m4_ex
;;	  7-->    14 [r3+0x8c]=r0                      :cortex_m4_a
;;	  8-->    23 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 17
;;   new tail = 23





RCC_SAIPLLI2SClkDivConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r3={3d,3u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 24{13d,11u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 21 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 21 3 2 NOTE_INSN_DELETED)

(note 3 2 17 2 NOTE_INSN_FUNCTION_BEG)

(insn 17 3 18 2 (set (reg/f:SI 3 r3 [139])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1250 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 18 17 25 2 (set (zero_extract:SI (reg/f:SI 3 r3 [139])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1250 342 {*arm_movtas_ze}
     (nil))

(insn 25 18 8 2 (parallel [
            (set (reg:SI 1 r1 [140])
                (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1256 741 {*thumb2_addsi_short}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 8 25 9 2 (set (reg:SI 0 r0 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [139])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1250 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 11 2 (set (reg/v:SI 2 r2 [orig:135 tmpreg ] [135])
        (and:SI (reg:SI 0 r0 [orig:134 tmpreg ] [134])
            (const_int -32 [0xffffffffffffffe0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1253 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:134 tmpreg ] [134])
        (nil)))

(insn 11 9 14 2 (set (reg/v:SI 0 r0 [orig:137 tmpreg ] [137])
        (ior:SI (reg:SI 1 r1 [140])
            (reg/v:SI 2 r2 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1256 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 1 r1 [140])
            (nil))))

(insn 14 11 26 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [139])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 0 r0 [orig:137 tmpreg ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1259 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [139])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:137 tmpreg ] [137])
            (nil))))

(note 26 14 23 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 23 26 24 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1260 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 24 23 19)

(note 19 24 20 NOTE_INSN_DELETED)

(note 20 19 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_SAIPLLSAIClkDivConfig (RCC_SAIPLLSAIClkDivConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 23.
;;   ======================================================
;;   -- basic block 2 from 18 to 24 -- after reload
;;   ======================================================

;;	  0-->    18 r3=0x3800                         :cortex_m4_ex
;;	  1-->    19 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->    26 {r1=r0-0x1;clobber cc;}           :cortex_m4_ex
;;	  3-->     8 r0=[r3+0x8c]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r2=r0&0xffffffffffffe0ff          :cortex_m4_ex
;;	  6-->    12 r0=r1<<0x8|r2                     :cortex_m4_ex
;;	  7-->    15 [r3+0x8c]=r0                      :cortex_m4_a
;;	  8-->    24 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 18
;;   new tail = 24





RCC_SAIPLLSAIClkDivConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r3={3d,3u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 24{13d,11u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 22 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 22 3 2 NOTE_INSN_DELETED)

(note 3 2 11 2 NOTE_INSN_FUNCTION_BEG)

(note 11 3 18 2 NOTE_INSN_DELETED)

(insn 18 11 19 2 (set (reg/f:SI 3 r3 [140])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1282 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 19 18 26 2 (set (zero_extract:SI (reg/f:SI 3 r3 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1282 342 {*arm_movtas_ze}
     (nil))

(insn 26 19 8 2 (parallel [
            (set (reg:SI 1 r1 [141])
                (plus:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1288 741 {*thumb2_addsi_short}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 8 26 9 2 (set (reg:SI 0 r0 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1282 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 12 2 (set (reg/v:SI 2 r2 [orig:135 tmpreg ] [135])
        (and:SI (reg:SI 0 r0 [orig:134 tmpreg ] [134])
            (const_int -7937 [0xffffffffffffe0ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1285 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:134 tmpreg ] [134])
        (nil)))

(insn 12 9 15 2 (set (reg/v:SI 0 r0 [orig:138 tmpreg ] [138])
        (ior:SI (ashift:SI (reg:SI 1 r1 [141])
                (const_int 8 [0x8]))
            (reg/v:SI 2 r2 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1288 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 1 r1 [141])
            (nil))))

(insn 15 12 27 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 0 r0 [orig:138 tmpreg ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1291 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [140])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:138 tmpreg ] [138])
            (nil))))

(note 27 15 24 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 24 27 25 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1292 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 25 24 20)

(note 20 25 21 NOTE_INSN_DELETED)

(note 21 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_SAIBlockACLKConfig (RCC_SAIBlockACLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 21.
;;   ======================================================
;;   -- basic block 2 from 16 to 22 -- after reload
;;   ======================================================

;;	  0-->    16 r3=0x3800                         :cortex_m4_ex
;;	  1-->    17 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3+0x8c]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xffffffffffcfffff          :cortex_m4_ex
;;	  6-->    10 r2=r0|r1                          :cortex_m4_ex
;;	  7-->    13 [r3+0x8c]=r2                      :cortex_m4_a
;;	  8-->    22 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 16
;;   new tail = 22





RCC_SAIBlockACLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 20 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 20 3 2 NOTE_INSN_DELETED)

(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)

(insn 16 3 17 2 (set (reg/f:SI 3 r3 [138])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1318 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 17 16 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1318 342 {*arm_movtas_ze}
     (nil))

(insn 8 17 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1318 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -3145729 [0xffffffffffcfffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1321 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1324 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])
            (nil))))

(insn 13 10 24 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1327 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
            (nil))))

(note 24 13 22 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 22 24 23 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1328 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 23 22 18)

(note 18 23 19 NOTE_INSN_DELETED)

(note 19 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_SAIBlockBCLKConfig (RCC_SAIBlockBCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 21.
;;   ======================================================
;;   -- basic block 2 from 16 to 22 -- after reload
;;   ======================================================

;;	  0-->    16 r3=0x3800                         :cortex_m4_ex
;;	  1-->    17 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3+0x8c]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xffffffffff3fffff          :cortex_m4_ex
;;	  6-->    10 r2=r0|r1                          :cortex_m4_ex
;;	  7-->    13 [r3+0x8c]=r2                      :cortex_m4_a
;;	  8-->    22 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 16
;;   new tail = 22





RCC_SAIBlockBCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 20 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 20 3 2 NOTE_INSN_DELETED)

(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)

(insn 16 3 17 2 (set (reg/f:SI 3 r3 [138])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1354 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 17 16 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1354 342 {*arm_movtas_ze}
     (nil))

(insn 8 17 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1354 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -12582913 [0xffffffffff3fffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1357 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1360 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])
            (nil))))

(insn 13 10 24 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1363 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
            (nil))))

(note 24 13 22 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 22 24 23 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1364 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 23 22 18)

(note 18 23 19 NOTE_INSN_DELETED)

(note 19 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_LTDCCLKDivConfig (RCC_LTDCCLKDivConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 21.
;;   ======================================================
;;   -- basic block 2 from 16 to 22 -- after reload
;;   ======================================================

;;	  0-->    16 r3=0x3800                         :cortex_m4_ex
;;	  1-->    17 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r2=[r3+0x8c]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     9 r1=r2&0xfffffffffffcffff          :cortex_m4_ex
;;	  6-->    10 r2=r0|r1                          :cortex_m4_ex
;;	  7-->    13 [r3+0x8c]=r2                      :cortex_m4_a
;;	  8-->    22 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 16
;;   new tail = 22





RCC_LTDCCLKDivConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={2d,1u} r2={3d,2u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 20 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 20 3 2 NOTE_INSN_DELETED)

(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)

(insn 16 3 17 2 (set (reg/f:SI 3 r3 [138])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1387 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 17 16 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1387 342 {*arm_movtas_ze}
     (nil))

(insn 8 17 9 2 (set (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1387 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
            (const_int -196609 [0xfffffffffffcffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1390 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 tmpreg ] [134])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
        (ior:SI (reg:SI 0 r0 [ RCC_PLLSAIDivR ])
            (reg:SI 1 r1 [orig:135 tmpreg ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1393 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:135 tmpreg ] [135])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_PLLSAIDivR ])
            (nil))))

(insn 13 10 24 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1396 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:136 tmpreg ] [136])
            (nil))))

(note 24 13 22 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 22 24 23 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1397 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 23 22 18)

(note 18 23 19 NOTE_INSN_DELETED)

(note 19 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_TIMCLKPresConfig (RCC_TIMCLKPresConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 16.
;;   ======================================================
;;   -- basic block 2 from 11 to 17 -- after reload
;;   ======================================================

;;	  0-->    11 r3=0x11e0                         :cortex_m4_ex
;;	  1-->    12 zxt(r3,0x10,0x10)=0x4247          :cortex_m4_ex
;;	  3-->     8 [r3]=r0                           :cortex_m4_a
;;	  4-->    17 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 11
;;   new tail = 17





RCC_TIMCLKPresConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 15 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 15 11 2 NOTE_INSN_FUNCTION_BEG)

(insn 11 3 12 2 (set (reg/f:SI 3 r3 [136])
        (const_int 4576 [0x11e0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1422 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 4576 [0x11e0])
        (nil)))

(insn 12 11 8 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16967 [0x4247])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1422 342 {*arm_movtas_ze}
     (nil))

(insn 8 12 19 2 (set (mem/v:SI (reg/f:SI 3 r3 [136]) [3 MEM[(volatile uint32_t *)1111953888B]+0 S4 A32])
        (reg/v:SI 0 r0 [orig:134 RCC_TIMCLKPrescaler ] [134])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1422 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 RCC_TIMCLKPrescaler ] [134])
            (nil))))

(note 19 8 17 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 17 19 18 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1424 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 18 17 13)

(note 13 18 14 NOTE_INSN_DELETED)

(note 14 13 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB1PeriphClockCmd (RCC_AHB1PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB1PeriphClockCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x30]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x30]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x30]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB1PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7967 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 48 [0x30])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1466 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 51 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7972 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7970 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1472 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7970 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 48 [0x30])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7972 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1472 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7972 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 53 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7968 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7967 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7967 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 48 [0x30])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7968 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7968 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB2PeriphClockCmd (RCC_AHB2PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB2PeriphClockCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x34]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x34]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x34]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB2PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7958 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 52 [0x34])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1498 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 55 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7963 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7961 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1504 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7961 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 52 [0x34])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7963 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1504 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7963 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 57 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7959 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7958 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7958 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 52 [0x34])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7959 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7959 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB3PeriphClockCmd (RCC_AHB3PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB3PeriphClockCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x38]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x38]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x38]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB3PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7949 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 56 [0x38])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1526 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 59 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7954 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7952 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1532 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7952 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 56 [0x38])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7954 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1532 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7954 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 61 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7950 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7949 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7949 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 56 [0x38])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7950 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7950 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_APB1PeriphClockCmd (RCC_APB1PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_APB1PeriphClockCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x40]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x40]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x40]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_APB1PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7940 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 64 [0x40])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1578 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 63 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7945 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7943 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1584 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7943 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 64 [0x40])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7945 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1584 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7945 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 65 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7941 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7940 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7940 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 64 [0x40])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7941 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7941 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_APB2PeriphClockCmd (RCC_APB2PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_APB2PeriphClockCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x44]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x44]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x44]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_APB2PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7931 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 68 [0x44])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1623 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 67 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7936 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7934 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1629 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7934 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 68 [0x44])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7936 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1629 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7936 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 69 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7932 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7931 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7931 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 68 [0x44])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7932 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7932 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB1PeriphResetCmd (RCC_AHB1PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB1PeriphResetCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x10]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x10]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x10]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB1PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7922 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 16 [0x10])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1665 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 71 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7927 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7925 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1671 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7925 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 16 [0x10])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7927 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1671 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7927 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 73 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7923 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7922 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7922 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 16 [0x10])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7923 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7923 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB2PeriphResetCmd (RCC_AHB2PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB2PeriphResetCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x14]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x14]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x14]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB2PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7913 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 20 [0x14])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1694 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 75 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7918 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7916 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1700 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7916 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 20 [0x14])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7918 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1700 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7918 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 77 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7914 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7913 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7913 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 20 [0x14])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7914 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7914 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB3PeriphResetCmd (RCC_AHB3PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB3PeriphResetCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x18]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x18]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x18]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB3PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7904 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 24 [0x18])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1719 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 79 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7909 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7907 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1725 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7907 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 24 [0x18])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7909 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1725 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7909 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 81 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7905 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7904 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7904 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 24 [0x18])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7905 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7905 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_APB1PeriphResetCmd (RCC_APB1PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_APB1PeriphResetCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x20]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x20]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x20]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_APB1PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7895 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 32 [0x20])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1767 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 83 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7900 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7898 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1773 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7898 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 32 [0x20])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7900 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1773 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7900 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 85 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7896 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7895 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7895 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 32 [0x20])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7896 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7896 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_APB2PeriphResetCmd (RCC_APB2PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_APB2PeriphResetCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x24]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x24]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x24]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_APB2PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7886 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 36 [0x24])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1808 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 87 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7891 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7889 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1814 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7889 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 36 [0x24])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7891 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1814 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7891 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 89 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7887 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7886 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7886 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 36 [0x24])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7887 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7887 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB1PeriphClockLPModeCmd (RCC_AHB1PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB1PeriphClockLPModeCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x50]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x50]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x50]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB1PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7877 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 80 [0x50])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1857 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 91 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7882 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7880 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1863 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7880 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 80 [0x50])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7882 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1863 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7882 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 93 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7878 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB1Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7877 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7877 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 80 [0x50])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7878 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7878 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB2PeriphClockLPModeCmd (RCC_AHB2PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB2PeriphClockLPModeCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x54]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x54]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x54]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB2PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7868 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 84 [0x54])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1889 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 95 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7873 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7871 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1895 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7871 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 84 [0x54])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7873 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1895 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7873 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 97 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7869 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB2Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7868 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7868 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 84 [0x54])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7869 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7869 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB3PeriphClockLPModeCmd (RCC_AHB3PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_AHB3PeriphClockLPModeCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x58]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x58]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x58]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_AHB3PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7859 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 88 [0x58])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1917 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 99 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7864 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7862 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1923 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7862 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 88 [0x58])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7864 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1923 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7864 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 101 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7860 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_AHB3Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7859 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7859 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 88 [0x58])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7860 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7860 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_APB1PeriphClockLPModeCmd (RCC_APB1PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_APB1PeriphClockLPModeCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x60]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x60]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x60]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_APB1PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7850 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 96 [0x60])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1969 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 103 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7855 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7853 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1975 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7853 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 96 [0x60])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7855 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1975 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7855 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 105 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7851 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_APB1Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7850 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7850 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 96 [0x60])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7851 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7851 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_APB2PeriphClockLPModeCmd (RCC_APB2PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_APB2PeriphClockLPModeCmd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 44 to worklist
  Adding insn 28 to worklist
  Adding insn 42 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 37 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 37 to 8 -- after reload
;;   ======================================================

;;	  0-->    37 r3=0x3800                         :cortex_m4_ex
;;	  1-->    38 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=[r3+0x64]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L45:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 25 to 44 -- after reload
;;   ======================================================

;;	  0-->    25 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    28 [r3+0x64]=r1                      :cortex_m4_a
;;	  2-->    44 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 13 to 42 -- after reload
;;   ======================================================

;;	  0-->    13 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    16 [r3+0x64]=r0                      :cortex_m4_a
;;	  2-->    42 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 42





RCC_APB2PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 41 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 41 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 37 2 NOTE_INSN_DELETED)

(insn 37 7 38 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 38 37 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 342 {*arm_movtas_ze}
     (nil))

(insn 12 38 8 2 (set (reg:SI 2 r2 [orig:134 D.7841 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 100 [0x64])) [3 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 S4 A32])
        (nil)))

(jump_insn 8 12 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2014 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 45)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 19 8 20 3 107 "" [0 uses])

(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 24 20 25 3 NOTE_INSN_DELETED)

(insn 25 24 28 3 (set (reg:SI 1 r1 [orig:138 D.7846 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139]))
            (reg:SI 2 r2 [orig:136 D.7844 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2020 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7844 ] [136])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139])
            (nil))))

(insn 28 25 44 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [143])
                (const_int 100 [0x64])) [3 S4 A32])
        (reg:SI 1 r1 [orig:138 D.7846 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2020 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 D.7846 ] [138])
            (nil))))

(jump_insn 44 28 43 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 44 45)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 45 43 9 4 109 "" [1 uses])

(note 9 45 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 9 16 4 (set (reg:SI 0 r0 [orig:135 D.7842 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_APB2Periph ] [139])
            (reg:SI 2 r2 [orig:134 D.7841 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7841 ] [134])
        (nil)))

(insn 16 13 42 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 100 [0x64])) [3 S4 A32])
        (reg:SI 0 r0 [orig:135 D.7842 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.7842 ] [135])
            (nil))))

(jump_insn 42 16 34 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 42 39)

(note 39 34 40 NOTE_INSN_DELETED)

(note 40 39 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_ITConfig (RCC_ITConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_ITConfig

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 12 to worklist
  Adding insn 57 to worklist
  Adding insn 37 to worklist
  Adding insn 55 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 16 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 33 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 48 to worklist
  Adding insn 47 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 47 to 8 -- after reload
;;   ======================================================

;;	  0-->    47 r3=0x380d                         :cortex_m4_ex
;;	  1-->    48 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->    12 r2=zxn([r3])                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 {pc={(r1!=0)?L58:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 47
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 33 to 57 -- after reload
;;   ======================================================

;;	  0-->    33 r1=!r0&r2                         :cortex_m4_ex
;;	  1-->    37 [r3]=r1                           :cortex_m4_a
;;	  2-->    57 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 33
;;   new tail = 57

;;   ======================================================
;;   -- basic block 4 from 16 to 55 -- after reload
;;   ======================================================

;;	  0-->    16 r0=r0|r2                          :cortex_m4_ex
;;	  1-->    20 [r3]=r0                           :cortex_m4_a
;;	  2-->    55 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 16
;;   new tail = 55





RCC_ITConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,4u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 28{12d,16u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 54 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 54 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 54 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 47 2 NOTE_INSN_DELETED)

(insn 47 7 48 2 (set (reg/f:SI 3 r3 [141])
        (const_int 14349 [0x380d])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14349 [0x380d])
        (nil)))

(insn 48 47 12 2 (set (zero_extract:SI (reg/f:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 342 {*arm_movtas_ze}
     (nil))

(insn 12 48 8 2 (set (reg:SI 2 r2 [orig:143 MEM[(volatile uint8_t *)1073887245B] ] [143])
        (zero_extend:SI (mem/v:QI (reg/f:SI 3 r3 [141]) [0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 S1 A8]))
        (nil)))

(jump_insn 8 12 23 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref:SI 58)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2060 749 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
                (nil))))
 -> 58)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [39.0%]  (can_fallthru)
;; Succ edge  3 [61.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru,can_fallthru)
(code_label 23 8 24 3 111 "" [0 uses])

(note 24 23 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 28 24 29 3 NOTE_INSN_DELETED)

(note 29 28 30 3 NOTE_INSN_DELETED)

(note 30 29 32 3 NOTE_INSN_DELETED)

(note 32 30 33 3 NOTE_INSN_DELETED)

(insn 33 32 37 3 (set (reg:SI 1 r1 [orig:138 D.7837 ] [138])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:139 RCC_IT ] [139]))
            (reg:SI 2 r2 [orig:149 MEM[(volatile uint8_t *)1073887245B] ] [149]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2068 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:149 MEM[(volatile uint8_t *)1073887245B] ] [149])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 RCC_IT ] [139])
            (nil))))

(insn 37 33 57 3 (set (mem/v:QI (reg/f:SI 3 r3 [147]) [0 S1 A8])
        (reg:QI 1 r1 [orig:138 D.7837 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2068 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [147])
        (expr_list:REG_DEAD (reg:QI 1 r1 [orig:138 D.7837 ] [138])
            (nil))))

(jump_insn 57 37 56 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 56 57 58)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (can_fallthru)
(code_label 58 56 9 4 113 "" [1 uses])

(note 9 58 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 13 9 14 4 NOTE_INSN_DELETED)

(note 14 13 15 4 NOTE_INSN_DELETED)

(note 15 14 16 4 NOTE_INSN_DELETED)

(insn 16 15 20 4 (set (reg:SI 0 r0 [orig:135 D.7833 ] [135])
        (ior:SI (reg/v:SI 0 r0 [orig:139 RCC_IT ] [139])
            (reg:SI 2 r2 [orig:143 MEM[(volatile uint8_t *)1073887245B] ] [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:143 MEM[(volatile uint8_t *)1073887245B] ] [143])
        (nil)))

(insn 20 16 55 4 (set (mem/v:QI (reg/f:SI 3 r3 [141]) [0 S1 A8])
        (reg:QI 0 r0 [orig:135 D.7833 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:QI 0 r0 [orig:135 D.7833 ] [135])
            (nil))))

(jump_insn 55 20 43 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 55 50)

(note 50 43 51 NOTE_INSN_DELETED)

(note 51 50 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_GetFlagStatus (RCC_GetFlagStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


RCC_GetFlagStatus

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={5d,8u} r1={3d,2u} r2={1d} r3={9d,11u} r13={1d,4u} r14={1d,1u} r24={3d,3u} 
;;    total ref usage 52{23d,29u,0e} in 21{21 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 62 to worklist
  Adding insn 45 to worklist
  Adding insn 30 to worklist
  Adding insn 23 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 42 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 18 to worklist
processing block 2 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
  Adding insn 64 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 64 to 9 -- after reload
;;   ======================================================

;;	  0-->    64 {r3=r0 0>>0x5;clobber cc;}        :cortex_m4_ex
;;	  1-->     8 cc=cmp(r3,0x1)                    :cortex_m4_ex
;;	  2-->     9 pc={(cc==0)?L75:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 64
;;   new tail = 9

deleting insn with uid = 35.
deleting insn with uid = 36.
deleting insn with uid = 37.
deleting insn with uid = 61.
;;   ======================================================
;;   -- basic block 3 from 18 to 62 -- after reload
;;   ======================================================

;;	  1-->    18 cc=cmp(r3,0x2)                    :cortex_m4_ex
;;	  2-->    54 r3=0x3800                         :cortex_m4_ex
;;	  3-->    55 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  4-->    33 r1=r0&0x1f                        :cortex_m4_ex
;;	  5-->    23 (!cc) r3=[r3+0x70]                :cortex_m4_a,cortex_m4_b
;;	  6-->    30 (cc) r3=[r3+0x74]                 :cortex_m4_a,cortex_m4_b
;;	  8-->    34 r0=r3 0>>r1                       :cortex_m4_ex
;;	  9-->    42 r0=r0&0x1                         :cortex_m4_ex
;;	 10-->    45 use r0                            :nothing
;;	 10-->    62 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 10
;;   new head = 18
;;   new tail = 62

deleting insn with uid = 70.
;;   ======================================================
;;   -- basic block 4 from 56 to 71 -- after reload
;;   ======================================================

;;	  0-->    56 r3=0x3800                         :cortex_m4_ex
;;	  1-->    57 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  2-->    66 r1=r0&0x1f                        :cortex_m4_ex
;;	  3-->    13 r3=[r3]                           :cortex_m4_a,cortex_m4_b
;;	  5-->    67 r0=r3 0>>r1                       :cortex_m4_ex
;;	  6-->    68 r0=r0&0x1                         :cortex_m4_ex
;;	  7-->    69 use r0                            :nothing
;;	  7-->    71 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 7
;;   new head = 56
;;   new tail = 71





RCC_GetFlagStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={5d,8u} r1={3d,2u} r2={1d} r3={9d,11u} r13={1d,4u} r14={1d,1u} r24={3d,3u} 
;;    total ref usage 52{23d,29u,0e} in 21{21 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 60 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 60 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 60 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 64 2 NOTE_INSN_DELETED)

(insn 64 6 8 2 (parallel [
            (set (reg/v:SI 3 r3 [orig:137 tmp ] [137])
                (lshiftrt:SI (reg/v:SI 0 r0 [orig:154 RCC_FLAG ] [154])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2102 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 8 64 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:137 tmp ] [137])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2103 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 9 8 16 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2103 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil)))
 -> 75)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  4 [28.0%]  (can_fallthru)
;; Succ edge  3 [72.0%]  (fallthru,can_fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%]  (fallthru,can_fallthru)
(code_label 16 9 17 3 115 "" [0 uses])

(note 17 16 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 35 17 36 3 NOTE_INSN_DELETED)

(note 36 35 37 3 NOTE_INSN_DELETED)

(note 37 36 18 3 NOTE_INSN_DELETED)

(insn 18 37 54 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:137 tmp ] [137])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2107 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:137 tmp ] [137])
        (nil)))

(insn 54 18 55 3 (set (reg/f:SI 3 r3 [157])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2109 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 55 54 33 3 (set (zero_extract:SI (reg/f:SI 3 r3 [157])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2109 342 {*arm_movtas_ze}
     (nil))

(insn 33 55 23 3 (set (reg:SI 1 r1 [160])
        (and:SI (reg/v:SI 0 r0 [orig:154 RCC_FLAG ] [154])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2117 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:154 RCC_FLAG ] [154])
        (nil)))

(insn 23 33 30 3 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 3 r3 [orig:134 statusreg ] [134])
            (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [157])
                    (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2109 3151 {*p *thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
        (nil)))

(insn 30 23 34 3 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 3 r3 [orig:134 statusreg ] [134])
            (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [158])
                    (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2113 3151 {*p *thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
            (nil))))

(insn 34 30 42 3 (set (reg:SI 0 r0 [161])
        (lshiftrt:SI (reg/v:SI 3 r3 [orig:134 statusreg ] [134])
            (reg:SI 1 r1 [160]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2118 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 statusreg ] [134])
        (expr_list:REG_DEAD (reg:SI 1 r1 [160])
            (nil))))

(insn 42 34 45 3 (set (reg/i:SI 0 r0)
        (and:SI (reg:SI 0 r0 [161])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 69 {*arm_andsi3_insn}
     (nil))

(insn 45 42 76 3 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 -1
     (nil))

(note 76 45 62 3 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 62 76 63 3 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 63 62 75)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	

;; Pred edge  2 [28.0%]  (can_fallthru)
(code_label 75 63 10 4 118 "" [1 uses])

(note 10 75 56 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 56 10 57 4 (set (reg/f:SI 3 r3 [156])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 57 56 66 4 (set (zero_extract:SI (reg/f:SI 3 r3 [156])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 342 {*arm_movtas_ze}
     (nil))

(insn 66 57 13 4 (set (reg:SI 1 r1 [160])
        (and:SI (reg/v:SI 0 r0 [orig:154 RCC_FLAG ] [154])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2117 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:154 RCC_FLAG ] [154])
        (nil)))

(insn 13 66 67 4 (set (reg/v:SI 3 r3 [orig:134 statusreg ] [134])
        (mem/s/v:SI (reg/f:SI 3 r3 [156]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (nil)))

(insn 67 13 68 4 (set (reg:SI 0 r0 [161])
        (lshiftrt:SI (reg/v:SI 3 r3 [orig:134 statusreg ] [134])
            (reg:SI 1 r1 [160]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2118 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 statusreg ] [134])
        (expr_list:REG_DEAD (reg:SI 1 r1 [160])
            (nil))))

(insn 68 67 69 4 (set (reg/i:SI 0 r0)
        (and:SI (reg:SI 0 r0 [161])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 69 {*arm_andsi3_insn}
     (nil))

(insn 69 68 77 4 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 -1
     (nil))

(note 77 69 71 4 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 71 77 74 4 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 74 71 58)

(note 58 74 59 NOTE_INSN_DELETED)

(note 59 58 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_ClearFlag (RCC_ClearFlag)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 19.
;;   ======================================================
;;   -- basic block 2 from 14 to 20 -- after reload
;;   ======================================================

;;	  0-->    14 r3=0x3800                         :cortex_m4_ex
;;	  1-->    15 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     7 r0=[r3+0x74]                      :cortex_m4_a,cortex_m4_b
;;	  5-->     8 r2=r0|0x1000000                   :cortex_m4_ex
;;	  6-->    11 [r3+0x74]=r2                      :cortex_m4_a
;;	  7-->    20 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 7
;;   new head = 14
;;   new tail = 20





RCC_ClearFlag

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 2[r2] 3[r3]
;;  ref usage 	r0={2d,1u} r1={1d} r2={2d,1u} r3={3d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 18 3 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 18 14 2 NOTE_INSN_FUNCTION_BEG)

(insn 14 2 15 2 (set (reg/f:SI 3 r3 [136])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 15 14 7 2 (set (zero_extract:SI (reg/f:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 342 {*arm_movtas_ze}
     (nil))

(insn 7 15 8 2 (set (reg:SI 0 r0 [orig:134 D.7808 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [136])
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 11 2 (set (reg:SI 2 r2 [orig:135 D.7809 ] [135])
        (ior:SI (reg:SI 0 r0 [orig:134 D.7808 ] [134])
            (const_int 16777216 [0x1000000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:134 D.7808 ] [134])
        (nil)))

(insn 11 8 22 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 3 r3 [136])
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (reg:SI 2 r2 [orig:135 D.7809 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.7809 ] [135])
            (nil))))

(note 22 11 20 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 20 22 21 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2141 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 21 20 16)

(note 16 21 17 NOTE_INSN_DELETED)

(note 17 16 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_GetITStatus (RCC_GetITStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 29.
;;   ======================================================
;;   -- basic block 2 from 24 to 30 -- after reload
;;   ======================================================

;;	  0-->    24 r1=0x3800                         :cortex_m4_ex
;;	  1-->    25 zxt(r1,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     8 r3=[r1+0xc]                       :cortex_m4_a,cortex_m4_b
;;	  5-->    10 {cc=cmp(r0&r3,0);clobber scratch;}:cortex_m4_ex
;;	  6-->    18 r0=cc!=0                          :cortex_m4_ex
;;	  7-->    21 use r0                            :nothing
;;	  7-->    30 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 7
;;   new head = 24
;;   new tail = 30





RCC_GetITStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={3d,2u} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r24={1d,1u} 
;;    total ref usage 21{11d,10u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 4 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 28 3 2 NOTE_INSN_DELETED)

(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 3 11 2 NOTE_INSN_DELETED)

(note 11 9 12 2 NOTE_INSN_DELETED)

(note 12 11 13 2 NOTE_INSN_DELETED)

(note 13 12 24 2 NOTE_INSN_DELETED)

(insn 24 13 25 2 (set (reg/f:SI 1 r1 [140])
        (const_int 14336 [0x3800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2165 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14336 [0x3800])
        (nil)))

(insn 25 24 8 2 (set (zero_extract:SI (reg/f:SI 1 r1 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2165 342 {*arm_movtas_ze}
     (nil))

(insn 8 25 10 2 (set (reg:SI 3 r3 [orig:134 D.7799 ] [134])
        (mem/s/v:SI (plus:SI (reg/f:SI 1 r1 [140])
                (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2165 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [140])
        (nil)))

(insn 10 8 18 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 0 r0 [ RCC_IT ])
                        (reg:SI 3 r3 [orig:134 D.7799 ] [134]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2167 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 D.7799 ] [134])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_IT ])
            (nil))))

(insn 18 10 21 2 (set (reg/i:SI 0 r0)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2175 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 21 18 32 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2175 -1
     (nil))

(note 32 21 30 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 30 32 31 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2175 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 30 26)

(note 26 31 27 NOTE_INSN_DELETED)

(note 27 26 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_ClearITPendingBit (RCC_ClearITPendingBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 19.
;;   ======================================================
;;   -- basic block 2 from 12 to 20 -- after reload
;;   ======================================================

;;	  0-->    12 r3=0x380e                         :cortex_m4_ex
;;	  1-->    13 zxt(r3,0x10,0x10)=0x4002          :cortex_m4_ex
;;	  3-->     9 [r3]=r0                           :cortex_m4_a
;;	  4-->    20 return                            :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 12
;;   new tail = 20





RCC_ClearITPendingBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 18 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 18 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 3 13 2 (set (reg/f:SI 3 r3 [135])
        (const_int 14350 [0x380e])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2198 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 14350 [0x380e])
        (nil)))

(insn 13 12 9 2 (set (zero_extract:SI (reg/f:SI 3 r3 [135])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2198 342 {*arm_movtas_ze}
     (nil))

(insn 9 13 23 2 (set (mem/v:QI (reg/f:SI 3 r3 [135]) [0 MEM[(volatile uint8_t *)1073887246B]+0 S1 A8])
        (reg:QI 0 r0 [orig:134 RCC_IT ] [134])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2198 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (expr_list:REG_DEAD (reg:QI 0 r0 [orig:134 RCC_IT ] [134])
            (nil))))

(note 23 9 20 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 20 23 21 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2199 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 21 20 15)

(note 15 21 16 NOTE_INSN_DELETED)

(note 16 15 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns
