// Seed: 2741896082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always disable id_5;
  assign id_3 = id_2;
  wire id_6;
  assign id_5 = 1;
  wire id_7;
  id_8(
      .id_0(1),
      .id_1(id_5),
      .id_2(1 == id_3),
      .id_3(),
      .id_4(),
      .id_5((1'b0) - id_1),
      .id_6(id_6),
      .id_7(id_1),
      .id_8(),
      .id_9(id_5),
      .id_10(id_4),
      .id_11(1),
      .id_12(1'b0 & 1 & id_2)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output tri id_2
);
  wire id_4 = id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
