
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rS,rA,SH,1649}                     Premise(F2)
	S3= ICache[addr]={31,rS,rA,SH,1649}                         Premise(F3)
	S4= GPRegs[rS]=a                                            Premise(F4)
	S5= XER[SO]=so                                              Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S8= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= XER.SOOut=so                                           XER-SO-Out(S5)
	S11= PIDReg.Out=>IMMU.PID                                   Premise(F6)
	S12= IMMU.PID=pid                                           Path(S6,S11)
	S13= PC.Out=>IMMU.IEA                                       Premise(F7)
	S14= IMMU.IEA=addr                                          Path(S9,S13)
	S15= IMMU.Addr={pid,addr}                                   IMMU-Search(S12,S14)
	S16= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S12,S14)
	S17= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S18= IAddrReg.In={pid,addr}                                 Path(S15,S17)
	S19= IMMU.Hit=>IMMUHitReg.In                                Premise(F9)
	S20= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S16,S19)
	S21= PC.Out=>ICache.IEA                                     Premise(F10)
	S22= ICache.IEA=addr                                        Path(S9,S21)
	S23= ICache.Hit=ICacheHit(addr)                             ICache-Search(S22)
	S24= ICache.Out={31,rS,rA,SH,1649}                          ICache-Search(S22,S3)
	S25= ICache.Out=>ICacheReg.In                               Premise(F11)
	S26= ICacheReg.In={31,rS,rA,SH,1649}                        Path(S24,S25)
	S27= ICache.Hit=>ICacheHitReg.In                            Premise(F12)
	S28= ICacheHitReg.In=ICacheHit(addr)                        Path(S23,S27)
	S29= IMMUHitReg.Out=>CU.IMemHit                             Premise(F13)
	S30= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F14)
	S31= IAddrReg.Out=>IMem.RAddr                               Premise(F15)
	S32= IMem.Out=>IRMux.MemData                                Premise(F16)
	S33= ICacheReg.Out=>IRMux.CacheData                         Premise(F17)
	S34= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F18)
	S35= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F19)
	S36= IRMux.Out=>IR.In                                       Premise(F20)
	S37= IMem.MEM8WordOut=>ICache.WData                         Premise(F21)
	S38= PC.Out=>ICache.IEA                                     Premise(F22)
	S39= IR.Out0_5=>CU.Op                                       Premise(F23)
	S40= IR.Out6_10=>GPRegs.RReg1                               Premise(F24)
	S41= IR.Out21_31=>CU.IRFunc                                 Premise(F25)
	S42= GPRegs.Rdata1=>A.In                                    Premise(F26)
	S43= IR.Out16_20=>ShamtReg.In                               Premise(F27)
	S44= A.Out=>SU.Data                                         Premise(F28)
	S45= ShamtReg.Out=>SU.Shamt                                 Premise(F29)
	S46= CU.Func=>SU.Func                                       Premise(F30)
	S47= SU.Out=>ALUOut.In                                      Premise(F31)
	S48= SU.CMP=>DataCmb.A                                      Premise(F32)
	S49= XER.SOOut=>DataCmb.B                                   Premise(F33)
	S50= DataCmb.B=so                                           Path(S10,S49)
	S51= DataCmb.Out=>DR4bit.In                                 Premise(F34)
	S52= SU.CA=>CAReg.In                                        Premise(F35)
	S53= IR.Out11_15=>GPRegs.WReg                               Premise(F36)
	S54= ALUOut.Out=>GPRegs.WData                               Premise(F37)
	S55= CAReg.Out=>XER.CAIn                                    Premise(F38)
	S56= DR4bit.Out=>CRRegs.CR0In                               Premise(F39)
	S57= CtrlPIDReg=0                                           Premise(F40)
	S58= [PIDReg]=pid                                           PIDReg-Hold(S0,S57)
	S59= CtrlIMMU=0                                             Premise(F41)
	S60= CtrlPC=0                                               Premise(F42)
	S61= CtrlPCInc=0                                            Premise(F43)
	S62= PC[Out]=addr                                           PC-Hold(S1,S60,S61)
	S63= CtrlIAddrReg=1                                         Premise(F44)
	S64= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S18,S63)
	S65= CtrlIMMUHitReg=1                                       Premise(F45)
	S66= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S20,S65)
	S67= CtrlICache=0                                           Premise(F46)
	S68= ICache[addr]={31,rS,rA,SH,1649}                        ICache-Hold(S3,S67)
	S69= CtrlICacheReg=1                                        Premise(F47)
	S70= [ICacheReg]={31,rS,rA,SH,1649}                         ICacheReg-Write(S26,S69)
	S71= CtrlICacheHitReg=1                                     Premise(F48)
	S72= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S28,S71)
	S73= CtrlIMem=0                                             Premise(F49)
	S74= IMem[{pid,addr}]={31,rS,rA,SH,1649}                    IMem-Hold(S2,S73)
	S75= CtrlIRMux=0                                            Premise(F50)
	S76= CtrlIR=0                                               Premise(F51)
	S77= CtrlGPRegs=0                                           Premise(F52)
	S78= GPRegs[rS]=a                                           GPRegs-Hold(S4,S77)
	S79= CtrlA=0                                                Premise(F53)
	S80= CtrlShamtReg=0                                         Premise(F54)
	S81= CtrlALUOut=0                                           Premise(F55)
	S82= CtrlXERSO=0                                            Premise(F56)
	S83= XER[SO]=so                                             XER-SO-Hold(S5,S82)
	S84= CtrlXEROV=0                                            Premise(F57)
	S85= CtrlXERCA=0                                            Premise(F58)
	S86= CtrlDR4bit=0                                           Premise(F59)
	S87= CtrlCAReg=0                                            Premise(F60)
	S88= CtrlCRRegs=0                                           Premise(F61)
	S89= CtrlCRRegsCR0=0                                        Premise(F62)
	S90= CtrlCRRegsW4bitRegs=0                                  Premise(F63)
	S91= CtrlCRRegsW1bitRegs=0                                  Premise(F64)

IMMU	S92= PIDReg.Out=pid                                         PIDReg-Out(S58)
	S93= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S58)
	S94= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S58)
	S95= PC.Out=addr                                            PC-Out(S62)
	S96= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S64)
	S97= IAddrReg.Out26_31={pid,addr}[26:31]                    IAddrReg-Out(S64)
	S98= IAddrReg.Out30_31={pid,addr}[30:31]                    IAddrReg-Out(S64)
	S99= IMMUHitReg.Out=IMMUHit(pid,addr)                       IMMUHitReg-Out(S66)
	S100= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S66)
	S101= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S66)
	S102= ICacheReg.Out={31,rS,rA,SH,1649}                      ICacheReg-Out(S70)
	S103= ICacheReg.Out26_31={31,rS,rA,SH,1649}[26:31]          ICacheReg-Out(S70)
	S104= ICacheReg.Out30_31={31,rS,rA,SH,1649}[30:31]          ICacheReg-Out(S70)
	S105= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S72)
	S106= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S72)
	S107= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S72)
	S108= XER.SOOut=so                                          XER-SO-Out(S83)
	S109= PIDReg.Out=>IMMU.PID                                  Premise(F65)
	S110= IMMU.PID=pid                                          Path(S92,S109)
	S111= PC.Out=>IMMU.IEA                                      Premise(F66)
	S112= IMMU.IEA=addr                                         Path(S95,S111)
	S113= IMMU.Addr={pid,addr}                                  IMMU-Search(S110,S112)
	S114= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S110,S112)
	S115= IMMU.Addr=>IAddrReg.In                                Premise(F67)
	S116= IAddrReg.In={pid,addr}                                Path(S113,S115)
	S117= IMMU.Hit=>IMMUHitReg.In                               Premise(F68)
	S118= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S114,S117)
	S119= PC.Out=>ICache.IEA                                    Premise(F69)
	S120= ICache.IEA=addr                                       Path(S95,S119)
	S121= ICache.Hit=ICacheHit(addr)                            ICache-Search(S120)
	S122= ICache.Out={31,rS,rA,SH,1649}                         ICache-Search(S120,S68)
	S123= ICache.Out=>ICacheReg.In                              Premise(F70)
	S124= ICacheReg.In={31,rS,rA,SH,1649}                       Path(S122,S123)
	S125= ICache.Hit=>ICacheHitReg.In                           Premise(F71)
	S126= ICacheHitReg.In=ICacheHit(addr)                       Path(S121,S125)
	S127= IMMUHitReg.Out=>CU.IMemHit                            Premise(F72)
	S128= CU.IMemHit=IMMUHit(pid,addr)                          Path(S99,S127)
	S129= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F73)
	S130= CU.ICacheHit=ICacheHit(addr)                          Path(S105,S129)
	S131= IAddrReg.Out=>IMem.RAddr                              Premise(F74)
	S132= IMem.RAddr={pid,addr}                                 Path(S96,S131)
	S133= IMem.Out={31,rS,rA,SH,1649}                           IMem-Read(S132,S74)
	S134= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S132,S74)
	S135= IMem.Out=>IRMux.MemData                               Premise(F75)
	S136= IRMux.MemData={31,rS,rA,SH,1649}                      Path(S133,S135)
	S137= ICacheReg.Out=>IRMux.CacheData                        Premise(F76)
	S138= IRMux.CacheData={31,rS,rA,SH,1649}                    Path(S102,S137)
	S139= IRMux.Out={31,rS,rA,SH,1649}                          IRMux-Select(S136,S138)
	S140= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F77)
	S141= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S99,S140)
	S142= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F78)
	S143= IRMux.CacheSel=ICacheHit(addr)                        Path(S105,S142)
	S144= IRMux.Out=>IR.In                                      Premise(F79)
	S145= IR.In={31,rS,rA,SH,1649}                              Path(S139,S144)
	S146= IMem.MEM8WordOut=>ICache.WData                        Premise(F80)
	S147= ICache.WData=IMemGet8Word({pid,addr})                 Path(S134,S146)
	S148= PC.Out=>ICache.IEA                                    Premise(F81)
	S149= IR.Out0_5=>CU.Op                                      Premise(F82)
	S150= IR.Out6_10=>GPRegs.RReg1                              Premise(F83)
	S151= IR.Out21_31=>CU.IRFunc                                Premise(F84)
	S152= GPRegs.Rdata1=>A.In                                   Premise(F85)
	S153= IR.Out16_20=>ShamtReg.In                              Premise(F86)
	S154= A.Out=>SU.Data                                        Premise(F87)
	S155= ShamtReg.Out=>SU.Shamt                                Premise(F88)
	S156= CU.Func=>SU.Func                                      Premise(F89)
	S157= SU.Out=>ALUOut.In                                     Premise(F90)
	S158= SU.CMP=>DataCmb.A                                     Premise(F91)
	S159= XER.SOOut=>DataCmb.B                                  Premise(F92)
	S160= DataCmb.B=so                                          Path(S108,S159)
	S161= DataCmb.Out=>DR4bit.In                                Premise(F93)
	S162= SU.CA=>CAReg.In                                       Premise(F94)
	S163= IR.Out11_15=>GPRegs.WReg                              Premise(F95)
	S164= ALUOut.Out=>GPRegs.WData                              Premise(F96)
	S165= CAReg.Out=>XER.CAIn                                   Premise(F97)
	S166= DR4bit.Out=>CRRegs.CR0In                              Premise(F98)
	S167= CtrlPIDReg=0                                          Premise(F99)
	S168= [PIDReg]=pid                                          PIDReg-Hold(S58,S167)
	S169= CtrlIMMU=0                                            Premise(F100)
	S170= CtrlPC=0                                              Premise(F101)
	S171= CtrlPCInc=1                                           Premise(F102)
	S172= PC[Out]=addr+4                                        PC-Inc(S62,S170,S171)
	S173= PC[CIA]=addr                                          PC-Inc(S62,S170,S171)
	S174= CtrlIAddrReg=0                                        Premise(F103)
	S175= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S64,S174)
	S176= CtrlIMMUHitReg=0                                      Premise(F104)
	S177= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S66,S176)
	S178= CtrlICache=0                                          Premise(F105)
	S179= ICache[addr]={31,rS,rA,SH,1649}                       ICache-Hold(S68,S178)
	S180= CtrlICacheReg=0                                       Premise(F106)
	S181= [ICacheReg]={31,rS,rA,SH,1649}                        ICacheReg-Hold(S70,S180)
	S182= CtrlICacheHitReg=0                                    Premise(F107)
	S183= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S72,S182)
	S184= CtrlIMem=0                                            Premise(F108)
	S185= IMem[{pid,addr}]={31,rS,rA,SH,1649}                   IMem-Hold(S74,S184)
	S186= CtrlIRMux=0                                           Premise(F109)
	S187= CtrlIR=1                                              Premise(F110)
	S188= [IR]={31,rS,rA,SH,1649}                               IR-Write(S145,S187)
	S189= CtrlGPRegs=0                                          Premise(F111)
	S190= GPRegs[rS]=a                                          GPRegs-Hold(S78,S189)
	S191= CtrlA=0                                               Premise(F112)
	S192= CtrlShamtReg=0                                        Premise(F113)
	S193= CtrlALUOut=0                                          Premise(F114)
	S194= CtrlXERSO=0                                           Premise(F115)
	S195= XER[SO]=so                                            XER-SO-Hold(S83,S194)
	S196= CtrlXEROV=0                                           Premise(F116)
	S197= CtrlXERCA=0                                           Premise(F117)
	S198= CtrlDR4bit=0                                          Premise(F118)
	S199= CtrlCAReg=0                                           Premise(F119)
	S200= CtrlCRRegs=0                                          Premise(F120)
	S201= CtrlCRRegsCR0=0                                       Premise(F121)
	S202= CtrlCRRegsW4bitRegs=0                                 Premise(F122)
	S203= CtrlCRRegsW1bitRegs=0                                 Premise(F123)

ID	S204= PIDReg.Out=pid                                        PIDReg-Out(S168)
	S205= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S168)
	S206= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S168)
	S207= PC.Out=addr+4                                         PC-Out(S172)
	S208= PC.CIA=addr                                           PC-Out(S173)
	S209= PC.CIA31_28=addr[31:28]                               PC-Out(S173)
	S210= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S175)
	S211= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S175)
	S212= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S175)
	S213= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S177)
	S214= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S177)
	S215= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S177)
	S216= ICacheReg.Out={31,rS,rA,SH,1649}                      ICacheReg-Out(S181)
	S217= ICacheReg.Out26_31={31,rS,rA,SH,1649}[26:31]          ICacheReg-Out(S181)
	S218= ICacheReg.Out30_31={31,rS,rA,SH,1649}[30:31]          ICacheReg-Out(S181)
	S219= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S183)
	S220= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S183)
	S221= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S183)
	S222= IR.Out0_5=31                                          IR-Out(S188)
	S223= IR.Out6_10=rS                                         IR-Out(S188)
	S224= IR.Out11_15=rA                                        IR-Out(S188)
	S225= IR.Out16_20=SH                                        IR-Out(S188)
	S226= IR.Out21_31=1649                                      IR-Out(S188)
	S227= XER.SOOut=so                                          XER-SO-Out(S195)
	S228= PIDReg.Out=>IMMU.PID                                  Premise(F124)
	S229= IMMU.PID=pid                                          Path(S204,S228)
	S230= PC.Out=>IMMU.IEA                                      Premise(F125)
	S231= IMMU.IEA=addr+4                                       Path(S207,S230)
	S232= IMMU.Addr={pid,addr+4}                                IMMU-Search(S229,S231)
	S233= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S229,S231)
	S234= IMMU.Addr=>IAddrReg.In                                Premise(F126)
	S235= IAddrReg.In={pid,addr+4}                              Path(S232,S234)
	S236= IMMU.Hit=>IMMUHitReg.In                               Premise(F127)
	S237= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S233,S236)
	S238= PC.Out=>ICache.IEA                                    Premise(F128)
	S239= ICache.IEA=addr+4                                     Path(S207,S238)
	S240= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S239)
	S241= ICache.Out=>ICacheReg.In                              Premise(F129)
	S242= ICache.Hit=>ICacheHitReg.In                           Premise(F130)
	S243= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S240,S242)
	S244= IMMUHitReg.Out=>CU.IMemHit                            Premise(F131)
	S245= CU.IMemHit=IMMUHit(pid,addr)                          Path(S213,S244)
	S246= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F132)
	S247= CU.ICacheHit=ICacheHit(addr)                          Path(S219,S246)
	S248= IAddrReg.Out=>IMem.RAddr                              Premise(F133)
	S249= IMem.RAddr={pid,addr}                                 Path(S210,S248)
	S250= IMem.Out={31,rS,rA,SH,1649}                           IMem-Read(S249,S185)
	S251= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S249,S185)
	S252= IMem.Out=>IRMux.MemData                               Premise(F134)
	S253= IRMux.MemData={31,rS,rA,SH,1649}                      Path(S250,S252)
	S254= ICacheReg.Out=>IRMux.CacheData                        Premise(F135)
	S255= IRMux.CacheData={31,rS,rA,SH,1649}                    Path(S216,S254)
	S256= IRMux.Out={31,rS,rA,SH,1649}                          IRMux-Select(S253,S255)
	S257= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F136)
	S258= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S213,S257)
	S259= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F137)
	S260= IRMux.CacheSel=ICacheHit(addr)                        Path(S219,S259)
	S261= IRMux.Out=>IR.In                                      Premise(F138)
	S262= IR.In={31,rS,rA,SH,1649}                              Path(S256,S261)
	S263= IMem.MEM8WordOut=>ICache.WData                        Premise(F139)
	S264= ICache.WData=IMemGet8Word({pid,addr})                 Path(S251,S263)
	S265= PC.Out=>ICache.IEA                                    Premise(F140)
	S266= IR.Out0_5=>CU.Op                                      Premise(F141)
	S267= CU.Op=31                                              Path(S222,S266)
	S268= IR.Out6_10=>GPRegs.RReg1                              Premise(F142)
	S269= GPRegs.RReg1=rS                                       Path(S223,S268)
	S270= GPRegs.Rdata1=a                                       GPRegs-Read(S269,S190)
	S271= IR.Out21_31=>CU.IRFunc                                Premise(F143)
	S272= CU.IRFunc=1649                                        Path(S226,S271)
	S273= CU.Func=su_sra                                        CU(S267,S272)
	S274= GPRegs.Rdata1=>A.In                                   Premise(F144)
	S275= A.In=a                                                Path(S270,S274)
	S276= IR.Out16_20=>ShamtReg.In                              Premise(F145)
	S277= ShamtReg.In=SH                                        Path(S225,S276)
	S278= A.Out=>SU.Data                                        Premise(F146)
	S279= ShamtReg.Out=>SU.Shamt                                Premise(F147)
	S280= CU.Func=>SU.Func                                      Premise(F148)
	S281= SU.Func=su_sra                                        Path(S273,S280)
	S282= SU.Out=>ALUOut.In                                     Premise(F149)
	S283= SU.CMP=>DataCmb.A                                     Premise(F150)
	S284= XER.SOOut=>DataCmb.B                                  Premise(F151)
	S285= DataCmb.B=so                                          Path(S227,S284)
	S286= DataCmb.Out=>DR4bit.In                                Premise(F152)
	S287= SU.CA=>CAReg.In                                       Premise(F153)
	S288= IR.Out11_15=>GPRegs.WReg                              Premise(F154)
	S289= GPRegs.WReg=rA                                        Path(S224,S288)
	S290= ALUOut.Out=>GPRegs.WData                              Premise(F155)
	S291= CAReg.Out=>XER.CAIn                                   Premise(F156)
	S292= DR4bit.Out=>CRRegs.CR0In                              Premise(F157)
	S293= CtrlPIDReg=0                                          Premise(F158)
	S294= [PIDReg]=pid                                          PIDReg-Hold(S168,S293)
	S295= CtrlIMMU=0                                            Premise(F159)
	S296= CtrlPC=0                                              Premise(F160)
	S297= CtrlPCInc=0                                           Premise(F161)
	S298= PC[CIA]=addr                                          PC-Hold(S173,S297)
	S299= PC[Out]=addr+4                                        PC-Hold(S172,S296,S297)
	S300= CtrlIAddrReg=0                                        Premise(F162)
	S301= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S175,S300)
	S302= CtrlIMMUHitReg=0                                      Premise(F163)
	S303= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S177,S302)
	S304= CtrlICache=0                                          Premise(F164)
	S305= ICache[addr]={31,rS,rA,SH,1649}                       ICache-Hold(S179,S304)
	S306= CtrlICacheReg=0                                       Premise(F165)
	S307= [ICacheReg]={31,rS,rA,SH,1649}                        ICacheReg-Hold(S181,S306)
	S308= CtrlICacheHitReg=0                                    Premise(F166)
	S309= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S183,S308)
	S310= CtrlIMem=0                                            Premise(F167)
	S311= IMem[{pid,addr}]={31,rS,rA,SH,1649}                   IMem-Hold(S185,S310)
	S312= CtrlIRMux=0                                           Premise(F168)
	S313= CtrlIR=0                                              Premise(F169)
	S314= [IR]={31,rS,rA,SH,1649}                               IR-Hold(S188,S313)
	S315= CtrlGPRegs=0                                          Premise(F170)
	S316= GPRegs[rS]=a                                          GPRegs-Hold(S190,S315)
	S317= CtrlA=1                                               Premise(F171)
	S318= [A]=a                                                 A-Write(S275,S317)
	S319= CtrlShamtReg=1                                        Premise(F172)
	S320= [ShamtReg]=SH                                         ShamtReg-Write(S277,S319)
	S321= CtrlALUOut=0                                          Premise(F173)
	S322= CtrlXERSO=0                                           Premise(F174)
	S323= XER[SO]=so                                            XER-SO-Hold(S195,S322)
	S324= CtrlXEROV=0                                           Premise(F175)
	S325= CtrlXERCA=0                                           Premise(F176)
	S326= CtrlDR4bit=0                                          Premise(F177)
	S327= CtrlCAReg=0                                           Premise(F178)
	S328= CtrlCRRegs=0                                          Premise(F179)
	S329= CtrlCRRegsCR0=0                                       Premise(F180)
	S330= CtrlCRRegsW4bitRegs=0                                 Premise(F181)
	S331= CtrlCRRegsW1bitRegs=0                                 Premise(F182)

EX	S332= PIDReg.Out=pid                                        PIDReg-Out(S294)
	S333= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S294)
	S334= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S294)
	S335= PC.CIA=addr                                           PC-Out(S298)
	S336= PC.CIA31_28=addr[31:28]                               PC-Out(S298)
	S337= PC.Out=addr+4                                         PC-Out(S299)
	S338= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S301)
	S339= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S301)
	S340= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S301)
	S341= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S303)
	S342= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S303)
	S343= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S303)
	S344= ICacheReg.Out={31,rS,rA,SH,1649}                      ICacheReg-Out(S307)
	S345= ICacheReg.Out26_31={31,rS,rA,SH,1649}[26:31]          ICacheReg-Out(S307)
	S346= ICacheReg.Out30_31={31,rS,rA,SH,1649}[30:31]          ICacheReg-Out(S307)
	S347= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S309)
	S348= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S309)
	S349= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S309)
	S350= IR.Out0_5=31                                          IR-Out(S314)
	S351= IR.Out6_10=rS                                         IR-Out(S314)
	S352= IR.Out11_15=rA                                        IR-Out(S314)
	S353= IR.Out16_20=SH                                        IR-Out(S314)
	S354= IR.Out21_31=1649                                      IR-Out(S314)
	S355= A.Out=a                                               A-Out(S318)
	S356= A.Out26_31=a[26:31]                                   A-Out(S318)
	S357= A.Out30_31=a[30:31]                                   A-Out(S318)
	S358= ShamtReg.Out=SH                                       ShamtReg-Out(S320)
	S359= XER.SOOut=so                                          XER-SO-Out(S323)
	S360= PIDReg.Out=>IMMU.PID                                  Premise(F183)
	S361= IMMU.PID=pid                                          Path(S332,S360)
	S362= PC.Out=>IMMU.IEA                                      Premise(F184)
	S363= IMMU.IEA=addr+4                                       Path(S337,S362)
	S364= IMMU.Addr={pid,addr+4}                                IMMU-Search(S361,S363)
	S365= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S361,S363)
	S366= IMMU.Addr=>IAddrReg.In                                Premise(F185)
	S367= IAddrReg.In={pid,addr+4}                              Path(S364,S366)
	S368= IMMU.Hit=>IMMUHitReg.In                               Premise(F186)
	S369= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S365,S368)
	S370= PC.Out=>ICache.IEA                                    Premise(F187)
	S371= ICache.IEA=addr+4                                     Path(S337,S370)
	S372= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S371)
	S373= ICache.Out=>ICacheReg.In                              Premise(F188)
	S374= ICache.Hit=>ICacheHitReg.In                           Premise(F189)
	S375= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S372,S374)
	S376= IMMUHitReg.Out=>CU.IMemHit                            Premise(F190)
	S377= CU.IMemHit=IMMUHit(pid,addr)                          Path(S341,S376)
	S378= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F191)
	S379= CU.ICacheHit=ICacheHit(addr)                          Path(S347,S378)
	S380= IAddrReg.Out=>IMem.RAddr                              Premise(F192)
	S381= IMem.RAddr={pid,addr}                                 Path(S338,S380)
	S382= IMem.Out={31,rS,rA,SH,1649}                           IMem-Read(S381,S311)
	S383= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S381,S311)
	S384= IMem.Out=>IRMux.MemData                               Premise(F193)
	S385= IRMux.MemData={31,rS,rA,SH,1649}                      Path(S382,S384)
	S386= ICacheReg.Out=>IRMux.CacheData                        Premise(F194)
	S387= IRMux.CacheData={31,rS,rA,SH,1649}                    Path(S344,S386)
	S388= IRMux.Out={31,rS,rA,SH,1649}                          IRMux-Select(S385,S387)
	S389= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F195)
	S390= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S341,S389)
	S391= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F196)
	S392= IRMux.CacheSel=ICacheHit(addr)                        Path(S347,S391)
	S393= IRMux.Out=>IR.In                                      Premise(F197)
	S394= IR.In={31,rS,rA,SH,1649}                              Path(S388,S393)
	S395= IMem.MEM8WordOut=>ICache.WData                        Premise(F198)
	S396= ICache.WData=IMemGet8Word({pid,addr})                 Path(S383,S395)
	S397= PC.Out=>ICache.IEA                                    Premise(F199)
	S398= IR.Out0_5=>CU.Op                                      Premise(F200)
	S399= CU.Op=31                                              Path(S350,S398)
	S400= IR.Out6_10=>GPRegs.RReg1                              Premise(F201)
	S401= GPRegs.RReg1=rS                                       Path(S351,S400)
	S402= GPRegs.Rdata1=a                                       GPRegs-Read(S401,S316)
	S403= IR.Out21_31=>CU.IRFunc                                Premise(F202)
	S404= CU.IRFunc=1649                                        Path(S354,S403)
	S405= CU.Func=su_sra                                        CU(S399,S404)
	S406= GPRegs.Rdata1=>A.In                                   Premise(F203)
	S407= A.In=a                                                Path(S402,S406)
	S408= IR.Out16_20=>ShamtReg.In                              Premise(F204)
	S409= ShamtReg.In=SH                                        Path(S353,S408)
	S410= A.Out=>SU.Data                                        Premise(F205)
	S411= SU.Data=a                                             Path(S355,S410)
	S412= ShamtReg.Out=>SU.Shamt                                Premise(F206)
	S413= SU.Shamt=SH                                           Path(S358,S412)
	S414= CU.Func=>SU.Func                                      Premise(F207)
	S415= SU.Func=su_sra                                        Path(S405,S414)
	S416= SU.Out=a>>SH                                          SU(S411,S413)
	S417= SU.CMP=Compare0(a>>SH)                                SU(S411,S413)
	S418= SU.CA=Carry(a>>SH)                                    SU(S411,S413)
	S419= SU.Out=>ALUOut.In                                     Premise(F208)
	S420= ALUOut.In=a>>SH                                       Path(S416,S419)
	S421= SU.CMP=>DataCmb.A                                     Premise(F209)
	S422= DataCmb.A=Compare0(a>>SH)                             Path(S417,S421)
	S423= XER.SOOut=>DataCmb.B                                  Premise(F210)
	S424= DataCmb.B=so                                          Path(S359,S423)
	S425= DataCmb.Out={Compare0(a>>SH),so}                      DataCmb(S422,S424)
	S426= DataCmb.Out=>DR4bit.In                                Premise(F211)
	S427= DR4bit.In={Compare0(a>>SH),so}                        Path(S425,S426)
	S428= SU.CA=>CAReg.In                                       Premise(F212)
	S429= CAReg.In=Carry(a>>SH)                                 Path(S418,S428)
	S430= IR.Out11_15=>GPRegs.WReg                              Premise(F213)
	S431= GPRegs.WReg=rA                                        Path(S352,S430)
	S432= ALUOut.Out=>GPRegs.WData                              Premise(F214)
	S433= CAReg.Out=>XER.CAIn                                   Premise(F215)
	S434= DR4bit.Out=>CRRegs.CR0In                              Premise(F216)
	S435= CtrlPIDReg=0                                          Premise(F217)
	S436= [PIDReg]=pid                                          PIDReg-Hold(S294,S435)
	S437= CtrlIMMU=0                                            Premise(F218)
	S438= CtrlPC=0                                              Premise(F219)
	S439= CtrlPCInc=0                                           Premise(F220)
	S440= PC[CIA]=addr                                          PC-Hold(S298,S439)
	S441= PC[Out]=addr+4                                        PC-Hold(S299,S438,S439)
	S442= CtrlIAddrReg=0                                        Premise(F221)
	S443= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S301,S442)
	S444= CtrlIMMUHitReg=0                                      Premise(F222)
	S445= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S303,S444)
	S446= CtrlICache=0                                          Premise(F223)
	S447= ICache[addr]={31,rS,rA,SH,1649}                       ICache-Hold(S305,S446)
	S448= CtrlICacheReg=0                                       Premise(F224)
	S449= [ICacheReg]={31,rS,rA,SH,1649}                        ICacheReg-Hold(S307,S448)
	S450= CtrlICacheHitReg=0                                    Premise(F225)
	S451= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S309,S450)
	S452= CtrlIMem=0                                            Premise(F226)
	S453= IMem[{pid,addr}]={31,rS,rA,SH,1649}                   IMem-Hold(S311,S452)
	S454= CtrlIRMux=0                                           Premise(F227)
	S455= CtrlIR=0                                              Premise(F228)
	S456= [IR]={31,rS,rA,SH,1649}                               IR-Hold(S314,S455)
	S457= CtrlGPRegs=0                                          Premise(F229)
	S458= GPRegs[rS]=a                                          GPRegs-Hold(S316,S457)
	S459= CtrlA=0                                               Premise(F230)
	S460= [A]=a                                                 A-Hold(S318,S459)
	S461= CtrlShamtReg=0                                        Premise(F231)
	S462= [ShamtReg]=SH                                         ShamtReg-Hold(S320,S461)
	S463= CtrlALUOut=1                                          Premise(F232)
	S464= [ALUOut]=a>>SH                                        ALUOut-Write(S420,S463)
	S465= CtrlXERSO=0                                           Premise(F233)
	S466= XER[SO]=so                                            XER-SO-Hold(S323,S465)
	S467= CtrlXEROV=0                                           Premise(F234)
	S468= CtrlXERCA=0                                           Premise(F235)
	S469= CtrlDR4bit=1                                          Premise(F236)
	S470= [DR4bit]={Compare0(a>>SH),so}                         DR4bit-Write(S427,S469)
	S471= CtrlCAReg=1                                           Premise(F237)
	S472= [CAReg]=Carry(a>>SH)                                  CAReg-Write(S429,S471)
	S473= CtrlCRRegs=0                                          Premise(F238)
	S474= CtrlCRRegsCR0=0                                       Premise(F239)
	S475= CtrlCRRegsW4bitRegs=0                                 Premise(F240)
	S476= CtrlCRRegsW1bitRegs=0                                 Premise(F241)

MEM	S477= PIDReg.Out=pid                                        PIDReg-Out(S436)
	S478= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S436)
	S479= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S436)
	S480= PC.CIA=addr                                           PC-Out(S440)
	S481= PC.CIA31_28=addr[31:28]                               PC-Out(S440)
	S482= PC.Out=addr+4                                         PC-Out(S441)
	S483= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S443)
	S484= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S443)
	S485= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S443)
	S486= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S445)
	S487= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S445)
	S488= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S445)
	S489= ICacheReg.Out={31,rS,rA,SH,1649}                      ICacheReg-Out(S449)
	S490= ICacheReg.Out26_31={31,rS,rA,SH,1649}[26:31]          ICacheReg-Out(S449)
	S491= ICacheReg.Out30_31={31,rS,rA,SH,1649}[30:31]          ICacheReg-Out(S449)
	S492= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S451)
	S493= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S451)
	S494= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S451)
	S495= IR.Out0_5=31                                          IR-Out(S456)
	S496= IR.Out6_10=rS                                         IR-Out(S456)
	S497= IR.Out11_15=rA                                        IR-Out(S456)
	S498= IR.Out16_20=SH                                        IR-Out(S456)
	S499= IR.Out21_31=1649                                      IR-Out(S456)
	S500= A.Out=a                                               A-Out(S460)
	S501= A.Out26_31=a[26:31]                                   A-Out(S460)
	S502= A.Out30_31=a[30:31]                                   A-Out(S460)
	S503= ShamtReg.Out=SH                                       ShamtReg-Out(S462)
	S504= ALUOut.Out=a>>SH                                      ALUOut-Out(S464)
	S505= ALUOut.Out26_31=a>>SH[26:31]                          ALUOut-Out(S464)
	S506= ALUOut.Out30_31=a>>SH[30:31]                          ALUOut-Out(S464)
	S507= XER.SOOut=so                                          XER-SO-Out(S466)
	S508= DR4bit.Out={Compare0(a>>SH),so}                       DR4bit-Out(S470)
	S509= DR4bit.Out26_31={Compare0(a>>SH),so}[26:31]           DR4bit-Out(S470)
	S510= DR4bit.Out30_31={Compare0(a>>SH),so}[30:31]           DR4bit-Out(S470)
	S511= CAReg.Out=Carry(a>>SH)                                CAReg-Out(S472)
	S512= CAReg.Out26_31=Carry(a>>SH)[26:31]                    CAReg-Out(S472)
	S513= CAReg.Out30_31=Carry(a>>SH)[30:31]                    CAReg-Out(S472)
	S514= PIDReg.Out=>IMMU.PID                                  Premise(F242)
	S515= IMMU.PID=pid                                          Path(S477,S514)
	S516= PC.Out=>IMMU.IEA                                      Premise(F243)
	S517= IMMU.IEA=addr+4                                       Path(S482,S516)
	S518= IMMU.Addr={pid,addr+4}                                IMMU-Search(S515,S517)
	S519= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S515,S517)
	S520= IMMU.Addr=>IAddrReg.In                                Premise(F244)
	S521= IAddrReg.In={pid,addr+4}                              Path(S518,S520)
	S522= IMMU.Hit=>IMMUHitReg.In                               Premise(F245)
	S523= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S519,S522)
	S524= PC.Out=>ICache.IEA                                    Premise(F246)
	S525= ICache.IEA=addr+4                                     Path(S482,S524)
	S526= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S525)
	S527= ICache.Out=>ICacheReg.In                              Premise(F247)
	S528= ICache.Hit=>ICacheHitReg.In                           Premise(F248)
	S529= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S526,S528)
	S530= IMMUHitReg.Out=>CU.IMemHit                            Premise(F249)
	S531= CU.IMemHit=IMMUHit(pid,addr)                          Path(S486,S530)
	S532= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F250)
	S533= CU.ICacheHit=ICacheHit(addr)                          Path(S492,S532)
	S534= IAddrReg.Out=>IMem.RAddr                              Premise(F251)
	S535= IMem.RAddr={pid,addr}                                 Path(S483,S534)
	S536= IMem.Out={31,rS,rA,SH,1649}                           IMem-Read(S535,S453)
	S537= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S535,S453)
	S538= IMem.Out=>IRMux.MemData                               Premise(F252)
	S539= IRMux.MemData={31,rS,rA,SH,1649}                      Path(S536,S538)
	S540= ICacheReg.Out=>IRMux.CacheData                        Premise(F253)
	S541= IRMux.CacheData={31,rS,rA,SH,1649}                    Path(S489,S540)
	S542= IRMux.Out={31,rS,rA,SH,1649}                          IRMux-Select(S539,S541)
	S543= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F254)
	S544= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S486,S543)
	S545= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F255)
	S546= IRMux.CacheSel=ICacheHit(addr)                        Path(S492,S545)
	S547= IRMux.Out=>IR.In                                      Premise(F256)
	S548= IR.In={31,rS,rA,SH,1649}                              Path(S542,S547)
	S549= IMem.MEM8WordOut=>ICache.WData                        Premise(F257)
	S550= ICache.WData=IMemGet8Word({pid,addr})                 Path(S537,S549)
	S551= PC.Out=>ICache.IEA                                    Premise(F258)
	S552= IR.Out0_5=>CU.Op                                      Premise(F259)
	S553= CU.Op=31                                              Path(S495,S552)
	S554= IR.Out6_10=>GPRegs.RReg1                              Premise(F260)
	S555= GPRegs.RReg1=rS                                       Path(S496,S554)
	S556= GPRegs.Rdata1=a                                       GPRegs-Read(S555,S458)
	S557= IR.Out21_31=>CU.IRFunc                                Premise(F261)
	S558= CU.IRFunc=1649                                        Path(S499,S557)
	S559= CU.Func=su_sra                                        CU(S553,S558)
	S560= GPRegs.Rdata1=>A.In                                   Premise(F262)
	S561= A.In=a                                                Path(S556,S560)
	S562= IR.Out16_20=>ShamtReg.In                              Premise(F263)
	S563= ShamtReg.In=SH                                        Path(S498,S562)
	S564= A.Out=>SU.Data                                        Premise(F264)
	S565= SU.Data=a                                             Path(S500,S564)
	S566= ShamtReg.Out=>SU.Shamt                                Premise(F265)
	S567= SU.Shamt=SH                                           Path(S503,S566)
	S568= CU.Func=>SU.Func                                      Premise(F266)
	S569= SU.Func=su_sra                                        Path(S559,S568)
	S570= SU.Out=a>>SH                                          SU(S565,S567)
	S571= SU.CMP=Compare0(a>>SH)                                SU(S565,S567)
	S572= SU.CA=Carry(a>>SH)                                    SU(S565,S567)
	S573= SU.Out=>ALUOut.In                                     Premise(F267)
	S574= ALUOut.In=a>>SH                                       Path(S570,S573)
	S575= SU.CMP=>DataCmb.A                                     Premise(F268)
	S576= DataCmb.A=Compare0(a>>SH)                             Path(S571,S575)
	S577= XER.SOOut=>DataCmb.B                                  Premise(F269)
	S578= DataCmb.B=so                                          Path(S507,S577)
	S579= DataCmb.Out={Compare0(a>>SH),so}                      DataCmb(S576,S578)
	S580= DataCmb.Out=>DR4bit.In                                Premise(F270)
	S581= DR4bit.In={Compare0(a>>SH),so}                        Path(S579,S580)
	S582= SU.CA=>CAReg.In                                       Premise(F271)
	S583= CAReg.In=Carry(a>>SH)                                 Path(S572,S582)
	S584= IR.Out11_15=>GPRegs.WReg                              Premise(F272)
	S585= GPRegs.WReg=rA                                        Path(S497,S584)
	S586= ALUOut.Out=>GPRegs.WData                              Premise(F273)
	S587= GPRegs.WData=a>>SH                                    Path(S504,S586)
	S588= CAReg.Out=>XER.CAIn                                   Premise(F274)
	S589= XER.CAIn=Carry(a>>SH)                                 Path(S511,S588)
	S590= DR4bit.Out=>CRRegs.CR0In                              Premise(F275)
	S591= CRRegs.CR0In={Compare0(a>>SH),so}                     Path(S508,S590)
	S592= CtrlPIDReg=0                                          Premise(F276)
	S593= [PIDReg]=pid                                          PIDReg-Hold(S436,S592)
	S594= CtrlIMMU=0                                            Premise(F277)
	S595= CtrlPC=0                                              Premise(F278)
	S596= CtrlPCInc=0                                           Premise(F279)
	S597= PC[CIA]=addr                                          PC-Hold(S440,S596)
	S598= PC[Out]=addr+4                                        PC-Hold(S441,S595,S596)
	S599= CtrlIAddrReg=0                                        Premise(F280)
	S600= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S443,S599)
	S601= CtrlIMMUHitReg=0                                      Premise(F281)
	S602= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S445,S601)
	S603= CtrlICache=0                                          Premise(F282)
	S604= ICache[addr]={31,rS,rA,SH,1649}                       ICache-Hold(S447,S603)
	S605= CtrlICacheReg=0                                       Premise(F283)
	S606= [ICacheReg]={31,rS,rA,SH,1649}                        ICacheReg-Hold(S449,S605)
	S607= CtrlICacheHitReg=0                                    Premise(F284)
	S608= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S451,S607)
	S609= CtrlIMem=0                                            Premise(F285)
	S610= IMem[{pid,addr}]={31,rS,rA,SH,1649}                   IMem-Hold(S453,S609)
	S611= CtrlIRMux=0                                           Premise(F286)
	S612= CtrlIR=0                                              Premise(F287)
	S613= [IR]={31,rS,rA,SH,1649}                               IR-Hold(S456,S612)
	S614= CtrlGPRegs=0                                          Premise(F288)
	S615= GPRegs[rS]=a                                          GPRegs-Hold(S458,S614)
	S616= CtrlA=0                                               Premise(F289)
	S617= [A]=a                                                 A-Hold(S460,S616)
	S618= CtrlShamtReg=0                                        Premise(F290)
	S619= [ShamtReg]=SH                                         ShamtReg-Hold(S462,S618)
	S620= CtrlALUOut=0                                          Premise(F291)
	S621= [ALUOut]=a>>SH                                        ALUOut-Hold(S464,S620)
	S622= CtrlXERSO=0                                           Premise(F292)
	S623= XER[SO]=so                                            XER-SO-Hold(S466,S622)
	S624= CtrlXEROV=0                                           Premise(F293)
	S625= CtrlXERCA=0                                           Premise(F294)
	S626= CtrlDR4bit=0                                          Premise(F295)
	S627= [DR4bit]={Compare0(a>>SH),so}                         DR4bit-Hold(S470,S626)
	S628= CtrlCAReg=0                                           Premise(F296)
	S629= [CAReg]=Carry(a>>SH)                                  CAReg-Hold(S472,S628)
	S630= CtrlCRRegs=0                                          Premise(F297)
	S631= CtrlCRRegsCR0=0                                       Premise(F298)
	S632= CtrlCRRegsW4bitRegs=0                                 Premise(F299)
	S633= CtrlCRRegsW1bitRegs=0                                 Premise(F300)

DMMU1	S634= PIDReg.Out=pid                                        PIDReg-Out(S593)
	S635= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S593)
	S636= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S593)
	S637= PC.CIA=addr                                           PC-Out(S597)
	S638= PC.CIA31_28=addr[31:28]                               PC-Out(S597)
	S639= PC.Out=addr+4                                         PC-Out(S598)
	S640= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S600)
	S641= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S600)
	S642= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S600)
	S643= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S602)
	S644= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S602)
	S645= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S602)
	S646= ICacheReg.Out={31,rS,rA,SH,1649}                      ICacheReg-Out(S606)
	S647= ICacheReg.Out26_31={31,rS,rA,SH,1649}[26:31]          ICacheReg-Out(S606)
	S648= ICacheReg.Out30_31={31,rS,rA,SH,1649}[30:31]          ICacheReg-Out(S606)
	S649= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S608)
	S650= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S608)
	S651= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S608)
	S652= IR.Out0_5=31                                          IR-Out(S613)
	S653= IR.Out6_10=rS                                         IR-Out(S613)
	S654= IR.Out11_15=rA                                        IR-Out(S613)
	S655= IR.Out16_20=SH                                        IR-Out(S613)
	S656= IR.Out21_31=1649                                      IR-Out(S613)
	S657= A.Out=a                                               A-Out(S617)
	S658= A.Out26_31=a[26:31]                                   A-Out(S617)
	S659= A.Out30_31=a[30:31]                                   A-Out(S617)
	S660= ShamtReg.Out=SH                                       ShamtReg-Out(S619)
	S661= ALUOut.Out=a>>SH                                      ALUOut-Out(S621)
	S662= ALUOut.Out26_31=a>>SH[26:31]                          ALUOut-Out(S621)
	S663= ALUOut.Out30_31=a>>SH[30:31]                          ALUOut-Out(S621)
	S664= XER.SOOut=so                                          XER-SO-Out(S623)
	S665= DR4bit.Out={Compare0(a>>SH),so}                       DR4bit-Out(S627)
	S666= DR4bit.Out26_31={Compare0(a>>SH),so}[26:31]           DR4bit-Out(S627)
	S667= DR4bit.Out30_31={Compare0(a>>SH),so}[30:31]           DR4bit-Out(S627)
	S668= CAReg.Out=Carry(a>>SH)                                CAReg-Out(S629)
	S669= CAReg.Out26_31=Carry(a>>SH)[26:31]                    CAReg-Out(S629)
	S670= CAReg.Out30_31=Carry(a>>SH)[30:31]                    CAReg-Out(S629)
	S671= PIDReg.Out=>IMMU.PID                                  Premise(F301)
	S672= IMMU.PID=pid                                          Path(S634,S671)
	S673= PC.Out=>IMMU.IEA                                      Premise(F302)
	S674= IMMU.IEA=addr+4                                       Path(S639,S673)
	S675= IMMU.Addr={pid,addr+4}                                IMMU-Search(S672,S674)
	S676= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S672,S674)
	S677= IMMU.Addr=>IAddrReg.In                                Premise(F303)
	S678= IAddrReg.In={pid,addr+4}                              Path(S675,S677)
	S679= IMMU.Hit=>IMMUHitReg.In                               Premise(F304)
	S680= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S676,S679)
	S681= PC.Out=>ICache.IEA                                    Premise(F305)
	S682= ICache.IEA=addr+4                                     Path(S639,S681)
	S683= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S682)
	S684= ICache.Out=>ICacheReg.In                              Premise(F306)
	S685= ICache.Hit=>ICacheHitReg.In                           Premise(F307)
	S686= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S683,S685)
	S687= IMMUHitReg.Out=>CU.IMemHit                            Premise(F308)
	S688= CU.IMemHit=IMMUHit(pid,addr)                          Path(S643,S687)
	S689= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F309)
	S690= CU.ICacheHit=ICacheHit(addr)                          Path(S649,S689)
	S691= IAddrReg.Out=>IMem.RAddr                              Premise(F310)
	S692= IMem.RAddr={pid,addr}                                 Path(S640,S691)
	S693= IMem.Out={31,rS,rA,SH,1649}                           IMem-Read(S692,S610)
	S694= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S692,S610)
	S695= IMem.Out=>IRMux.MemData                               Premise(F311)
	S696= IRMux.MemData={31,rS,rA,SH,1649}                      Path(S693,S695)
	S697= ICacheReg.Out=>IRMux.CacheData                        Premise(F312)
	S698= IRMux.CacheData={31,rS,rA,SH,1649}                    Path(S646,S697)
	S699= IRMux.Out={31,rS,rA,SH,1649}                          IRMux-Select(S696,S698)
	S700= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F313)
	S701= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S643,S700)
	S702= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F314)
	S703= IRMux.CacheSel=ICacheHit(addr)                        Path(S649,S702)
	S704= IRMux.Out=>IR.In                                      Premise(F315)
	S705= IR.In={31,rS,rA,SH,1649}                              Path(S699,S704)
	S706= IMem.MEM8WordOut=>ICache.WData                        Premise(F316)
	S707= ICache.WData=IMemGet8Word({pid,addr})                 Path(S694,S706)
	S708= PC.Out=>ICache.IEA                                    Premise(F317)
	S709= IR.Out0_5=>CU.Op                                      Premise(F318)
	S710= CU.Op=31                                              Path(S652,S709)
	S711= IR.Out6_10=>GPRegs.RReg1                              Premise(F319)
	S712= GPRegs.RReg1=rS                                       Path(S653,S711)
	S713= GPRegs.Rdata1=a                                       GPRegs-Read(S712,S615)
	S714= IR.Out21_31=>CU.IRFunc                                Premise(F320)
	S715= CU.IRFunc=1649                                        Path(S656,S714)
	S716= CU.Func=su_sra                                        CU(S710,S715)
	S717= GPRegs.Rdata1=>A.In                                   Premise(F321)
	S718= A.In=a                                                Path(S713,S717)
	S719= IR.Out16_20=>ShamtReg.In                              Premise(F322)
	S720= ShamtReg.In=SH                                        Path(S655,S719)
	S721= A.Out=>SU.Data                                        Premise(F323)
	S722= SU.Data=a                                             Path(S657,S721)
	S723= ShamtReg.Out=>SU.Shamt                                Premise(F324)
	S724= SU.Shamt=SH                                           Path(S660,S723)
	S725= CU.Func=>SU.Func                                      Premise(F325)
	S726= SU.Func=su_sra                                        Path(S716,S725)
	S727= SU.Out=a>>SH                                          SU(S722,S724)
	S728= SU.CMP=Compare0(a>>SH)                                SU(S722,S724)
	S729= SU.CA=Carry(a>>SH)                                    SU(S722,S724)
	S730= SU.Out=>ALUOut.In                                     Premise(F326)
	S731= ALUOut.In=a>>SH                                       Path(S727,S730)
	S732= SU.CMP=>DataCmb.A                                     Premise(F327)
	S733= DataCmb.A=Compare0(a>>SH)                             Path(S728,S732)
	S734= XER.SOOut=>DataCmb.B                                  Premise(F328)
	S735= DataCmb.B=so                                          Path(S664,S734)
	S736= DataCmb.Out={Compare0(a>>SH),so}                      DataCmb(S733,S735)
	S737= DataCmb.Out=>DR4bit.In                                Premise(F329)
	S738= DR4bit.In={Compare0(a>>SH),so}                        Path(S736,S737)
	S739= SU.CA=>CAReg.In                                       Premise(F330)
	S740= CAReg.In=Carry(a>>SH)                                 Path(S729,S739)
	S741= IR.Out11_15=>GPRegs.WReg                              Premise(F331)
	S742= GPRegs.WReg=rA                                        Path(S654,S741)
	S743= ALUOut.Out=>GPRegs.WData                              Premise(F332)
	S744= GPRegs.WData=a>>SH                                    Path(S661,S743)
	S745= CAReg.Out=>XER.CAIn                                   Premise(F333)
	S746= XER.CAIn=Carry(a>>SH)                                 Path(S668,S745)
	S747= DR4bit.Out=>CRRegs.CR0In                              Premise(F334)
	S748= CRRegs.CR0In={Compare0(a>>SH),so}                     Path(S665,S747)
	S749= CtrlPIDReg=0                                          Premise(F335)
	S750= [PIDReg]=pid                                          PIDReg-Hold(S593,S749)
	S751= CtrlIMMU=0                                            Premise(F336)
	S752= CtrlPC=0                                              Premise(F337)
	S753= CtrlPCInc=0                                           Premise(F338)
	S754= PC[CIA]=addr                                          PC-Hold(S597,S753)
	S755= PC[Out]=addr+4                                        PC-Hold(S598,S752,S753)
	S756= CtrlIAddrReg=0                                        Premise(F339)
	S757= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S600,S756)
	S758= CtrlIMMUHitReg=0                                      Premise(F340)
	S759= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S602,S758)
	S760= CtrlICache=0                                          Premise(F341)
	S761= ICache[addr]={31,rS,rA,SH,1649}                       ICache-Hold(S604,S760)
	S762= CtrlICacheReg=0                                       Premise(F342)
	S763= [ICacheReg]={31,rS,rA,SH,1649}                        ICacheReg-Hold(S606,S762)
	S764= CtrlICacheHitReg=0                                    Premise(F343)
	S765= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S608,S764)
	S766= CtrlIMem=0                                            Premise(F344)
	S767= IMem[{pid,addr}]={31,rS,rA,SH,1649}                   IMem-Hold(S610,S766)
	S768= CtrlIRMux=0                                           Premise(F345)
	S769= CtrlIR=0                                              Premise(F346)
	S770= [IR]={31,rS,rA,SH,1649}                               IR-Hold(S613,S769)
	S771= CtrlGPRegs=0                                          Premise(F347)
	S772= GPRegs[rS]=a                                          GPRegs-Hold(S615,S771)
	S773= CtrlA=0                                               Premise(F348)
	S774= [A]=a                                                 A-Hold(S617,S773)
	S775= CtrlShamtReg=0                                        Premise(F349)
	S776= [ShamtReg]=SH                                         ShamtReg-Hold(S619,S775)
	S777= CtrlALUOut=0                                          Premise(F350)
	S778= [ALUOut]=a>>SH                                        ALUOut-Hold(S621,S777)
	S779= CtrlXERSO=0                                           Premise(F351)
	S780= XER[SO]=so                                            XER-SO-Hold(S623,S779)
	S781= CtrlXEROV=0                                           Premise(F352)
	S782= CtrlXERCA=0                                           Premise(F353)
	S783= CtrlDR4bit=0                                          Premise(F354)
	S784= [DR4bit]={Compare0(a>>SH),so}                         DR4bit-Hold(S627,S783)
	S785= CtrlCAReg=0                                           Premise(F355)
	S786= [CAReg]=Carry(a>>SH)                                  CAReg-Hold(S629,S785)
	S787= CtrlCRRegs=0                                          Premise(F356)
	S788= CtrlCRRegsCR0=0                                       Premise(F357)
	S789= CtrlCRRegsW4bitRegs=0                                 Premise(F358)
	S790= CtrlCRRegsW1bitRegs=0                                 Premise(F359)

DMMU2	S791= PIDReg.Out=pid                                        PIDReg-Out(S750)
	S792= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S750)
	S793= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S750)
	S794= PC.CIA=addr                                           PC-Out(S754)
	S795= PC.CIA31_28=addr[31:28]                               PC-Out(S754)
	S796= PC.Out=addr+4                                         PC-Out(S755)
	S797= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S757)
	S798= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S757)
	S799= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S757)
	S800= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S759)
	S801= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S759)
	S802= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S759)
	S803= ICacheReg.Out={31,rS,rA,SH,1649}                      ICacheReg-Out(S763)
	S804= ICacheReg.Out26_31={31,rS,rA,SH,1649}[26:31]          ICacheReg-Out(S763)
	S805= ICacheReg.Out30_31={31,rS,rA,SH,1649}[30:31]          ICacheReg-Out(S763)
	S806= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S765)
	S807= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S765)
	S808= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S765)
	S809= IR.Out0_5=31                                          IR-Out(S770)
	S810= IR.Out6_10=rS                                         IR-Out(S770)
	S811= IR.Out11_15=rA                                        IR-Out(S770)
	S812= IR.Out16_20=SH                                        IR-Out(S770)
	S813= IR.Out21_31=1649                                      IR-Out(S770)
	S814= A.Out=a                                               A-Out(S774)
	S815= A.Out26_31=a[26:31]                                   A-Out(S774)
	S816= A.Out30_31=a[30:31]                                   A-Out(S774)
	S817= ShamtReg.Out=SH                                       ShamtReg-Out(S776)
	S818= ALUOut.Out=a>>SH                                      ALUOut-Out(S778)
	S819= ALUOut.Out26_31=a>>SH[26:31]                          ALUOut-Out(S778)
	S820= ALUOut.Out30_31=a>>SH[30:31]                          ALUOut-Out(S778)
	S821= XER.SOOut=so                                          XER-SO-Out(S780)
	S822= DR4bit.Out={Compare0(a>>SH),so}                       DR4bit-Out(S784)
	S823= DR4bit.Out26_31={Compare0(a>>SH),so}[26:31]           DR4bit-Out(S784)
	S824= DR4bit.Out30_31={Compare0(a>>SH),so}[30:31]           DR4bit-Out(S784)
	S825= CAReg.Out=Carry(a>>SH)                                CAReg-Out(S786)
	S826= CAReg.Out26_31=Carry(a>>SH)[26:31]                    CAReg-Out(S786)
	S827= CAReg.Out30_31=Carry(a>>SH)[30:31]                    CAReg-Out(S786)
	S828= PIDReg.Out=>IMMU.PID                                  Premise(F360)
	S829= IMMU.PID=pid                                          Path(S791,S828)
	S830= PC.Out=>IMMU.IEA                                      Premise(F361)
	S831= IMMU.IEA=addr+4                                       Path(S796,S830)
	S832= IMMU.Addr={pid,addr+4}                                IMMU-Search(S829,S831)
	S833= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S829,S831)
	S834= IMMU.Addr=>IAddrReg.In                                Premise(F362)
	S835= IAddrReg.In={pid,addr+4}                              Path(S832,S834)
	S836= IMMU.Hit=>IMMUHitReg.In                               Premise(F363)
	S837= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S833,S836)
	S838= PC.Out=>ICache.IEA                                    Premise(F364)
	S839= ICache.IEA=addr+4                                     Path(S796,S838)
	S840= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S839)
	S841= ICache.Out=>ICacheReg.In                              Premise(F365)
	S842= ICache.Hit=>ICacheHitReg.In                           Premise(F366)
	S843= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S840,S842)
	S844= IMMUHitReg.Out=>CU.IMemHit                            Premise(F367)
	S845= CU.IMemHit=IMMUHit(pid,addr)                          Path(S800,S844)
	S846= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F368)
	S847= CU.ICacheHit=ICacheHit(addr)                          Path(S806,S846)
	S848= IAddrReg.Out=>IMem.RAddr                              Premise(F369)
	S849= IMem.RAddr={pid,addr}                                 Path(S797,S848)
	S850= IMem.Out={31,rS,rA,SH,1649}                           IMem-Read(S849,S767)
	S851= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S849,S767)
	S852= IMem.Out=>IRMux.MemData                               Premise(F370)
	S853= IRMux.MemData={31,rS,rA,SH,1649}                      Path(S850,S852)
	S854= ICacheReg.Out=>IRMux.CacheData                        Premise(F371)
	S855= IRMux.CacheData={31,rS,rA,SH,1649}                    Path(S803,S854)
	S856= IRMux.Out={31,rS,rA,SH,1649}                          IRMux-Select(S853,S855)
	S857= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F372)
	S858= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S800,S857)
	S859= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F373)
	S860= IRMux.CacheSel=ICacheHit(addr)                        Path(S806,S859)
	S861= IRMux.Out=>IR.In                                      Premise(F374)
	S862= IR.In={31,rS,rA,SH,1649}                              Path(S856,S861)
	S863= IMem.MEM8WordOut=>ICache.WData                        Premise(F375)
	S864= ICache.WData=IMemGet8Word({pid,addr})                 Path(S851,S863)
	S865= PC.Out=>ICache.IEA                                    Premise(F376)
	S866= IR.Out0_5=>CU.Op                                      Premise(F377)
	S867= CU.Op=31                                              Path(S809,S866)
	S868= IR.Out6_10=>GPRegs.RReg1                              Premise(F378)
	S869= GPRegs.RReg1=rS                                       Path(S810,S868)
	S870= GPRegs.Rdata1=a                                       GPRegs-Read(S869,S772)
	S871= IR.Out21_31=>CU.IRFunc                                Premise(F379)
	S872= CU.IRFunc=1649                                        Path(S813,S871)
	S873= CU.Func=su_sra                                        CU(S867,S872)
	S874= GPRegs.Rdata1=>A.In                                   Premise(F380)
	S875= A.In=a                                                Path(S870,S874)
	S876= IR.Out16_20=>ShamtReg.In                              Premise(F381)
	S877= ShamtReg.In=SH                                        Path(S812,S876)
	S878= A.Out=>SU.Data                                        Premise(F382)
	S879= SU.Data=a                                             Path(S814,S878)
	S880= ShamtReg.Out=>SU.Shamt                                Premise(F383)
	S881= SU.Shamt=SH                                           Path(S817,S880)
	S882= CU.Func=>SU.Func                                      Premise(F384)
	S883= SU.Func=su_sra                                        Path(S873,S882)
	S884= SU.Out=a>>SH                                          SU(S879,S881)
	S885= SU.CMP=Compare0(a>>SH)                                SU(S879,S881)
	S886= SU.CA=Carry(a>>SH)                                    SU(S879,S881)
	S887= SU.Out=>ALUOut.In                                     Premise(F385)
	S888= ALUOut.In=a>>SH                                       Path(S884,S887)
	S889= SU.CMP=>DataCmb.A                                     Premise(F386)
	S890= DataCmb.A=Compare0(a>>SH)                             Path(S885,S889)
	S891= XER.SOOut=>DataCmb.B                                  Premise(F387)
	S892= DataCmb.B=so                                          Path(S821,S891)
	S893= DataCmb.Out={Compare0(a>>SH),so}                      DataCmb(S890,S892)
	S894= DataCmb.Out=>DR4bit.In                                Premise(F388)
	S895= DR4bit.In={Compare0(a>>SH),so}                        Path(S893,S894)
	S896= SU.CA=>CAReg.In                                       Premise(F389)
	S897= CAReg.In=Carry(a>>SH)                                 Path(S886,S896)
	S898= IR.Out11_15=>GPRegs.WReg                              Premise(F390)
	S899= GPRegs.WReg=rA                                        Path(S811,S898)
	S900= ALUOut.Out=>GPRegs.WData                              Premise(F391)
	S901= GPRegs.WData=a>>SH                                    Path(S818,S900)
	S902= CAReg.Out=>XER.CAIn                                   Premise(F392)
	S903= XER.CAIn=Carry(a>>SH)                                 Path(S825,S902)
	S904= DR4bit.Out=>CRRegs.CR0In                              Premise(F393)
	S905= CRRegs.CR0In={Compare0(a>>SH),so}                     Path(S822,S904)
	S906= CtrlPIDReg=0                                          Premise(F394)
	S907= [PIDReg]=pid                                          PIDReg-Hold(S750,S906)
	S908= CtrlIMMU=0                                            Premise(F395)
	S909= CtrlPC=0                                              Premise(F396)
	S910= CtrlPCInc=0                                           Premise(F397)
	S911= PC[CIA]=addr                                          PC-Hold(S754,S910)
	S912= PC[Out]=addr+4                                        PC-Hold(S755,S909,S910)
	S913= CtrlIAddrReg=0                                        Premise(F398)
	S914= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S757,S913)
	S915= CtrlIMMUHitReg=0                                      Premise(F399)
	S916= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S759,S915)
	S917= CtrlICache=0                                          Premise(F400)
	S918= ICache[addr]={31,rS,rA,SH,1649}                       ICache-Hold(S761,S917)
	S919= CtrlICacheReg=0                                       Premise(F401)
	S920= [ICacheReg]={31,rS,rA,SH,1649}                        ICacheReg-Hold(S763,S919)
	S921= CtrlICacheHitReg=0                                    Premise(F402)
	S922= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S765,S921)
	S923= CtrlIMem=0                                            Premise(F403)
	S924= IMem[{pid,addr}]={31,rS,rA,SH,1649}                   IMem-Hold(S767,S923)
	S925= CtrlIRMux=0                                           Premise(F404)
	S926= CtrlIR=0                                              Premise(F405)
	S927= [IR]={31,rS,rA,SH,1649}                               IR-Hold(S770,S926)
	S928= CtrlGPRegs=0                                          Premise(F406)
	S929= GPRegs[rS]=a                                          GPRegs-Hold(S772,S928)
	S930= CtrlA=0                                               Premise(F407)
	S931= [A]=a                                                 A-Hold(S774,S930)
	S932= CtrlShamtReg=0                                        Premise(F408)
	S933= [ShamtReg]=SH                                         ShamtReg-Hold(S776,S932)
	S934= CtrlALUOut=0                                          Premise(F409)
	S935= [ALUOut]=a>>SH                                        ALUOut-Hold(S778,S934)
	S936= CtrlXERSO=0                                           Premise(F410)
	S937= XER[SO]=so                                            XER-SO-Hold(S780,S936)
	S938= CtrlXEROV=0                                           Premise(F411)
	S939= CtrlXERCA=0                                           Premise(F412)
	S940= CtrlDR4bit=0                                          Premise(F413)
	S941= [DR4bit]={Compare0(a>>SH),so}                         DR4bit-Hold(S784,S940)
	S942= CtrlCAReg=0                                           Premise(F414)
	S943= [CAReg]=Carry(a>>SH)                                  CAReg-Hold(S786,S942)
	S944= CtrlCRRegs=0                                          Premise(F415)
	S945= CtrlCRRegsCR0=0                                       Premise(F416)
	S946= CtrlCRRegsW4bitRegs=0                                 Premise(F417)
	S947= CtrlCRRegsW1bitRegs=0                                 Premise(F418)

WB	S948= PIDReg.Out=pid                                        PIDReg-Out(S907)
	S949= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S907)
	S950= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S907)
	S951= PC.CIA=addr                                           PC-Out(S911)
	S952= PC.CIA31_28=addr[31:28]                               PC-Out(S911)
	S953= PC.Out=addr+4                                         PC-Out(S912)
	S954= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S914)
	S955= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S914)
	S956= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S914)
	S957= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S916)
	S958= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S916)
	S959= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S916)
	S960= ICacheReg.Out={31,rS,rA,SH,1649}                      ICacheReg-Out(S920)
	S961= ICacheReg.Out26_31={31,rS,rA,SH,1649}[26:31]          ICacheReg-Out(S920)
	S962= ICacheReg.Out30_31={31,rS,rA,SH,1649}[30:31]          ICacheReg-Out(S920)
	S963= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S922)
	S964= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S922)
	S965= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S922)
	S966= IR.Out0_5=31                                          IR-Out(S927)
	S967= IR.Out6_10=rS                                         IR-Out(S927)
	S968= IR.Out11_15=rA                                        IR-Out(S927)
	S969= IR.Out16_20=SH                                        IR-Out(S927)
	S970= IR.Out21_31=1649                                      IR-Out(S927)
	S971= A.Out=a                                               A-Out(S931)
	S972= A.Out26_31=a[26:31]                                   A-Out(S931)
	S973= A.Out30_31=a[30:31]                                   A-Out(S931)
	S974= ShamtReg.Out=SH                                       ShamtReg-Out(S933)
	S975= ALUOut.Out=a>>SH                                      ALUOut-Out(S935)
	S976= ALUOut.Out26_31=a>>SH[26:31]                          ALUOut-Out(S935)
	S977= ALUOut.Out30_31=a>>SH[30:31]                          ALUOut-Out(S935)
	S978= XER.SOOut=so                                          XER-SO-Out(S937)
	S979= DR4bit.Out={Compare0(a>>SH),so}                       DR4bit-Out(S941)
	S980= DR4bit.Out26_31={Compare0(a>>SH),so}[26:31]           DR4bit-Out(S941)
	S981= DR4bit.Out30_31={Compare0(a>>SH),so}[30:31]           DR4bit-Out(S941)
	S982= CAReg.Out=Carry(a>>SH)                                CAReg-Out(S943)
	S983= CAReg.Out26_31=Carry(a>>SH)[26:31]                    CAReg-Out(S943)
	S984= CAReg.Out30_31=Carry(a>>SH)[30:31]                    CAReg-Out(S943)
	S985= PIDReg.Out=>IMMU.PID                                  Premise(F419)
	S986= IMMU.PID=pid                                          Path(S948,S985)
	S987= PC.Out=>IMMU.IEA                                      Premise(F420)
	S988= IMMU.IEA=addr+4                                       Path(S953,S987)
	S989= IMMU.Addr={pid,addr+4}                                IMMU-Search(S986,S988)
	S990= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S986,S988)
	S991= IMMU.Addr=>IAddrReg.In                                Premise(F421)
	S992= IAddrReg.In={pid,addr+4}                              Path(S989,S991)
	S993= IMMU.Hit=>IMMUHitReg.In                               Premise(F422)
	S994= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S990,S993)
	S995= PC.Out=>ICache.IEA                                    Premise(F423)
	S996= ICache.IEA=addr+4                                     Path(S953,S995)
	S997= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S996)
	S998= ICache.Out=>ICacheReg.In                              Premise(F424)
	S999= ICache.Hit=>ICacheHitReg.In                           Premise(F425)
	S1000= ICacheHitReg.In=ICacheHit(addr+4)                    Path(S997,S999)
	S1001= IMMUHitReg.Out=>CU.IMemHit                           Premise(F426)
	S1002= CU.IMemHit=IMMUHit(pid,addr)                         Path(S957,S1001)
	S1003= ICacheHitReg.Out=>CU.ICacheHit                       Premise(F427)
	S1004= CU.ICacheHit=ICacheHit(addr)                         Path(S963,S1003)
	S1005= IAddrReg.Out=>IMem.RAddr                             Premise(F428)
	S1006= IMem.RAddr={pid,addr}                                Path(S954,S1005)
	S1007= IMem.Out={31,rS,rA,SH,1649}                          IMem-Read(S1006,S924)
	S1008= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1006,S924)
	S1009= IMem.Out=>IRMux.MemData                              Premise(F429)
	S1010= IRMux.MemData={31,rS,rA,SH,1649}                     Path(S1007,S1009)
	S1011= ICacheReg.Out=>IRMux.CacheData                       Premise(F430)
	S1012= IRMux.CacheData={31,rS,rA,SH,1649}                   Path(S960,S1011)
	S1013= IRMux.Out={31,rS,rA,SH,1649}                         IRMux-Select(S1010,S1012)
	S1014= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F431)
	S1015= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S957,S1014)
	S1016= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F432)
	S1017= IRMux.CacheSel=ICacheHit(addr)                       Path(S963,S1016)
	S1018= IRMux.Out=>IR.In                                     Premise(F433)
	S1019= IR.In={31,rS,rA,SH,1649}                             Path(S1013,S1018)
	S1020= IMem.MEM8WordOut=>ICache.WData                       Premise(F434)
	S1021= ICache.WData=IMemGet8Word({pid,addr})                Path(S1008,S1020)
	S1022= PC.Out=>ICache.IEA                                   Premise(F435)
	S1023= IR.Out0_5=>CU.Op                                     Premise(F436)
	S1024= CU.Op=31                                             Path(S966,S1023)
	S1025= IR.Out6_10=>GPRegs.RReg1                             Premise(F437)
	S1026= GPRegs.RReg1=rS                                      Path(S967,S1025)
	S1027= GPRegs.Rdata1=a                                      GPRegs-Read(S1026,S929)
	S1028= IR.Out21_31=>CU.IRFunc                               Premise(F438)
	S1029= CU.IRFunc=1649                                       Path(S970,S1028)
	S1030= CU.Func=su_sra                                       CU(S1024,S1029)
	S1031= GPRegs.Rdata1=>A.In                                  Premise(F439)
	S1032= A.In=a                                               Path(S1027,S1031)
	S1033= IR.Out16_20=>ShamtReg.In                             Premise(F440)
	S1034= ShamtReg.In=SH                                       Path(S969,S1033)
	S1035= A.Out=>SU.Data                                       Premise(F441)
	S1036= SU.Data=a                                            Path(S971,S1035)
	S1037= ShamtReg.Out=>SU.Shamt                               Premise(F442)
	S1038= SU.Shamt=SH                                          Path(S974,S1037)
	S1039= CU.Func=>SU.Func                                     Premise(F443)
	S1040= SU.Func=su_sra                                       Path(S1030,S1039)
	S1041= SU.Out=a>>SH                                         SU(S1036,S1038)
	S1042= SU.CMP=Compare0(a>>SH)                               SU(S1036,S1038)
	S1043= SU.CA=Carry(a>>SH)                                   SU(S1036,S1038)
	S1044= SU.Out=>ALUOut.In                                    Premise(F444)
	S1045= ALUOut.In=a>>SH                                      Path(S1041,S1044)
	S1046= SU.CMP=>DataCmb.A                                    Premise(F445)
	S1047= DataCmb.A=Compare0(a>>SH)                            Path(S1042,S1046)
	S1048= XER.SOOut=>DataCmb.B                                 Premise(F446)
	S1049= DataCmb.B=so                                         Path(S978,S1048)
	S1050= DataCmb.Out={Compare0(a>>SH),so}                     DataCmb(S1047,S1049)
	S1051= DataCmb.Out=>DR4bit.In                               Premise(F447)
	S1052= DR4bit.In={Compare0(a>>SH),so}                       Path(S1050,S1051)
	S1053= SU.CA=>CAReg.In                                      Premise(F448)
	S1054= CAReg.In=Carry(a>>SH)                                Path(S1043,S1053)
	S1055= IR.Out11_15=>GPRegs.WReg                             Premise(F449)
	S1056= GPRegs.WReg=rA                                       Path(S968,S1055)
	S1057= ALUOut.Out=>GPRegs.WData                             Premise(F450)
	S1058= GPRegs.WData=a>>SH                                   Path(S975,S1057)
	S1059= CAReg.Out=>XER.CAIn                                  Premise(F451)
	S1060= XER.CAIn=Carry(a>>SH)                                Path(S982,S1059)
	S1061= DR4bit.Out=>CRRegs.CR0In                             Premise(F452)
	S1062= CRRegs.CR0In={Compare0(a>>SH),so}                    Path(S979,S1061)
	S1063= CtrlPIDReg=0                                         Premise(F453)
	S1064= [PIDReg]=pid                                         PIDReg-Hold(S907,S1063)
	S1065= CtrlIMMU=0                                           Premise(F454)
	S1066= CtrlPC=0                                             Premise(F455)
	S1067= CtrlPCInc=0                                          Premise(F456)
	S1068= PC[CIA]=addr                                         PC-Hold(S911,S1067)
	S1069= PC[Out]=addr+4                                       PC-Hold(S912,S1066,S1067)
	S1070= CtrlIAddrReg=0                                       Premise(F457)
	S1071= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S914,S1070)
	S1072= CtrlIMMUHitReg=0                                     Premise(F458)
	S1073= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S916,S1072)
	S1074= CtrlICache=0                                         Premise(F459)
	S1075= ICache[addr]={31,rS,rA,SH,1649}                      ICache-Hold(S918,S1074)
	S1076= CtrlICacheReg=0                                      Premise(F460)
	S1077= [ICacheReg]={31,rS,rA,SH,1649}                       ICacheReg-Hold(S920,S1076)
	S1078= CtrlICacheHitReg=0                                   Premise(F461)
	S1079= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S922,S1078)
	S1080= CtrlIMem=0                                           Premise(F462)
	S1081= IMem[{pid,addr}]={31,rS,rA,SH,1649}                  IMem-Hold(S924,S1080)
	S1082= CtrlIRMux=0                                          Premise(F463)
	S1083= CtrlIR=0                                             Premise(F464)
	S1084= [IR]={31,rS,rA,SH,1649}                              IR-Hold(S927,S1083)
	S1085= CtrlGPRegs=1                                         Premise(F465)
	S1086= GPRegs[rA]=a>>SH                                     GPRegs-Write(S1056,S1058,S1085)
	S1087= CtrlA=0                                              Premise(F466)
	S1088= [A]=a                                                A-Hold(S931,S1087)
	S1089= CtrlShamtReg=0                                       Premise(F467)
	S1090= [ShamtReg]=SH                                        ShamtReg-Hold(S933,S1089)
	S1091= CtrlALUOut=0                                         Premise(F468)
	S1092= [ALUOut]=a>>SH                                       ALUOut-Hold(S935,S1091)
	S1093= CtrlXERSO=0                                          Premise(F469)
	S1094= XER[SO]=so                                           XER-SO-Hold(S937,S1093)
	S1095= CtrlXEROV=0                                          Premise(F470)
	S1096= CtrlXERCA=1                                          Premise(F471)
	S1097= XER[CA]=Carry(a>>SH)                                 XER-CA-Write(S1060,S1096)
	S1098= CtrlDR4bit=0                                         Premise(F472)
	S1099= [DR4bit]={Compare0(a>>SH),so}                        DR4bit-Hold(S941,S1098)
	S1100= CtrlCAReg=0                                          Premise(F473)
	S1101= [CAReg]=Carry(a>>SH)                                 CAReg-Hold(S943,S1100)
	S1102= CtrlCRRegs=0                                         Premise(F474)
	S1103= CtrlCRRegsCR0=1                                      Premise(F475)
	S1104= CRRegs[CR0]={Compare0(a>>SH),so}                     CRRegs-CR0-Write(S1062,S1103)
	S1105= CtrlCRRegsW4bitRegs=0                                Premise(F476)
	S1106= CtrlCRRegsW1bitRegs=0                                Premise(F477)

POST	S1064= [PIDReg]=pid                                         PIDReg-Hold(S907,S1063)
	S1068= PC[CIA]=addr                                         PC-Hold(S911,S1067)
	S1069= PC[Out]=addr+4                                       PC-Hold(S912,S1066,S1067)
	S1071= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S914,S1070)
	S1073= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S916,S1072)
	S1075= ICache[addr]={31,rS,rA,SH,1649}                      ICache-Hold(S918,S1074)
	S1077= [ICacheReg]={31,rS,rA,SH,1649}                       ICacheReg-Hold(S920,S1076)
	S1079= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S922,S1078)
	S1081= IMem[{pid,addr}]={31,rS,rA,SH,1649}                  IMem-Hold(S924,S1080)
	S1084= [IR]={31,rS,rA,SH,1649}                              IR-Hold(S927,S1083)
	S1086= GPRegs[rA]=a>>SH                                     GPRegs-Write(S1056,S1058,S1085)
	S1088= [A]=a                                                A-Hold(S931,S1087)
	S1090= [ShamtReg]=SH                                        ShamtReg-Hold(S933,S1089)
	S1092= [ALUOut]=a>>SH                                       ALUOut-Hold(S935,S1091)
	S1094= XER[SO]=so                                           XER-SO-Hold(S937,S1093)
	S1097= XER[CA]=Carry(a>>SH)                                 XER-CA-Write(S1060,S1096)
	S1099= [DR4bit]={Compare0(a>>SH),so}                        DR4bit-Hold(S941,S1098)
	S1101= [CAReg]=Carry(a>>SH)                                 CAReg-Hold(S943,S1100)
	S1104= CRRegs[CR0]={Compare0(a>>SH),so}                     CRRegs-CR0-Write(S1062,S1103)

