<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: typedef_ADC_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">typedef_ADC_t Struct Reference<div class="ingroups"><a class="el" href="group__ADC.html">ADC</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Memory arrangement of the ADC peripheral.  
 <a href="structtypedef__ADC__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4f6e527e8dec423397ba57f24ada6a7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a4f6e527e8dec423397ba57f24ada6a7a">SR</a></td></tr>
<tr class="memdesc:a4f6e527e8dec423397ba57f24ada6a7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register.  <a href="structtypedef__ADC__t.html#a4f6e527e8dec423397ba57f24ada6a7a">More...</a><br /></td></tr>
<tr class="separator:a4f6e527e8dec423397ba57f24ada6a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68851560f40784e25f84307bf7335de8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a68851560f40784e25f84307bf7335de8">CR1</a></td></tr>
<tr class="memdesc:a68851560f40784e25f84307bf7335de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 1.  <a href="structtypedef__ADC__t.html#a68851560f40784e25f84307bf7335de8">More...</a><br /></td></tr>
<tr class="separator:a68851560f40784e25f84307bf7335de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2840990c2b8a0378e4cd72378021ff58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a2840990c2b8a0378e4cd72378021ff58">CR2</a></td></tr>
<tr class="memdesc:a2840990c2b8a0378e4cd72378021ff58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 2.  <a href="structtypedef__ADC__t.html#a2840990c2b8a0378e4cd72378021ff58">More...</a><br /></td></tr>
<tr class="separator:a2840990c2b8a0378e4cd72378021ff58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057b5ac3038fb5ae480d81cc10d29ed5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a057b5ac3038fb5ae480d81cc10d29ed5">SMPR1</a></td></tr>
<tr class="memdesc:a057b5ac3038fb5ae480d81cc10d29ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample Time Register 1.  <a href="structtypedef__ADC__t.html#a057b5ac3038fb5ae480d81cc10d29ed5">More...</a><br /></td></tr>
<tr class="separator:a057b5ac3038fb5ae480d81cc10d29ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c666342181db139adabc05abf0ccfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a29c666342181db139adabc05abf0ccfa">SMPR2</a></td></tr>
<tr class="memdesc:a29c666342181db139adabc05abf0ccfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample Time Register 2.  <a href="structtypedef__ADC__t.html#a29c666342181db139adabc05abf0ccfa">More...</a><br /></td></tr>
<tr class="separator:a29c666342181db139adabc05abf0ccfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f4e5c2a3ddec5651791bede149a0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a68f4e5c2a3ddec5651791bede149a0db">JOFR1</a></td></tr>
<tr class="memdesc:a68f4e5c2a3ddec5651791bede149a0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Channel Data Offset Register 1.  <a href="structtypedef__ADC__t.html#a68f4e5c2a3ddec5651791bede149a0db">More...</a><br /></td></tr>
<tr class="separator:a68f4e5c2a3ddec5651791bede149a0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac39243fd5c3ccc5d8ef0b0cc2573892c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#ac39243fd5c3ccc5d8ef0b0cc2573892c">JOFR2</a></td></tr>
<tr class="memdesc:ac39243fd5c3ccc5d8ef0b0cc2573892c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Channel Data Offset Register 2.  <a href="structtypedef__ADC__t.html#ac39243fd5c3ccc5d8ef0b0cc2573892c">More...</a><br /></td></tr>
<tr class="separator:ac39243fd5c3ccc5d8ef0b0cc2573892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fff7eefa1f7a07a5f8587238bddbee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a81fff7eefa1f7a07a5f8587238bddbee">JOFR3</a></td></tr>
<tr class="memdesc:a81fff7eefa1f7a07a5f8587238bddbee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Channel Data Offset Register 3.  <a href="structtypedef__ADC__t.html#a81fff7eefa1f7a07a5f8587238bddbee">More...</a><br /></td></tr>
<tr class="separator:a81fff7eefa1f7a07a5f8587238bddbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32830503bc0aebc3fc4188c6f719f2c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a32830503bc0aebc3fc4188c6f719f2c2">JOFR4</a></td></tr>
<tr class="memdesc:a32830503bc0aebc3fc4188c6f719f2c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Channel Data Offset Register 4.  <a href="structtypedef__ADC__t.html#a32830503bc0aebc3fc4188c6f719f2c2">More...</a><br /></td></tr>
<tr class="separator:a32830503bc0aebc3fc4188c6f719f2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74001fc8b257e820324dd74e42a8316c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a74001fc8b257e820324dd74e42a8316c">HTR</a></td></tr>
<tr class="memdesc:a74001fc8b257e820324dd74e42a8316c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Higher Threshold Register.  <a href="structtypedef__ADC__t.html#a74001fc8b257e820324dd74e42a8316c">More...</a><br /></td></tr>
<tr class="separator:a74001fc8b257e820324dd74e42a8316c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71f2f8b4375d89db612ee7993622132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#ab71f2f8b4375d89db612ee7993622132">LTR</a></td></tr>
<tr class="memdesc:ab71f2f8b4375d89db612ee7993622132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Lower Threshold Register.  <a href="structtypedef__ADC__t.html#ab71f2f8b4375d89db612ee7993622132">More...</a><br /></td></tr>
<tr class="separator:ab71f2f8b4375d89db612ee7993622132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd691dbcfb68b72a997a3b18848a143"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a3dd691dbcfb68b72a997a3b18848a143">SQR1</a></td></tr>
<tr class="memdesc:a3dd691dbcfb68b72a997a3b18848a143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regular Sequence Register 1.  <a href="structtypedef__ADC__t.html#a3dd691dbcfb68b72a997a3b18848a143">More...</a><br /></td></tr>
<tr class="separator:a3dd691dbcfb68b72a997a3b18848a143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8276462d999650918ed108ccbe193489"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a8276462d999650918ed108ccbe193489">SQR2</a></td></tr>
<tr class="memdesc:a8276462d999650918ed108ccbe193489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regular Sequence Register 2.  <a href="structtypedef__ADC__t.html#a8276462d999650918ed108ccbe193489">More...</a><br /></td></tr>
<tr class="separator:a8276462d999650918ed108ccbe193489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90383f7529c685893632aff3ffffa82c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a90383f7529c685893632aff3ffffa82c">SQR3</a></td></tr>
<tr class="memdesc:a90383f7529c685893632aff3ffffa82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regular Sequence Register 3.  <a href="structtypedef__ADC__t.html#a90383f7529c685893632aff3ffffa82c">More...</a><br /></td></tr>
<tr class="separator:a90383f7529c685893632aff3ffffa82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b47527debd9e0ddf1f3f2813749d54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a78b47527debd9e0ddf1f3f2813749d54">JSQR</a></td></tr>
<tr class="memdesc:a78b47527debd9e0ddf1f3f2813749d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Sequence Register.  <a href="structtypedef__ADC__t.html#a78b47527debd9e0ddf1f3f2813749d54">More...</a><br /></td></tr>
<tr class="separator:a78b47527debd9e0ddf1f3f2813749d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecdc9d76d92712a31767099f76f1030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#afecdc9d76d92712a31767099f76f1030">JDR1</a></td></tr>
<tr class="memdesc:afecdc9d76d92712a31767099f76f1030"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Data Register 1.  <a href="structtypedef__ADC__t.html#afecdc9d76d92712a31767099f76f1030">More...</a><br /></td></tr>
<tr class="separator:afecdc9d76d92712a31767099f76f1030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefe00f04279ff3cf84730bf25d5eed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#aeefe00f04279ff3cf84730bf25d5eed6">JDR2</a></td></tr>
<tr class="memdesc:aeefe00f04279ff3cf84730bf25d5eed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Data Register 2.  <a href="structtypedef__ADC__t.html#aeefe00f04279ff3cf84730bf25d5eed6">More...</a><br /></td></tr>
<tr class="separator:aeefe00f04279ff3cf84730bf25d5eed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8060e24bdb469476985ffdce2c8e6c88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a8060e24bdb469476985ffdce2c8e6c88">JDR3</a></td></tr>
<tr class="memdesc:a8060e24bdb469476985ffdce2c8e6c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Data Register 3.  <a href="structtypedef__ADC__t.html#a8060e24bdb469476985ffdce2c8e6c88">More...</a><br /></td></tr>
<tr class="separator:a8060e24bdb469476985ffdce2c8e6c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eee75b42ab16e6efcfb4e785445b9e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a5eee75b42ab16e6efcfb4e785445b9e0">JDR4</a></td></tr>
<tr class="memdesc:a5eee75b42ab16e6efcfb4e785445b9e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injected Data Register 4.  <a href="structtypedef__ADC__t.html#a5eee75b42ab16e6efcfb4e785445b9e0">More...</a><br /></td></tr>
<tr class="separator:a5eee75b42ab16e6efcfb4e785445b9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b5a72f6d275cd4842821c489fdf09a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a62b5a72f6d275cd4842821c489fdf09a">DR</a></td></tr>
<tr class="memdesc:a62b5a72f6d275cd4842821c489fdf09a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regular Data Register.  <a href="structtypedef__ADC__t.html#a62b5a72f6d275cd4842821c489fdf09a">More...</a><br /></td></tr>
<tr class="separator:a62b5a72f6d275cd4842821c489fdf09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aeec6d6632ff1033704fcd84a64fd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html#a13aeec6d6632ff1033704fcd84a64fd2">CCR</a></td></tr>
<tr class="memdesc:a13aeec6d6632ff1033704fcd84a64fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Control Register.  <a href="structtypedef__ADC__t.html#a13aeec6d6632ff1033704fcd84a64fd2">More...</a><br /></td></tr>
<tr class="separator:a13aeec6d6632ff1033704fcd84a64fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The structure contains all the registers of the Analog to Digital Converter peripheral. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a13aeec6d6632ff1033704fcd84a64fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aeec6d6632ff1033704fcd84a64fd2">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68851560f40784e25f84307bf7335de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68851560f40784e25f84307bf7335de8">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2840990c2b8a0378e4cd72378021ff58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2840990c2b8a0378e4cd72378021ff58">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62b5a72f6d275cd4842821c489fdf09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b5a72f6d275cd4842821c489fdf09a">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::DR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74001fc8b257e820324dd74e42a8316c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74001fc8b257e820324dd74e42a8316c">&#9670;&nbsp;</a></span>HTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::HTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afecdc9d76d92712a31767099f76f1030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afecdc9d76d92712a31767099f76f1030">&#9670;&nbsp;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeefe00f04279ff3cf84730bf25d5eed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefe00f04279ff3cf84730bf25d5eed6">&#9670;&nbsp;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8060e24bdb469476985ffdce2c8e6c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8060e24bdb469476985ffdce2c8e6c88">&#9670;&nbsp;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eee75b42ab16e6efcfb4e785445b9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eee75b42ab16e6efcfb4e785445b9e0">&#9670;&nbsp;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f4e5c2a3ddec5651791bede149a0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f4e5c2a3ddec5651791bede149a0db">&#9670;&nbsp;</a></span>JOFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JOFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac39243fd5c3ccc5d8ef0b0cc2573892c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac39243fd5c3ccc5d8ef0b0cc2573892c">&#9670;&nbsp;</a></span>JOFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JOFR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81fff7eefa1f7a07a5f8587238bddbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81fff7eefa1f7a07a5f8587238bddbee">&#9670;&nbsp;</a></span>JOFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JOFR3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32830503bc0aebc3fc4188c6f719f2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32830503bc0aebc3fc4188c6f719f2c2">&#9670;&nbsp;</a></span>JOFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JOFR4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78b47527debd9e0ddf1f3f2813749d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b47527debd9e0ddf1f3f2813749d54">&#9670;&nbsp;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab71f2f8b4375d89db612ee7993622132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71f2f8b4375d89db612ee7993622132">&#9670;&nbsp;</a></span>LTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::LTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a057b5ac3038fb5ae480d81cc10d29ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057b5ac3038fb5ae480d81cc10d29ed5">&#9670;&nbsp;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c666342181db139adabc05abf0ccfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c666342181db139adabc05abf0ccfa">&#9670;&nbsp;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dd691dbcfb68b72a997a3b18848a143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd691dbcfb68b72a997a3b18848a143">&#9670;&nbsp;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8276462d999650918ed108ccbe193489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8276462d999650918ed108ccbe193489">&#9670;&nbsp;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90383f7529c685893632aff3ffffa82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90383f7529c685893632aff3ffffa82c">&#9670;&nbsp;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f6e527e8dec423397ba57f24ada6a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f6e527e8dec423397ba57f24ada6a7a">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_ADC_t::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
