Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 17 06:04:16 2020
| Host         : ESL16 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_Level_methodology_drc_routed.rpt -pb Top_Level_methodology_drc_routed.pb -rpx Top_Level_methodology_drc_routed.rpx
| Design       : Top_Level
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 23         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 10         |
| TIMING-20 | Warning          | Non-clocked latch             | 8          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin PromptCounter/tmp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin PromptCounter/tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin PromptCounter/tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin PromptCounter/tmp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter0/tmpD_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter0/tmp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter0/tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter0/tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter0/tmp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter1/tmpD_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter1/tmp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter1/tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter1/tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter1/tmp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter2/tmpD_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter2/tmp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter2/tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter2/tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter2/tmp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter3/tmp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter3/tmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter3/tmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin bit_counter3/tmp_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell prompt_divider/DP_sig_prompt_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) DP_sig_prompt_reg/PRE, prompt_divider/count_reg[0]/CLR, prompt_divider/count_reg[10]/CLR, prompt_divider/count_reg[11]/CLR, prompt_divider/count_reg[12]/CLR, prompt_divider/count_reg[13]/CLR, prompt_divider/count_reg[14]/CLR, prompt_divider/count_reg[15]/CLR, prompt_divider/count_reg[16]/CLR, prompt_divider/count_reg[17]/CLR, prompt_divider/count_reg[18]/CLR, prompt_divider/count_reg[19]/CLR, prompt_divider/count_reg[1]/CLR, prompt_divider/count_reg[20]/CLR, prompt_divider/count_reg[21]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on DP relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch DP_sig_prompt_reg cannot be properly analyzed as its control pin DP_sig_prompt_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch count_enable_signal_reg cannot be properly analyzed as its control pin count_enable_signal_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch current_state_reg[0] cannot be properly analyzed as its control pin current_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch current_state_reg[1] cannot be properly analyzed as its control pin current_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch wire_2_reg[0] cannot be properly analyzed as its control pin wire_2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch wire_2_reg[1] cannot be properly analyzed as its control pin wire_2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch wire_2_reg[2] cannot be properly analyzed as its control pin wire_2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch wire_2_reg[3] cannot be properly analyzed as its control pin wire_2_reg[3]/G is not reached by a timing clock
Related violations: <none>


