// Seed: 1164464683
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6,
    output id_7
);
  type_14(
      id_4, 1, 1 - 1'h0
  ); type_15(
      1 == 1'b0, 1, 1'b0, id_4
  );
  logic id_8;
  logic id_9;
endmodule
