;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UP
UP__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
UP__0__MASK EQU 0x08
UP__0__PC EQU CYREG_IO_PC_PRT15_PC3
UP__0__PORT EQU 15
UP__0__SHIFT EQU 3
UP__AG EQU CYREG_PRT15_AG
UP__AMUX EQU CYREG_PRT15_AMUX
UP__BIE EQU CYREG_PRT15_BIE
UP__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UP__BYP EQU CYREG_PRT15_BYP
UP__CTL EQU CYREG_PRT15_CTL
UP__DM0 EQU CYREG_PRT15_DM0
UP__DM1 EQU CYREG_PRT15_DM1
UP__DM2 EQU CYREG_PRT15_DM2
UP__DR EQU CYREG_PRT15_DR
UP__INP_DIS EQU CYREG_PRT15_INP_DIS
UP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UP__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UP__LCD_EN EQU CYREG_PRT15_LCD_EN
UP__MASK EQU 0x08
UP__PORT EQU 15
UP__PRT EQU CYREG_PRT15_PRT
UP__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UP__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UP__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UP__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UP__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UP__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UP__PS EQU CYREG_PRT15_PS
UP__SHIFT EQU 3
UP__SLW EQU CYREG_PRT15_SLW

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x04
ADC_SAR_IRQ__INTC_NUMBER EQU 2
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_theACLK__INDEX EQU 0x00
ADC_SAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_theACLK__PM_STBY_MSK EQU 0x01
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x02

; D_I
D_I__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
D_I__0__MASK EQU 0x20
D_I__0__PC EQU CYREG_PRT4_PC5
D_I__0__PORT EQU 4
D_I__0__SHIFT EQU 5
D_I__AG EQU CYREG_PRT4_AG
D_I__AMUX EQU CYREG_PRT4_AMUX
D_I__BIE EQU CYREG_PRT4_BIE
D_I__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D_I__BYP EQU CYREG_PRT4_BYP
D_I__CTL EQU CYREG_PRT4_CTL
D_I__DM0 EQU CYREG_PRT4_DM0
D_I__DM1 EQU CYREG_PRT4_DM1
D_I__DM2 EQU CYREG_PRT4_DM2
D_I__DR EQU CYREG_PRT4_DR
D_I__INP_DIS EQU CYREG_PRT4_INP_DIS
D_I__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
D_I__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D_I__LCD_EN EQU CYREG_PRT4_LCD_EN
D_I__MASK EQU 0x20
D_I__PORT EQU 4
D_I__PRT EQU CYREG_PRT4_PRT
D_I__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D_I__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D_I__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D_I__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D_I__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D_I__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D_I__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D_I__PS EQU CYREG_PRT4_PS
D_I__SHIFT EQU 5
D_I__SLW EQU CYREG_PRT4_SLW

; RX1
RX1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX1__INTC_MASK EQU 0x01
RX1__INTC_NUMBER EQU 0
RX1__INTC_PRIOR_NUM EQU 7
RX1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RX1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; R_W
R_W__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
R_W__0__MASK EQU 0x40
R_W__0__PC EQU CYREG_PRT4_PC6
R_W__0__PORT EQU 4
R_W__0__SHIFT EQU 6
R_W__AG EQU CYREG_PRT4_AG
R_W__AMUX EQU CYREG_PRT4_AMUX
R_W__BIE EQU CYREG_PRT4_BIE
R_W__BIT_MASK EQU CYREG_PRT4_BIT_MASK
R_W__BYP EQU CYREG_PRT4_BYP
R_W__CTL EQU CYREG_PRT4_CTL
R_W__DM0 EQU CYREG_PRT4_DM0
R_W__DM1 EQU CYREG_PRT4_DM1
R_W__DM2 EQU CYREG_PRT4_DM2
R_W__DR EQU CYREG_PRT4_DR
R_W__INP_DIS EQU CYREG_PRT4_INP_DIS
R_W__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
R_W__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
R_W__LCD_EN EQU CYREG_PRT4_LCD_EN
R_W__MASK EQU 0x40
R_W__PORT EQU 4
R_W__PRT EQU CYREG_PRT4_PRT
R_W__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
R_W__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
R_W__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
R_W__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
R_W__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
R_W__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
R_W__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
R_W__PS EQU CYREG_PRT4_PS
R_W__SHIFT EQU 6
R_W__SLW EQU CYREG_PRT4_SLW

; SSR
SSR__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
SSR__0__MASK EQU 0x02
SSR__0__PC EQU CYREG_IO_PC_PRT15_PC1
SSR__0__PORT EQU 15
SSR__0__SHIFT EQU 1
SSR__AG EQU CYREG_PRT15_AG
SSR__AMUX EQU CYREG_PRT15_AMUX
SSR__BIE EQU CYREG_PRT15_BIE
SSR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SSR__BYP EQU CYREG_PRT15_BYP
SSR__CTL EQU CYREG_PRT15_CTL
SSR__DM0 EQU CYREG_PRT15_DM0
SSR__DM1 EQU CYREG_PRT15_DM1
SSR__DM2 EQU CYREG_PRT15_DM2
SSR__DR EQU CYREG_PRT15_DR
SSR__INP_DIS EQU CYREG_PRT15_INP_DIS
SSR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SSR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SSR__LCD_EN EQU CYREG_PRT15_LCD_EN
SSR__MASK EQU 0x02
SSR__PORT EQU 15
SSR__PRT EQU CYREG_PRT15_PRT
SSR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SSR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SSR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SSR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SSR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SSR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SSR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SSR__PS EQU CYREG_PRT15_PS
SSR__SHIFT EQU 1
SSR__SLW EQU CYREG_PRT15_SLW

; CS_1
CS_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
CS_1__0__MASK EQU 0x04
CS_1__0__PC EQU CYREG_PRT2_PC2
CS_1__0__PORT EQU 2
CS_1__0__SHIFT EQU 2
CS_1__AG EQU CYREG_PRT2_AG
CS_1__AMUX EQU CYREG_PRT2_AMUX
CS_1__BIE EQU CYREG_PRT2_BIE
CS_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS_1__BYP EQU CYREG_PRT2_BYP
CS_1__CTL EQU CYREG_PRT2_CTL
CS_1__DM0 EQU CYREG_PRT2_DM0
CS_1__DM1 EQU CYREG_PRT2_DM1
CS_1__DM2 EQU CYREG_PRT2_DM2
CS_1__DR EQU CYREG_PRT2_DR
CS_1__INP_DIS EQU CYREG_PRT2_INP_DIS
CS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS_1__LCD_EN EQU CYREG_PRT2_LCD_EN
CS_1__MASK EQU 0x04
CS_1__PORT EQU 2
CS_1__PRT EQU CYREG_PRT2_PRT
CS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS_1__PS EQU CYREG_PRT2_PS
CS_1__SHIFT EQU 2
CS_1__SLW EQU CYREG_PRT2_SLW

; CS_2
CS_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
CS_2__0__MASK EQU 0x08
CS_2__0__PC EQU CYREG_PRT2_PC3
CS_2__0__PORT EQU 2
CS_2__0__SHIFT EQU 3
CS_2__AG EQU CYREG_PRT2_AG
CS_2__AMUX EQU CYREG_PRT2_AMUX
CS_2__BIE EQU CYREG_PRT2_BIE
CS_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS_2__BYP EQU CYREG_PRT2_BYP
CS_2__CTL EQU CYREG_PRT2_CTL
CS_2__DM0 EQU CYREG_PRT2_DM0
CS_2__DM1 EQU CYREG_PRT2_DM1
CS_2__DM2 EQU CYREG_PRT2_DM2
CS_2__DR EQU CYREG_PRT2_DR
CS_2__INP_DIS EQU CYREG_PRT2_INP_DIS
CS_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS_2__LCD_EN EQU CYREG_PRT2_LCD_EN
CS_2__MASK EQU 0x08
CS_2__PORT EQU 2
CS_2__PRT EQU CYREG_PRT2_PRT
CS_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS_2__PS EQU CYREG_PRT2_PS
CS_2__SHIFT EQU 3
CS_2__SLW EQU CYREG_PRT2_SLW

; DB_0
DB_0__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
DB_0__0__MASK EQU 0x01
DB_0__0__PC EQU CYREG_PRT6_PC0
DB_0__0__PORT EQU 6
DB_0__0__SHIFT EQU 0
DB_0__AG EQU CYREG_PRT6_AG
DB_0__AMUX EQU CYREG_PRT6_AMUX
DB_0__BIE EQU CYREG_PRT6_BIE
DB_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DB_0__BYP EQU CYREG_PRT6_BYP
DB_0__CTL EQU CYREG_PRT6_CTL
DB_0__DM0 EQU CYREG_PRT6_DM0
DB_0__DM1 EQU CYREG_PRT6_DM1
DB_0__DM2 EQU CYREG_PRT6_DM2
DB_0__DR EQU CYREG_PRT6_DR
DB_0__INP_DIS EQU CYREG_PRT6_INP_DIS
DB_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DB_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DB_0__LCD_EN EQU CYREG_PRT6_LCD_EN
DB_0__MASK EQU 0x01
DB_0__PORT EQU 6
DB_0__PRT EQU CYREG_PRT6_PRT
DB_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DB_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DB_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DB_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DB_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DB_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DB_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DB_0__PS EQU CYREG_PRT6_PS
DB_0__SHIFT EQU 0
DB_0__SLW EQU CYREG_PRT6_SLW

; DB_1
DB_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
DB_1__0__MASK EQU 0x02
DB_1__0__PC EQU CYREG_PRT6_PC1
DB_1__0__PORT EQU 6
DB_1__0__SHIFT EQU 1
DB_1__AG EQU CYREG_PRT6_AG
DB_1__AMUX EQU CYREG_PRT6_AMUX
DB_1__BIE EQU CYREG_PRT6_BIE
DB_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DB_1__BYP EQU CYREG_PRT6_BYP
DB_1__CTL EQU CYREG_PRT6_CTL
DB_1__DM0 EQU CYREG_PRT6_DM0
DB_1__DM1 EQU CYREG_PRT6_DM1
DB_1__DM2 EQU CYREG_PRT6_DM2
DB_1__DR EQU CYREG_PRT6_DR
DB_1__INP_DIS EQU CYREG_PRT6_INP_DIS
DB_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DB_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DB_1__LCD_EN EQU CYREG_PRT6_LCD_EN
DB_1__MASK EQU 0x02
DB_1__PORT EQU 6
DB_1__PRT EQU CYREG_PRT6_PRT
DB_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DB_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DB_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DB_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DB_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DB_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DB_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DB_1__PS EQU CYREG_PRT6_PS
DB_1__SHIFT EQU 1
DB_1__SLW EQU CYREG_PRT6_SLW

; DB_2
DB_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
DB_2__0__MASK EQU 0x04
DB_2__0__PC EQU CYREG_PRT6_PC2
DB_2__0__PORT EQU 6
DB_2__0__SHIFT EQU 2
DB_2__AG EQU CYREG_PRT6_AG
DB_2__AMUX EQU CYREG_PRT6_AMUX
DB_2__BIE EQU CYREG_PRT6_BIE
DB_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DB_2__BYP EQU CYREG_PRT6_BYP
DB_2__CTL EQU CYREG_PRT6_CTL
DB_2__DM0 EQU CYREG_PRT6_DM0
DB_2__DM1 EQU CYREG_PRT6_DM1
DB_2__DM2 EQU CYREG_PRT6_DM2
DB_2__DR EQU CYREG_PRT6_DR
DB_2__INP_DIS EQU CYREG_PRT6_INP_DIS
DB_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DB_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DB_2__LCD_EN EQU CYREG_PRT6_LCD_EN
DB_2__MASK EQU 0x04
DB_2__PORT EQU 6
DB_2__PRT EQU CYREG_PRT6_PRT
DB_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DB_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DB_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DB_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DB_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DB_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DB_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DB_2__PS EQU CYREG_PRT6_PS
DB_2__SHIFT EQU 2
DB_2__SLW EQU CYREG_PRT6_SLW

; DB_3
DB_3__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
DB_3__0__MASK EQU 0x08
DB_3__0__PC EQU CYREG_PRT6_PC3
DB_3__0__PORT EQU 6
DB_3__0__SHIFT EQU 3
DB_3__AG EQU CYREG_PRT6_AG
DB_3__AMUX EQU CYREG_PRT6_AMUX
DB_3__BIE EQU CYREG_PRT6_BIE
DB_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DB_3__BYP EQU CYREG_PRT6_BYP
DB_3__CTL EQU CYREG_PRT6_CTL
DB_3__DM0 EQU CYREG_PRT6_DM0
DB_3__DM1 EQU CYREG_PRT6_DM1
DB_3__DM2 EQU CYREG_PRT6_DM2
DB_3__DR EQU CYREG_PRT6_DR
DB_3__INP_DIS EQU CYREG_PRT6_INP_DIS
DB_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DB_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DB_3__LCD_EN EQU CYREG_PRT6_LCD_EN
DB_3__MASK EQU 0x08
DB_3__PORT EQU 6
DB_3__PRT EQU CYREG_PRT6_PRT
DB_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DB_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DB_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DB_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DB_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DB_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DB_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DB_3__PS EQU CYREG_PRT6_PS
DB_3__SHIFT EQU 3
DB_3__SLW EQU CYREG_PRT6_SLW

; DB_4
DB_4__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
DB_4__0__MASK EQU 0x10
DB_4__0__PC EQU CYREG_IO_PC_PRT15_PC4
DB_4__0__PORT EQU 15
DB_4__0__SHIFT EQU 4
DB_4__AG EQU CYREG_PRT15_AG
DB_4__AMUX EQU CYREG_PRT15_AMUX
DB_4__BIE EQU CYREG_PRT15_BIE
DB_4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DB_4__BYP EQU CYREG_PRT15_BYP
DB_4__CTL EQU CYREG_PRT15_CTL
DB_4__DM0 EQU CYREG_PRT15_DM0
DB_4__DM1 EQU CYREG_PRT15_DM1
DB_4__DM2 EQU CYREG_PRT15_DM2
DB_4__DR EQU CYREG_PRT15_DR
DB_4__INP_DIS EQU CYREG_PRT15_INP_DIS
DB_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DB_4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DB_4__LCD_EN EQU CYREG_PRT15_LCD_EN
DB_4__MASK EQU 0x10
DB_4__PORT EQU 15
DB_4__PRT EQU CYREG_PRT15_PRT
DB_4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DB_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DB_4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DB_4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DB_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DB_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DB_4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DB_4__PS EQU CYREG_PRT15_PS
DB_4__SHIFT EQU 4
DB_4__SLW EQU CYREG_PRT15_SLW

; DB_5
DB_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
DB_5__0__MASK EQU 0x20
DB_5__0__PC EQU CYREG_IO_PC_PRT15_PC5
DB_5__0__PORT EQU 15
DB_5__0__SHIFT EQU 5
DB_5__AG EQU CYREG_PRT15_AG
DB_5__AMUX EQU CYREG_PRT15_AMUX
DB_5__BIE EQU CYREG_PRT15_BIE
DB_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DB_5__BYP EQU CYREG_PRT15_BYP
DB_5__CTL EQU CYREG_PRT15_CTL
DB_5__DM0 EQU CYREG_PRT15_DM0
DB_5__DM1 EQU CYREG_PRT15_DM1
DB_5__DM2 EQU CYREG_PRT15_DM2
DB_5__DR EQU CYREG_PRT15_DR
DB_5__INP_DIS EQU CYREG_PRT15_INP_DIS
DB_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DB_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DB_5__LCD_EN EQU CYREG_PRT15_LCD_EN
DB_5__MASK EQU 0x20
DB_5__PORT EQU 15
DB_5__PRT EQU CYREG_PRT15_PRT
DB_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DB_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DB_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DB_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DB_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DB_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DB_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DB_5__PS EQU CYREG_PRT15_PS
DB_5__SHIFT EQU 5
DB_5__SLW EQU CYREG_PRT15_SLW

; DB_6
DB_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
DB_6__0__MASK EQU 0x01
DB_6__0__PC EQU CYREG_PRT2_PC0
DB_6__0__PORT EQU 2
DB_6__0__SHIFT EQU 0
DB_6__AG EQU CYREG_PRT2_AG
DB_6__AMUX EQU CYREG_PRT2_AMUX
DB_6__BIE EQU CYREG_PRT2_BIE
DB_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DB_6__BYP EQU CYREG_PRT2_BYP
DB_6__CTL EQU CYREG_PRT2_CTL
DB_6__DM0 EQU CYREG_PRT2_DM0
DB_6__DM1 EQU CYREG_PRT2_DM1
DB_6__DM2 EQU CYREG_PRT2_DM2
DB_6__DR EQU CYREG_PRT2_DR
DB_6__INP_DIS EQU CYREG_PRT2_INP_DIS
DB_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DB_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DB_6__LCD_EN EQU CYREG_PRT2_LCD_EN
DB_6__MASK EQU 0x01
DB_6__PORT EQU 2
DB_6__PRT EQU CYREG_PRT2_PRT
DB_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DB_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DB_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DB_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DB_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DB_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DB_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DB_6__PS EQU CYREG_PRT2_PS
DB_6__SHIFT EQU 0
DB_6__SLW EQU CYREG_PRT2_SLW

; DB_7
DB_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
DB_7__0__MASK EQU 0x02
DB_7__0__PC EQU CYREG_PRT2_PC1
DB_7__0__PORT EQU 2
DB_7__0__SHIFT EQU 1
DB_7__AG EQU CYREG_PRT2_AG
DB_7__AMUX EQU CYREG_PRT2_AMUX
DB_7__BIE EQU CYREG_PRT2_BIE
DB_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DB_7__BYP EQU CYREG_PRT2_BYP
DB_7__CTL EQU CYREG_PRT2_CTL
DB_7__DM0 EQU CYREG_PRT2_DM0
DB_7__DM1 EQU CYREG_PRT2_DM1
DB_7__DM2 EQU CYREG_PRT2_DM2
DB_7__DR EQU CYREG_PRT2_DR
DB_7__INP_DIS EQU CYREG_PRT2_INP_DIS
DB_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DB_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DB_7__LCD_EN EQU CYREG_PRT2_LCD_EN
DB_7__MASK EQU 0x02
DB_7__PORT EQU 2
DB_7__PRT EQU CYREG_PRT2_PRT
DB_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DB_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DB_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DB_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DB_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DB_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DB_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DB_7__PS EQU CYREG_PRT2_PS
DB_7__SHIFT EQU 1
DB_7__SLW EQU CYREG_PRT2_SLW

; DOOR
DOOR__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
DOOR__0__MASK EQU 0x01
DOOR__0__PC EQU CYREG_IO_PC_PRT15_PC0
DOOR__0__PORT EQU 15
DOOR__0__SHIFT EQU 0
DOOR__AG EQU CYREG_PRT15_AG
DOOR__AMUX EQU CYREG_PRT15_AMUX
DOOR__BIE EQU CYREG_PRT15_BIE
DOOR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DOOR__BYP EQU CYREG_PRT15_BYP
DOOR__CTL EQU CYREG_PRT15_CTL
DOOR__DM0 EQU CYREG_PRT15_DM0
DOOR__DM1 EQU CYREG_PRT15_DM1
DOOR__DM2 EQU CYREG_PRT15_DM2
DOOR__DR EQU CYREG_PRT15_DR
DOOR__INP_DIS EQU CYREG_PRT15_INP_DIS
DOOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DOOR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DOOR__LCD_EN EQU CYREG_PRT15_LCD_EN
DOOR__MASK EQU 0x01
DOOR__PORT EQU 15
DOOR__PRT EQU CYREG_PRT15_PRT
DOOR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DOOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DOOR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DOOR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DOOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DOOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DOOR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DOOR__PS EQU CYREG_PRT15_PS
DOOR__SHIFT EQU 0
DOOR__SLW EQU CYREG_PRT15_SLW

; DOWN
DOWN__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
DOWN__0__MASK EQU 0x04
DOWN__0__PC EQU CYREG_IO_PC_PRT15_PC2
DOWN__0__PORT EQU 15
DOWN__0__SHIFT EQU 2
DOWN__AG EQU CYREG_PRT15_AG
DOWN__AMUX EQU CYREG_PRT15_AMUX
DOWN__BIE EQU CYREG_PRT15_BIE
DOWN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DOWN__BYP EQU CYREG_PRT15_BYP
DOWN__CTL EQU CYREG_PRT15_CTL
DOWN__DM0 EQU CYREG_PRT15_DM0
DOWN__DM1 EQU CYREG_PRT15_DM1
DOWN__DM2 EQU CYREG_PRT15_DM2
DOWN__DR EQU CYREG_PRT15_DR
DOWN__INP_DIS EQU CYREG_PRT15_INP_DIS
DOWN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DOWN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DOWN__LCD_EN EQU CYREG_PRT15_LCD_EN
DOWN__MASK EQU 0x04
DOWN__PORT EQU 15
DOWN__PRT EQU CYREG_PRT15_PRT
DOWN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DOWN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DOWN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DOWN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DOWN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DOWN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DOWN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DOWN__PS EQU CYREG_PRT15_PS
DOWN__SHIFT EQU 2
DOWN__SLW EQU CYREG_PRT15_SLW

; LCD1
LCD1__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
LCD1__0__MASK EQU 0x20
LCD1__0__PC EQU CYREG_PRT5_PC5
LCD1__0__PORT EQU 5
LCD1__0__SHIFT EQU 5
LCD1__AG EQU CYREG_PRT5_AG
LCD1__AMUX EQU CYREG_PRT5_AMUX
LCD1__BIE EQU CYREG_PRT5_BIE
LCD1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD1__BYP EQU CYREG_PRT5_BYP
LCD1__CTL EQU CYREG_PRT5_CTL
LCD1__DM0 EQU CYREG_PRT5_DM0
LCD1__DM1 EQU CYREG_PRT5_DM1
LCD1__DM2 EQU CYREG_PRT5_DM2
LCD1__DR EQU CYREG_PRT5_DR
LCD1__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LCD1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD1__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD1__MASK EQU 0x20
LCD1__PORT EQU 5
LCD1__PRT EQU CYREG_PRT5_PRT
LCD1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD1__PS EQU CYREG_PRT5_PS
LCD1__SHIFT EQU 5
LCD1__SLW EQU CYREG_PRT5_SLW

; LCD2
LCD2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LCD2__0__MASK EQU 0x10
LCD2__0__PC EQU CYREG_PRT5_PC4
LCD2__0__PORT EQU 5
LCD2__0__SHIFT EQU 4
LCD2__AG EQU CYREG_PRT5_AG
LCD2__AMUX EQU CYREG_PRT5_AMUX
LCD2__BIE EQU CYREG_PRT5_BIE
LCD2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD2__BYP EQU CYREG_PRT5_BYP
LCD2__CTL EQU CYREG_PRT5_CTL
LCD2__DM0 EQU CYREG_PRT5_DM0
LCD2__DM1 EQU CYREG_PRT5_DM1
LCD2__DM2 EQU CYREG_PRT5_DM2
LCD2__DR EQU CYREG_PRT5_DR
LCD2__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LCD2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD2__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD2__MASK EQU 0x10
LCD2__PORT EQU 5
LCD2__PRT EQU CYREG_PRT5_PRT
LCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD2__PS EQU CYREG_PRT5_PS
LCD2__SHIFT EQU 4
LCD2__SLW EQU CYREG_PRT5_SLW

; LCD3
LCD3__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD3__0__MASK EQU 0x20
LCD3__0__PC EQU CYREG_PRT2_PC5
LCD3__0__PORT EQU 2
LCD3__0__SHIFT EQU 5
LCD3__AG EQU CYREG_PRT2_AG
LCD3__AMUX EQU CYREG_PRT2_AMUX
LCD3__BIE EQU CYREG_PRT2_BIE
LCD3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD3__BYP EQU CYREG_PRT2_BYP
LCD3__CTL EQU CYREG_PRT2_CTL
LCD3__DM0 EQU CYREG_PRT2_DM0
LCD3__DM1 EQU CYREG_PRT2_DM1
LCD3__DM2 EQU CYREG_PRT2_DM2
LCD3__DR EQU CYREG_PRT2_DR
LCD3__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD3__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD3__MASK EQU 0x20
LCD3__PORT EQU 2
LCD3__PRT EQU CYREG_PRT2_PRT
LCD3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD3__PS EQU CYREG_PRT2_PS
LCD3__SHIFT EQU 5
LCD3__SLW EQU CYREG_PRT2_SLW

; LEFT
LEFT__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LEFT__0__MASK EQU 0x01
LEFT__0__PC EQU CYREG_PRT12_PC0
LEFT__0__PORT EQU 12
LEFT__0__SHIFT EQU 0
LEFT__AG EQU CYREG_PRT12_AG
LEFT__BIE EQU CYREG_PRT12_BIE
LEFT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LEFT__BYP EQU CYREG_PRT12_BYP
LEFT__DM0 EQU CYREG_PRT12_DM0
LEFT__DM1 EQU CYREG_PRT12_DM1
LEFT__DM2 EQU CYREG_PRT12_DM2
LEFT__DR EQU CYREG_PRT12_DR
LEFT__INP_DIS EQU CYREG_PRT12_INP_DIS
LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LEFT__MASK EQU 0x01
LEFT__PORT EQU 12
LEFT__PRT EQU CYREG_PRT12_PRT
LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LEFT__PS EQU CYREG_PRT12_PS
LEFT__SHIFT EQU 0
LEFT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LEFT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LEFT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LEFT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LEFT__SLW EQU CYREG_PRT12_SLW

; LM35
LM35__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LM35__0__MASK EQU 0x04
LM35__0__PC EQU CYREG_PRT0_PC2
LM35__0__PORT EQU 0
LM35__0__SHIFT EQU 2
LM35__AG EQU CYREG_PRT0_AG
LM35__AMUX EQU CYREG_PRT0_AMUX
LM35__BIE EQU CYREG_PRT0_BIE
LM35__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LM35__BYP EQU CYREG_PRT0_BYP
LM35__CTL EQU CYREG_PRT0_CTL
LM35__DM0 EQU CYREG_PRT0_DM0
LM35__DM1 EQU CYREG_PRT0_DM1
LM35__DM2 EQU CYREG_PRT0_DM2
LM35__DR EQU CYREG_PRT0_DR
LM35__INP_DIS EQU CYREG_PRT0_INP_DIS
LM35__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LM35__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LM35__LCD_EN EQU CYREG_PRT0_LCD_EN
LM35__MASK EQU 0x04
LM35__PORT EQU 0
LM35__PRT EQU CYREG_PRT0_PRT
LM35__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LM35__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LM35__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LM35__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LM35__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LM35__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LM35__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LM35__PS EQU CYREG_PRT0_PS
LM35__SHIFT EQU 2
LM35__SLW EQU CYREG_PRT0_SLW

; Rx_2
Rx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_2__0__MASK EQU 0x40
Rx_2__0__PC EQU CYREG_PRT12_PC6
Rx_2__0__PORT EQU 12
Rx_2__0__SHIFT EQU 6
Rx_2__AG EQU CYREG_PRT12_AG
Rx_2__BIE EQU CYREG_PRT12_BIE
Rx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_2__BYP EQU CYREG_PRT12_BYP
Rx_2__DM0 EQU CYREG_PRT12_DM0
Rx_2__DM1 EQU CYREG_PRT12_DM1
Rx_2__DM2 EQU CYREG_PRT12_DM2
Rx_2__DR EQU CYREG_PRT12_DR
Rx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_2__MASK EQU 0x40
Rx_2__PORT EQU 12
Rx_2__PRT EQU CYREG_PRT12_PRT
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_2__PS EQU CYREG_PRT12_PS
Rx_2__SHIFT EQU 6
Rx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_2__SLW EQU CYREG_PRT12_SLW

; Tneg
Tneg__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Tneg__0__MASK EQU 0x20
Tneg__0__PC EQU CYREG_PRT0_PC5
Tneg__0__PORT EQU 0
Tneg__0__SHIFT EQU 5
Tneg__AG EQU CYREG_PRT0_AG
Tneg__AMUX EQU CYREG_PRT0_AMUX
Tneg__BIE EQU CYREG_PRT0_BIE
Tneg__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tneg__BYP EQU CYREG_PRT0_BYP
Tneg__CTL EQU CYREG_PRT0_CTL
Tneg__DM0 EQU CYREG_PRT0_DM0
Tneg__DM1 EQU CYREG_PRT0_DM1
Tneg__DM2 EQU CYREG_PRT0_DM2
Tneg__DR EQU CYREG_PRT0_DR
Tneg__INP_DIS EQU CYREG_PRT0_INP_DIS
Tneg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tneg__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tneg__LCD_EN EQU CYREG_PRT0_LCD_EN
Tneg__MASK EQU 0x20
Tneg__PORT EQU 0
Tneg__PRT EQU CYREG_PRT0_PRT
Tneg__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tneg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tneg__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tneg__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tneg__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tneg__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tneg__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tneg__PS EQU CYREG_PRT0_PS
Tneg__SHIFT EQU 5
Tneg__SLW EQU CYREG_PRT0_SLW

; Tpos
Tpos__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Tpos__0__MASK EQU 0x10
Tpos__0__PC EQU CYREG_PRT0_PC4
Tpos__0__PORT EQU 0
Tpos__0__SHIFT EQU 4
Tpos__AG EQU CYREG_PRT0_AG
Tpos__AMUX EQU CYREG_PRT0_AMUX
Tpos__BIE EQU CYREG_PRT0_BIE
Tpos__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tpos__BYP EQU CYREG_PRT0_BYP
Tpos__CTL EQU CYREG_PRT0_CTL
Tpos__DM0 EQU CYREG_PRT0_DM0
Tpos__DM1 EQU CYREG_PRT0_DM1
Tpos__DM2 EQU CYREG_PRT0_DM2
Tpos__DR EQU CYREG_PRT0_DR
Tpos__INP_DIS EQU CYREG_PRT0_INP_DIS
Tpos__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tpos__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tpos__LCD_EN EQU CYREG_PRT0_LCD_EN
Tpos__MASK EQU 0x10
Tpos__PORT EQU 0
Tpos__PRT EQU CYREG_PRT0_PRT
Tpos__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tpos__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tpos__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tpos__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tpos__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tpos__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tpos__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tpos__PS EQU CYREG_PRT0_PS
Tpos__SHIFT EQU 4
Tpos__SLW EQU CYREG_PRT0_SLW

; Tx_2
Tx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_2__0__MASK EQU 0x80
Tx_2__0__PC EQU CYREG_PRT12_PC7
Tx_2__0__PORT EQU 12
Tx_2__0__SHIFT EQU 7
Tx_2__AG EQU CYREG_PRT12_AG
Tx_2__BIE EQU CYREG_PRT12_BIE
Tx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_2__BYP EQU CYREG_PRT12_BYP
Tx_2__DM0 EQU CYREG_PRT12_DM0
Tx_2__DM1 EQU CYREG_PRT12_DM1
Tx_2__DM2 EQU CYREG_PRT12_DM2
Tx_2__DR EQU CYREG_PRT12_DR
Tx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_2__MASK EQU 0x80
Tx_2__PORT EQU 12
Tx_2__PRT EQU CYREG_PRT12_PRT
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_2__PS EQU CYREG_PRT12_PS
Tx_2__SHIFT EQU 7
Tx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_2__SLW EQU CYREG_PRT12_SLW

; RESET
RESET__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RESET__0__MASK EQU 0x10
RESET__0__PC EQU CYREG_PRT2_PC4
RESET__0__PORT EQU 2
RESET__0__SHIFT EQU 4
RESET__AG EQU CYREG_PRT2_AG
RESET__AMUX EQU CYREG_PRT2_AMUX
RESET__BIE EQU CYREG_PRT2_BIE
RESET__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RESET__BYP EQU CYREG_PRT2_BYP
RESET__CTL EQU CYREG_PRT2_CTL
RESET__DM0 EQU CYREG_PRT2_DM0
RESET__DM1 EQU CYREG_PRT2_DM1
RESET__DM2 EQU CYREG_PRT2_DM2
RESET__DR EQU CYREG_PRT2_DR
RESET__INP_DIS EQU CYREG_PRT2_INP_DIS
RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RESET__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT2_LCD_EN
RESET__MASK EQU 0x10
RESET__PORT EQU 2
RESET__PRT EQU CYREG_PRT2_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RESET__PS EQU CYREG_PRT2_PS
RESET__SHIFT EQU 4
RESET__SLW EQU CYREG_PRT2_SLW

; RIGHT
RIGHT__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
RIGHT__0__MASK EQU 0x02
RIGHT__0__PC EQU CYREG_PRT12_PC1
RIGHT__0__PORT EQU 12
RIGHT__0__SHIFT EQU 1
RIGHT__AG EQU CYREG_PRT12_AG
RIGHT__BIE EQU CYREG_PRT12_BIE
RIGHT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RIGHT__BYP EQU CYREG_PRT12_BYP
RIGHT__DM0 EQU CYREG_PRT12_DM0
RIGHT__DM1 EQU CYREG_PRT12_DM1
RIGHT__DM2 EQU CYREG_PRT12_DM2
RIGHT__DR EQU CYREG_PRT12_DR
RIGHT__INP_DIS EQU CYREG_PRT12_INP_DIS
RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RIGHT__MASK EQU 0x02
RIGHT__PORT EQU 12
RIGHT__PRT EQU CYREG_PRT12_PRT
RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RIGHT__PS EQU CYREG_PRT12_PS
RIGHT__SHIFT EQU 1
RIGHT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RIGHT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RIGHT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RIGHT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RIGHT__SLW EQU CYREG_PRT12_SLW

; Reloj
Reloj__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Reloj__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Reloj__INTC_MASK EQU 0x02
Reloj__INTC_NUMBER EQU 1
Reloj__INTC_PRIOR_NUM EQU 7
Reloj__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Reloj__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Reloj__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; VENT1
VENT1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
VENT1__0__MASK EQU 0x10
VENT1__0__PC EQU CYREG_PRT1_PC4
VENT1__0__PORT EQU 1
VENT1__0__SHIFT EQU 4
VENT1__AG EQU CYREG_PRT1_AG
VENT1__AMUX EQU CYREG_PRT1_AMUX
VENT1__BIE EQU CYREG_PRT1_BIE
VENT1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
VENT1__BYP EQU CYREG_PRT1_BYP
VENT1__CTL EQU CYREG_PRT1_CTL
VENT1__DM0 EQU CYREG_PRT1_DM0
VENT1__DM1 EQU CYREG_PRT1_DM1
VENT1__DM2 EQU CYREG_PRT1_DM2
VENT1__DR EQU CYREG_PRT1_DR
VENT1__INP_DIS EQU CYREG_PRT1_INP_DIS
VENT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
VENT1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
VENT1__LCD_EN EQU CYREG_PRT1_LCD_EN
VENT1__MASK EQU 0x10
VENT1__PORT EQU 1
VENT1__PRT EQU CYREG_PRT1_PRT
VENT1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
VENT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
VENT1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
VENT1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
VENT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
VENT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
VENT1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
VENT1__PS EQU CYREG_PRT1_PS
VENT1__SHIFT EQU 4
VENT1__SLW EQU CYREG_PRT1_SLW

; VENT2
VENT2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
VENT2__0__MASK EQU 0x20
VENT2__0__PC EQU CYREG_PRT1_PC5
VENT2__0__PORT EQU 1
VENT2__0__SHIFT EQU 5
VENT2__AG EQU CYREG_PRT1_AG
VENT2__AMUX EQU CYREG_PRT1_AMUX
VENT2__BIE EQU CYREG_PRT1_BIE
VENT2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
VENT2__BYP EQU CYREG_PRT1_BYP
VENT2__CTL EQU CYREG_PRT1_CTL
VENT2__DM0 EQU CYREG_PRT1_DM0
VENT2__DM1 EQU CYREG_PRT1_DM1
VENT2__DM2 EQU CYREG_PRT1_DM2
VENT2__DR EQU CYREG_PRT1_DR
VENT2__INP_DIS EQU CYREG_PRT1_INP_DIS
VENT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
VENT2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
VENT2__LCD_EN EQU CYREG_PRT1_LCD_EN
VENT2__MASK EQU 0x20
VENT2__PORT EQU 1
VENT2__PRT EQU CYREG_PRT1_PRT
VENT2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
VENT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
VENT2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
VENT2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
VENT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
VENT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
VENT2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
VENT2__PS EQU CYREG_PRT1_PS
VENT2__SHIFT EQU 5
VENT2__SLW EQU CYREG_PRT1_SLW

; BUZZER
BUZZER__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
BUZZER__0__MASK EQU 0x40
BUZZER__0__PC EQU CYREG_PRT5_PC6
BUZZER__0__PORT EQU 5
BUZZER__0__SHIFT EQU 6
BUZZER__AG EQU CYREG_PRT5_AG
BUZZER__AMUX EQU CYREG_PRT5_AMUX
BUZZER__BIE EQU CYREG_PRT5_BIE
BUZZER__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BUZZER__BYP EQU CYREG_PRT5_BYP
BUZZER__CTL EQU CYREG_PRT5_CTL
BUZZER__DM0 EQU CYREG_PRT5_DM0
BUZZER__DM1 EQU CYREG_PRT5_DM1
BUZZER__DM2 EQU CYREG_PRT5_DM2
BUZZER__DR EQU CYREG_PRT5_DR
BUZZER__INP_DIS EQU CYREG_PRT5_INP_DIS
BUZZER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
BUZZER__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BUZZER__LCD_EN EQU CYREG_PRT5_LCD_EN
BUZZER__MASK EQU 0x40
BUZZER__PORT EQU 5
BUZZER__PRT EQU CYREG_PRT5_PRT
BUZZER__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BUZZER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BUZZER__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BUZZER__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BUZZER__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BUZZER__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BUZZER__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BUZZER__PS EQU CYREG_PRT5_PS
BUZZER__SHIFT EQU 6
BUZZER__SLW EQU CYREG_PRT5_SLW

; ENABLE
ENABLE__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
ENABLE__0__MASK EQU 0x80
ENABLE__0__PC EQU CYREG_PRT4_PC7
ENABLE__0__PORT EQU 4
ENABLE__0__SHIFT EQU 7
ENABLE__AG EQU CYREG_PRT4_AG
ENABLE__AMUX EQU CYREG_PRT4_AMUX
ENABLE__BIE EQU CYREG_PRT4_BIE
ENABLE__BIT_MASK EQU CYREG_PRT4_BIT_MASK
ENABLE__BYP EQU CYREG_PRT4_BYP
ENABLE__CTL EQU CYREG_PRT4_CTL
ENABLE__DM0 EQU CYREG_PRT4_DM0
ENABLE__DM1 EQU CYREG_PRT4_DM1
ENABLE__DM2 EQU CYREG_PRT4_DM2
ENABLE__DR EQU CYREG_PRT4_DR
ENABLE__INP_DIS EQU CYREG_PRT4_INP_DIS
ENABLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
ENABLE__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
ENABLE__LCD_EN EQU CYREG_PRT4_LCD_EN
ENABLE__MASK EQU 0x80
ENABLE__PORT EQU 4
ENABLE__PRT EQU CYREG_PRT4_PRT
ENABLE__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
ENABLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
ENABLE__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
ENABLE__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
ENABLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
ENABLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
ENABLE__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
ENABLE__PS EQU CYREG_PRT4_PS
ENABLE__SHIFT EQU 7
ENABLE__SLW EQU CYREG_PRT4_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
