{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1583678636097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1583678636097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 17:43:54 2020 " "Processing started: Sun Mar 08 17:43:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1583678636097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1583678636097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qlab5 -c qlab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off qlab5 -c qlab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1583678636097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1583678636949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qlab5_sys.v 6 6 " "Found 6 design units, including 6 entities, in source file qlab5_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_data_master_arbitrator " "Found entity 1: cpu_0_data_master_arbitrator" {  } { { "qlab5_sys.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637000 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_instruction_master_arbitrator " "Found entity 2: cpu_0_instruction_master_arbitrator" {  } { { "qlab5_sys.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637000 ""} { "Info" "ISGN_ENTITY_NAME" "3 onchip_memory2_0_s1_arbitrator " "Found entity 3: onchip_memory2_0_s1_arbitrator" {  } { { "qlab5_sys.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637000 ""} { "Info" "ISGN_ENTITY_NAME" "4 pio_0_s1_arbitrator " "Found entity 4: pio_0_s1_arbitrator" {  } { { "qlab5_sys.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637000 ""} { "Info" "ISGN_ENTITY_NAME" "5 qlab5_sys_reset_clk_0_domain_synch_module " "Found entity 5: qlab5_sys_reset_clk_0_domain_synch_module" {  } { { "qlab5_sys.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637000 ""} { "Info" "ISGN_ENTITY_NAME" "6 qlab5_sys " "Found entity 6: qlab5_sys" {  } { { "qlab5_sys.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1018 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583678637000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qlab5.v 1 1 " "Found 1 design units, including 1 entities, in source file qlab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 qlab5 " "Found entity 1: qlab5" {  } { { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583678637002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qlab5 " "Elaborating entity \"qlab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1583678637058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qlab5_sys qlab5_sys:qlab5_cpu " "Elaborating entity \"qlab5_sys\" for hierarchy \"qlab5_sys:qlab5_cpu\"" {  } { { "qlab5.v" "qlab5_cpu" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator qlab5_sys:qlab5_cpu\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"qlab5_sys:qlab5_cpu\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "qlab5_sys.v" "the_cpu_0_data_master" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator qlab5_sys:qlab5_cpu\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"qlab5_sys:qlab5_cpu\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "qlab5_sys.v" "the_cpu_0_instruction_master" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0.v 2 2 " "Using design file cpu_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_rf_module " "Found entity 1: cpu_0_rf_module" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637080 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0 " "Found entity 2: cpu_0" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1583678637080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\"" {  } { { "qlab5_sys.v" "the_cpu_0" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.v 1 1 " "Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0_test_bench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1583678637107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_rf_module qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf " "Elaborating entity \"cpu_0_rf_module\" for hierarchy \"qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\"" {  } { { "cpu_0.v" "cpu_0_rf" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1583678637165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram " "Instantiated megafunction \"qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637166 ""}  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1583678637166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l22 " "Found entity 1: altsyncram_1l22" {  } { { "db/altsyncram_1l22.tdf" "" { Text "E:/study/Labs/Verify/qlab59/db/altsyncram_1l22.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583678637238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l22 qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated " "Elaborating entity \"altsyncram_1l22\" for hierarchy \"qlab5_sys:qlab5_cpu\|cpu_0:the_cpu_0\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0_s1_arbitrator qlab5_sys:qlab5_cpu\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1 " "Elaborating entity \"onchip_memory2_0_s1_arbitrator\" for hierarchy \"qlab5_sys:qlab5_cpu\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\"" {  } { { "qlab5_sys.v" "the_onchip_memory2_0_s1" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory2_0.v 1 1 " "Using design file onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2_0 " "Found entity 1: onchip_memory2_0" {  } { { "onchip_memory2_0.v" "" { Text "E:/study/Labs/Verify/qlab59/onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1583678637255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0 qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0 " "Elaborating entity \"onchip_memory2_0\" for hierarchy \"qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\"" {  } { { "qlab5_sys.v" "the_onchip_memory2_0" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "the_altsyncram" { Text "E:/study/Labs/Verify/qlab59/onchip_memory2_0.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "" { Text "E:/study/Labs/Verify/qlab59/onchip_memory2_0.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1583678637266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2_0.hex " "Parameter \"init_file\" = \"onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1583678637266 ""}  } { { "onchip_memory2_0.v" "" { Text "E:/study/Labs/Verify/qlab59/onchip_memory2_0.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1583678637266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3c1 " "Found entity 1: altsyncram_u3c1" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "E:/study/Labs/Verify/qlab59/db/altsyncram_u3c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583678637334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3c1 qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated " "Elaborating entity \"altsyncram_u3c1\" for hierarchy \"qlab5_sys:qlab5_cpu\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_0_s1_arbitrator qlab5_sys:qlab5_cpu\|pio_0_s1_arbitrator:the_pio_0_s1 " "Elaborating entity \"pio_0_s1_arbitrator\" for hierarchy \"qlab5_sys:qlab5_cpu\|pio_0_s1_arbitrator:the_pio_0_s1\"" {  } { { "qlab5_sys.v" "the_pio_0_s1" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pio_0.v 1 1 " "Using design file pio_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_0 " "Found entity 1: pio_0" {  } { { "pio_0.v" "" { Text "E:/study/Labs/Verify/qlab59/pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583678637350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1583678637350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_0 qlab5_sys:qlab5_cpu\|pio_0:the_pio_0 " "Elaborating entity \"pio_0\" for hierarchy \"qlab5_sys:qlab5_cpu\|pio_0:the_pio_0\"" {  } { { "qlab5_sys.v" "the_pio_0" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qlab5_sys_reset_clk_0_domain_synch_module qlab5_sys:qlab5_cpu\|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch " "Elaborating entity \"qlab5_sys_reset_clk_0_domain_synch_module\" for hierarchy \"qlab5_sys:qlab5_cpu\|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch\"" {  } { { "qlab5_sys.v" "qlab5_sys_reset_clk_0_domain_synch" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583678637353 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qlab5_sys.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5_sys.v" 58 -1 0 } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 134 -1 0 } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 1082 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1583678638279 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1583678638279 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1583678639114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1583678639300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1583678639300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "769 " "Implemented 769 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1583678639381 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1583678639381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "702 " "Implemented 702 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1583678639381 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1583678639381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1583678639381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1583678639401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 17:43:59 2020 " "Processing ended: Sun Mar 08 17:43:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1583678639401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1583678639401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1583678639401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583678639401 ""}
