Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 14:49:34 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.945        0.000                      0                  260        0.132        0.000                      0                  260        4.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.945        0.000                      0                  260        0.132        0.000                      0                  260        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.945ns  (required time - arrival time)
  Source:                 Ks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.858ns (18.137%)  route 3.873ns (81.863%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.566     5.110    clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  Ks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  Ks_reg[14]/Q
                         net (fo=4, routed)           1.113     6.679    psi_0[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.803 f  next_state[2]_i_14/O
                         net (fo=9, routed)           1.014     7.817    next_state[2]_i_14_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  next_state[2]_i_4/O
                         net (fo=19, routed)          1.181     9.122    next_state[2]_i_4_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I3_O)        0.154     9.276 r  num_xt_sampled[0]_i_1/O
                         net (fo=1, routed)           0.565     9.840    num_xt_sampled[0]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  num_xt_sampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  num_xt_sampled_reg[0]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.250    87.786    num_xt_sampled_reg[0]
  -------------------------------------------------------------------
                         required time                         87.786    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 77.945    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[0]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[0]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X39Y44         FDRE                                         r  Kf_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Kf_reg[12]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X39Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[12]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[18]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[18]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[20]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[20]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[21]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[21]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[3]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[3]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Kf_reg[6]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[6]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[8]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[8]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    

Slack (MET) :             78.118ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.066ns (23.531%)  route 3.464ns (76.469%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564     5.108    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.419     5.527 r  keys_mem_address_reg[3]/Q
                         net (fo=21, routed)          0.851     6.378    keys_mem_address_reg__0[3]
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.327     6.705 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.861     7.566    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.320     7.886 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.752     9.638    Ks_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Kf_reg[9]/C
                         clock pessimism              0.187    87.997    
                         clock uncertainty           -0.035    87.962    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.757    Kf_reg[9]
  -------------------------------------------------------------------
                         required time                         87.757    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.847%)  route 0.302ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  R1/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[2]/Q
                         net (fo=9, routed)           0.302     1.909    r_Rx_Byte[2]
    SLICE_X37Y43         FDRE                                         r  key_storage_mem_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  key_storage_mem_reg[5][2]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.047     1.778    key_storage_mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.833%)  route 0.302ns (68.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  R1/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[1]/Q
                         net (fo=9, routed)           0.302     1.910    r_Rx_Byte[1]
    SLICE_X36Y43         FDRE                                         r  key_storage_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  key_storage_mem_reg[6][1]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.047     1.778    key_storage_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.197%)  route 0.311ns (68.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  R1/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[2]/Q
                         net (fo=9, routed)           0.311     1.919    r_Rx_Byte[2]
    SLICE_X36Y43         FDRE                                         r  key_storage_mem_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  key_storage_mem_reg[6][2]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.047     1.778    key_storage_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[25][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.799%)  route 0.137ns (49.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  R1/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[2]/Q
                         net (fo=9, routed)           0.137     1.744    r_Rx_Byte[2]
    SLICE_X30Y44         FDRE                                         r  key_storage_mem_reg[25][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  key_storage_mem_reg[25][2]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.076     1.578    key_storage_mem_reg[25][2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  R1/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[1]/Q
                         net (fo=9, routed)           0.343     1.950    r_Rx_Byte[1]
    SLICE_X37Y43         FDRE                                         r  key_storage_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  key_storage_mem_reg[5][1]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.047     1.778    key_storage_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  input_xt_stream_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  input_xt_stream_reg[5]/Q
                         net (fo=2, routed)           0.097     1.704    R1/Q[5]
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  R1/input_xt_stream[4]_i_1/O
                         net (fo=1, routed)           0.000     1.749    R1_n_5
    SLICE_X33Y44         FDRE                                         r  input_xt_stream_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  input_xt_stream_reg[4]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.091     1.571    input_xt_stream_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.552%)  route 0.155ns (45.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  input_xt_stream_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  input_xt_stream_reg[0]/Q
                         net (fo=2, routed)           0.155     1.763    input_xt_stream_reg_n_0_[0]
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  input_xt_i_1/O
                         net (fo=1, routed)           0.000     1.808    input_xt_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  input_xt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.831     1.980    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  input_xt_reg/C
                         clock pessimism             -0.479     1.501    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.120     1.621    input_xt_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Kt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.108%)  route 0.345ns (59.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Kt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Kt_reg[2]/Q
                         net (fo=1, routed)           0.205     1.812    R1/input_xt_stream_reg[7]_3[2]
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  R1/input_xt_stream[2]_i_2/O
                         net (fo=1, routed)           0.140     1.997    R1/input_xt_stream[2]_i_2_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.042 r  R1/input_xt_stream[2]_i_1/O
                         net (fo=1, routed)           0.000     2.042    R1_n_7
    SLICE_X34Y43         FDRE                                         r  input_xt_stream_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.831     1.980    clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  input_xt_stream_reg[2]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.120     1.850    input_xt_stream_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 R1/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.407%)  route 0.122ns (39.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.466    R1/clk_IBUF_BUFG
    SLICE_X28Y41         FDSE                                         r  R1/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  R1/r_Clock_Count_reg[2]/Q
                         net (fo=11, routed)          0.122     1.729    R1/r_Clock_Count_reg_n_0_[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  R1/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.774    R1/r_Clock_Count[5]_i_1_n_0
    SLICE_X29Y41         FDSE                                         r  R1/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X29Y41         FDSE                                         r  R1/r_Clock_Count_reg[5]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X29Y41         FDSE (Hold_fdse_C_D)         0.092     1.571    R1/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.763%)  route 0.406ns (74.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  R1/r_Rx_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[7]/Q
                         net (fo=9, routed)           0.406     2.014    r_Rx_Byte[7]
    SLICE_X36Y43         FDRE                                         r  key_storage_mem_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  key_storage_mem_reg[6][7]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.078     1.809    key_storage_mem_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X29Y44   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X29Y46   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X29Y46   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X36Y45   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X34Y46   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X38Y45   Kf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X39Y44   Kf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X35Y46   Kf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X38Y45   Kf_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X29Y44   FSM_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X29Y46   FSM_output_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X29Y46   FSM_output_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X34Y46   Kf_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X35Y46   Kf_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X35Y45   Kf_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X34Y46   Kf_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X35Y45   Kf_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X35Y46   Kf_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X35Y46   Kf_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   FSM_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   FSM_output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   FSM_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   Ks_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   Ks_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   Ks_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   Ks_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   Ks_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   Ks_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   R1/r_Rx_Byte_reg[0]/C



