# ‚ö° Interrupts and Exceptions

> **Mastering Interrupt Handling, ISR Design, and Exception Management**  
> Learn to implement robust interrupt systems, design efficient ISRs, and handle exceptions for reliable embedded systems

---

## üìã **Table of Contents**

- [Overview](#overview)
- [Interrupt Types](#interrupt-types)
- [Exception Types](#exception-types)
- [Interrupt Vector Table](#interrupt-vector-table)
- [ISR Design](#isr-design)
- [Interrupt Latency](#interrupt-latency)
- [Interrupt Priority](#interrupt-priority)
- [Exception Handling](#exception-handling)
- [Best Practices](#best-practices)
- [Common Pitfalls](#common-pitfalls)
- [Examples](#examples)
- [Interview Questions](#interview-questions)

---

## üéØ **Overview**

### Concept: Bound latency, classify priorities, and clear sources

Design ISRs to be minimal and deterministic. Classify priorities by urgency, not feature importance. Always clear the source and hand off work to threads/tasks.

### Minimal example
```c
void EXTIx_IRQHandler(void){
  if (EXTI->PR & LINE){ EXTI->PR = LINE; xTaskNotifyFromISR(...); }
}
```

### Takeaways
- Keep critical sections short; avoid calling into slow drivers.
- Validate NVIC priority grouping and rules for RTOS API calls.
- Measure entry/exit with GPIO toggles or cycle counters.

Interrupts and exceptions are fundamental mechanisms that allow embedded systems to respond to external events and handle errors efficiently. Understanding interrupt handling is crucial for real-time system design and reliable embedded applications.

### **Key Concepts**
- **Interrupt Vector Table** - Maps interrupt sources to handler functions
- **Interrupt Service Routine (ISR)** - Function executed when interrupt occurs
- **Interrupt Latency** - Time from interrupt occurrence to handler execution
- **Exception Handling** - Managing system errors and faults

---

## üîÑ **Interrupt Types**

### **1. Hardware Interrupts**
Generated by hardware peripherals and external events.

```c
// Hardware interrupt types
typedef enum {
    IRQ_TIMER,           // Timer interrupts
    IRQ_UART,            // UART interrupts
    IRQ_GPIO,            // GPIO interrupts
    IRQ_ADC,             // ADC interrupts
    IRQ_DMA,             // DMA interrupts
    IRQ_SPI,             // SPI interrupts
    IRQ_I2C,             // I2C interrupts
    IRQ_CAN,             // CAN interrupts
    IRQ_USB,             // USB interrupts
    IRQ_ETH              // Ethernet interrupts
} hardware_irq_t;

// Hardware interrupt configuration
typedef struct {
    hardware_irq_t irq_type;
    uint8_t priority;
    bool enabled;
    void (*handler)(void);
} hw_interrupt_config_t;
```

### **2. Software Interrupts**
Generated by software for system calls and task switching.

```c
// Software interrupt types
typedef enum {
    SWI_SYSCALL,         // System call
    SWI_TASK_SWITCH,     // Task switching
    SWI_DEBUG,           // Debug interrupt
    SWI_SCHEDULER        // Scheduler interrupt
} software_irq_t;

// Software interrupt configuration
typedef struct {
    software_irq_t swi_type;
    uint32_t parameter;
    void (*handler)(uint32_t param);
} sw_interrupt_config_t;
```

### **3. External Interrupts**
Generated by external devices and signals.

```c
// External interrupt configuration
typedef struct {
    uint8_t pin;
    edge_type_t edge;    // RISING, FALLING, BOTH
    uint8_t priority;
    bool enabled;
    void (*handler)(void);
} external_interrupt_config_t;
```

---

## ‚ö†Ô∏è **Exception Types**

### **1. System Exceptions**
Generated by the CPU for system-level events.

```c
// System exception types
typedef enum {
    EXCEPTION_RESET,           // System reset
    EXCEPTION_NMI,             // Non-maskable interrupt
    EXCEPTION_HARDFAULT,       // Hard fault
    EXCEPTION_MEMFAULT,        // Memory management fault
    EXCEPTION_BUSFAULT,        // Bus fault
    EXCEPTION_USAGEFAULT,      // Usage fault
    EXCEPTION_SVCALL,          // Supervisor call
    EXCEPTION_PENDSV,          // PendSV
    EXCEPTION_SYSTICK          // SysTick
} system_exception_t;

// Exception handler structure
typedef struct {
    system_exception_t exception_type;
    uint32_t fault_address;
    uint32_t fault_status;
    void (*handler)(void);
} exception_handler_t;
```

### **2. Fault Exceptions**
Generated when system errors occur.

```c
// Fault types
typedef enum {
    FAULT_NONE,
    FAULT_MEMORY_ACCESS,       // Invalid memory access
    FAULT_DIVIDE_BY_ZERO,      // Division by zero
    FAULT_UNDEFINED_INSTRUCTION, // Undefined instruction
    FAULT_STACK_OVERFLOW,      // Stack overflow
    FAULT_ALIGNMENT            // Memory alignment fault
} fault_type_t;

// Fault information
typedef struct {
    fault_type_t fault_type;
    uint32_t fault_address;
    uint32_t fault_register;
    uint32_t return_address;
} fault_info_t;
```

---

## üéØ **Interrupt Vector Table**

### **1. Vector Table Structure**

```c
// Interrupt vector table
typedef void (*interrupt_handler_t)(void);

// Vector table structure
typedef struct {
    uint32_t initial_sp;                    // Initial stack pointer
    interrupt_handler_t reset_handler;      // Reset handler
    interrupt_handler_t nmi_handler;        // NMI handler
    interrupt_handler_t hardfault_handler;  // Hard fault handler
    interrupt_handler_t memfault_handler;   // Memory fault handler
    interrupt_handler_t busfault_handler;   // Bus fault handler
    interrupt_handler_t usagefault_handler; // Usage fault handler
    interrupt_handler_t reserved[4];        // Reserved
    interrupt_handler_t svcall_handler;     // SVC handler
    interrupt_handler_t debugmon_handler;   // Debug monitor
    interrupt_handler_t reserved2;          // Reserved
    interrupt_handler_t pendsv_handler;     // PendSV handler
    interrupt_handler_t systick_handler;    // SysTick handler
    interrupt_handler_t irq_handlers[240];  // External interrupts
} vector_table_t;

// Vector table instance
vector_table_t vector_table __attribute__((section(".isr_vector")));
```

### **2. Vector Table Initialization**

```c
// Initialize vector table
void init_vector_table(void) {
    // Set initial stack pointer
    vector_table.initial_sp = (uint32_t)&_estack;
    
    // Set exception handlers
    vector_table.reset_handler = reset_handler;
    vector_table.nmi_handler = nmi_handler;
    vector_table.hardfault_handler = hardfault_handler;
    vector_table.memfault_handler = memfault_handler;
    vector_table.busfault_handler = busfault_handler;
    vector_table.usagefault_handler = usagefault_handler;
    vector_table.svcall_handler = svcall_handler;
    vector_table.pendsv_handler = pendsv_handler;
    vector_table.systick_handler = systick_handler;
    
    // Set external interrupt handlers
    for (int i = 0; i < 240; i++) {
        vector_table.irq_handlers[i] = default_irq_handler;
    }
    
    // Set specific IRQ handlers
    vector_table.irq_handlers[16] = uart1_irq_handler;
    vector_table.irq_handlers[17] = uart2_irq_handler;
    vector_table.irq_handlers[18] = uart3_irq_handler;
    vector_table.irq_handlers[24] = timer1_irq_handler;
    vector_table.irq_handlers[25] = timer2_irq_handler;
    
    // Set vector table base address
    SCB->VTOR = (uint32_t)&vector_table;
}
```

### **3. Dynamic Vector Table Management**

```c
// Register interrupt handler
void register_interrupt_handler(uint8_t irq_number, interrupt_handler_t handler) {
    if (irq_number < 240) {
        vector_table.irq_handlers[irq_number] = handler;
    }
}

// Unregister interrupt handler
void unregister_interrupt_handler(uint8_t irq_number) {
    if (irq_number < 240) {
        vector_table.irq_handlers[irq_number] = default_irq_handler;
    }
}

// Default IRQ handler
void default_irq_handler(void) {
    // Handle unexpected interrupts
    while (1) {
        __NOP();
    }
}
```

---

## üéØ **ISR Design**

### **1. Basic ISR Structure**

```c
// Basic ISR structure
void uart1_irq_handler(void) {
    // Save context (if needed)
    // This is usually done automatically by the CPU
    
    // Check interrupt source
    if (UART1->SR & UART_SR_RXNE) {
        // Handle receive interrupt
        uint8_t data = UART1->DR;
        process_received_data(data);
    }
    
    if (UART1->SR & UART_SR_TXE) {
        // Handle transmit interrupt
        handle_transmit_interrupt();
    }
    
    // Clear interrupt flags
    // This is usually done automatically when reading DR
    
    // Restore context (if needed)
    // This is usually done automatically by the CPU
}

// Generic IRQ handler template
void generic_irq_handler(uint8_t irq_number) {
    // Check if interrupt is pending
    if (NVIC->ISPR[irq_number / 32] & (1 << (irq_number % 32))) {
        // Clear pending bit
        NVIC->ICPR[irq_number / 32] = (1 << (irq_number % 32));
        
        // Process interrupt
        process_interrupt(irq_number);
    }
}
```

### **2. ISR Best Practices**

```c
// Good ISR example
volatile uint32_t interrupt_counter = 0;
volatile bool data_ready = false;

void good_isr_example(void) {
    // Clear interrupt flag immediately
    EXTI->PR = (1 << 0);
    
    // Simple operation
    interrupt_counter++;
    
    // Set flag for main loop processing
    data_ready = true;
    
    // Keep ISR short and fast
}

// Main loop processes interrupt flags
void main_loop(void) {
    while (1) {
        if (data_ready) {
            data_ready = false;
            process_data();
        }
        
        // Other main loop tasks
        process_system_tasks();
    }
}
```

### **3. ISR with Context Saving**

```c
// ISR with explicit context saving
__attribute__((interrupt)) void uart_isr_with_context(void) {
    // Save registers that might be modified
    __asm volatile (
        "push {r0-r3, r12, lr}\n"
        "mrs r0, ipsr\n"
        "push {r0}\n"
    );
    
    // Process interrupt
    if (UART1->SR & UART_SR_RXNE) {
        uint8_t data = UART1->DR;
        uart_rx_buffer[uart_rx_index++] = data;
        if (uart_rx_index >= UART_RX_BUFFER_SIZE) {
            uart_rx_index = 0;
        }
    }
    
    // Restore registers
    __asm volatile (
        "pop {r0}\n"
        "msr ipsr, r0\n"
        "pop {r0-r3, r12, lr}\n"
        "bx lr\n"
    );
}
```

---

## ‚è±Ô∏è **Interrupt Latency**

### **1. Latency Components**

```c
// Interrupt latency analysis
typedef struct {
    uint32_t hardware_latency;    // Time to enter ISR
    uint32_t software_latency;    // Time in ISR
    uint32_t context_switch;      // Time to save/restore context
    uint32_t total_latency;       // Total response time
} interrupt_latency_t;

// Measure interrupt latency
void measure_interrupt_latency(void) {
    uint32_t start_time, end_time;
    
    // Configure test interrupt
    configure_test_interrupt();
    
    // Start measurement
    start_time = get_high_resolution_timer();
    
    // Trigger interrupt
    trigger_test_interrupt();
    
    // Measure in ISR
    end_time = get_high_resolution_timer();
    
    // Calculate latency
    uint32_t latency = end_time - start_time;
    
    // Report results
    printf("Interrupt latency: %lu cycles\n", latency);
}
```

### **2. Latency Optimization**

```c
// Optimized ISR for minimal latency
__attribute__((interrupt)) void optimized_isr(void) {
    // Use registers directly (no function calls)
    // Minimize stack usage
    // Avoid complex operations
    
    // Quick state check
    if (GPIOA->IDR & (1 << 0)) {
        // Set flag immediately
        interrupt_flags |= (1 << 0);
    }
    
    // Clear interrupt
    EXTI->PR = (1 << 0);
}

// Latency optimization techniques
void optimize_interrupt_latency(void) {
    /*
        Optimization techniques:
        
        1. Use high-priority interrupts
        2. Minimize ISR execution time
        3. Use direct register access
        4. Avoid function calls in ISR
        5. Use appropriate interrupt priorities
        6. Optimize context switching
        7. Use interrupt nesting if needed
    */
}
```

---

## üéØ **Interrupt Priority**

### **1. Priority Configuration**

```c
// Configure interrupt priorities
void configure_interrupt_priorities(void) {
    // Set priority grouping
    NVIC_SetPriorityGrouping(3); // 4 bits for preemption, 0 for sub
    
    // Configure priorities (lower number = higher priority)
    NVIC_SetPriority(EXTI0_IRQn, 1);      // High priority
    NVIC_SetPriority(EXTI1_IRQn, 2);      // Medium priority
    NVIC_SetPriority(EXTI2_IRQn, 3);      // Low priority
    
    // Enable interrupts
    NVIC_EnableIRQ(EXTI0_IRQn);
    NVIC_EnableIRQ(EXTI1_IRQn);
    NVIC_EnableIRQ(EXTI2_IRQn);
}

// Priority management
typedef enum {
    PRIORITY_CRITICAL = 0,
    PRIORITY_HIGH = 1,
    PRIORITY_MEDIUM = 2,
    PRIORITY_LOW = 3
} interrupt_priority_t;

void set_interrupt_priority(IRQn_Type irq, interrupt_priority_t priority) {
    NVIC_SetPriority(irq, priority);
}
```

### **2. Priority Inversion Prevention**

```c
// Priority inversion prevention
typedef struct {
    uint8_t original_priority;
    uint8_t current_priority;
    bool priority_boosted;
} priority_management_t;

// Boost priority temporarily
void boost_priority(uint8_t irq_number) {
    priority_management_t *pm = &priority_managers[irq_number];
    
    if (!pm->priority_boosted) {
        pm->original_priority = NVIC_GetPriority(irq_number);
        pm->current_priority = 0; // Highest priority
        NVIC_SetPriority(irq_number, pm->current_priority);
        pm->priority_boosted = true;
    }
}

// Restore original priority
void restore_priority(uint8_t irq_number) {
    priority_management_t *pm = &priority_managers[irq_number];
    
    if (pm->priority_boosted) {
        NVIC_SetPriority(irq_number, pm->original_priority);
        pm->priority_boosted = false;
    }
}
```

---

## ‚ö†Ô∏è **Exception Handling**

### **1. Exception Handlers**

```c
// Hard fault handler
void hardfault_handler(void) {
    // Save fault information
    fault_info_t fault_info;
    fault_info.fault_type = FAULT_HARD_FAULT;
    fault_info.fault_address = SCB->HFSR;
    fault_info.fault_register = SCB->CFSR;
    fault_info.return_address = __get_LR();
    
    // Log fault
    log_fault(&fault_info);
    
    // Attempt recovery or reset
    if (can_recover_from_fault(&fault_info)) {
        attempt_fault_recovery(&fault_info);
    } else {
        system_reset();
    }
}

// Memory fault handler
void memfault_handler(void) {
    fault_info_t fault_info;
    fault_info.fault_type = FAULT_MEMORY_ACCESS;
    fault_info.fault_address = SCB->MMFAR;
    fault_info.fault_register = SCB->CFSR;
    fault_info.return_address = __get_LR();
    
    log_fault(&fault_info);
    
    // Memory faults are usually critical
    system_reset();
}

// Usage fault handler
void usagefault_handler(void) {
    fault_info_t fault_info;
    fault_info.fault_type = FAULT_UNDEFINED_INSTRUCTION;
    fault_info.fault_address = __get_PC();
    fault_info.fault_register = SCB->CFSR;
    fault_info.return_address = __get_LR();
    
    log_fault(&fault_info);
    
    // Attempt recovery
    if (can_recover_from_usage_fault(&fault_info)) {
        attempt_usage_fault_recovery(&fault_info);
    } else {
        system_reset();
    }
}
```

### **2. Fault Recovery**

```c
// Fault recovery mechanisms
typedef enum {
    RECOVERY_NONE,
    RECOVERY_RETRY,
    RECOVERY_RESTART_TASK,
    RECOVERY_SYSTEM_RESET
} fault_recovery_t;

// Attempt fault recovery
fault_recovery_t attempt_fault_recovery(fault_info_t *fault_info) {
    switch (fault_info->fault_type) {
        case FAULT_MEMORY_ACCESS:
            // Memory access faults are usually critical
            return RECOVERY_SYSTEM_RESET;
            
        case FAULT_DIVIDE_BY_ZERO:
            // Division by zero can sometimes be recovered
            return attempt_divide_by_zero_recovery(fault_info);
            
        case FAULT_UNDEFINED_INSTRUCTION:
            // Undefined instruction might be recoverable
            return attempt_undefined_instruction_recovery(fault_info);
            
        case FAULT_STACK_OVERFLOW:
            // Stack overflow requires immediate attention
            return RECOVERY_SYSTEM_RESET;
            
        default:
            return RECOVERY_SYSTEM_RESET;
    }
}

// Divide by zero recovery
fault_recovery_t attempt_divide_by_zero_recovery(fault_info_t *fault_info) {
    // Check if we can handle the division by zero
    if (can_handle_divide_by_zero(fault_info)) {
        // Set result to a safe value
        set_division_result(0);
        return RECOVERY_RETRY;
    }
    
    return RECOVERY_SYSTEM_RESET;
}
```

---

## üéØ **Best Practices**

### **1. ISR Design Guidelines**

```c
// ISR design checklist
/*
    ‚ñ° Keep ISRs short and fast
    ‚ñ° Avoid function calls when possible
    ‚ñ° Use volatile for shared variables
    ‚ñ° Clear interrupt flags early
    ‚ñ° Don't use blocking operations
    ‚ñ° Avoid floating-point operations
    ‚ñ° Use appropriate interrupt priorities
    ‚ñ° Test interrupt timing
    ‚ñ° Handle interrupt nesting properly
    ‚ñ° Document interrupt dependencies
*/

// Good ISR example
volatile uint32_t interrupt_counter = 0;

void good_isr_example(void) {
    // Clear interrupt immediately
    EXTI->PR = (1 << 0);
    
    // Simple operation
    interrupt_counter++;
    
    // Set flag for main loop
    interrupt_pending = true;
}
```

### **2. Exception Handling Guidelines**

```c
// Exception handling checklist
/*
    ‚ñ° Always handle critical exceptions
    ‚ñ° Log fault information
    ‚ñ° Attempt recovery when possible
    ‚ñ° Reset system for critical faults
    ‚ñ° Document exception handling
    ‚ñ° Test exception scenarios
    ‚ñ° Use appropriate recovery mechanisms
    ‚ñ° Monitor exception frequency
    ‚ñ° Implement fault reporting
    ‚ñ° Consider safety requirements
*/

// Good exception handler
void good_exception_handler(void) {
    // Save fault information
    fault_info_t fault_info = capture_fault_info();
    
    // Log fault
    log_fault(&fault_info);
    
    // Attempt recovery
    if (can_recover_from_fault(&fault_info)) {
        attempt_recovery(&fault_info);
    } else {
        // Critical fault, reset system
        system_reset();
    }
}
```

---

## ‚ö†Ô∏è **Common Pitfalls**

### **1. Long ISR Execution**

```c
// WRONG: Long operations in ISR
void bad_long_isr(void) {
    EXTI->PR = (1 << 0);
    
    // Don't do this in ISR!
    for (int i = 0; i < 1000; i++) {
        process_data();
    }
}

// CORRECT: Set flag and return
void good_short_isr(void) {
    EXTI->PR = (1 << 0);
    
    // Set flag for main loop processing
    data_processing_pending = true;
}
```

### **2. Missing Interrupt Clearing**

```c
// WRONG: Missing interrupt clear
void bad_isr_example(void) {
    // Process interrupt
    process_interrupt();
    // Missing: EXTI->PR = (1 << pin);
}

// CORRECT: Clear interrupt flag
void good_isr_example(void) {
    // Clear interrupt flag first
    EXTI->PR = (1 << 0);
    
    // Process interrupt
    process_interrupt();
}
```

### **3. Improper Exception Handling**

```c
// WRONG: No exception handling
void bad_exception_handler(void) {
    // Just wait, no recovery
    while (1) {
        __NOP();
    }
}

// CORRECT: Proper exception handling
void good_exception_handler(void) {
    // Log fault information
    fault_info_t fault_info = capture_fault_info();
    log_fault(&fault_info);
    
    // Attempt recovery
    if (can_recover_from_fault(&fault_info)) {
        attempt_recovery(&fault_info);
    } else {
        // Reset system if recovery fails
        system_reset();
    }
}
```

---

## üí° **Examples**

### **1. UART Interrupt Handler**

```c
// UART interrupt handler
volatile uint8_t uart_rx_buffer[UART_RX_BUFFER_SIZE];
volatile uint8_t uart_rx_index = 0;
volatile bool uart_data_ready = false;

void uart1_irq_handler(void) {
    // Check receive interrupt
    if (UART1->SR & UART_SR_RXNE) {
        // Read received data
        uint8_t data = UART1->DR;
        
        // Store in buffer
        uart_rx_buffer[uart_rx_index++] = data;
        if (uart_rx_index >= UART_RX_BUFFER_SIZE) {
            uart_rx_index = 0; // Wrap around
        }
        
        // Set data ready flag
        uart_data_ready = true;
    }
    
    // Check transmit interrupt
    if (UART1->SR & UART_SR_TXE) {
        // Handle transmit interrupt
        handle_uart_transmit();
    }
}

// Main loop processes UART data
void main_loop(void) {
    while (1) {
        if (uart_data_ready) {
            uart_data_ready = false;
            process_uart_data();
        }
        
        // Other tasks
        process_system_tasks();
    }
}
```

### **2. Timer Interrupt Handler**

```c
// Timer interrupt handler
volatile uint32_t system_tick = 0;
volatile bool timer_event = false;

void timer1_irq_handler(void) {
    // Clear interrupt flag
    TIM1->SR &= ~TIM_SR_UIF;
    
    // Increment system tick
    system_tick++;
    
    // Set timer event flag
    timer_event = true;
    
    // Handle periodic tasks
    if (system_tick % 100 == 0) {
        // Every 100 ticks
        periodic_task_flag = true;
    }
}

// Main loop with timer events
void main_loop(void) {
    while (1) {
        if (timer_event) {
            timer_event = false;
            process_timer_events();
        }
        
        if (periodic_task_flag) {
            periodic_task_flag = false;
            execute_periodic_tasks();
        }
        
        // Other tasks
        process_system_tasks();
    }
}
```

### **3. External Interrupt Handler**

```c
// External interrupt handler
volatile bool button_pressed = false;
volatile uint32_t button_press_time = 0;

void exti0_irq_handler(void) {
    // Clear interrupt flag
    EXTI->PR = (1 << 0);
    
    // Read button state
    bool button_state = (GPIOA->IDR & (1 << 0)) ? 1 : 0;
    
    if (button_state == 0) { // Button pressed (active low)
        button_pressed = true;
        button_press_time = system_tick;
    }
}

// Main loop processes button press
void main_loop(void) {
    while (1) {
        if (button_pressed) {
            button_pressed = false;
            handle_button_press();
        }
        
        // Other tasks
        process_system_tasks();
    }
}
```

---

## üéØ **Interview Questions**

### **Basic Questions**
1. **What is the difference between interrupts and exceptions?**
   - Interrupts: External events, can be masked
   - Exceptions: Internal events, usually cannot be masked
   - Both use the same vector table mechanism

2. **How do you design an efficient ISR?**
   - Keep ISR short and fast
   - Avoid function calls and complex operations
   - Use flags for main loop processing
   - Clear interrupt flags early

3. **What is interrupt latency and how do you minimize it?**
   - Time from interrupt occurrence to handler execution
   - Minimize by: Short ISRs, proper priorities, avoid function calls

### **Advanced Questions**
4. **How do you handle interrupt priorities and nesting?**
   - Configure NVIC priorities
   - Use interrupt nesting if supported
   - Handle priority inversion

5. **What are the common exception types and how do you handle them?**
   - Hard fault, memory fault, bus fault, usage fault
   - Log fault information, attempt recovery, reset if needed

6. **How do you implement a robust interrupt system?**
   - Proper vector table setup
   - Efficient ISR design
   - Exception handling
   - Testing and validation

### **Practical Questions**
7. **Design an interrupt-driven UART communication system.**
   ```c
   void uart_interrupt_system(void) {
       // Configure UART interrupts
       UART1->CR1 |= UART_CR1_RXNEIE | UART_CR1_TXEIE;
       NVIC_EnableIRQ(UART1_IRQn);
       
       // Main loop processes data
       while (1) {
           if (uart_data_ready) {
               uart_data_ready = false;
               process_uart_data();
           }
       }
   }
   ```

8. **Implement a fault-tolerant exception handling system.**
   ```c
   void fault_tolerant_system(void) {
       // Set up exception handlers
       vector_table.hardfault_handler = hardfault_handler;
       vector_table.memfault_handler = memfault_handler;
       vector_table.usagefault_handler = usagefault_handler;
       
       // Main loop with fault monitoring
       while (1) {
           if (fault_detected) {
               handle_fault();
           }
           
           process_tasks();
       }
   }
   ```

---

## üîó **Related Topics**

- **[External Interrupts](./External_Interrupts.md)** - Edge/level triggered interrupts, debouncing
- **[Watchdog Timers](./Watchdog_Timers.md)** - System monitoring and recovery mechanisms
- **[Power Management](./Power_Management.md)** - Sleep modes, wake-up sources, power consumption optimization
- **[Timer/Counter Programming](./Timer_Counter_Programming.md)** - Input capture, output compare, frequency measurement

---

## üìö **Resources**

### **Books**
- "Making Embedded Systems" by Elecia White
- "Programming Embedded Systems" by Michael Barr
- "Real-Time Systems" by Jane W. S. Liu

### **Online Resources**
- [ARM Cortex-M Interrupt Handling](https://developer.arm.com/documentation/dui0552/a/the-cortex-m3-processor/interrupts-and-exceptions)
- [STM32 Interrupts and Events](https://www.st.com/resource/en/reference_manual/dm00031020-stm32f405-415-stm32f407-417-stm32f427-437-and-stm32f429-439-advanced-arm-based-32-bit-mcus-stmicroelectronics.pdf)

---

**Next Topic:** [Power Management](./Power_Management.md) ‚Üí [Clock Management](./Clock_Management.md)
