// Seed: 144900519
module module_0 #(
    parameter id_12 = 32'd84
) (
    input tri1 id_0,
    output tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    output wire id_7,
    output wand id_8
);
  wire id_10;
  wire id_11;
  wire _id_12, id_13;
  assign id_11 = (id_13);
  assign module_1.id_2 = 0;
  logic [-1 : id_12] id_14;
  ;
  int [1 : -1] id_15;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output wand id_2,
    output wor id_3,
    input supply0 id_4
);
  logic id_6 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_3,
      id_4,
      id_3,
      id_2
  );
endmodule
