<h1 align="center">🔌 SystemVerilog UART Transmitter & Receiver</h1>

<p align="center">
  <img src="images/uart_banner.png" alt="UART System" width="700"/>
</p>

<p align="center">
  <b>📡 A fully synthesizable UART core built in SystemVerilog — with clean RTL, testbenches, automation scripts, and waveform verification.</b>
</p>

---

## 📘 Introduction

This project implements a **UART (Universal Asynchronous Receiver/Transmitter)** system in **SystemVerilog**, developed for simulation and integration into FPGA or ASIC designs. It includes both **transmit (Tx)** and **receive (Rx)** modules, a **parameterized baud rate generator**, **testbenches**, and **automated simulation scripts** using Vivado.

This project follows a **professional hardware design structure**, making it a great learning resource or portfolio project for VLSI, RTL, and FPGA engineers.

---

## 🧠 Key Features

- ✅ Modular Transmitter (`uart_tx.sv`)
- ✅ Modular Receiver (`uart_rx.sv`)
- ✅ Parameterized Baud Rate Generator
- ✅ Synthesizable RTL Code
- ✅ Fully Functional Testbench (`tb_uart.sv`)
- ✅ Simulation-ready with Vivado TCL script
- ✅ Professional GitHub Structure

---

## 📁 Folder Structure

