
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v
# synth_design -part xc7z020clg484-3 -top sv_chip1_hierarchy_no_mem -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sv_chip1_hierarchy_no_mem -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 219995 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 27.895 ; free physical = 246083 ; free virtual = 314649
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sv_chip1_hierarchy_no_mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:9]
INFO: [Synth 8-6157] synthesizing module 'port_bus_2to1_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:732]
INFO: [Synth 8-4471] merging register 'vidin_new_data_scld_1_2to3_right_reg' into 'vidin_new_data_scld_1_2to3_left_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:979]
INFO: [Synth 8-4471] merging register 'vidin_new_data_scld_2_2to3_right_reg' into 'vidin_new_data_scld_1_2to3_left_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:980]
INFO: [Synth 8-4471] merging register 'vidin_new_data_scld_4_2to3_right_reg' into 'vidin_new_data_scld_1_2to3_left_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:981]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_1_2to3_right_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:979]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_2_2to3_right_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:980]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_4_2to3_right_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:981]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_2to1_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:732]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_corr_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1045]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1388]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'my_wrapper_divider' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2264]
	Parameter INPUT_WIDTH_A bound to: 5'b10000 
	Parameter INPUT_WIDTH_B bound to: 5'b10001 
	Parameter OUTPUT_WIDTH bound to: 4'b1000 
	Parameter S1 bound to: 2'b00 
	Parameter S2 bound to: 2'b01 
	Parameter S3 bound to: 2'b10 
	Parameter S4 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'my_divider' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2339]
	Parameter INPUT_WIDTH_A bound to: 5'b10000 
	Parameter INPUT_WIDTH_B bound to: 5'b10001 
	Parameter OUTPUT_WIDTH bound to: 4'b1000 
	Parameter LOGN bound to: 3'b100 
	Parameter S1 bound to: 2'b00 
	Parameter S2 bound to: 2'b01 
	Parameter S3 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'my_divider' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2339]
WARNING: [Synth 8-567] referenced signal 'Done' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297]
INFO: [Synth 8-6155] done synthesizing module 'my_wrapper_divider' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2264]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1388]
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1106]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'sh_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1326]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'sh_reg' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1326]
INFO: [Synth 8-6157] synthesizing module 'corr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1352]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'corr' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1352]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_20' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1106]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_corr_20' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1045]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_corr_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1452]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1497]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_10' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_corr_10' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1452]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_corr_5_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1648]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1764]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_seq' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1764]
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_5_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1683]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'corr_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1829]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'corr_seq' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_5_seq' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1683]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_corr_5_seq' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1648]
INFO: [Synth 8-6157] synthesizing module 'port_bus_1to0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1872]
	Parameter corr_res_w bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2013]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_1to0' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1872]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_1_2to3_right_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:426]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_2_2to3_right_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:428]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_4_2to3_right_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:430]
WARNING: [Synth 8-6014] Unused sequential element vert_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:440]
WARNING: [Synth 8-6014] Unused sequential element tm3_sram_adsp_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:442]
WARNING: [Synth 8-3936] Found unconnected internal register 'vidin_addr_reg_2to3_reg_reg' and it is trimmed from '19' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:432]
INFO: [Synth 8-6155] done synthesizing module 'sv_chip1_hierarchy_no_mem' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.305 ; gain = 77.660 ; free physical = 245694 ; free virtual = 314262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.305 ; gain = 77.660 ; free physical = 245691 ; free virtual = 314258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.301 ; gain = 85.656 ; free physical = 245690 ; free virtual = 314258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "vidin_addr_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vidin_new_data_scld_2_2to3_left" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'my_divider'
INFO: [Synth 8-5544] ROM "LC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Rsel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ER" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'my_wrapper_divider'
INFO: [Synth 8-5544] ROM "LA" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                              001 |                               00
                      S2 |                              010 |                               01
                      S3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'one-hot' in module 'my_divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                             0001 |                               00
                      S2 |                             0010 |                               01
                      S3 |                             0100 |                               10
                      S4 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'one-hot' in module 'my_wrapper_divider'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.379 ; gain = 128.734 ; free physical = 245595 ; free virtual = 314162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 38    
	   2 Input     17 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 24    
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 24    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 25    
+---Registers : 
	               64 Bit    Registers := 4     
	               56 Bit    Registers := 3     
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 38    
	               17 Bit    Registers := 37    
	               16 Bit    Registers := 388   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 269   
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	  16 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 3     
	  16 Input     56 Bit        Muxes := 6     
	   8 Input     19 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 60    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 25    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 24    
	   2 Input      3 Bit        Muxes := 72    
	   2 Input      1 Bit        Muxes := 124   
	   8 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 96    
	  16 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sv_chip1_hierarchy_no_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 38    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               56 Bit    Registers := 3     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 38    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 3     
	  16 Input     56 Bit        Muxes := 6     
	   4 Input     19 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
Module port_bus_2to1_1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 52    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     19 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 8     
Module my_divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
Module my_wrapper_divider 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module wrapper_norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module corr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module wrapper_corr_20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 21    
Module wrapper_corr_10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 11    
Module wrapper_norm_seq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module corr_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module wrapper_corr_5_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module port_bus_1to0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 50    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1854]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1855]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1854]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1855]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1854]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1855]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1854]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1855]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_5/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1854]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_5/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1855]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_0/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_1/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1852]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_0/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_1/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1853]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_2/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1852]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_2/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1853]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_3/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1852]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_3/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1853]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_4/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1852]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_4/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1853]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_5/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1852]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_5/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1853]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_4_reg[5]' (FDRE) to 'vidin_addr_buf_sc_4_reg[13]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_4_reg[12]' (FDRE) to 'vidin_addr_buf_sc_4_reg[18]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_2_reg[13]' (FDRE) to 'vidin_addr_buf_sc_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_1_reg[15]' (FDRE) to 'vidin_addr_buf_sc_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_4_reg[15]' (FDRE) to 'vidin_addr_buf_sc_4_reg[18]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_2_reg[15]' (FDRE) to 'vidin_addr_buf_sc_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_1_reg[16]' (FDRE) to 'vidin_addr_buf_sc_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_4_reg[16]' (FDRE) to 'vidin_addr_buf_sc_4_reg[18]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_2_reg[16]' (FDRE) to 'vidin_addr_buf_sc_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_1_reg[17]' (FDRE) to 'vidin_addr_buf_sc_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_4_reg[17]' (FDRE) to 'vidin_addr_buf_sc_4_reg[18]'
INFO: [Synth 8-3886] merging instance 'vidin_addr_buf_sc_2_reg[17]' (FDRE) to 'vidin_addr_buf_sc_2_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_addr_buf_sc_1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_addr_buf_sc_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_addr_buf_sc_2_reg[18] )
INFO: [Synth 8-3886] merging instance 'tm3_sram_oe_reg[0]' (FDSE) to 'tm3_sram_oe_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tm3_sram_oe_reg[1] )
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[0]' (FDSE) to 'tm3_sram_we_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[1]' (FDSE) to 'tm3_sram_we_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[2]' (FDSE) to 'tm3_sram_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[3]' (FDSE) to 'tm3_sram_we_reg[4]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[4]' (FDSE) to 'tm3_sram_we_reg[5]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[5]' (FDSE) to 'tm3_sram_we_reg[6]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[6]' (FDSE) to 'tm3_sram_we_reg[7]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_addr_reg[15]' (FDE) to 'tm3_sram_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_addr_reg[16]' (FDE) to 'tm3_sram_addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_addr_reg[17]' (FDE) to 'tm3_sram_addr_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tm3_sram_addr_reg[18] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1841.988 ; gain = 368.344 ; free physical = 245902 ; free virtual = 314474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245728 ; free virtual = 314299
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245354 ; free virtual = 313930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245055 ; free virtual = 313629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245051 ; free virtual = 313625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245034 ; free virtual = 313609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245034 ; free virtual = 313608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245030 ; free virtual = 313604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245024 ; free virtual = 313599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  2014|
|2     |LUT1   |    81|
|3     |LUT2   |  5868|
|4     |LUT3   |   999|
|5     |LUT4   |  3370|
|6     |LUT5   |   547|
|7     |LUT6   |  5761|
|8     |MUXF7  |    48|
|9     |FDRE   | 11532|
|10    |FDSE   |    49|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------+------+
|      |Instance                      |Module                    |Cells |
+------+------------------------------+--------------------------+------+
|1     |top                           |                          | 30269|
|2     |  port_bus_1to0_inst          |port_bus_1to0             |   578|
|3     |  port_bus_2to1_1_inst        |port_bus_2to1_1           |   958|
|4     |  wrapper_norm_corr_10_inst_n |wrapper_norm_corr_10      |  3932|
|5     |    corr_5_inst               |wrapper_corr_10_183       |  3494|
|6     |      inst_corr_0             |corr_194                  |   152|
|7     |      inst_corr_1             |corr_195                  |   152|
|8     |      inst_corr_10            |corr_196                  |   152|
|9     |      inst_corr_2             |corr_197                  |   152|
|10    |      inst_corr_3             |corr_198                  |   152|
|11    |      inst_corr_4             |corr_199                  |   152|
|12    |      inst_corr_5             |corr_200                  |   152|
|13    |      inst_corr_6             |corr_201                  |   152|
|14    |      inst_corr_7             |corr_202                  |   152|
|15    |      inst_corr_8             |corr_203                  |   152|
|16    |      inst_corr_9             |corr_204                  |   152|
|17    |      inst_sh_reg_0           |sh_reg_205                |    72|
|18    |      inst_sh_reg_1           |sh_reg_206                |    72|
|19    |      inst_sh_reg_10          |sh_reg_207                |    72|
|20    |      inst_sh_reg_2           |sh_reg_208                |    72|
|21    |      inst_sh_reg_3           |sh_reg_209                |    72|
|22    |      inst_sh_reg_4           |sh_reg_210                |    72|
|23    |      inst_sh_reg_5           |sh_reg_211                |    72|
|24    |      inst_sh_reg_6           |sh_reg_212                |    72|
|25    |      inst_sh_reg_7           |sh_reg_213                |    72|
|26    |      inst_sh_reg_8           |sh_reg_214                |    72|
|27    |      inst_sh_reg_9           |sh_reg_215                |    72|
|28    |      inst_sh_reg_r_1         |sh_reg_216                |   854|
|29    |    norm_inst_left            |wrapper_norm_184          |   219|
|30    |      my_div_inst_1           |my_wrapper_divider_190    |    59|
|31    |        my_divider_inst       |my_divider_193            |    55|
|32    |      my_div_inst_2           |my_wrapper_divider_191    |    59|
|33    |        my_divider_inst       |my_divider_192            |    55|
|34    |    norm_inst_right           |wrapper_norm_185          |   219|
|35    |      my_div_inst_1           |my_wrapper_divider_186    |    59|
|36    |        my_divider_inst       |my_divider_189            |    55|
|37    |      my_div_inst_2           |my_wrapper_divider_187    |    59|
|38    |        my_divider_inst       |my_divider_188            |    55|
|39    |  wrapper_norm_corr_10_inst_p |wrapper_norm_corr_10_0    |  4174|
|40    |    corr_5_inst               |wrapper_corr_10           |  3736|
|41    |      inst_corr_0             |corr_160                  |   152|
|42    |      inst_corr_1             |corr_161                  |   152|
|43    |      inst_corr_10            |corr_162                  |   152|
|44    |      inst_corr_2             |corr_163                  |   152|
|45    |      inst_corr_3             |corr_164                  |   152|
|46    |      inst_corr_4             |corr_165                  |   152|
|47    |      inst_corr_5             |corr_166                  |   152|
|48    |      inst_corr_6             |corr_167                  |   152|
|49    |      inst_corr_7             |corr_168                  |   152|
|50    |      inst_corr_8             |corr_169                  |   152|
|51    |      inst_corr_9             |corr_170                  |   152|
|52    |      inst_sh_reg_0           |sh_reg_171                |    72|
|53    |      inst_sh_reg_1           |sh_reg_172                |    72|
|54    |      inst_sh_reg_10          |sh_reg_173                |    72|
|55    |      inst_sh_reg_2           |sh_reg_174                |    72|
|56    |      inst_sh_reg_3           |sh_reg_175                |    72|
|57    |      inst_sh_reg_4           |sh_reg_176                |    72|
|58    |      inst_sh_reg_5           |sh_reg_177                |    72|
|59    |      inst_sh_reg_6           |sh_reg_178                |    72|
|60    |      inst_sh_reg_7           |sh_reg_179                |    72|
|61    |      inst_sh_reg_8           |sh_reg_180                |    72|
|62    |      inst_sh_reg_9           |sh_reg_181                |    72|
|63    |      inst_sh_reg_r_1         |sh_reg_182                |   854|
|64    |    norm_inst_left            |wrapper_norm_150          |   219|
|65    |      my_div_inst_1           |my_wrapper_divider_156    |    59|
|66    |        my_divider_inst       |my_divider_159            |    55|
|67    |      my_div_inst_2           |my_wrapper_divider_157    |    59|
|68    |        my_divider_inst       |my_divider_158            |    55|
|69    |    norm_inst_right           |wrapper_norm_151          |   219|
|70    |      my_div_inst_1           |my_wrapper_divider_152    |    59|
|71    |        my_divider_inst       |my_divider_155            |    55|
|72    |      my_div_inst_2           |my_wrapper_divider_153    |    59|
|73    |        my_divider_inst       |my_divider_154            |    55|
|74    |  wrapper_norm_corr_20_inst_n |wrapper_norm_corr_20      |  7122|
|75    |    corr_20_inst              |wrapper_corr_20_96        |  6684|
|76    |      inst_corr_0             |corr_107                  |   152|
|77    |      inst_corr_1             |corr_108                  |   152|
|78    |      inst_corr_10            |corr_109                  |   152|
|79    |      inst_corr_11            |corr_110                  |   152|
|80    |      inst_corr_12            |corr_111                  |   152|
|81    |      inst_corr_13            |corr_112                  |   152|
|82    |      inst_corr_14            |corr_113                  |   152|
|83    |      inst_corr_15            |corr_114                  |   152|
|84    |      inst_corr_16            |corr_115                  |   152|
|85    |      inst_corr_17            |corr_116                  |   152|
|86    |      inst_corr_18            |corr_117                  |   152|
|87    |      inst_corr_19            |corr_118                  |   152|
|88    |      inst_corr_2             |corr_119                  |   152|
|89    |      inst_corr_20            |corr_120                  |   152|
|90    |      inst_corr_3             |corr_121                  |   152|
|91    |      inst_corr_4             |corr_122                  |   152|
|92    |      inst_corr_5             |corr_123                  |   152|
|93    |      inst_corr_6             |corr_124                  |   152|
|94    |      inst_corr_7             |corr_125                  |   152|
|95    |      inst_corr_8             |corr_126                  |   152|
|96    |      inst_corr_9             |corr_127                  |   152|
|97    |      inst_sh_reg_0           |sh_reg_128                |    72|
|98    |      inst_sh_reg_1           |sh_reg_129                |    72|
|99    |      inst_sh_reg_10          |sh_reg_130                |    72|
|100   |      inst_sh_reg_11          |sh_reg_131                |    72|
|101   |      inst_sh_reg_12          |sh_reg_132                |    72|
|102   |      inst_sh_reg_13          |sh_reg_133                |    72|
|103   |      inst_sh_reg_14          |sh_reg_134                |    72|
|104   |      inst_sh_reg_15          |sh_reg_135                |    72|
|105   |      inst_sh_reg_16          |sh_reg_136                |    72|
|106   |      inst_sh_reg_17          |sh_reg_137                |    72|
|107   |      inst_sh_reg_18          |sh_reg_138                |    72|
|108   |      inst_sh_reg_19          |sh_reg_139                |    72|
|109   |      inst_sh_reg_2           |sh_reg_140                |    72|
|110   |      inst_sh_reg_20          |sh_reg_141                |    72|
|111   |      inst_sh_reg_3           |sh_reg_142                |    72|
|112   |      inst_sh_reg_4           |sh_reg_143                |    72|
|113   |      inst_sh_reg_5           |sh_reg_144                |    72|
|114   |      inst_sh_reg_6           |sh_reg_145                |    72|
|115   |      inst_sh_reg_7           |sh_reg_146                |    72|
|116   |      inst_sh_reg_8           |sh_reg_147                |    72|
|117   |      inst_sh_reg_9           |sh_reg_148                |    72|
|118   |      inst_sh_reg_r_1         |sh_reg_149                |  1644|
|119   |    norm_inst_left            |wrapper_norm_97           |   219|
|120   |      my_div_inst_1           |my_wrapper_divider_103    |    59|
|121   |        my_divider_inst       |my_divider_106            |    55|
|122   |      my_div_inst_2           |my_wrapper_divider_104    |    59|
|123   |        my_divider_inst       |my_divider_105            |    55|
|124   |    norm_inst_right           |wrapper_norm_98           |   219|
|125   |      my_div_inst_1           |my_wrapper_divider_99     |    59|
|126   |        my_divider_inst       |my_divider_102            |    55|
|127   |      my_div_inst_2           |my_wrapper_divider_100    |    59|
|128   |        my_divider_inst       |my_divider_101            |    55|
|129   |  wrapper_norm_corr_20_inst_p |wrapper_norm_corr_20_1    |  7584|
|130   |    corr_20_inst              |wrapper_corr_20           |  7146|
|131   |      inst_corr_0             |corr                      |   152|
|132   |      inst_corr_1             |corr_54                   |   152|
|133   |      inst_corr_10            |corr_55                   |   152|
|134   |      inst_corr_11            |corr_56                   |   152|
|135   |      inst_corr_12            |corr_57                   |   152|
|136   |      inst_corr_13            |corr_58                   |   152|
|137   |      inst_corr_14            |corr_59                   |   152|
|138   |      inst_corr_15            |corr_60                   |   152|
|139   |      inst_corr_16            |corr_61                   |   152|
|140   |      inst_corr_17            |corr_62                   |   152|
|141   |      inst_corr_18            |corr_63                   |   152|
|142   |      inst_corr_19            |corr_64                   |   152|
|143   |      inst_corr_2             |corr_65                   |   152|
|144   |      inst_corr_20            |corr_66                   |   152|
|145   |      inst_corr_3             |corr_67                   |   152|
|146   |      inst_corr_4             |corr_68                   |   152|
|147   |      inst_corr_5             |corr_69                   |   152|
|148   |      inst_corr_6             |corr_70                   |   152|
|149   |      inst_corr_7             |corr_71                   |   152|
|150   |      inst_corr_8             |corr_72                   |   152|
|151   |      inst_corr_9             |corr_73                   |   152|
|152   |      inst_sh_reg_0           |sh_reg_74                 |    72|
|153   |      inst_sh_reg_1           |sh_reg_75                 |    72|
|154   |      inst_sh_reg_10          |sh_reg_76                 |    72|
|155   |      inst_sh_reg_11          |sh_reg_77                 |    72|
|156   |      inst_sh_reg_12          |sh_reg_78                 |    72|
|157   |      inst_sh_reg_13          |sh_reg_79                 |    72|
|158   |      inst_sh_reg_14          |sh_reg_80                 |    72|
|159   |      inst_sh_reg_15          |sh_reg_81                 |    72|
|160   |      inst_sh_reg_16          |sh_reg_82                 |    72|
|161   |      inst_sh_reg_17          |sh_reg_83                 |    72|
|162   |      inst_sh_reg_18          |sh_reg_84                 |    72|
|163   |      inst_sh_reg_19          |sh_reg_85                 |    72|
|164   |      inst_sh_reg_2           |sh_reg_86                 |    72|
|165   |      inst_sh_reg_20          |sh_reg_87                 |    72|
|166   |      inst_sh_reg_3           |sh_reg_88                 |    72|
|167   |      inst_sh_reg_4           |sh_reg_89                 |    72|
|168   |      inst_sh_reg_5           |sh_reg_90                 |    72|
|169   |      inst_sh_reg_6           |sh_reg_91                 |    72|
|170   |      inst_sh_reg_7           |sh_reg_92                 |    72|
|171   |      inst_sh_reg_8           |sh_reg_93                 |    72|
|172   |      inst_sh_reg_9           |sh_reg_94                 |    72|
|173   |      inst_sh_reg_r_1         |sh_reg_95                 |  1644|
|174   |    norm_inst_left            |wrapper_norm              |   219|
|175   |      my_div_inst_1           |my_wrapper_divider_50     |    59|
|176   |        my_divider_inst       |my_divider_53             |    55|
|177   |      my_div_inst_2           |my_wrapper_divider_51     |    59|
|178   |        my_divider_inst       |my_divider_52             |    55|
|179   |    norm_inst_right           |wrapper_norm_45           |   219|
|180   |      my_div_inst_1           |my_wrapper_divider_46     |    59|
|181   |        my_divider_inst       |my_divider_49             |    55|
|182   |      my_div_inst_2           |my_wrapper_divider_47     |    59|
|183   |        my_divider_inst       |my_divider_48             |    55|
|184   |  wrapper_norm_corr_5_inst_n  |wrapper_norm_corr_5_seq   |  2386|
|185   |    corr_5_inst               |wrapper_corr_5_seq_21     |  1944|
|186   |      inst_corr_0             |corr_seq_32               |   616|
|187   |      inst_corr_1             |corr_seq_33               |   152|
|188   |      inst_corr_2             |corr_seq_34               |   152|
|189   |      inst_corr_3             |corr_seq_35               |   152|
|190   |      inst_corr_4             |corr_seq_36               |   152|
|191   |      inst_corr_5             |corr_seq_37               |   236|
|192   |      inst_sh_reg_0           |sh_reg_38                 |    16|
|193   |      inst_sh_reg_1           |sh_reg_39                 |    68|
|194   |      inst_sh_reg_2           |sh_reg_40                 |    72|
|195   |      inst_sh_reg_3           |sh_reg_41                 |    72|
|196   |      inst_sh_reg_4           |sh_reg_42                 |    72|
|197   |      inst_sh_reg_5           |sh_reg_43                 |    72|
|198   |      inst_sh_reg_r_1         |sh_reg_44                 |    16|
|199   |    norm_inst_left            |wrapper_norm_seq_22       |   221|
|200   |      my_div_inst_1           |my_wrapper_divider_28     |    60|
|201   |        my_divider_inst       |my_divider_31             |    56|
|202   |      my_div_inst_2           |my_wrapper_divider_29     |    60|
|203   |        my_divider_inst       |my_divider_30             |    56|
|204   |    norm_inst_right           |wrapper_norm_seq_23       |   221|
|205   |      my_div_inst_1           |my_wrapper_divider_24     |    60|
|206   |        my_divider_inst       |my_divider_27             |    56|
|207   |      my_div_inst_2           |my_wrapper_divider_25     |    60|
|208   |        my_divider_inst       |my_divider_26             |    56|
|209   |  wrapper_norm_corr_5_inst_p  |wrapper_norm_corr_5_seq_2 |  2518|
|210   |    corr_5_inst               |wrapper_corr_5_seq        |  2076|
|211   |      inst_corr_0             |corr_seq                  |   616|
|212   |      inst_corr_1             |corr_seq_10               |   152|
|213   |      inst_corr_2             |corr_seq_11               |   152|
|214   |      inst_corr_3             |corr_seq_12               |   152|
|215   |      inst_corr_4             |corr_seq_13               |   152|
|216   |      inst_corr_5             |corr_seq_14               |   236|
|217   |      inst_sh_reg_0           |sh_reg                    |    16|
|218   |      inst_sh_reg_1           |sh_reg_15                 |    68|
|219   |      inst_sh_reg_2           |sh_reg_16                 |    72|
|220   |      inst_sh_reg_3           |sh_reg_17                 |    72|
|221   |      inst_sh_reg_4           |sh_reg_18                 |    72|
|222   |      inst_sh_reg_5           |sh_reg_19                 |    72|
|223   |      inst_sh_reg_r_1         |sh_reg_20                 |    16|
|224   |    norm_inst_left            |wrapper_norm_seq          |   221|
|225   |      my_div_inst_1           |my_wrapper_divider_6      |    60|
|226   |        my_divider_inst       |my_divider_9              |    56|
|227   |      my_div_inst_2           |my_wrapper_divider_7      |    60|
|228   |        my_divider_inst       |my_divider_8              |    56|
|229   |    norm_inst_right           |wrapper_norm_seq_3        |   221|
|230   |      my_div_inst_1           |my_wrapper_divider        |    60|
|231   |        my_divider_inst       |my_divider_5              |    56|
|232   |      my_div_inst_2           |my_wrapper_divider_4      |    60|
|233   |        my_divider_inst       |my_divider                |    56|
+------+------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245024 ; free virtual = 313598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1841.992 ; gain = 368.348 ; free physical = 245027 ; free virtual = 313602
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1841.996 ; gain = 368.348 ; free physical = 245037 ; free virtual = 313612
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2062 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.160 ; gain = 0.000 ; free physical = 244649 ; free virtual = 313223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1930.160 ; gain = 456.613 ; free physical = 244715 ; free virtual = 313289
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2492.816 ; gain = 562.656 ; free physical = 244896 ; free virtual = 313468
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.816 ; gain = 0.000 ; free physical = 244978 ; free virtual = 313550
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2516.828 ; gain = 0.000 ; free physical = 244945 ; free virtual = 313536
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2516.836 ; gain = 24.020 ; free physical = 244455 ; free virtual = 313036
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.098 ; gain = 0.004 ; free physical = 245111 ; free virtual = 313690

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ccd0d8b0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 245105 ; free virtual = 313684

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ccd0d8b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 245070 ; free virtual = 313649
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13017c44d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 245070 ; free virtual = 313649
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bae2e148

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 245003 ; free virtual = 313582
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bae2e148

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244976 ; free virtual = 313555
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1055be8be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244626 ; free virtual = 313205
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1055be8be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244624 ; free virtual = 313203
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244610 ; free virtual = 313189
Ending Logic Optimization Task | Checksum: 1055be8be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244616 ; free virtual = 313195

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1055be8be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244616 ; free virtual = 313195

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1055be8be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244610 ; free virtual = 313189

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244611 ; free virtual = 313190
Ending Netlist Obfuscation Task | Checksum: 1055be8be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.098 ; gain = 0.000 ; free physical = 244606 ; free virtual = 313185
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.098 ; gain = 0.004 ; free physical = 244599 ; free virtual = 313178
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1055be8be
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sv_chip1_hierarchy_no_mem ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 244439 ; free virtual = 313018
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.582 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.090 ; gain = 22.996 ; free physical = 244447 ; free virtual = 313027
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2911.246 ; gain = 219.152 ; free physical = 244241 ; free virtual = 312822
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2946.676 ; gain = 35.430 ; free physical = 244283 ; free virtual = 312864
Power optimization passes: Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2946.676 ; gain = 254.582 ; free physical = 244280 ; free virtual = 312861

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:01 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245480 ; free virtual = 314060


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sv_chip1_hierarchy_no_mem ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 109 accepted clusters 109

Number of Slice Registers augmented: 0 newly gated: 1888 Total: 11581
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/1929 RAMS dropped: 0/0 Clusters dropped: 0/109 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 10eaa8042

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245131 ; free virtual = 313711
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 10eaa8042
Power optimization: Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 2946.676 ; gain = 286.578 ; free physical = 245219 ; free virtual = 313799
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 22018712 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17c1a7c51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245258 ; free virtual = 313838
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 17c1a7c51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245252 ; free virtual = 313832
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 15081ef77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245202 ; free virtual = 313782
INFO: [Opt 31-389] Phase Remap created 24 cells and removed 24 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 15081ef77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245202 ; free virtual = 313782
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              24  |              24  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ac5474bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245199 ; free virtual = 313779

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245199 ; free virtual = 313779
Ending Netlist Obfuscation Task | Checksum: 1ac5474bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245197 ; free virtual = 313777
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 2946.676 ; gain = 286.578 ; free physical = 245197 ; free virtual = 313777
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245705 ; free virtual = 314284
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f617eb09

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245703 ; free virtual = 314282
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245716 ; free virtual = 314296

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 43e65bc9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245518 ; free virtual = 314098

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 78c6616b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245271 ; free virtual = 313851

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 78c6616b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245267 ; free virtual = 313848
Phase 1 Placer Initialization | Checksum: 78c6616b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245264 ; free virtual = 313845

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a6fcb340

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245161 ; free virtual = 313741

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244229 ; free virtual = 312811

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: eadf0aa4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244734 ; free virtual = 313316
Phase 2 Global Placement | Checksum: 9c0a9798

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245335 ; free virtual = 313917

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9c0a9798

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245338 ; free virtual = 313919

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2071be8b5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245011 ; free virtual = 313592

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1690ae272

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245003 ; free virtual = 313585

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1515c3fd4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245007 ; free virtual = 313588

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ae35a720

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244811 ; free virtual = 313393

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c3e73468

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244767 ; free virtual = 313349

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10d089845

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244762 ; free virtual = 313343
Phase 3 Detail Placement | Checksum: 10d089845

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244751 ; free virtual = 313332

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f13e5020

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net port_bus_2to1_1_inst/vidin_new_data_scld_1_2to3_left, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net port_bus_2to1_1_inst/vidin_new_data_scld_2_2to3_left, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net port_bus_2to1_1_inst/vidin_addr_reg[18]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f13e5020

Time (s): cpu = 00:01:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244626 ; free virtual = 313208
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.528. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a336ab48

Time (s): cpu = 00:01:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244620 ; free virtual = 313202
Phase 4.1 Post Commit Optimization | Checksum: 1a336ab48

Time (s): cpu = 00:01:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244611 ; free virtual = 313193

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a336ab48

Time (s): cpu = 00:01:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244605 ; free virtual = 313188

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a336ab48

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244579 ; free virtual = 313161

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244576 ; free virtual = 313159
Phase 4.4 Final Placement Cleanup | Checksum: cd452119

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244571 ; free virtual = 313153
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cd452119

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244581 ; free virtual = 313163
Ending Placer Task | Checksum: 39879ab9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244596 ; free virtual = 313179
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244590 ; free virtual = 313173
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244505 ; free virtual = 313089
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244416 ; free virtual = 313006
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244316 ; free virtual = 312933
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245282 ; free virtual = 313873
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1a5769ce ConstDB: 0 ShapeSum: 1f3030eb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "tm3_clk_v0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out_2to1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out_2to1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out_2to1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out_2to1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out_2to1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out_2to1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_6_2to1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_6_2to1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_2to1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_2to1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_2to1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_2to1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_2to1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_2to1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12cecf7c0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 246208 ; free virtual = 314799
Post Restoration Checksum: NetGraph: 35dbcaa6 NumContArr: f7112d1a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12cecf7c0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 246222 ; free virtual = 314813

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12cecf7c0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 246191 ; free virtual = 314782

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12cecf7c0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 246189 ; free virtual = 314779
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ea1b6a02

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 246060 ; free virtual = 314650
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.669  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 265e4948a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245917 ; free virtual = 314507

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc45aad3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245835 ; free virtual = 314426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2358
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.294  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 194ef91a8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245356 ; free virtual = 313949
Phase 4 Rip-up And Reroute | Checksum: 194ef91a8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245364 ; free virtual = 313957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 194ef91a8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245358 ; free virtual = 313951

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 194ef91a8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245354 ; free virtual = 313947
Phase 5 Delay and Skew Optimization | Checksum: 194ef91a8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245340 ; free virtual = 313933

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fa2509c5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245308 ; free virtual = 313902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.294  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fa2509c5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245294 ; free virtual = 313887
Phase 6 Post Hold Fix | Checksum: 1fa2509c5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245278 ; free virtual = 313871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.92203 %
  Global Horizontal Routing Utilization  = 4.42884 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16480c429

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245264 ; free virtual = 313857

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16480c429

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245259 ; free virtual = 313852

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 225040734

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245229 ; free virtual = 313824

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.294  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 225040734

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245217 ; free virtual = 313812
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245258 ; free virtual = 313853

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245257 ; free virtual = 313852
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245244 ; free virtual = 313838
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 245174 ; free virtual = 313779
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244838 ; free virtual = 313472
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 244428 ; free virtual = 313034
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.410 ; gain = 0.000 ; free physical = 243588 ; free virtual = 312197
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:36:31 2022...
