TimeQuest Timing Analyzer report for Uni_Projektas
Mon Mar 13 18:34:10 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Fast Model Setup Summary
 18. Fast Model Hold Summary
 19. Fast Model Recovery Summary
 20. Fast Model Removal Summary
 21. Fast Model Minimum Pulse Width Summary
 22. Fast Model Setup: 'CLK'
 23. Fast Model Hold: 'CLK'
 24. Fast Model Minimum Pulse Width: 'CLK'
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Multicorner Timing Analysis Summary
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Setup Transfers
 31. Hold Transfers
 32. Report TCCS
 33. Report RSKM
 34. Unconstrained Paths
 35. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Mon Mar 13 18:34:10 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 174.95 MHz ; 163.03 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 14.284 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK   ; 6.933 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                 ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.284 ; counter[0]                                                                                                                                                                                                                ; counter[25]                                                                ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.754      ;
; 14.296 ; counter[0]                                                                                                                                                                                                                ; counter[21]                                                                ; CLK          ; CLK         ; 20.000       ; 0.011      ; 5.755      ;
; 14.456 ; counter[0]                                                                                                                                                                                                                ; counter[23]                                                                ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.582      ;
; 14.541 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]          ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.361      ;
; 14.541 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]          ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.361      ;
; 14.541 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]          ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.361      ;
; 14.541 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]          ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.361      ;
; 14.570 ; counter[0]                                                                                                                                                                                                                ; counter[20]                                                                ; CLK          ; CLK         ; 20.000       ; 0.011      ; 5.481      ;
; 14.584 ; counter[0]                                                                                                                                                                                                                ; counter[19]                                                                ; CLK          ; CLK         ; 20.000       ; 0.011      ; 5.467      ;
; 14.717 ; counter[0]                                                                                                                                                                                                                ; counter[22]                                                                ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.321      ;
; 14.771 ; counter[9]                                                                                                                                                                                                                ; counter[7]                                                                 ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.269      ;
; 14.771 ; counter[9]                                                                                                                                                                                                                ; counter[12]                                                                ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.269      ;
; 14.779 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.779 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.779 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.779 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.801 ; counter[10]                                                                                                                                                                                                               ; counter[7]                                                                 ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.239      ;
; 14.801 ; counter[10]                                                                                                                                                                                                               ; counter[12]                                                                ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.239      ;
; 14.808 ; counter[9]                                                                                                                                                                                                                ; counter[17]                                                                ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.233      ;
; 14.829 ; counter[9]                                                                                                                                                                                                                ; counter[22]                                                                ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.210      ;
; 14.838 ; counter[10]                                                                                                                                                                                                               ; counter[17]                                                                ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.203      ;
; 14.859 ; counter[10]                                                                                                                                                                                                               ; counter[22]                                                                ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.180      ;
; 14.868 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.029      ;
; 14.868 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.029      ;
; 14.868 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.029      ;
; 14.868 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.029      ;
; 14.880 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.017      ;
; 14.880 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.017      ;
; 14.880 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.017      ;
; 14.880 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.017      ;
; 14.909 ; counter[0]                                                                                                                                                                                                                ; counter[17]                                                                ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.131      ;
; 14.915 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.915 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.915 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.915 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.917 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.917 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.917 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.917 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.920 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.977      ;
; 14.920 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.977      ;
; 14.920 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.977      ;
; 14.920 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5   ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.977      ;
; 14.923 ; counter[0]                                                                                                                                                                                                                ; counter[15]                                                                ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.117      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35  ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35  ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35  ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35  ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.929 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.963 ; counter[4]                                                                                                                                                                                                                ; counter[7]                                                                 ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.077      ;
; 14.963 ; counter[4]                                                                                                                                                                                                                ; counter[12]                                                                ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.077      ;
; 14.968 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.929      ;
; 14.968 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.929      ;
; 14.968 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.929      ;
; 14.968 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.929      ;
; 14.974 ; counter[9]                                                                                                                                                                                                                ; counter[0]                                                                 ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.067      ;
; 14.975 ; counter[9]                                                                                                                                                                                                                ; counter[15]                                                                ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.066      ;
; 14.998 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55 ; CLK          ; CLK         ; 20.000       ; 0.013      ; 5.055      ;
; 14.998 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51 ; CLK          ; CLK         ; 20.000       ; 0.013      ; 5.055      ;
; 14.998 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47 ; CLK          ; CLK         ; 20.000       ; 0.013      ; 5.055      ;
; 14.998 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43 ; CLK          ; CLK         ; 20.000       ; 0.013      ; 5.055      ;
; 14.998 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39 ; CLK          ; CLK         ; 20.000       ; 0.013      ; 5.055      ;
; 14.998 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35  ; CLK          ; CLK         ; 20.000       ; 0.013      ; 5.055      ;
; 15.000 ; counter[4]                                                                                                                                                                                                                ; counter[17]                                                                ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.041      ;
; 15.004 ; counter[10]                                                                                                                                                                                                               ; counter[0]                                                                 ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.037      ;
; 15.005 ; counter[10]                                                                                                                                                                                                               ; counter[15]                                                                ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.036      ;
; 15.013 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.024      ;
; 15.013 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.024      ;
; 15.013 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.024      ;
; 15.013 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.024      ;
; 15.013 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.024      ;
; 15.013 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35  ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.024      ;
; 15.015 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.884      ;
; 15.015 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.884      ;
; 15.015 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.884      ;
; 15.015 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.884      ;
; 15.021 ; counter[4]                                                                                                                                                                                                                ; counter[22]                                                                ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.018      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                            ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                   ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                        ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; counter[0]                                                                                                                                                                                        ; counter[0]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_send_irq                                                                                                                                                                                      ; SPI_send_irq                                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_send_data[4]                                                                                                                                                                                  ; SPI_send_data[4]                                                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                    ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LED_OUT~reg0                                                                                                                                                                                      ; LED_OUT~reg0                                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.788 ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.905 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.211      ;
; 0.905 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM41                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM45                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.211      ;
; 0.906 ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:spi_controller_1|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.212      ;
; 0.924 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 0.971 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.379      ;
; 0.982 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.390      ;
; 0.988 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.396      ;
; 1.034 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.340      ;
; 1.037 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.343      ;
; 1.039 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[7]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.345      ;
; 1.039 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[5]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.345      ;
; 1.044 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM9                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.349      ;
; 1.048 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.354      ;
; 1.049 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.355      ;
; 1.050 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.356      ;
; 1.071 ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                   ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.377      ;
; 1.112 ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                   ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.418      ;
; 1.127 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM41                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.432      ;
; 1.135 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.441      ;
; 1.137 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.443      ;
; 1.138 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.444      ;
; 1.138 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.444      ;
; 1.140 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.446      ;
; 1.141 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.447      ;
; 1.158 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.464      ;
; 1.159 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.465      ;
; 1.162 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM49                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM53                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.468      ;
; 1.163 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM53                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.164 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.470      ;
; 1.165 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM45                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM49                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.471      ;
; 1.166 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM57                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.171 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; counter[24]                                                                                                                                                                                       ; counter[24]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; counter[4]                                                                                                                                                                                        ; counter[4]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.173 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.174 ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.480      ;
; 1.174 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.480      ;
; 1.176 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter[8]                                                                                                                                                                                        ; counter[8]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter[10]                                                                                                                                                                                       ; counter[10]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter[1]                                                                                                                                                                                        ; counter[1]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.181 ; counter[6]                                                                                                                                                                                        ; counter[6]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; counter[11]                                                                                                                                                                                       ; counter[11]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.487      ;
; 1.200 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.506      ;
; 1.210 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM3                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM9                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.516      ;
; 1.212 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.518      ;
; 1.214 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.519      ;
; 1.216 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.524      ;
; 1.221 ; counter[16]                                                                                                                                                                                       ; counter[16]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; counter[18]                                                                                                                                                                                       ; counter[18]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; counter[3]                                                                                                                                                                                        ; counter[3]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; counter[2]                                                                                                                                                                                        ; counter[2]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.222 ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                            ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.528      ;
; 1.225 ; counter[9]                                                                                                                                                                                        ; counter[9]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.228 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[6]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.534      ;
; 1.229 ; counter[5]                                                                                                                                                                                        ; counter[5]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.535      ;
; 1.232 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.538      ;
; 1.236 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.542      ;
; 1.242 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.548      ;
; 1.242 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.548      ;
; 1.246 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.552      ;
; 1.246 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.552      ;
; 1.248 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.556      ;
; 1.255 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.561      ;
; 1.263 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.569      ;
; 1.264 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[7]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.570      ;
; 1.264 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[5]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.570      ;
; 1.265 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.571      ;
; 1.283 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[6]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.589      ;
; 1.286 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.592      ;
; 1.339 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.747      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; LED_OUT~reg0                                                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; LED_OUT~reg0                                                                                                                                                                                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                                                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                                                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED_OUT   ; CLK        ; 8.774 ; 8.774 ; Rise       ; CLK             ;
; SPI_CS    ; CLK        ; 8.324 ; 8.324 ; Rise       ; CLK             ;
; SPI_MOSI  ; CLK        ; 7.981 ; 7.981 ; Rise       ; CLK             ;
; SPI_SCLK  ; CLK        ; 8.438 ; 8.438 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED_OUT   ; CLK        ; 8.774 ; 8.774 ; Rise       ; CLK             ;
; SPI_CS    ; CLK        ; 8.324 ; 8.324 ; Rise       ; CLK             ;
; SPI_MOSI  ; CLK        ; 7.981 ; 7.981 ; Rise       ; CLK             ;
; SPI_SCLK  ; CLK        ; 8.438 ; 8.438 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 17.523 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK   ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.523 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.060     ; 2.449      ;
; 17.523 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.060     ; 2.449      ;
; 17.523 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.060     ; 2.449      ;
; 17.523 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.060     ; 2.449      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.556 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.411      ;
; 17.556 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.411      ;
; 17.556 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.411      ;
; 17.556 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.411      ;
; 17.570 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.570 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.570 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.570 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.616 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.351      ;
; 17.616 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.351      ;
; 17.616 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.351      ;
; 17.616 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.351      ;
; 17.628 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.339      ;
; 17.628 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.339      ;
; 17.628 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.339      ;
; 17.628 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.339      ;
; 17.632 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.632 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.632 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.632 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.635 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.636 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.331      ;
; 17.637 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
; 17.637 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
; 17.637 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
; 17.637 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5                                                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.330      ;
; 17.641 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.641 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.641 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.641 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.329      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.642 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.328      ;
; 17.643 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.643 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.327      ;
; 17.654 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.654 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.654 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.654 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.316      ;
; 17.923 ; counter[0]                                                                                                                                                                                                                ; counter[25]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.002     ; 2.107      ;
; 17.969 ; counter[0]                                                                                                                                                                                                                ; counter[21]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.011      ; 2.074      ;
; 17.994 ; counter[0]                                                                                                                                                                                                                ; counter[23]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.002     ; 2.036      ;
; 18.075 ; counter[0]                                                                                                                                                                                                                ; counter[20]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.011      ; 1.968      ;
; 18.105 ; counter[0]                                                                                                                                                                                                                ; counter[22]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.002     ; 1.925      ;
; 18.106 ; counter[0]                                                                                                                                                                                                                ; counter[19]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.011      ; 1.937      ;
; 18.165 ; counter[1]                                                                                                                                                                                                                ; counter[25]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.001     ; 1.866      ;
; 18.190 ; counter[2]                                                                                                                                                                                                                ; counter[25]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.001     ; 1.841      ;
; 18.198 ; counter[0]                                                                                                                                                                                                                ; counter[24]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.002     ; 1.832      ;
; 18.211 ; counter[1]                                                                                                                                                                                                                ; counter[21]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.012      ; 1.833      ;
; 18.225 ; counter[3]                                                                                                                                                                                                                ; counter[25]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.001     ; 1.806      ;
; 18.235 ; counter[0]                                                                                                                                                                                                                ; counter[17]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.000      ; 1.797      ;
; 18.236 ; counter[2]                                                                                                                                                                                                                ; counter[21]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.012      ; 1.808      ;
; 18.236 ; counter[1]                                                                                                                                                                                                                ; counter[23]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.001     ; 1.795      ;
; 18.238 ; counter[0]                                                                                                                                                                                                                ; counter[15]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.000      ; 1.794      ;
; 18.261 ; counter[2]                                                                                                                                                                                                                ; counter[23]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.001     ; 1.770      ;
; 18.262 ; counter[9]                                                                                                                                                                                                                ; counter[7]                                                                                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; 0.000      ; 1.770      ;
; 18.262 ; counter[9]                                                                                                                                                                                                                ; counter[12]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.000      ; 1.770      ;
; 18.271 ; counter[3]                                                                                                                                                                                                                ; counter[21]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; 0.012      ; 1.773      ;
; 18.274 ; counter[4]                                                                                                                                                                                                                ; counter[25]                                                                                                                                                                                                               ; CLK          ; CLK         ; 20.000       ; -0.001     ; 1.757      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                            ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                   ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                        ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; counter[0]                                                                                                                                                                                        ; counter[0]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_send_irq                                                                                                                                                                                      ; SPI_send_irq                                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_send_data[4]                                                                                                                                                                                  ; SPI_send_data[4]                                                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                  ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                    ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LED_OUT~reg0                                                                                                                                                                                      ; LED_OUT~reg0                                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.262 ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.414      ;
; 0.285 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.485      ;
; 0.287 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM41                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM45                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.439      ;
; 0.289 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.441      ;
; 0.291 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.491      ;
; 0.293 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.493      ;
; 0.295 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.319 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM9                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.471      ;
; 0.329 ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:spi_controller_1|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.481      ;
; 0.348 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.499      ;
; 0.351 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.502      ;
; 0.353 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[7]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.504      ;
; 0.353 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[5]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.504      ;
; 0.356 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; counter[24]                                                                                                                                                                                       ; counter[24]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; counter[4]                                                                                                                                                                                        ; counter[4]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter[1]                                                                                                                                                                                        ; counter[1]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM41                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM49                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM53                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM53                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter[8]                                                                                                                                                                                        ; counter[8]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter[6]                                                                                                                                                                                        ; counter[6]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM45                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM49                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM57                                                                                                                        ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; counter[10]                                                                                                                                                                                       ; counter[10]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; counter[11]                                                                                                                                                                                       ; counter[11]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM3                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM9                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; counter[16]                                                                                                                                                                                       ; counter[16]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter[18]                                                                                                                                                                                       ; counter[18]                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter[3]                                                                                                                                                                                        ; counter[3]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter[2]                                                                                                                                                                                        ; counter[2]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                            ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                   ; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                   ; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; counter[5]                                                                                                                                                                                        ; counter[5]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; counter[9]                                                                                                                                                                                        ; counter[9]                                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.527      ;
; 0.379 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.535      ;
; 0.387 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[6]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[7]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[5]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.543      ;
; 0.393 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.546      ;
; 0.396 ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.596      ;
; 0.404 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[6]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.555      ;
; 0.409 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                          ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.560      ;
; 0.418 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                         ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.570      ;
; 0.433 ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.586      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; LED_OUT~reg0                                                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; LED_OUT~reg0                                                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED_OUT   ; CLK        ; 3.957 ; 3.957 ; Rise       ; CLK             ;
; SPI_CS    ; CLK        ; 3.758 ; 3.758 ; Rise       ; CLK             ;
; SPI_MOSI  ; CLK        ; 3.674 ; 3.674 ; Rise       ; CLK             ;
; SPI_SCLK  ; CLK        ; 3.827 ; 3.827 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED_OUT   ; CLK        ; 3.957 ; 3.957 ; Rise       ; CLK             ;
; SPI_CS    ; CLK        ; 3.758 ; 3.758 ; Rise       ; CLK             ;
; SPI_MOSI  ; CLK        ; 3.674 ; 3.674 ; Rise       ; CLK             ;
; SPI_SCLK  ; CLK        ; 3.827 ; 3.827 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.284 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 14.284 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED_OUT   ; CLK        ; 8.774 ; 8.774 ; Rise       ; CLK             ;
; SPI_CS    ; CLK        ; 8.324 ; 8.324 ; Rise       ; CLK             ;
; SPI_MOSI  ; CLK        ; 7.981 ; 7.981 ; Rise       ; CLK             ;
; SPI_SCLK  ; CLK        ; 8.438 ; 8.438 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED_OUT   ; CLK        ; 3.957 ; 3.957 ; Rise       ; CLK             ;
; SPI_CS    ; CLK        ; 3.758 ; 3.758 ; Rise       ; CLK             ;
; SPI_MOSI  ; CLK        ; 3.674 ; 3.674 ; Rise       ; CLK             ;
; SPI_SCLK  ; CLK        ; 3.827 ; 3.827 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1686     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1686     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 13 18:34:10 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(2): SYNC could not be matched with a port
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name SYNC -period 40.000 [get_ports {SYNC}]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 14.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.284         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.523         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4538 megabytes
    Info: Processing ended: Mon Mar 13 18:34:10 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


