WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1253817 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 25 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1253817 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 25 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 77783063 heartbeat IPC: 0.1286 cumulative IPC: 0.06533 (Simulation time: 00 hr 10 min 27 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 76529248 cumulative IPC: 0.06533 (Simulation time: 00 hr 10 min 27 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 76529248 cumulative IPC: 0.06533 (Simulation time: 00 hr 10 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06533 instructions: 5000001 cycles: 76529248
CPU 0 Branch Prediction Accuracy: 90.69% MPKI: 27.23 Average ROB Occupancy at Mispredict: 24.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.306
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.9
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:     787887 HIT:     293759 MISS:     494128
LLC LOAD         ACCESS:     668211 HIT:     216741 MISS:     451470
LLC RFO          ACCESS:       5757 HIT:       1876 MISS:       3881
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      63148 HIT:      63147 MISS:          1
LLC TRANSLATION  ACCESS:      50771 HIT:      11995 MISS:      38776
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 624.3 cycles
cpu0_DTLB TOTAL        ACCESS:    1415311 HIT:     357802 MISS:    1057509
cpu0_DTLB LOAD         ACCESS:    1415311 HIT:     357802 MISS:    1057509
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 51.86 cycles
cpu0_ITLB TOTAL        ACCESS:         12 HIT:         11 MISS:          1
cpu0_ITLB LOAD         ACCESS:         12 HIT:         11 MISS:          1
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 902 cycles
cpu0_L1D TOTAL        ACCESS:    1662110 HIT:     294669 MISS:    1367441
cpu0_L1D LOAD         ACCESS:    1474607 HIT:     180707 MISS:    1293900
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     115896 HIT:     107190 MISS:       8706
cpu0_L1D TRANSLATION  ACCESS:      71607 HIT:       6772 MISS:      64835
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 242.2 cycles
cpu0_L1I TOTAL        ACCESS:         12 HIT:          9 MISS:          3
cpu0_L1I LOAD         ACCESS:         12 HIT:          9 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 241.3 cycles
cpu0_L2C TOTAL        ACCESS:     969999 HIT:     245261 MISS:     724738
cpu0_L2C LOAD         ACCESS:     826750 HIT:     158540 MISS:     668210
cpu0_L2C RFO          ACCESS:       7491 HIT:       1734 MISS:       5757
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      71271 HIT:      71271 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      64487 HIT:      13716 MISS:      50771
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 446.3 cycles
cpu0_STLB TOTAL        ACCESS:     721184 HIT:     669491 MISS:      51693
cpu0_STLB LOAD         ACCESS:     721184 HIT:     669491 MISS:      51693
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 989.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15990
  ROW_BUFFER_MISS:     478071
 AVG DBUS CONGESTED CYCLE: 3.972
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1582
  FULL:      49568
