#include "n64symbols.h"


N64Reg n64_cpu_regs[N64_MAX_REG] = {
	{ "r0" },
	{ "at" },
	{ "v0" },
	{ "v1" },
	{ "a0" },
	{ "a1" },
	{ "a2" },
	{ "a3" },
	{ "t0" },
	{ "t1" },
	{ "t2" },
	{ "t3" },
	{ "t4" },
	{ "t5" },
	{ "t6" },
	{ "t7" },
	{ "s0" },
	{ "s1" },
	{ "s2" },
	{ "s3" },
	{ "s4" },
	{ "s5" },
	{ "s6" },
	{ "s7" },
	{ "t8" },
	{ "t9" },
	{ "k0" },
	{ "k1" },
	{ "gp" },
	{ "sp" },
	{ "fp" },
	{ "ra" },
};

N64Reg n64_cp0_regs[N64_MAX_REG] = {
	{ "Index" },
	{ "Random" },
	{ "EntryLo0" },
	{ "EntryLo1" },
	{ "Context" },
	{ "PageMask" },
	{ "Wired" },
	{ "Reg7" },
	{ "BadVAddr" },
	{ "Count" },
	{ "EntryHi" },
	{ "Compare" },
	{ "Status" },
	{ "Cause" },
	{ "EPC" },
	{ "PRevID" },
	{ "Config" },
	{ "LLAddr" },
	{ "WatchLo" },
	{ "WatchHI" },
	{ "XContext" },
	{ "Reg21" },
	{ "Reg22" },
	{ "Reg23" },
	{ "Reg24" },
	{ "Reg25" },
	{ "PErr" },
	{ "CacheErr" },
	{ "TagLo" },
	{ "TagHi" },
	{ "ErrorEPC" },
	{ "Reg31" },
};

N64Reg n64_fpr_regs[N64_MAX_REG] = {
	{ "f0" },
	{ "f1" },
	{ "f2" },
	{ "f3" },
	{ "f4" },
	{ "f5" },
	{ "f6" },
	{ "f7" },
	{ "f8" },
	{ "f9" },
	{ "f10" },
	{ "f11" },
	{ "f12" },
	{ "f13" },
	{ "f14" },
	{ "f15" },
	{ "f16" },
	{ "f17" },
	{ "f18" },
	{ "f19" },
	{ "f20" },
	{ "f21" },
	{ "f22" },
	{ "f23" },
	{ "f24" },
	{ "f25" },
	{ "f26" },
	{ "f27" },
	{ "f28" },
	{ "f29" },
	{ "f30" },
	{ "f31" },
};

const char* (n64_fcmp_cond[16]) = {
	"f",
	"un",
	"eq",
	"ueq",
	"olt",
	"ult",
	"ole",
	"ule",
	"sf",
	"ngle",
	"seq",
	"ngl",
	"lt",
	"nge",
	"le",
	"ngt",
};

u32 n64_enc_off[ENC64__END__] = {
	25, // ENC64_CO,
	21, // ENC64_BASE,
	21, // ENC64_RS_21,
	6, // ENC64_RS_6,
	16, // ENC64_RT,
	16, // ENC64_OP,
	11, // ENC64_RD,
	0, // ENC64_SBFUNC_0,
	16, // ENC64_SBFUNC_16,
	21, // ENC64_SBFUNC_21,
	6, // ENC64_STYPE,
	6, // ENC64_SA,
	6, // ENC64_CODE_20,
	6, // ENC64_CODE_10,
	0, // ENC64_OFFSET,
	0, // ENC64_IMMEDIATE,
	0, // ENC64_INSTR,
	21, // ENC64_FMT,
	16, // ENC64_FNDTF,
	16, // ENC64_FT,
	11, // ENC64_FS,
	6, // ENC64_FD,
	4, // ENC64_CCOND_SBFUNC,
	0, // ENC64_COND,
	// ENC64__END__,
};

u32 n64_enc_mask[ENC64__END__] = {
	1, // ENC64_CO,
	0x1F, // ENC64_BASE,
	0x1F, // ENC64_RS_21,
	0x1F, // ENC64_RS_6,
	0x1F, // ENC64_RT,
	0x1F, // ENC64_OP,
	0x1F, // ENC64_RD,
	0x3F, // ENC64_SBFUNC_0,
	0x1F, // ENC64_SBFUNC_16,
	0x1F, // ENC64_SBFUNC_21,
	0x1F, // ENC64_STYPE,
	0x1F, // ENC64_SA,
	0xFFFFF, // ENC64_CODE_20,
	0x3FF, // ENC64_CODE_10,
	0xFFFF, // ENC64_OFFSET,
	0xFFFF, // ENC64_IMMEDIATE,
	0x3FFFFFF, // ENC64_INSTR,
	0x1F, // ENC64_FMT,
	0x3FF, // ENC64_FNDTF,
	0x1F, // ENC64_FT,
	0x1F, // ENC64_FS,
	0x1F, // ENC64_FD,
	0x3, // ENC64_CCOND_SBFUNC,
	0xF, // ENC64_COND,
	// ENC64__END__,
};

N64Inst n64_instrs[N64_ALL_INST] = {
	// General cases
	{ "lb", 32, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lbu", 36, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "ld", 55, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "ldl", 26, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "ldr", 27, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lh", 33, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lhu", 37, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "ll", 48, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lld", 52, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lw", 35, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lwl", 34, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lwr", 38, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "lwu", 39, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sb", 40, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sc", 56, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "scd", 60, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sd", 63, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sdl", 44, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sdr", 45, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sh", 41, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sw", 43, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "swl", 42, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "swr", 46, NULL, N64_FMT_RT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "sync", 0, 15, N64_FMT__, N64_NO_IFLAG, { ENC64_STYPE, ENC64_SBFUNC_0, ENC64__END__ } },

	{ "add", 0, 32, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "addi", 8, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_IFLAG_ISIGNED|N64_IFLAG_ITRIM, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "addiu", 9, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_IFLAG_ISIGNED|N64_IFLAG_ITRIM, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "addu", 0, 33, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "and", 0, 36, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "andi", 12, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "dadd", 0, 44, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "daddi", 24, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "daddiu", 25, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "daddu", 0, 45, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "ddiv", 0, 30, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "ddivu", 0, 31, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "div", 0, 26, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "divu", 0, 27, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dmult", 0, 28, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dmultu", 0, 29, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsll", 0, 56, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsll32", 0, 60, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsllv", 0, 20, N64_FMT_RD_RT_RS, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsra", 0, 59, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsra32", 0, 63, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsrav", 0, 23, N64_FMT_RD_RT_RS, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_RS_21, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsrl", 0, 58, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsrl32", 0, 62, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsrlv", 0, 22, N64_FMT_RD_RT_RS, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsub", 0, 46, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dsubu", 0, 47, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "lui", 15, NULL, N64_FMT_RT_IMMEDIATE, N64_NO_IFLAG, { ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "mfhi", 0, 16, N64_FMT_RD, N64_NO_IFLAG, { ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "mflo", 0, 18, N64_FMT_RD, N64_NO_IFLAG, { ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "mthi", 0, 17, N64_FMT_RS, N64_NO_IFLAG, { ENC64_RS_21, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "mtlo", 0, 19, N64_FMT_RS, N64_NO_IFLAG, { ENC64_RS_21, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "mult", 0, 24, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "multu", 0, 25, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "nor", 0, 39, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "or", 0, 37, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "ori", 13, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "sll", 0, 0, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "sllv", 0, 4, N64_FMT_RD_RT_RS, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "slt", 0, 42, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "slti", 10, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "sltiu", 11, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "sltu", 0, 43, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "sra", 0, 3, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "srav", 0, 7, N64_FMT_RD_RT_RS, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "srl", 0, 2, N64_FMT_RD_RT_SA, N64_NO_IFLAG, { ENC64_RT, ENC64_RD, ENC64_SA, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "srlv", 0, 6, N64_FMT_RD_RT_RS, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "sub", 0, 34, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "subu", 0, 35, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "xor", 0, 38, N64_FMT_RD_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "xori", 14, NULL, N64_FMT_RT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_IMMEDIATE, ENC64__END__ } },

	{ "beq", 4, NULL, N64_FMT_RS_RT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "beql", 20, NULL, N64_FMT_RS_RT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "bgez", 1, 1, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bgezal", 1, 17, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bgezall", 1, 19, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bgezl", 1, 3, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bgtz", 7, 0, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bgtzl", 23, 0, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "blez", 6, 0, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "blezl", 22, 0, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bltz", 1, 0, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bltzal", 1, 16, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bltzall", 1, 18, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bltzl", 1, 2, N64_FMT_RS_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_16, ENC64_OFFSET, ENC64__END__ } },
	{ "bne", 5, NULL, N64_FMT_RS_RT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "bnel", 21, NULL, N64_FMT_RS_RT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_RT, ENC64_OFFSET, ENC64__END__ } },
	{ "j", 2, NULL, N64_FMT_TARGET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_INSTR, ENC64__END__ } },
	{ "jal", 3, NULL, N64_FMT_TARGET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_INSTR, ENC64__END__ } },
	{ "jalr", 0, 9, N64_FMT_RD_RS, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_RD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "jr", 0, 8, N64_FMT_RS, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_RS_21, ENC64_SBFUNC_0, ENC64__END__ } },

	{ "break", 0, 13, N64_FMT_OFFSET, N64_IFLAG_ITRIM, { ENC64_CODE_20, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "syscall", 0, 12, N64_FMT_OFFSET, N64_IFLAG_ITRIM, { ENC64_CODE_20, ENC64_SBFUNC_0, ENC64__END__ } },

	{ "teq", 0, 52, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_CODE_10, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "teqi", 1, 12, N64_FMT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "tge", 0, 48, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_CODE_10, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tgei", 1, 8, N64_FMT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "tgeiu", 1, 9, N64_FMT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "tgeu", 0, 49, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_CODE_10, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tlt", 0, 50, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_CODE_10, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tlti", 1, 10, N64_FMT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "tltiu", 1, 11, N64_FMT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_IMMEDIATE, ENC64__END__ } },
	{ "tltu", 0, 51, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_CODE_10, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tne", 0, 54, N64_FMT_RS_RT, N64_NO_IFLAG, { ENC64_RS_21, ENC64_RT, ENC64_CODE_10, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tnei", 1, 14, N64_FMT_RS_IMMEDIATE, N64_NO_IFLAG, { ENC64_RS_21, ENC64_IMMEDIATE, ENC64__END__ } },

	{ "cache", 47, NULL, N64_FMT_OP_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_OP, ENC64_OFFSET, ENC64__END__ } },
	{ "eret", 16, 24, N64_FMT__, N64_NO_IFLAG, { ENC64_CO, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "mfc0", 16, 0, N64_FMT_RT_FS, N64_IFLAG_CO0, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "mtc0", 16, 4, N64_FMT_RT_FS, N64_IFLAG_CO0, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "tlbp", 16, 8, N64_FMT__, N64_NO_IFLAG, { ENC64_CO, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tlbr", 16, 1, N64_FMT__, N64_NO_IFLAG, { ENC64_CO, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tlbwi", 16, 2, N64_FMT__, N64_NO_IFLAG, { ENC64_CO, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "tlbwr", 16, 6, N64_FMT__, N64_NO_IFLAG, { ENC64_CO, ENC64_SBFUNC_0, ENC64__END__ } },

	{ "abs", 17, 5, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "add", 17, 0, N64_FMT_FMT_FD_FS_FT, N64_NO_IFLAG, { ENC64_FMT, ENC64_FT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "bc1f", 17, 256, N64_FMT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_FNDTF, ENC64_OFFSET, ENC64__END__ } },
	{ "bc1fl", 17, 258, N64_FMT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_FNDTF, ENC64_OFFSET, ENC64__END__ } },
	{ "bc1t", 17, 257, N64_FMT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_FNDTF, ENC64_OFFSET, ENC64__END__ } },
	{ "bc1tl", 17, 259, N64_FMT_OFFSET, N64_IFLAG_JUMP_INSTRUCTION, { ENC64_FNDTF, ENC64_OFFSET, ENC64__END__ } },
	{ "c", 17, 3, N64_FMT_COND_FMT_FS_FT, N64_NO_IFLAG, { ENC64_FMT, ENC64_FT, ENC64_FS, ENC64_CCOND_SBFUNC, ENC64_COND, ENC64__END__ } },
	{ "ceil.l", 17, 10, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "ceil.w", 17, 14, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "cfc1", 17, 2, N64_FMT_RT_FS, N64_NO_IFLAG, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "ctc1", 17, 6, N64_FMT_RT_FS, N64_NO_IFLAG, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "cvt.d", 17, 33, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "cvt.l", 17, 37, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "cvt.s", 17, 32, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "cvt.w", 17, 36, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "div", 17, 3, N64_FMT_FMT_FD_FS_FT, N64_NO_IFLAG, { ENC64_FMT, ENC64_FT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "dmfc1", 17, 1, N64_FMT_RT_FS, N64_NO_IFLAG, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "dmtc1", 17, 5, N64_FMT_RT_FS, N64_NO_IFLAG, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "floor.l", 17, 11, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "floor.w", 17, 15, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "ldc1", 53, NULL, N64_FMT_FT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_FT, ENC64_OFFSET, ENC64__END__ } },
	{ "lwc1", 49, NULL, N64_FMT_FT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_FT, ENC64_OFFSET, ENC64__END__ } },
	{ "mfc1", 17, 0, N64_FMT_RT_FS, N64_NO_IFLAG, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "mov", 17, 6, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "mtc1", 17, 4, N64_FMT_RT_FS, N64_NO_IFLAG, { ENC64_SBFUNC_21, ENC64_RT, ENC64_FS, ENC64__END__ } },
	{ "mul", 17, 2, N64_FMT_FMT_FD_FS_FT, N64_NO_IFLAG, { ENC64_FMT, ENC64_FT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "neg", 17, 7, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "round.l", 17, 8, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "round.w", 17, 12, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "sdc1", 61, NULL, N64_FMT_FT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_FT, ENC64_OFFSET, ENC64__END__ } },
	{ "sqrt", 17, 4, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "sub", 17, 1, N64_FMT_FMT_FD_FS_FT, N64_NO_IFLAG, { ENC64_FMT, ENC64_FT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "swc1", 57, NULL, N64_FMT_FT_OFFSET_BASE, N64_NO_IFLAG, { ENC64_BASE, ENC64_FT, ENC64_OFFSET, ENC64__END__ } },
	{ "trunc.l", 17, 9, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
	{ "trunc.w", 17, 13, N64_FMT_FMT_FD_FS, N64_NO_IFLAG, { ENC64_FMT, ENC64_FS, ENC64_FD, ENC64_SBFUNC_0, ENC64__END__ } },
};
