{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714975565916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714975565916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 00:06:05 2024 " "Processing started: Mon May 06 00:06:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714975565916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1714975565916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1714975565916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1714975566501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1714975566501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/PWM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_tb " "Found entity 1: PWM_tb" {  } { { "PWM_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/PWM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/spi_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_medio " "Found entity 1: Sumador_medio" {  } { { "Sumador_medio.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_completo " "Found entity 1: Sumador_completo" {  } { { "Sumador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_medio " "Found entity 1: Restador_medio" {  } { { "Restador_medio.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_completo " "Found entity 1: Restador_completo" {  } { { "Restador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579042 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND " "Entity \"AND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/AND.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1714975579043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.sv 1 1 " "Found 1 design units, including 1 entities, in source file and.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579044 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR " "Entity \"OR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/OR.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1714975579045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.sv 1 1 " "Found 1 design units, including 1 entities, in source file or.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador4bits " "Found entity 1: restador4bits" {  } { { "restador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador4bits " "Found entity 1: sumador4bits" {  } { { "sumador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador4.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador4 " "Found entity 1: Decodificador4" {  } { { "Decodificador4.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Decodificador4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbinario.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbinario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBinario " "Found entity 1: DecodificadorBinario" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/DecodificadorBinario.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714975579056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714975579056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1714975579102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.sv(75) " "Verilog HDL assignment warning at ALU.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1714975579104 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x ALU.sv(64) " "Verilog HDL Always Construct warning at ALU.sv(64): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1714975579106 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.sv(64) " "Verilog HDL Always Construct warning at ALU.sv(64): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1714975579106 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y ALU.sv(64) " "Verilog HDL Always Construct warning at ALU.sv(64): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1714975579106 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.sv(64) " "Inferred latch for \"carry\" at ALU.sv(64)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579109 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] ALU.sv(107) " "Inferred latch for \"y\[0\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579109 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ALU.sv(107) " "Inferred latch for \"y\[1\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579109 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ALU.sv(107) " "Inferred latch for \"y\[2\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579109 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ALU.sv(107) " "Inferred latch for \"y\[3\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579109 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ALU.sv(107) " "Inferred latch for \"y\[4\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] ALU.sv(107) " "Inferred latch for \"y\[5\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ALU.sv(107) " "Inferred latch for \"y\[6\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ALU.sv(107) " "Inferred latch for \"y\[7\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ALU.sv(107) " "Inferred latch for \"y\[8\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ALU.sv(107) " "Inferred latch for \"y\[9\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] ALU.sv(107) " "Inferred latch for \"y\[10\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] ALU.sv(107) " "Inferred latch for \"y\[11\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] ALU.sv(107) " "Inferred latch for \"y\[12\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579110 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] ALU.sv(107) " "Inferred latch for \"y\[13\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] ALU.sv(107) " "Inferred latch for \"y\[14\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] ALU.sv(107) " "Inferred latch for \"y\[15\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] ALU.sv(107) " "Inferred latch for \"y\[16\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] ALU.sv(107) " "Inferred latch for \"y\[17\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] ALU.sv(107) " "Inferred latch for \"y\[18\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] ALU.sv(107) " "Inferred latch for \"y\[19\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] ALU.sv(107) " "Inferred latch for \"y\[20\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] ALU.sv(107) " "Inferred latch for \"y\[21\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] ALU.sv(107) " "Inferred latch for \"y\[22\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] ALU.sv(107) " "Inferred latch for \"y\[23\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] ALU.sv(107) " "Inferred latch for \"y\[24\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579111 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] ALU.sv(107) " "Inferred latch for \"y\[25\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] ALU.sv(107) " "Inferred latch for \"y\[26\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] ALU.sv(107) " "Inferred latch for \"y\[27\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] ALU.sv(107) " "Inferred latch for \"y\[28\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] ALU.sv(107) " "Inferred latch for \"y\[29\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] ALU.sv(107) " "Inferred latch for \"y\[30\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] ALU.sv(107) " "Inferred latch for \"y\[31\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] ALU.sv(107) " "Inferred latch for \"x\[0\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] ALU.sv(107) " "Inferred latch for \"x\[1\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] ALU.sv(107) " "Inferred latch for \"x\[2\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] ALU.sv(107) " "Inferred latch for \"x\[3\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] ALU.sv(107) " "Inferred latch for \"x\[4\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] ALU.sv(107) " "Inferred latch for \"x\[5\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579112 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] ALU.sv(107) " "Inferred latch for \"x\[6\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] ALU.sv(107) " "Inferred latch for \"x\[7\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] ALU.sv(107) " "Inferred latch for \"x\[8\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] ALU.sv(107) " "Inferred latch for \"x\[9\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] ALU.sv(107) " "Inferred latch for \"x\[10\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] ALU.sv(107) " "Inferred latch for \"x\[11\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] ALU.sv(107) " "Inferred latch for \"x\[12\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] ALU.sv(107) " "Inferred latch for \"x\[13\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] ALU.sv(107) " "Inferred latch for \"x\[14\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] ALU.sv(107) " "Inferred latch for \"x\[15\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] ALU.sv(107) " "Inferred latch for \"x\[16\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] ALU.sv(107) " "Inferred latch for \"x\[17\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579113 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] ALU.sv(107) " "Inferred latch for \"x\[18\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] ALU.sv(107) " "Inferred latch for \"x\[19\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] ALU.sv(107) " "Inferred latch for \"x\[20\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] ALU.sv(107) " "Inferred latch for \"x\[21\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] ALU.sv(107) " "Inferred latch for \"x\[22\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] ALU.sv(107) " "Inferred latch for \"x\[23\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] ALU.sv(107) " "Inferred latch for \"x\[24\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] ALU.sv(107) " "Inferred latch for \"x\[25\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] ALU.sv(107) " "Inferred latch for \"x\[26\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] ALU.sv(107) " "Inferred latch for \"x\[27\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] ALU.sv(107) " "Inferred latch for \"x\[28\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] ALU.sv(107) " "Inferred latch for \"x\[29\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579114 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] ALU.sv(107) " "Inferred latch for \"x\[30\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579115 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] ALU.sv(107) " "Inferred latch for \"x\[31\]\" at ALU.sv(107)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714975579115 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador4bits sumador4bits:UUT " "Elaborating entity \"sumador4bits\" for hierarchy \"sumador4bits:UUT\"" {  } { { "ALU.sv" "UUT" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 sumador4bits.sv(34) " "Verilog HDL assignment warning at sumador4bits.sv(34): truncated value with size 5 to match size of target (4)" {  } { { "sumador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1714975579160 "|ALU|sumador4bits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg0 sumador4bits.sv(6) " "Output port \"salida7seg0\" at sumador4bits.sv(6) has no driver" {  } { { "sumador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1714975579160 "|ALU|sumador4bits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg1 sumador4bits.sv(8) " "Output port \"salida7seg1\" at sumador4bits.sv(8) has no driver" {  } { { "sumador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1714975579160 "|ALU|sumador4bits:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_medio sumador4bits:UUT\|Sumador_medio:U1 " "Elaborating entity \"Sumador_medio\" for hierarchy \"sumador4bits:UUT\|Sumador_medio:U1\"" {  } { { "sumador4bits.sv" "U1" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_completo sumador4bits:UUT\|Sumador_completo:for_loop\[1\].U2 " "Elaborating entity \"Sumador_completo\" for hierarchy \"sumador4bits:UUT\|Sumador_completo:for_loop\[1\].U2\"" {  } { { "sumador4bits.sv" "for_loop\[1\].U2" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador4bits restador4bits:UUT_r " "Elaborating entity \"restador4bits\" for hierarchy \"restador4bits:UUT_r\"" {  } { { "ALU.sv" "UUT_r" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 restador4bits.sv(38) " "Verilog HDL assignment warning at restador4bits.sv(38): truncated value with size 5 to match size of target (4)" {  } { { "restador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1714975579188 "|ALU|restador4bits:UUT_r"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg0 restador4bits.sv(6) " "Output port \"salida7seg0\" at restador4bits.sv(6) has no driver" {  } { { "restador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1714975579188 "|ALU|restador4bits:UUT_r"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg1 restador4bits.sv(9) " "Output port \"salida7seg1\" at restador4bits.sv(9) has no driver" {  } { { "restador4bits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1714975579188 "|ALU|restador4bits:UUT_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_medio restador4bits:UUT_r\|Restador_medio:U1 " "Elaborating entity \"Restador_medio\" for hierarchy \"restador4bits:UUT_r\|Restador_medio:U1\"" {  } { { "restador4bits.sv" "U1" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_completo restador4bits:UUT_r\|Restador_completo:for_loop\[1\].U2 " "Elaborating entity \"Restador_completo\" for hierarchy \"restador4bits:UUT_r\|Restador_completo:for_loop\[1\].U2\"" {  } { { "restador4bits.sv" "for_loop\[1\].U2" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador4 Decodificador4:deco " "Elaborating entity \"Decodificador4\" for hierarchy \"Decodificador4:deco\"" {  } { { "ALU.sv" "deco" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBinario Decodificador4:deco\|DecodificadorBinario:for_loop\[0\].U1 " "Elaborating entity \"DecodificadorBinario\" for hierarchy \"Decodificador4:deco\|DecodificadorBinario:for_loop\[0\].U1\"" {  } { { "Decodificador4.sv" "for_loop\[0\].U1" { Text "C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Decodificador4.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1714975579229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1714975579314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714975579366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 00:06:19 2024 " "Processing ended: Mon May 06 00:06:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714975579366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714975579366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714975579366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1714975579366 ""}
