ModuleName multiOR3
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 96 ,X2: 112 ,Y2: 96
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 112 ,X2: 112 ,Y2: 112
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 128 ,X2: 112 ,Y2: 128
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 112 ,X2: 192 ,Y2: 112
End
Branches
End
Wire Name: b4
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 80 ,Y1: 64 ,X2: 80 ,Y2: 152
End
Branches
Branch Left: 80 ,Top: 96
BranchStrList
0
End
Branch Left: 80 ,Top: 112
BranchStrList
1
End
Branch Left: 80 ,Top: 128
BranchStrList
2
End
End
End
Ports
Port Left: 80 Top: 64 ,Orientation: 3
Portname: in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
2
,Width:
3
,RV:
0
Port Left: 192 Top: 112 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 112 Top: 96
Name: s0
LibraryName: PNULib
IpName: PNU_OR3
SymbolParameters
End
End
Texts
End
Links
End
