<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>FPGA Projects Portfolio</title>
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
            background: linear-gradient(135deg, #0f0c29, #302b63, #24243e);
            color: #e0e0e0;
            min-height: 100vh;
            overflow-x: hidden;
        }

        header {
            text-align: center;
            padding: 60px 20px 40px;
            position: relative;
        }

        h1 {
            font-size: 3em;
            margin-bottom: 10px;
            background: linear-gradient(45deg, #00d4ff, #7b2ff7);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
            animation: glow 3s ease-in-out infinite;
        }

        @keyframes glow {
            0%, 100% { filter: brightness(1); }
            50% { filter: brightness(1.3); }
        }

        .subtitle {
            font-size: 1.2em;
            color: #b0b0b0;
            margin-bottom: 30px;
        }

        nav {
            display: flex;
            justify-content: center;
            gap: 30px;
            margin-bottom: 40px;
            flex-wrap: wrap;
        }

        .nav-btn {
            background: rgba(255, 255, 255, 0.1);
            border: 2px solid rgba(0, 212, 255, 0.3);
            color: #00d4ff;
            padding: 12px 30px;
            border-radius: 25px;
            cursor: pointer;
            font-size: 1em;
            transition: all 0.3s ease;
            backdrop-filter: blur(10px);
        }

        .nav-btn:hover, .nav-btn.active {
            background: rgba(0, 212, 255, 0.2);
            border-color: #00d4ff;
            transform: translateY(-2px);
            box-shadow: 0 5px 20px rgba(0, 212, 255, 0.4);
        }

        .container {
            max-width: 1200px;
            margin: 0 auto;
            padding: 20px;
        }

        .projects-grid {
            display: grid;
            grid-template-columns: repeat(auto-fill, minmax(350px, 1fr));
            gap: 30px;
            margin-bottom: 60px;
        }

        .project-card {
            background: rgba(255, 255, 255, 0.05);
            border: 1px solid rgba(255, 255, 255, 0.1);
            border-radius: 15px;
            padding: 30px;
            transition: all 0.4s ease;
            position: relative;
            overflow: hidden;
            backdrop-filter: blur(10px);
        }

        .project-card::before {
            content: '';
            position: absolute;
            top: -50%;
            left: -50%;
            width: 200%;
            height: 200%;
            background: linear-gradient(45deg, transparent, rgba(0, 212, 255, 0.1), transparent);
            transform: rotate(45deg);
            transition: all 0.6s ease;
        }

        .project-card:hover::before {
            left: 100%;
        }

        .project-card:hover {
            transform: translateY(-10px);
            box-shadow: 0 15px 40px rgba(0, 212, 255, 0.3);
            border-color: rgba(0, 212, 255, 0.5);
        }

        .project-title {
            font-size: 1.5em;
            color: #00d4ff;
            margin-bottom: 15px;
            position: relative;
        }

        .project-description {
            color: #c0c0c0;
            line-height: 1.6;
            margin-bottom: 20px;
        }

        .tech-stack {
            display: flex;
            flex-wrap: wrap;
            gap: 10px;
            margin-bottom: 20px;
        }

        .tech-tag {
            background: rgba(123, 47, 247, 0.2);
            border: 1px solid rgba(123, 47, 247, 0.5);
            color: #b794f6;
            padding: 6px 14px;
            border-radius: 15px;
            font-size: 0.85em;
        }

        .project-links {
            display: flex;
            gap: 15px;
            margin-top: 20px;
        }

        .project-link {
            text-decoration: none;
            color: #00d4ff;
            padding: 8px 20px;
            border: 1px solid #00d4ff;
            border-radius: 20px;
            transition: all 0.3s ease;
            font-size: 0.9em;
        }

        .project-link:hover {
            background: #00d4ff;
            color: #0f0c29;
            transform: scale(1.05);
        }

        .category-section {
            display: none;
        }

        .category-section.active {
            display: block;
        }

        .section-title {
            font-size: 2em;
            color: #7b2ff7;
            margin-bottom: 30px;
            text-align: center;
        }

        footer {
            text-align: center;
            padding: 40px 20px;
            color: #808080;
            border-top: 1px solid rgba(255, 255, 255, 0.1);
            margin-top: 60px;
        }

        @media (max-width: 768px) {
            h1 {
                font-size: 2em;
            }

            .projects-grid {
                grid-template-columns: 1fr;
            }

            nav {
                gap: 15px;
            }

            .nav-btn {
                padding: 10px 20px;
                font-size: 0.9em;
            }
        }
    </style>
</head>
<body>
    <header>
        <h1>FPGA Projects Portfolio</h1>
        <p class="subtitle">Hardware Design & Digital Logic</p>
    </header>

    <nav>
        <button class="nav-btn active" onclick="showCategory('all')">All Projects</button>
        <button class="nav-btn" onclick="showCategory('processors')">Processors</button>
        <button class="nav-btn" onclick="showCategory('signal')">Signal Processing</button>
        <button class="nav-btn" onclick="showCategory('other')">Other</button>
    </nav>

    <div class="project-card" data-category="processors">
    <div class="project-image">
        <img src="projects/your-project-name/board_photo.jpg" alt="Project running on FPGA">
    </div>
    <h3 class="project-title">7-Segment Display Counter</h3>
    <p class="project-description">
        <strong>What it does:</strong> A 4-digit counter that displays values on seven-segment displays, with button controls for increment/decrement and reset.<br><br>
        <strong>Design Logic:</strong> Used a binary-to-BCD converter module feeding into a BCD-to-7-segment decoder. Implemented debouncing for mechanical buttons to prevent false triggers. The design uses a state machine to handle button inputs and counter logic separately for cleaner code.<br><br>
        <strong>Results:</strong> Runs at 100MHz on Basys3 board. Uses ~150 LUTs. Successfully tested with all button combinations.
    </p>
    <div class="tech-stack">
        <span class="tech-tag">Verilog</span>
        <span class="tech-tag">Vivado 2023.1</span>
        <span class="tech-tag">Basys3</span>
    </div>
    <div class="project-links">
        <a href="https://github.com/JaneByun/FPGA/tree/main/projects/slowClock" class="project-link">Source Code</a>
        <a href="https://github.com/JaneByun/FPGA/tree/main/Projects/slowClock/test.mov" class="project-link">Video Demo</a>
    </div>
</div>

    <div class="container">
        <div id="all" class="category-section active">
            <div class="projects-grid">
                <!-- Processor Projects -->
                <div class="project-card" data-category="processors">
                    <h3 class="project-title">RISC-V Soft Processor</h3>
                    <p class="project-description">
                        A 32-bit RISC-V processor core implementing the RV32I instruction set with a 5-stage pipeline. Features include hazard detection, forwarding, and branch prediction.
                    </p>
                    <div class="tech-stack">
                        <span class="tech-tag">Verilog</span>
                        <span class="tech-tag">RISC-V</span>
                        <span class="tech-tag">Pipelining</span>
                    </div>
                    <div class="project-links">
                        <a href="#" class="project-link">GitHub</a>
                        <a href="#" class="project-link">Details</a>
                    </div>
                </div>

                <div class="project-card" data-category="processors">
                    <h3 class="project-title">8-bit CPU Design</h3>
                    <p class="project-description">
                        Custom 8-bit CPU with 16 instructions, 256 bytes of RAM, and simple I/O. Includes assembler and example programs demonstrating basic computational tasks.
                    </p>
                    <div class="tech-stack">
                        <span class="tech-tag">VHDL</span>
                        <span class="tech-tag">Custom ISA</span>
                        <span class="tech-tag">Assembler</span>
                    </div>
                    <div class="project-links">
                        <a href="#" class="project-link">GitHub</a>
                        <a href="#" class="project-link">Details</a>
                    </div>
                </div>

                <!-- Signal Processing Projects -->
                <div class="project-card" data-category="signal">
                    <h3 class="project-title">FFT Accelerator</h3>
                    <p class="project-description">
                        Hardware implementation of a 1024-point FFT using Cooley-Tukey algorithm. Optimized for throughput with pipelined butterfly units and on-chip memory.
                    </p>
                    <div class="tech-stack">
                        <span class="tech-tag">Verilog</span>
                        <span class="tech-tag">DSP</span>
                        <span class="tech-tag">Fixed-Point</span>
                    </div>
                    <div class="project-links">
                        <a href="#" class="project-link">GitHub</a>
                        <a href="#" class="project-link">Details</a>
                    </div>
                </div>

                <div class="project-card" data-category="signal">
                    <h3 class="project-title">Digital FIR Filter</h3>
                    <p class="project-description">
                        Configurable FIR filter with adjustable tap count and coefficients. Implemented using systolic array architecture for high-speed audio processing applications.
                    </p>
                    <div class="tech-stack">
                        <span class="tech-tag">SystemVerilog</span>
                        <span class="tech-tag">Audio DSP</span>
                        <span class="tech-tag">Systolic Array</span>
                    </div>
                    <div class="project-links">
                        <a href="#" class="project-link">GitHub</a>
                        <a href="#" class="project-link">Details</a>
                    </div>
                </div>

                <!-- Other Projects -->
                <div class="project-card" data-category="other">
                    <h3 class="project-title">VGA Display Controller</h3>
                    <p class="project-description">
                        Complete VGA controller with sprite engine, double buffering, and custom graphics primitives. Supports 640x480 resolution at 60Hz refresh rate.
                    </p>
                    <div class="tech-stack">
                        <span class="tech-tag">Verilog</span>
                        <span class="tech-tag">VGA</span>
                        <span class="tech-tag">Graphics</span>
                    </div>
                    <div class="project-links">
                        <a href="#" class="project-link">GitHub</a>
                        <a href="#" class="project-link">Details</a>
                    </div>
                </div>

                <div class="project-card" data-category="other">
                    <h3 class="project-title">AXI4 Interconnect</h3>
                    <p class="project-description">
                        Full AXI4 bus implementation with crossbar switch, arbitration logic, and support for multiple masters and slaves. Includes verification testbench.
                    </p>
                    <div class="tech-stack">
                        <span class="tech-tag">SystemVerilog</span>
                        <span class="tech-tag">AXI4</span>
                        <span class="tech-tag">Bus Protocol</span>
                    </div>
                    <div class="project-links">
                        <a href="#" class="project-link">GitHub</a>
                        <a href="#" class="project-link">Details</a>
                    </div>
                </div>
            </div>
        </div>
    </div>

    <footer>
        <p>&copy; 2025 FPGA Projects Portfolio. Designed with passion for digital design.</p>
    </footer>

    <script>
        function showCategory(category) {
            const buttons = document.querySelectorAll('.nav-btn');
            const cards = document.querySelectorAll('.project-card');
            
            buttons.forEach(btn => btn.classList.remove('active'));
            event.target.classList.add('active');
            
            if (category === 'all') {
                cards.forEach(card => card.style.display = 'block');
            } else {
                cards.forEach(card => {
                    if (card.dataset.category === category) {
                        card.style.display = 'block';
                    } else {
                        card.style.display = 'none';
                    }
                });
            }
        }
    </script>
</body>
</html>
