10:16:21 **** Incremental Build of configuration Debug for project Sw_Ro_Cam_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 63738 C:/Users/Booh/OneDrive/Documents/FPGA-Cam/Final_Copy/Sw_Ro_Cam/Sw_Ro_Cam/system_wrapper/export/system_wrapper/system_wrapper.xpfm standalone_ps7_cortexa9_0 C:/Users/Booh/OneDrive/Documents/FPGA-Cam/Final_Copy/Sw_Ro_Cam/Sw_Ro_Cam/Sw_Ro_Cam_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/Booh/OneDrive/Documents/FPGA-Cam/Final_Copy/Sw_Ro_Cam/Sw_Ro_Cam/system_wrapper/export/system_wrapper/system_wrapper.xpfm --sys_config system_wrapper --bif C:/Users/Booh/OneDrive/Documents/FPGA-Cam/Final_Copy/Sw_Ro_Cam/Sw_Ro_Cam/Sw_Ro_Cam_system/Debug/system.bif --no_bitstream --elf C:/Users/Booh/OneDrive/Documents/FPGA-Cam/Final_Copy/Sw_Ro_Cam/Sw_Ro_Cam/Sw_Ro_Cam/Debug/Sw_Ro_Cam.elf,ps7_cortexa9_0
Running C:/Xilinx/Vitis/2021.1/bin/bootgen  -image C:/Users/Booh/OneDrive/Documents/FPGA-Cam/Final_Copy/Sw_Ro_Cam/Sw_Ro_Cam/Sw_Ro_Cam_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

10:16:28 Build Finished (took 7s.502ms)

