$date
	Thu Aug 21 18:19:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 3 % count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
0#
0"
b0 !
$end
#5
1"
#10
b1 !
b1 %
0"
1#
0$
#15
b10 !
b10 %
1"
#20
0"
#25
b11 !
b11 %
1"
#30
b0 !
b0 %
0"
1$
#35
1"
#40
0"
0$
#45
b1 !
b1 %
1"
#50
0"
#55
b10 !
b10 %
1"
#60
0"
0#
#65
1"
#70
b11 !
b11 %
0"
1#
#75
b100 !
b100 %
1"
#80
0"
#85
b101 !
b101 %
1"
#90
0"
#95
b110 !
b110 %
1"
#100
0"
