derive_pll_clocks
derive_clock_uncertainty

# The PLL's outputs (rtl/pll/pll_0002.v): general[0] 66.67 MHz (clk_sys), general[1] 133.33 MHz (clk_mem), general[2]
# 133.33 MHz shifted (SDRAM_CLK). Nothing uses the memory clocks yet: their constraints (the SDRAM pin's generated clock and
# the read capture's multicycle path, as the Gaelco 3D core's) come in with the SDRAM controller.

# ppc_pipe's stfs: the conversion to a single, stable for two clocks and waited for
