{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449175783992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449175783994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 15:49:43 2015 " "Processing started: Thu Dec 03 15:49:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449175783994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449175783994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449175783994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449175784646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_possibility_table-behavior " "Found design unit 1: g10_possibility_table-behavior" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785406 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_possibility_table " "Found entity 1: g10_possibility_table" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_segment_decoder-behaviour " "Found design unit 1: g10_7_segment_decoder-behaviour" {  } { { "../Lab3/g10_7_segment_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785412 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_segment_decoder " "Found entity 1: g10_7_segment_decoder" {  } { { "../Lab3/g10_7_segment_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_7_seg_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_7_seg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_seg_test-behaviour " "Found design unit 1: g10_7_seg_test-behaviour" {  } { { "../Lab3/g10_7_seg_test.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_seg_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785419 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_seg_test " "Found entity 1: g10_7_seg_test" {  } { { "../Lab3/g10_7_seg_test.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_seg_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_score_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_score_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_score_encoder-implementation " "Found design unit 1: g10_score_encoder-implementation" {  } { { "../Lab3/g10_score_encoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_score_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785424 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_score_encoder " "Found entity 1: g10_score_encoder" {  } { { "../Lab3/g10_score_encoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_score_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_num_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_num_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num_matches-a " "Found design unit 1: g10_num_matches-a" {  } { { "../Lab3/g10_num_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785430 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num_matches " "Found entity 1: g10_num_matches" {  } { { "../Lab3/g10_num_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_minimum3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_minimum3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_minimum3-a " "Found design unit 1: g10_minimum3-a" {  } { { "../Lab3/g10_minimum3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_minimum3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785436 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_minimum3 " "Found entity 1: g10_minimum3" {  } { { "../Lab3/g10_minimum3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_minimum3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_score-implementation " "Found design unit 1: g10_mastermind_score-implementation" {  } { { "../Lab3/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785443 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_score " "Found entity 1: g10_mastermind_score" {  } { { "../Lab3/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_comp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_comp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp3-bdf_type " "Found design unit 1: g10_comp3-bdf_type" {  } { { "../Lab3/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785449 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp3 " "Found entity 1: g10_comp3" {  } { { "../Lab3/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_color_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_color_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_color_matches-implementation " "Found design unit 1: g10_color_matches-implementation" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785457 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_color_matches " "Found entity 1: g10_color_matches" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_num1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_num1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num1s-Implementation " "Found design unit 1: g10_num1s-Implementation" {  } { { "../Lab3/g10_num1s.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num1s.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785463 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num1s " "Found entity 1: g10_num1s" {  } { { "../Lab3/g10_num1s.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_comp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_comp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp6-bdf_type " "Found design unit 1: g10_comp6-bdf_type" {  } { { "../Lab3/g10_comp6.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp6.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785470 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp6 " "Found entity 1: g10_comp6" {  } { { "../Lab3/g10_comp6.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp6.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12bit-behavior " "Found design unit 1: register_12bit-behavior" {  } { { "../Lab4/register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785476 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12bit " "Found entity 1: register_12bit" {  } { { "../Lab4/register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-behavior " "Found design unit 1: register_4bit-behavior" {  } { { "../Lab4/register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785482 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "../Lab4/register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_3bit-behavior " "Found design unit 1: register_3bit-behavior" {  } { { "../Lab4/register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785488 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "../Lab4/register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_mastermind_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_mastermind_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_datapath-behavior " "Found design unit 1: g10_mastermind_datapath-behavior" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785495 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_datapath " "Found entity 1: g10_mastermind_datapath" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_mastermind_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_mastermind_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_controller-behavior " "Found design unit 1: g10_mastermind_controller-behavior" {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785500 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_controller " "Found entity 1: g10_mastermind_controller" {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_comp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_comp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp4-bdf_type " "Found design unit 1: g10_comp4-bdf_type" {  } { { "../Lab4/g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785507 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp4 " "Found entity 1: g10_comp4" {  } { { "../Lab4/g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randompatterngenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randompatterngenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomPatternGenerator-behavior " "Found design unit 1: RandomPatternGenerator-behavior" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785512 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomPatternGenerator " "Found entity 1: RandomPatternGenerator" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermind.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mastermind.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTERMIND-behavior " "Found design unit 1: MASTERMIND-behavior" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785518 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTERMIND " "Found entity 1: MASTERMIND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_table-behavior " "Found design unit 1: counter_table-behavior" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785524 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_table " "Found entity 1: counter_table" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_ledi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file switch_ledi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_rptest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_rptest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_rptest-behaviour " "Found design unit 1: g10_rptest-behaviour" {  } { { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785534 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_rptest " "Found entity 1: g10_rptest" {  } { { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_3to4_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_3to4_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_3to4_decoder-behaviour " "Found design unit 1: g10_3to4_decoder-behaviour" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_3to4_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785538 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_3to4_decoder " "Found entity 1: g10_3to4_decoder" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_3to4_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175785538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175785538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MASTERMIND " "Elaborating entity \"MASTERMIND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449175785962 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment1 MASTERMIND.vhd(18) " "VHDL Signal Declaration warning at MASTERMIND.vhd(18): used implicit default value for signal \"segment1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785966 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment2 MASTERMIND.vhd(19) " "VHDL Signal Declaration warning at MASTERMIND.vhd(19): used implicit default value for signal \"segment2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785966 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment3 MASTERMIND.vhd(20) " "VHDL Signal Declaration warning at MASTERMIND.vhd(20): used implicit default value for signal \"segment3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785967 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment4 MASTERMIND.vhd(21) " "VHDL Signal Declaration warning at MASTERMIND.vhd(21): used implicit default value for signal \"segment4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785967 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gg MASTERMIND.vhd(25) " "VHDL Signal Declaration warning at MASTERMIND.vhd(25): used implicit default value for signal \"gg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785967 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grl MASTERMIND.vhd(26) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(26): object \"grl\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785967 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sol MASTERMIND.vhd(28) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(28): object \"sol\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785967 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmout MASTERMIND.vhd(28) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(28): object \"tmout\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785967 "|MASTERMIND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_controller g10_mastermind_controller:gate1 " "Elaborating entity \"g10_mastermind_controller\" for hierarchy \"g10_mastermind_controller:gate1\"" {  } { { "MASTERMIND.vhd" "gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175785973 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_SEL g10_mastermind_controller.vhd(14) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(14): used implicit default value for signal \"GR_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785977 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw1_LD g10_mastermind_controller.vhd(18) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(18): used implicit default value for signal \"sw1_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw2_LD g10_mastermind_controller.vhd(18) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(18): used implicit default value for signal \"sw2_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw3_LD g10_mastermind_controller.vhd(18) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(18): used implicit default value for signal \"sw3_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw4_LD g10_mastermind_controller.vhd(18) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(18): used implicit default value for signal \"sw4_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_LD1 g10_mastermind_controller.vhd(19) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(19): used implicit default value for signal \"GR_LD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_LD2 g10_mastermind_controller.vhd(19) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(19): used implicit default value for signal \"GR_LD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_LD3 g10_mastermind_controller.vhd(19) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(19): used implicit default value for signal \"GR_LD3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_LD4 g10_mastermind_controller.vhd(19) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(19): used implicit default value for signal \"GR_LD4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "switch_REG g10_mastermind_controller.vhd(20) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(20): used implicit default value for signal \"switch_REG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED1_R g10_mastermind_controller.vhd(21) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(21): used implicit default value for signal \"LED1_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED2_R g10_mastermind_controller.vhd(21) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(21): used implicit default value for signal \"LED2_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785978 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED3_R g10_mastermind_controller.vhd(21) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(21): used implicit default value for signal \"LED3_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785979 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED4_R g10_mastermind_controller.vhd(21) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(21): used implicit default value for signal \"LED4_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785979 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_LED_R g10_mastermind_controller.vhd(22) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(22): used implicit default value for signal \"clr_LED_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785979 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_datapath g10_mastermind_datapath:gate2 " "Elaborating entity \"g10_mastermind_datapath\" for hierarchy \"g10_mastermind_datapath:gate2\"" {  } { { "MASTERMIND.vhd" "gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175785982 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G1 g10_mastermind_datapath.vhd(38) " "VHDL Signal Declaration warning at g10_mastermind_datapath.vhd(38): used implicit default value for signal \"G1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785987 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G2 g10_mastermind_datapath.vhd(38) " "VHDL Signal Declaration warning at g10_mastermind_datapath.vhd(38): used implicit default value for signal \"G2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785987 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G3 g10_mastermind_datapath.vhd(38) " "VHDL Signal Declaration warning at g10_mastermind_datapath.vhd(38): used implicit default value for signal \"G3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785987 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G4 g10_mastermind_datapath.vhd(38) " "VHDL Signal Declaration warning at g10_mastermind_datapath.vhd(38): used implicit default value for signal \"G4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449175785987 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exact g10_mastermind_datapath.vhd(39) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(39): object \"exact\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785987 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color g10_mastermind_datapath.vhd(39) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(39): object \"color\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785987 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 g10_mastermind_datapath.vhd(40) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(40): object \"d1\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 g10_mastermind_datapath.vhd(40) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(40): object \"d2\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 g10_mastermind_datapath.vhd(40) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(40): object \"d3\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d4 g10_mastermind_datapath.vhd(40) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(40): object \"d4\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GR_SEL g10_mastermind_datapath.vhd(177) " "VHDL Process Statement warning at g10_mastermind_datapath.vhd(177): signal \"GR_SEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw g10_mastermind_datapath.vhd(182) " "VHDL Process Statement warning at g10_mastermind_datapath.vhd(182): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw g10_mastermind_datapath.vhd(183) " "VHDL Process Statement warning at g10_mastermind_datapath.vhd(183): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw g10_mastermind_datapath.vhd(184) " "VHDL Process Statement warning at g10_mastermind_datapath.vhd(184): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw g10_mastermind_datapath.vhd(185) " "VHDL Process Statement warning at g10_mastermind_datapath.vhd(185): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175785988 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_score g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1 " "Elaborating entity \"g10_mastermind_score\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175785992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num_matches g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1 " "Elaborating entity \"g10_num_matches\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\"" {  } { { "../Lab3/g10_mastermind_score.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175785997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp3 g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_comp3:Gate1 " "Elaborating entity \"g10_comp3\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_comp3:Gate1\"" {  } { { "../Lab3/g10_num_matches.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num1s g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_num1s:Gate5 " "Elaborating entity \"g10_num1s\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_num1s:Gate5\"" {  } { { "../Lab3/g10_num_matches.vhd" "Gate5" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_color_matches g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2 " "Elaborating entity \"g10_color_matches\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\"" {  } { { "../Lab3/g10_mastermind_score.vhd" "Gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborated megafunction instantiation \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175786113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Instantiated megafunction \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786114 ""}  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449175786114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7jg " "Found entity 1: decode_7jg" {  } { { "db/decode_7jg.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/decode_7jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175786204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175786204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7jg g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated " "Elaborating entity \"decode_7jg\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_minimum3 g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|g10_minimum3:Gate21 " "Elaborating entity \"g10_minimum3\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|g10_minimum3:Gate21\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate21" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate27" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborated megafunction instantiation \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175786364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Instantiated megafunction \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786364 ""}  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449175786364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8hf " "Found entity 1: add_sub_8hf" {  } { { "db/add_sub_8hf.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/add_sub_8hf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175786440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175786440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8hf g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated " "Elaborating entity \"add_sub_8hf\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate34" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborated megafunction instantiation \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175786499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Instantiated megafunction \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786499 ""}  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449175786499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r4f " "Found entity 1: add_sub_r4f" {  } { { "db/add_sub_r4f.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/add_sub_r4f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175786583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175786583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r4f g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated " "Elaborating entity \"add_sub_r4f\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_score_encoder g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_score_encoder:Gate3 " "Elaborating entity \"g10_score_encoder\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_score_encoder:Gate3\"" {  } { { "../Lab3/g10_mastermind_score.vhd" "Gate3" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit g10_mastermind_datapath:gate2\|register_4bit:Gate2 " "Elaborating entity \"register_4bit\" for hierarchy \"g10_mastermind_datapath:gate2\|register_4bit:Gate2\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "Gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp4 g10_mastermind_datapath:gate2\|g10_comp4:Gate3 " "Elaborating entity \"g10_comp4\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_comp4:Gate3\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "Gate3" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_possibility_table g10_possibility_table:gate3 " "Elaborating entity \"g10_possibility_table\" for hierarchy \"g10_possibility_table:gate3\"" {  } { { "MASTERMIND.vhd" "gate3" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(43) " "VHDL Process Statement warning at g10_possibility_table.vhd(43): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175786636 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last g10_possibility_table.vhd(95) " "VHDL Process Statement warning at g10_possibility_table.vhd(95): signal \"last\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175786636 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(98) " "VHDL Process Statement warning at g10_possibility_table.vhd(98): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175786636 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Elaborated megafunction instantiation \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Instantiated megafunction \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449175786721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdi1 " "Found entity 1: altsyncram_jdi1" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/altsyncram_jdi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449175786803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449175786803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdi1 g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated " "Elaborating entity \"altsyncram_jdi1\" for hierarchy \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPatternGenerator RandomPatternGenerator:gate4 " "Elaborating entity \"RandomPatternGenerator\" for hierarchy \"RandomPatternGenerator:gate4\"" {  } { { "MASTERMIND.vhd" "gate4" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last2 RandomPatternGenerator.vhd(20) " "Verilog HDL or VHDL warning at RandomPatternGenerator.vhd(20): object \"last2\" assigned a value but never read" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175786815 "|g10_rptest|RandomPatternGenerator:gate1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rpld RandomPatternGenerator.vhd(21) " "Verilog HDL or VHDL warning at RandomPatternGenerator.vhd(21): object \"rpld\" assigned a value but never read" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175786815 "|g10_rptest|RandomPatternGenerator:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_table RandomPatternGenerator:gate4\|counter_table:gate1 " "Elaborating entity \"counter_table\" for hierarchy \"RandomPatternGenerator:gate4\|counter_table:gate1\"" {  } { { "RandomPatternGenerator.vhd" "gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_value counter_table.vhd(20) " "Verilog HDL or VHDL warning at counter_table.vhd(20): object \"Q_value\" assigned a value but never read" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449175786830 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(41) " "VHDL Process Statement warning at counter_table.vhd(41): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175786831 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last counter_table.vhd(93) " "VHDL Process Statement warning at counter_table.vhd(93): signal \"last\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175786832 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(96) " "VHDL Process Statement warning at counter_table.vhd(96): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449175786832 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last counter_table.vhd(26) " "VHDL Process Statement warning at counter_table.vhd(26): inferring latch(es) for signal or variable \"last\", which holds its previous value in one or more paths through the process" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449175786832 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last counter_table.vhd(26) " "Inferred latch for \"last\" at counter_table.vhd(26)" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449175786833 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12bit RandomPatternGenerator:gate4\|register_12bit:gate2 " "Elaborating entity \"register_12bit\" for hierarchy \"RandomPatternGenerator:gate4\|register_12bit:gate2\"" {  } { { "RandomPatternGenerator.vhd" "gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449175786877 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\] " "Synthesized away node \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/altsyncram_jdi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175787213 "|MASTERMIND|g10_possibility_table:gate3|altsyncram:TM[0]__1|altsyncram_jdi1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449175787213 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449175787213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment1\[0\] GND " "Pin \"segment1\[0\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment1\[1\] GND " "Pin \"segment1\[1\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment1\[2\] GND " "Pin \"segment1\[2\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment1\[3\] GND " "Pin \"segment1\[3\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment1\[4\] GND " "Pin \"segment1\[4\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment1\[5\] GND " "Pin \"segment1\[5\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment1\[6\] GND " "Pin \"segment1\[6\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[0\] GND " "Pin \"segment2\[0\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[1\] GND " "Pin \"segment2\[1\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[2\] GND " "Pin \"segment2\[2\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[3\] GND " "Pin \"segment2\[3\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[4\] GND " "Pin \"segment2\[4\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[5\] GND " "Pin \"segment2\[5\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[6\] GND " "Pin \"segment2\[6\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[0\] GND " "Pin \"segment3\[0\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[1\] GND " "Pin \"segment3\[1\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[2\] GND " "Pin \"segment3\[2\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[3\] GND " "Pin \"segment3\[3\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[4\] GND " "Pin \"segment3\[4\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[5\] GND " "Pin \"segment3\[5\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[6\] GND " "Pin \"segment3\[6\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[0\] GND " "Pin \"segment4\[0\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[1\] GND " "Pin \"segment4\[1\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[2\] GND " "Pin \"segment4\[2\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[3\] GND " "Pin \"segment4\[3\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[4\] GND " "Pin \"segment4\[4\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[5\] GND " "Pin \"segment4\[5\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[6\] GND " "Pin \"segment4\[6\]\" is stuck at GND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449175788132 "|MASTERMIND|segment4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449175788132 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449175788179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449175788555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_LED " "No output dependent on input pin \"switch_LED\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|switch_LED"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modify_G " "No output dependent on input pin \"modify_G\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|modify_G"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_generated " "No output dependent on input pin \"P_generated\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|P_generated"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Start " "No output dependent on input pin \"Start\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|Start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ready " "No output dependent on input pin \"Ready\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449175788731 "|MASTERMIND|Ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449175788731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449175788733 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449175788733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449175788733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449175788772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 15:49:48 2015 " "Processing ended: Thu Dec 03 15:49:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449175788772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449175788772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449175788772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449175788772 ""}
