{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538358855246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538358855248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 21:54:15 2018 " "Processing started: Sun Sep 30 21:54:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538358855248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538358855248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538358855248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538358855634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538358855634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 alu.v(8) " "Verilog HDL Declaration information at alu.v(8): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538358867380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 6 6 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538358867382 ""} { "Info" "ISGN_ENTITY_NAME" "2 subALU " "Found entity 2: subALU" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538358867382 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourBitAdd " "Found entity 3: fourBitAdd" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538358867382 ""} { "Info" "ISGN_ENTITY_NAME" "4 rippleCarryAdder " "Found entity 4: rippleCarryAdder" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538358867382 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdder " "Found entity 5: fullAdder" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538358867382 ""} { "Info" "ISGN_ENTITY_NAME" "6 sevenSegDecoder " "Found entity 6: sevenSegDecoder" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538358867382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538358867382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538358867384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subALU subALU:alu0 " "Elaborating entity \"subALU\" for hierarchy \"subALU:alu0\"" {  } { { "alu.v" "alu0" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538358867445 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s alu.v(33) " "Verilog HDL Port Connection error at alu.v(33): output or inout port \"s\" must be connected to a structural net expression" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 33 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1538358867445 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "cout alu.v(33) " "Verilog HDL Port Connection error at alu.v(33): output or inout port \"cout\" must be connected to a structural net expression" {  } { { "alu.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 33 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1538358867445 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "subALU:alu0 " "Can't elaborate user hierarchy \"subALU:alu0\"" {  } { { "alu.v" "alu0" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/alu.v" 12 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538358867446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/output_files/alu.map.smsg " "Generated suppressed messages file /h/u5/c7/05/shumeik2/CSC258/Lab3/ALU/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538358867544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538358867778 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 30 21:54:27 2018 " "Processing ended: Sun Sep 30 21:54:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538358867778 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538358867778 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538358867778 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538358867778 ""}
