[{"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-14T15:45:54+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>16-bit ISA&#39;s are still used by Texas Instruments, Western Digital, and Microchip for embedded, IoT, control systems. I am curious why there is not an 16-bit ISA for RISCV? There is the extension &quot;C&quot; compressed instructions or RVC but this is not a complete ISA.</p> <p>I am working on a design project and considering adapting one from RISCV. Thoughts from anyone?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/cameronbed\"> /u/cameronbed </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1g3ixzw/why_is_there_no_16bit_isa_for_riscv_considering/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1g3ixzw/why_is_there_no_16bit_isa_for_riscv_considering/\">[comments]</a></span>", "id": 1322275, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1g3ixzw/why_is_there_no_16bit_isa_for_riscv_considering", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "Why is there no 16-bit ISA for RISCV? Considering making one for a design project", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-14T11:43:31+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I executed SPEC-CPU 2017 benchmarks on MILK-V Pioneer Box with SoC SG2042.</p> <p>The result is posted at: <a href=\"https://cloud-v.co/blog/risc-v-1/benchmarking-risc-v-milk-v-pioneer-box-with-spec-cpu2017-multicore-intrate-17\">https://cloud-v.co/blog/risc-v-1/benchmarking-risc-v-milk-v-pioneer-box-with-spec-cpu2017-multicore-intrate-17</a></p> <p>If you need access to the MILK-V Pioneer box, post your info at &quot;Get Access&quot; on the same website and I will check it out (not adding the link here since I got banned frequently for adding links).</p> <p><strong>Edit:</strong> This is just SPEC-CPU 2017 intrate (integer benchmark for multi-thread performance). I have also executed single-threaded benchmarks. Other than that I have also executed floating point benchmarks with multi-thread as well as single-thread settings. I will post them once I have compiled all the results.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.red", "id": 1320561, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1g3dpt7/milkv_pioneer_box_benchmark_speccpu_2017", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "MILK-V Pioneer Box Benchmark SPEC-CPU 2017", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-14T03:23:33+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>hello guys i have a tp i did half a code but cant manage to make the rest to past the rest of the tests can u guys help me </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Sea-Corner-5724\"> /u/Sea-Corner-5724 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1g371d5/problem_with_tp_for_risc_v_on_rars_17/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1g371d5/problem_with_tp_for_risc_v_on_rars_17/\">[comments]</a></span>", "id": 1318909, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1g371d5/problem_with_tp_for_risc_v_on_rars_17", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "problem with TP for risc V on rars 1.7", "vote": 0}]