{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355713229837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2012 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2012 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355713229838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 11:00:29 2012 " "Processing started: Mon Dec 17 11:00:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355713229838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355713229838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lcd_ta_formatter_to_fifo --source=\"lcd_ta_formatter_to_fifo.v --source=lcd_ta_formatter_to_fifo.v \" --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG,SIMGEN_RAND_POWERUP_FFS=OFF,SIMGEN_OBFUSCATE=OFF,SIMGEN_MAX_TULIP_COUNT=0 " "Command: quartus_map lcd_ta_formatter_to_fifo --source=\"lcd_ta_formatter_to_fifo.v --source=lcd_ta_formatter_to_fifo.v \" --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG,SIMGEN_RAND_POWERUP_FFS=OFF,SIMGEN_OBFUSCATE=OFF,SIMGEN_MAX_TULIP_COUNT=0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355713229839 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "d:/altera/12.1/quartus/bin/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file d:/altera/12.1/quartus/bin/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "" 0 -1 1355713230231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1355713237313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_ta_formatter_to_fifo.v 1 1 " "Using design file lcd_ta_formatter_to_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ta_formatter_to_fifo " "Found entity 1: lcd_ta_formatter_to_fifo" {  } { { "lcd_ta_formatter_to_fifo.v" "" { Text "C:/c2h_mandelbrot/simgen_temp/lcd_ta_formatter_to_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355713237494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1355713237494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_ta_formatter_to_fifo " "Elaborating entity \"lcd_ta_formatter_to_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1355713237496 ""}
{ "Info" "IQSYN_SIMGEN_INFO_MSG" "" "Generating sgate simulator netlist using Simgen" {  } {  } 0 281010 "Generating sgate simulator netlist using Simgen" 0 0 "" 0 -1 1355713237590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355713237618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 11:00:37 2012 " "Processing ended: Mon Dec 17 11:00:37 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355713237618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355713237618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355713237618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355713237618 ""}
