#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55fe3869c450 .scope module, "BidBussDriver" "BidBussDriver" 2 114;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INOUT 8 "io_a";
    .port_info 3 /INOUT 8 "io_y";
P_0x55fe386ad860 .param/l "BusWidth" 0 2 115, +C4<00000000000000000000000000001000>;
o0x7f8bf3257288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386dd250 .functor OR 1, L_0x55fe386dd150, o0x7f8bf3257288, C4<0>, C4<0>;
o0x7f8bf32572b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386dd470 .functor OR 1, o0x7f8bf32572b8, o0x7f8bf3257288, C4<0>, C4<0>;
v0x55fe386d15f0_0 .net *"_ivl_1", 0 0, L_0x55fe386dd150;  1 drivers
v0x55fe386d16b0_0 .net "i_oe_b", 0 0, o0x7f8bf3257288;  0 drivers
v0x55fe386d1770_0 .net "i_re_b", 0 0, o0x7f8bf32572b8;  0 drivers
v0x55fe386d1840_0 .net "io_a", 7 0, L_0x55fe386dd310;  1 drivers
v0x55fe386d1950_0 .net "io_y", 7 0, L_0x55fe386dd050;  1 drivers
L_0x55fe386dd150 .reduce/nor o0x7f8bf32572b8;
S_0x55fe3869d040 .scope module, "inst1" "BussDriver" 2 123, 2 104 0, S_0x55fe3869c450;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55fe38654c30 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bf3257018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe3869e060_0 name=_ivl_0
v0x55fe3869a600_0 .net "i_a", 7 0, L_0x55fe386dd310;  alias, 1 drivers
v0x55fe38696f60_0 .net "i_oe_b", 0 0, L_0x55fe386dd250;  1 drivers
v0x55fe386957c0_0 .net "o_y", 7 0, L_0x55fe386dd050;  alias, 1 drivers
L_0x55fe386dd050 .functor MUXZ 8, L_0x55fe386dd310, o0x7f8bf3257018, L_0x55fe386dd250, C4<>;
S_0x55fe386a10c0 .scope module, "inst2" "BussDriver" 2 129, 2 104 0, S_0x55fe3869c450;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55fe386d1380 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bf3257168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe38691ef0_0 name=_ivl_0
v0x55fe38691250_0 .net "i_a", 7 0, L_0x55fe386dd050;  alias, 1 drivers
v0x55fe38690370_0 .net "i_oe_b", 0 0, L_0x55fe386dd470;  1 drivers
v0x55fe386d14f0_0 .net "o_y", 7 0, L_0x55fe386dd310;  alias, 1 drivers
L_0x55fe386dd310 .functor MUXZ 8, L_0x55fe386dd050, o0x7f8bf3257168, L_0x55fe386dd470, C4<>;
S_0x55fe386933c0 .scope module, "DLatch" "DLatch" 2 85;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 8 "i_in";
    .port_info 3 /OUTPUT 8 "o_out";
P_0x55fe38663550 .param/l "Delay" 0 2 86, +C4<00000000000000000000000000000101>;
o0x7f8bf32573a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d1b70_0 name=_ivl_0
o0x7f8bf32573d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe386d1c70_0 .net "i_clk", 0 0, o0x7f8bf32573d8;  0 drivers
o0x7f8bf3257408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fe386d1d30_0 .net "i_in", 7 0, o0x7f8bf3257408;  0 drivers
o0x7f8bf3257438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe386d1df0_0 .net "i_oe_b", 0 0, o0x7f8bf3257438;  0 drivers
v0x55fe386d1eb0_0 .net "o_out", 7 0, L_0x55fe386dd530;  1 drivers
v0x55fe386d1fe0_0 .var "reg_q", 7 0;
E_0x55fe38665dc0 .event posedge, v0x55fe386d1c70_0;
L_0x55fe386dd530 .delay 8 (50,50,50) L_0x55fe386dd530/d;
L_0x55fe386dd530/d .functor MUXZ 8, v0x55fe386d1fe0_0, o0x7f8bf32573a8, o0x7f8bf3257438, C4<>;
S_0x55fe386995e0 .scope module, "DualPortRam" "DualPortRam" 2 39;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_l_b";
    .port_info 1 /INPUT 1 "i_rw_l_b";
    .port_info 2 /INPUT 1 "i_oe_l_b";
    .port_info 3 /INPUT 10 "i_addr_l";
    .port_info 4 /INOUT 8 "io_data_l";
    .port_info 5 /INPUT 1 "i_ce_r_b";
    .port_info 6 /INPUT 1 "i_rw_r_b";
    .port_info 7 /INPUT 1 "i_oe_r_b";
    .port_info 8 /INPUT 10 "i_addr_r";
    .port_info 9 /INOUT 8 "io_data_r";
P_0x55fe386ac1a0 .param/l "AddrWidth" 0 2 40, +C4<00000000000000000000000000010000>;
P_0x55fe386ac1e0 .param/l "Delay" 0 2 42, +C4<00000000000000000000000000000000>;
P_0x55fe386ac220 .param/str "InitFile" 0 2 41, "\000";
L_0x55fe386dda40/d .functor BUFZ 8, L_0x55fe386dd7d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fe386dda40 .delay 8 (0,0,0) L_0x55fe386dda40/d;
L_0x55fe386dde10/d .functor BUFZ 8, L_0x55fe386ddba0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fe386dde10 .delay 8 (0,0,0) L_0x55fe386dde10/d;
o0x7f8bf3257948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386ddf70 .functor NOT 1, o0x7f8bf3257948, C4<0>, C4<0>, C4<0>;
o0x7f8bf32578e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386de010 .functor NOT 1, o0x7f8bf32578e8, C4<0>, C4<0>, C4<0>;
L_0x55fe386de110 .functor AND 1, L_0x55fe386ddf70, L_0x55fe386de010, C4<1>, C4<1>;
o0x7f8bf32579a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386de250 .functor AND 1, L_0x55fe386de110, o0x7f8bf32579a8, C4<1>, C4<1>;
o0x7f8bf3257978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386de490 .functor NOT 1, o0x7f8bf3257978, C4<0>, C4<0>, C4<0>;
o0x7f8bf3257918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386de500 .functor NOT 1, o0x7f8bf3257918, C4<0>, C4<0>, C4<0>;
L_0x55fe386de620 .functor AND 1, L_0x55fe386de490, L_0x55fe386de500, C4<1>, C4<1>;
o0x7f8bf32579d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe386de760 .functor AND 1, L_0x55fe386de620, o0x7f8bf32579d8, C4<1>, C4<1>;
v0x55fe386d21c0_0 .net *"_ivl_0", 7 0, L_0x55fe386dd7d0;  1 drivers
v0x55fe386d22c0_0 .net *"_ivl_10", 17 0, L_0x55fe386ddc70;  1 drivers
L_0x7f8bf2cf7060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fe386d23a0_0 .net *"_ivl_13", 7 0, L_0x7f8bf2cf7060;  1 drivers
v0x55fe386d2460_0 .net *"_ivl_16", 0 0, L_0x55fe386ddf70;  1 drivers
v0x55fe386d2540_0 .net *"_ivl_18", 0 0, L_0x55fe386de010;  1 drivers
v0x55fe386d2670_0 .net *"_ivl_2", 17 0, L_0x55fe386dd8d0;  1 drivers
v0x55fe386d2750_0 .net *"_ivl_20", 0 0, L_0x55fe386de110;  1 drivers
v0x55fe386d2830_0 .net *"_ivl_22", 0 0, L_0x55fe386de250;  1 drivers
o0x7f8bf3257708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d2910_0 name=_ivl_24
v0x55fe386d29f0_0 .net *"_ivl_28", 0 0, L_0x55fe386de490;  1 drivers
v0x55fe386d2ad0_0 .net *"_ivl_30", 0 0, L_0x55fe386de500;  1 drivers
v0x55fe386d2bb0_0 .net *"_ivl_32", 0 0, L_0x55fe386de620;  1 drivers
v0x55fe386d2c90_0 .net *"_ivl_34", 0 0, L_0x55fe386de760;  1 drivers
o0x7f8bf32577f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d2d70_0 name=_ivl_36
L_0x7f8bf2cf7018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fe386d2e50_0 .net *"_ivl_5", 7 0, L_0x7f8bf2cf7018;  1 drivers
v0x55fe386d2f30_0 .net *"_ivl_8", 7 0, L_0x55fe386ddba0;  1 drivers
o0x7f8bf3257888 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55fe386d3010_0 .net "i_addr_l", 9 0, o0x7f8bf3257888;  0 drivers
o0x7f8bf32578b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55fe386d30f0_0 .net "i_addr_r", 9 0, o0x7f8bf32578b8;  0 drivers
v0x55fe386d31d0_0 .net "i_ce_l_b", 0 0, o0x7f8bf32578e8;  0 drivers
v0x55fe386d3290_0 .net "i_ce_r_b", 0 0, o0x7f8bf3257918;  0 drivers
v0x55fe386d3350_0 .net "i_oe_l_b", 0 0, o0x7f8bf3257948;  0 drivers
v0x55fe386d3410_0 .net "i_oe_r_b", 0 0, o0x7f8bf3257978;  0 drivers
v0x55fe386d34d0_0 .net "i_rw_l_b", 0 0, o0x7f8bf32579a8;  0 drivers
v0x55fe386d3590_0 .net "i_rw_r_b", 0 0, o0x7f8bf32579d8;  0 drivers
v0x55fe386d3650_0 .net "int_data_l", 7 0, L_0x55fe386dda40;  1 drivers
v0x55fe386d3730_0 .net "int_data_r", 7 0, L_0x55fe386dde10;  1 drivers
v0x55fe386d3810_0 .net "io_data_l", 7 0, L_0x55fe386de350;  1 drivers
v0x55fe386d38f0_0 .net "io_data_r", 7 0, L_0x55fe386de880;  1 drivers
v0x55fe386d39d0 .array "reg_mem", 65535 0, 7 0;
E_0x55fe386662f0 .event edge, v0x55fe386d38f0_0, v0x55fe386d30f0_0, v0x55fe386d3590_0, v0x55fe386d3290_0;
E_0x55fe3863fa50 .event edge, v0x55fe386d3810_0, v0x55fe386d3010_0, v0x55fe386d34d0_0, v0x55fe386d31d0_0;
L_0x55fe386dd7d0 .array/port v0x55fe386d39d0, L_0x55fe386dd8d0;
L_0x55fe386dd8d0 .concat [ 10 8 0 0], o0x7f8bf3257888, L_0x7f8bf2cf7018;
L_0x55fe386ddba0 .array/port v0x55fe386d39d0, L_0x55fe386ddc70;
L_0x55fe386ddc70 .concat [ 10 8 0 0], o0x7f8bf32578b8, L_0x7f8bf2cf7060;
L_0x55fe386de350 .functor MUXZ 8, o0x7f8bf3257708, L_0x55fe386dda40, L_0x55fe386de250, C4<>;
L_0x55fe386de880 .functor MUXZ 8, o0x7f8bf32577f8, L_0x55fe386dde10, L_0x55fe386de760, C4<>;
S_0x55fe386af9c0 .scope module, "GfxDmaTb" "GfxDmaTb" 3 6;
 .timescale -9 -10;
P_0x55fe386a4070 .param/l "HIGH" 1 3 11, C4<1>;
P_0x55fe386a40b0 .param/l "HZ" 1 3 12, C4<z>;
P_0x55fe386a40f0 .param/l "LOW" 1 3 10, C4<0>;
P_0x55fe386a4130 .param/real "UTCLK" 1 3 8, Cr<m4f71a2e7f6f4c000gfc8>; value=79.4439
P_0x55fe386a4170 .param/real "VTCLK" 1 3 7, Cr<m4f71a2e7f6f4c000gfc7>; value=39.7219
L_0x55fe386e2a90/d .functor BUFZ 1, v0x55fe386dc720_0, C4<0>, C4<0>, C4<0>;
L_0x55fe386e2a90 .delay 1 (100,100,100) L_0x55fe386e2a90/d;
L_0x7f8bf2cf70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe386dbca0_0 .net/2u *"_ivl_0", 1 0, L_0x7f8bf2cf70f0;  1 drivers
L_0x7f8bf2cf71c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fe386dbda0_0 .net/2u *"_ivl_10", 3 0, L_0x7f8bf2cf71c8;  1 drivers
v0x55fe386dbe80_0 .net "clk", 0 0, L_0x55fe386e2a90;  1 drivers
RS_0x7f8bf3257d38 .resolv tri, L_0x55fe386e0520, L_0x55fe386e1450;
v0x55fe386dbf20_0 .net8 "cram_addr", 12 0, RS_0x7f8bf3257d38;  2 drivers
L_0x55fe386e0da0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bf32581b8 .resolv tri, L_0x55fe386e0d00, L_0x55fe386e0da0;
v0x55fe386dc010_0 .net8 "cram_ce_b", 0 0, RS_0x7f8bf32581b8;  2 drivers, strength-aware
RS_0x7f8bf3257f78 .resolv tri, L_0x55fe386deff0, L_0x55fe386e0650;
v0x55fe386dc100_0 .net8 "cram_data", 7 0, RS_0x7f8bf3257f78;  2 drivers
L_0x55fe386e0ea0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bf32581e8 .resolv tri, L_0x55fe386e0a50, L_0x55fe386e0ea0, L_0x55fe386e17e0;
v0x55fe386dc1a0_0 .net8 "cram_oe_b", 0 0, RS_0x7f8bf32581e8;  3 drivers, strength-aware
L_0x55fe386e0f10 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bf3258218 .resolv tri, L_0x55fe386e0c10, L_0x55fe386e0f10, L_0x55fe386e19d0;
v0x55fe386dc290_0 .net8 "cram_we_b", 0 0, RS_0x7f8bf3258218;  3 drivers, strength-aware
v0x55fe386dc380_0 .net "ctrlBusInput", 7 0, L_0x55fe386e0830;  1 drivers
v0x55fe386dc4b0_0 .net "ctrlBusOutput", 7 0, L_0x55fe386e06f0;  1 drivers
v0x55fe386dc550_0 .net "dma_active", 0 0, L_0x55fe386e2720;  1 drivers
v0x55fe386dc680_0 .var "reg_addr", 12 0;
v0x55fe386dc720_0 .var "reg_clk2", 0 0;
v0x55fe386dc7f0_0 .var "reg_data", 7 0;
v0x55fe386dc8c0_0 .var "reg_free_vbus_b", 0 0;
v0x55fe386dc990_0 .var "reg_ram_ce_b", 0 0;
v0x55fe386dca30_0 .var "reg_ram_re_b", 0 0;
v0x55fe386dcad0_0 .var "reg_ram_we_b", 0 0;
v0x55fe386dcb70_0 .var "reg_vga_active_b", 0 0;
v0x55fe386dcc10_0 .var "reg_vga_ce_b", 0 0;
L_0x55fe386e1010 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bf32587b8 .resolv tri, L_0x55fe386e0920, L_0x55fe386e1010;
v0x55fe386dccd0_0 .net8 "vga_ce_b", 0 0, RS_0x7f8bf32587b8;  2 drivers, strength-aware
v0x55fe386dcd70_0 .net "vram_addr", 15 0, L_0x55fe386e2040;  1 drivers
o0x7f8bf32593e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe386dce40_0 .net "vram_addr15_b", 0 0, o0x7f8bf32593e8;  0 drivers
RS_0x7f8bf3258818 .resolv tri, L_0x55fe386df890, L_0x55fe386e0230, L_0x55fe386e21d0;
v0x55fe386dcf10_0 .net8 "vram_data", 7 0, RS_0x7f8bf3258818;  3 drivers
v0x55fe386dcfb0_0 .net "vram_we_b", 0 0, L_0x55fe386e2530;  1 drivers
L_0x55fe386df170 .concat [ 13 2 0 0], RS_0x7f8bf3257d38, L_0x7f8bf2cf70f0;
L_0x55fe386dfa10 .part L_0x55fe386e2040, 15, 1;
L_0x55fe386dfb50 .part L_0x55fe386e2040, 0, 15;
L_0x55fe386e0370 .part L_0x55fe386e2040, 0, 15;
LS_0x55fe386e0830_0_0 .concat [ 1 1 1 1], v0x55fe386dcc10_0, v0x55fe386dca30_0, v0x55fe386dcad0_0, v0x55fe386dc990_0;
LS_0x55fe386e0830_0_4 .concat [ 4 0 0 0], L_0x7f8bf2cf71c8;
L_0x55fe386e0830 .concat [ 4 4 0 0], LS_0x55fe386e0830_0_0, LS_0x55fe386e0830_0_4;
L_0x55fe386e0920 .part L_0x55fe386e06f0, 0, 1;
L_0x55fe386e0a50 .part L_0x55fe386e06f0, 1, 1;
L_0x55fe386e0c10 .part L_0x55fe386e06f0, 2, 1;
L_0x55fe386e0d00 .part L_0x55fe386e06f0, 3, 1;
L_0x55fe386e2990 .part RS_0x7f8bf3257d38, 3, 1;
S_0x55fe386d3c30 .scope module, "bdAddrInst" "BussDriver" 3 78, 2 104 0, S_0x55fe386af9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 13 "i_a";
    .port_info 2 /OUTPUT 13 "o_y";
P_0x55fe386d3de0 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001101>;
o0x7f8bf3257ca8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d3ef0_0 name=_ivl_0
v0x55fe386d3ff0_0 .net "i_a", 12 0, v0x55fe386dc680_0;  1 drivers
v0x55fe386d40d0_0 .net "i_oe_b", 0 0, L_0x55fe386e2720;  alias, 1 drivers
v0x55fe386d4170_0 .net8 "o_y", 12 0, RS_0x7f8bf3257d38;  alias, 2 drivers
L_0x55fe386e0520 .functor MUXZ 13, v0x55fe386dc680_0, o0x7f8bf3257ca8, L_0x55fe386e2720, C4<>;
S_0x55fe386d42d0 .scope module, "bdCtrlInst" "BussDriver" 3 99, 2 104 0, S_0x55fe386af9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55fe386d44b0 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bf3257df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d45a0_0 name=_ivl_0
v0x55fe386d46a0_0 .net "i_a", 7 0, L_0x55fe386e0830;  alias, 1 drivers
v0x55fe386d4780_0 .net "i_oe_b", 0 0, L_0x55fe386e2720;  alias, 1 drivers
v0x55fe386d4880_0 .net "o_y", 7 0, L_0x55fe386e06f0;  alias, 1 drivers
L_0x55fe386e06f0 .functor MUXZ 8, L_0x55fe386e0830, o0x7f8bf3257df8, L_0x55fe386e2720, C4<>;
S_0x55fe386d49a0 .scope module, "bdDataInst" "BussDriver" 3 84, 2 104 0, S_0x55fe386af9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55fe386d4bb0 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bf3257f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d4cd0_0 name=_ivl_0
v0x55fe386d4db0_0 .net "i_a", 7 0, v0x55fe386dc7f0_0;  1 drivers
v0x55fe386d4e90_0 .net "i_oe_b", 0 0, L_0x55fe386e2720;  alias, 1 drivers
v0x55fe386d4fb0_0 .net8 "o_y", 7 0, RS_0x7f8bf3257f78;  alias, 2 drivers
L_0x55fe386e0650 .functor MUXZ 8, v0x55fe386dc7f0_0, o0x7f8bf3257f18, L_0x55fe386e2720, C4<>;
S_0x55fe386d50f0 .scope module, "cram32Inst" "Ram" 3 45, 2 3 0, S_0x55fe386af9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x55fe386d52d0 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x55fe386d5310 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x55fe386d5350 .param/str "InitFile" 0 2 5, "./ram/dma_ram";
L_0x55fe386debc0/d .functor BUFZ 8, L_0x55fe386de9b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fe386debc0 .delay 8 (150,150,150) L_0x55fe386debc0/d;
L_0x55fe386ded50 .functor NOT 1, RS_0x7f8bf32581e8, C4<0>, C4<0>, C4<0>;
L_0x55fe386dedc0 .functor NOT 1, RS_0x7f8bf32581b8, C4<0>, C4<0>, C4<0>;
L_0x55fe386deeb0 .functor AND 1, L_0x55fe386ded50, L_0x55fe386dedc0, C4<1>, C4<1>;
v0x55fe386d5540_0 .net *"_ivl_0", 7 0, L_0x55fe386de9b0;  1 drivers
v0x55fe386d5640_0 .net *"_ivl_10", 0 0, L_0x55fe386dedc0;  1 drivers
v0x55fe386d5720_0 .net *"_ivl_13", 0 0, L_0x55fe386deeb0;  1 drivers
o0x7f8bf32580c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d57f0_0 name=_ivl_14
v0x55fe386d58d0_0 .net *"_ivl_2", 16 0, L_0x55fe386dea50;  1 drivers
L_0x7f8bf2cf70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe386d5a00_0 .net *"_ivl_5", 1 0, L_0x7f8bf2cf70a8;  1 drivers
v0x55fe386d5ae0_0 .net *"_ivl_8", 0 0, L_0x55fe386ded50;  1 drivers
v0x55fe386d5bc0_0 .net "i_addr", 14 0, L_0x55fe386df170;  1 drivers
v0x55fe386d5ca0_0 .net8 "i_ce_b", 0 0, RS_0x7f8bf32581b8;  alias, 2 drivers, strength-aware
v0x55fe386d5d60_0 .net8 "i_re_b", 0 0, RS_0x7f8bf32581e8;  alias, 3 drivers, strength-aware
v0x55fe386d5e20_0 .net8 "i_we_b", 0 0, RS_0x7f8bf3258218;  alias, 3 drivers, strength-aware
v0x55fe386d5ee0_0 .net "int_data", 7 0, L_0x55fe386debc0;  1 drivers
v0x55fe386d5fc0_0 .net8 "io_data", 7 0, RS_0x7f8bf3257f78;  alias, 2 drivers
v0x55fe386d6080 .array "reg_mem", 32767 0, 7 0;
E_0x55fe386b9b70/0 .event edge, v0x55fe386d4fb0_0, v0x55fe386d5bc0_0, v0x55fe386d5d60_0, v0x55fe386d5e20_0;
E_0x55fe386b9b70/1 .event edge, v0x55fe386d5ca0_0;
E_0x55fe386b9b70 .event/or E_0x55fe386b9b70/0, E_0x55fe386b9b70/1;
L_0x55fe386de9b0 .array/port v0x55fe386d6080, L_0x55fe386dea50;
L_0x55fe386dea50 .concat [ 15 2 0 0], L_0x55fe386df170, L_0x7f8bf2cf70a8;
L_0x55fe386deff0 .functor MUXZ 8, o0x7f8bf32580c8, L_0x55fe386debc0, L_0x55fe386deeb0, C4<>;
S_0x55fe386d61f0 .scope module, "gfxDmaInst" "GfxDma" 3 115, 4 42 0, S_0x55fe386af9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_clk2";
    .port_info 2 /INPUT 1 "i_src_ce_b";
    .port_info 3 /INPUT 1 "i_src_ce2_b";
    .port_info 4 /OUTPUT 1 "o_src_re_b";
    .port_info 5 /INOUT 1 "io_src_we_b";
    .port_info 6 /INOUT 13 "io_src_addr";
    .port_info 7 /OUTPUT 2 "o_src_ram_page";
    .port_info 8 /INPUT 8 "i_src_data";
    .port_info 9 /OUTPUT 1 "o_dst_we_b";
    .port_info 10 /OUTPUT 16 "o_dst_addr";
    .port_info 11 /OUTPUT 8 "o_dst_data";
    .port_info 12 /INPUT 1 "i_free_vbus_b";
    .port_info 13 /OUTPUT 1 "o_active";
P_0x55fe386b69b0 .param/l "CFG_CPY_ALL" 1 4 77, C4<1>;
P_0x55fe386b69f0 .param/l "CFG_CPY_NON_ZERO" 1 4 76, C4<0>;
P_0x55fe386b6a30 .param/l "CTRL_ADDR_DST_ADDR_H" 1 4 70, C4<011>;
P_0x55fe386b6a70 .param/l "CTRL_ADDR_DST_ADDR_L" 1 4 69, C4<010>;
P_0x55fe386b6ab0 .param/l "CTRL_ADDR_HEIGHT" 1 4 72, C4<101>;
P_0x55fe386b6af0 .param/l "CTRL_ADDR_MASK" 1 4 73, C4<110>;
P_0x55fe386b6b30 .param/l "CTRL_ADDR_SRC_ADDR_H" 1 4 68, C4<001>;
P_0x55fe386b6b70 .param/l "CTRL_ADDR_SRC_ADDR_L" 1 4 67, C4<000>;
P_0x55fe386b6bb0 .param/l "CTRL_ADDR_STATE" 1 4 74, C4<111>;
P_0x55fe386b6bf0 .param/l "CTRL_ADDR_WIDTH" 1 4 71, C4<100>;
L_0x55fe386e1080 .functor NOT 1, v0x55fe386dc8c0_0, C4<0>, C4<0>, C4<0>;
L_0x55fe386e10f0 .functor AND 1, v0x55fe386d8600_0, L_0x55fe386e1080, C4<1>, C4<1>;
L_0x7f8bf2cf7210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fe386e1160 .functor XNOR 1, v0x55fe386d86c0_0, L_0x7f8bf2cf7210, C4<0>, C4<0>;
L_0x55fe386e1360 .functor AND 1, L_0x55fe386e1160, L_0x55fe386e1260, C4<1>, C4<1>;
L_0x55fe386e1c70 .functor NOT 1, L_0x55fe386e10f0, C4<0>, C4<0>, C4<0>;
L_0x55fe386e2400 .functor OR 1, L_0x55fe386e1c70, L_0x55fe386e1360, C4<0>, C4<0>;
L_0x55fe386e2530/d .functor OR 1, L_0x55fe386e2400, v0x55fe386dc720_0, C4<0>, C4<0>;
L_0x55fe386e2530 .delay 1 (60,60,60) L_0x55fe386e2530/d;
L_0x55fe386e2720/d .functor BUFZ 1, v0x55fe386d84a0_0, C4<0>, C4<0>, C4<0>;
L_0x55fe386e2720 .delay 1 (20,20,20) L_0x55fe386e2720/d;
v0x55fe386d69d0_0 .net *"_ivl_0", 0 0, L_0x55fe386e1080;  1 drivers
v0x55fe386d6ad0_0 .net *"_ivl_10", 0 0, L_0x55fe386e1260;  1 drivers
o0x7f8bf32583c8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d6b90_0 name=_ivl_14
o0x7f8bf32583f8 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d6c50_0 name=_ivl_18
L_0x7f8bf2cf72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe386d6d30_0 .net/2u *"_ivl_22", 0 0, L_0x7f8bf2cf72a0;  1 drivers
o0x7f8bf3258458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fe386d6e60_0 name=_ivl_24
L_0x7f8bf2cf72e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fe386d6f40_0 .net/2u *"_ivl_28", 0 0, L_0x7f8bf2cf72e8;  1 drivers
o0x7f8bf32584b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fe386d7020_0 name=_ivl_30
v0x55fe386d7100_0 .net *"_ivl_34", 7 0, L_0x55fe386e1bd0;  1 drivers
v0x55fe386d71e0_0 .net *"_ivl_36", 7 0, L_0x55fe386e1d80;  1 drivers
v0x55fe386d72c0_0 .net/2u *"_ivl_4", 0 0, L_0x7f8bf2cf7210;  1 drivers
o0x7f8bf3258578 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d73a0_0 name=_ivl_40
o0x7f8bf32585a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d7480_0 name=_ivl_44
v0x55fe386d7560_0 .net *"_ivl_48", 0 0, L_0x55fe386e1c70;  1 drivers
v0x55fe386d7640_0 .net *"_ivl_50", 0 0, L_0x55fe386e2400;  1 drivers
v0x55fe386d7720_0 .net *"_ivl_6", 0 0, L_0x55fe386e1160;  1 drivers
L_0x7f8bf2cf7258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fe386d77e0_0 .net/2u *"_ivl_8", 7 0, L_0x7f8bf2cf7258;  1 drivers
v0x55fe386d78c0_0 .net "dst_addr_offset", 15 0, L_0x55fe386e1e80;  1 drivers
v0x55fe386d79a0_0 .net "dst_out_enabled", 0 0, L_0x55fe386e10f0;  1 drivers
v0x55fe386d7a60_0 .net "i_clk", 0 0, L_0x55fe386e2a90;  alias, 1 drivers
v0x55fe386d7b20_0 .net "i_clk2", 0 0, v0x55fe386dc720_0;  1 drivers
v0x55fe386d7be0_0 .net "i_free_vbus_b", 0 0, v0x55fe386dc8c0_0;  1 drivers
v0x55fe386d7ca0_0 .net "i_src_ce2_b", 0 0, L_0x55fe386e2990;  1 drivers
v0x55fe386d7d60_0 .net8 "i_src_ce_b", 0 0, RS_0x7f8bf32587b8;  alias, 2 drivers, strength-aware
v0x55fe386d7e20_0 .net8 "i_src_data", 7 0, RS_0x7f8bf3257f78;  alias, 2 drivers
v0x55fe386d7ee0_0 .net8 "io_src_addr", 12 0, RS_0x7f8bf3257d38;  alias, 2 drivers
v0x55fe386d7fa0_0 .net8 "io_src_we_b", 0 0, RS_0x7f8bf3258218;  alias, 3 drivers, strength-aware
v0x55fe386d8040_0 .net "o_active", 0 0, L_0x55fe386e2720;  alias, 1 drivers
v0x55fe386d80e0_0 .net "o_dst_addr", 15 0, L_0x55fe386e2040;  alias, 1 drivers
v0x55fe386d8180_0 .net8 "o_dst_data", 7 0, RS_0x7f8bf3258818;  alias, 3 drivers
v0x55fe386d8260_0 .net "o_dst_we_b", 0 0, L_0x55fe386e2530;  alias, 1 drivers
v0x55fe386d8320_0 .net "o_src_ram_page", 1 0, L_0x55fe386e15c0;  1 drivers
v0x55fe386d8400_0 .net8 "o_src_re_b", 0 0, RS_0x7f8bf32581e8;  alias, 3 drivers, strength-aware
v0x55fe386d84a0_0 .var "reg_active", 0 0;
v0x55fe386d8540_0 .var "reg_active_clk1", 0 0;
v0x55fe386d8600_0 .var "reg_active_clk2", 0 0;
v0x55fe386d86c0_0 .var "reg_ctrl_config", 0 0;
v0x55fe386d8780_0 .var "reg_ctrl_cpy_x_mask", 4 0;
v0x55fe386d8860_0 .var "reg_ctrl_cpy_y_mask", 2 0;
v0x55fe386d8940_0 .var "reg_ctrl_data_mask", 1 0;
v0x55fe386d8a20_0 .var "reg_ctrl_dst_x_origin", 7 0;
v0x55fe386d8b00_0 .var "reg_ctrl_dst_y_origin", 7 0;
v0x55fe386d8be0_0 .var "reg_ctrl_height", 7 0;
v0x55fe386d8cc0_0 .var "reg_ctrl_src_addr", 12 0;
v0x55fe386d8da0_0 .var "reg_ctrl_src_x_origin", 7 0;
v0x55fe386d8e80_0 .var "reg_ctrl_src_y_origin", 4 0;
v0x55fe386d8f60_0 .var "reg_ctrl_width", 7 0;
v0x55fe386d9040_0 .var "reg_dst_addr_hold", 15 0;
v0x55fe386d9120_0 .var "reg_dst_data_hold", 7 0;
v0x55fe386d9200_0 .var "reg_src_ram_page", 1 0;
v0x55fe386d92e0_0 .var "reg_x_cnt", 7 0;
v0x55fe386d93c0_0 .var "reg_y_cnt", 7 0;
v0x55fe386d94a0_0 .net "skip_cpy", 0 0, L_0x55fe386e1360;  1 drivers
E_0x55fe386b9680 .event posedge, v0x55fe386d7a60_0;
L_0x55fe386e1260 .cmp/eq 8, v0x55fe386d9120_0, L_0x7f8bf2cf7258;
L_0x55fe386e1450 .delay 13 (20,20,20) L_0x55fe386e1450/d;
L_0x55fe386e1450/d .functor MUXZ 13, o0x7f8bf32583c8, v0x55fe386d8cc0_0, v0x55fe386d8540_0, C4<>;
L_0x55fe386e15c0 .delay 2 (20,20,20) L_0x55fe386e15c0/d;
L_0x55fe386e15c0/d .functor MUXZ 2, o0x7f8bf32583f8, v0x55fe386d9200_0, v0x55fe386d8540_0, C4<>;
L_0x55fe386e17e0 .delay 1 (50,50,50) L_0x55fe386e17e0/d;
L_0x55fe386e17e0/d .functor MUXZ 1, o0x7f8bf3258458, L_0x7f8bf2cf72a0, v0x55fe386d8540_0, C4<>;
L_0x55fe386e19d0 .delay 1 (50,50,50) L_0x55fe386e19d0/d;
L_0x55fe386e19d0/d .functor MUXZ 1, o0x7f8bf32584b8, L_0x7f8bf2cf72e8, v0x55fe386d8540_0, C4<>;
L_0x55fe386e1bd0 .arith/sub 8, v0x55fe386d8b00_0, v0x55fe386d93c0_0;
L_0x55fe386e1d80 .arith/sub 8, v0x55fe386d8a20_0, v0x55fe386d92e0_0;
L_0x55fe386e1e80 .concat [ 8 8 0 0], L_0x55fe386e1d80, L_0x55fe386e1bd0;
L_0x55fe386e2040 .delay 16 (0,0,0) L_0x55fe386e2040/d;
L_0x55fe386e2040/d .functor MUXZ 16, o0x7f8bf3258578, v0x55fe386d9040_0, L_0x55fe386e10f0, C4<>;
L_0x55fe386e21d0 .delay 8 (0,0,0) L_0x55fe386e21d0/d;
L_0x55fe386e21d0/d .functor MUXZ 8, o0x7f8bf32585a8, v0x55fe386d9120_0, L_0x55fe386e10f0, C4<>;
S_0x55fe386d97a0 .scope module, "vram32Inst1" "Ram" 3 57, 2 3 0, S_0x55fe386af9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x55fe386d9980 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x55fe386d99c0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x55fe386d9a00 .param/str "InitFile" 0 2 5, "\000";
L_0x55fe386df4e0/d .functor BUFZ 8, L_0x55fe386df2b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fe386df4e0 .delay 8 (150,150,150) L_0x55fe386df4e0/d;
L_0x55fe386df640 .functor NOT 1, v0x55fe386dcb70_0, C4<0>, C4<0>, C4<0>;
L_0x55fe386df6b0 .functor NOT 1, L_0x55fe386dfa10, C4<0>, C4<0>, C4<0>;
L_0x55fe386df720 .functor AND 1, L_0x55fe386df640, L_0x55fe386df6b0, C4<1>, C4<1>;
v0x55fe386d9c40_0 .net *"_ivl_0", 7 0, L_0x55fe386df2b0;  1 drivers
v0x55fe386d9d40_0 .net *"_ivl_10", 0 0, L_0x55fe386df6b0;  1 drivers
v0x55fe386d9e20_0 .net *"_ivl_13", 0 0, L_0x55fe386df720;  1 drivers
o0x7f8bf3258f98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386d9ef0_0 name=_ivl_14
v0x55fe386d9fd0_0 .net *"_ivl_2", 16 0, L_0x55fe386df350;  1 drivers
L_0x7f8bf2cf7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe386da100_0 .net *"_ivl_5", 1 0, L_0x7f8bf2cf7138;  1 drivers
v0x55fe386da1e0_0 .net *"_ivl_8", 0 0, L_0x55fe386df640;  1 drivers
v0x55fe386da2c0_0 .var/i "i", 31 0;
v0x55fe386da3a0_0 .net "i_addr", 14 0, L_0x55fe386dfb50;  1 drivers
v0x55fe386da480_0 .net "i_ce_b", 0 0, L_0x55fe386dfa10;  1 drivers
v0x55fe386da540_0 .net "i_re_b", 0 0, v0x55fe386dcb70_0;  1 drivers
v0x55fe386da600_0 .net "i_we_b", 0 0, L_0x55fe386e2530;  alias, 1 drivers
v0x55fe386da6a0_0 .net "int_data", 7 0, L_0x55fe386df4e0;  1 drivers
v0x55fe386da760_0 .net8 "io_data", 7 0, RS_0x7f8bf3258818;  alias, 3 drivers
v0x55fe386da850 .array "reg_mem", 32767 0, 7 0;
E_0x55fe386b9190/0 .event edge, v0x55fe386d8180_0, v0x55fe386da3a0_0, v0x55fe386da540_0, v0x55fe386d8260_0;
E_0x55fe386b9190/1 .event edge, v0x55fe386da480_0;
E_0x55fe386b9190 .event/or E_0x55fe386b9190/0, E_0x55fe386b9190/1;
L_0x55fe386df2b0 .array/port v0x55fe386da850, L_0x55fe386df350;
L_0x55fe386df350 .concat [ 15 2 0 0], L_0x55fe386dfb50, L_0x7f8bf2cf7138;
L_0x55fe386df890 .functor MUXZ 8, o0x7f8bf3258f98, L_0x55fe386df4e0, L_0x55fe386df720, C4<>;
S_0x55fe386da9c0 .scope module, "vram32Inst2" "Ram" 3 68, 2 3 0, S_0x55fe386af9c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x55fe386dab50 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x55fe386dab90 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x55fe386dabd0 .param/str "InitFile" 0 2 5, "\000";
L_0x55fe386dfe20/d .functor BUFZ 8, L_0x55fe386dfc40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fe386dfe20 .delay 8 (150,150,150) L_0x55fe386dfe20/d;
L_0x55fe386dff80 .functor NOT 1, v0x55fe386dcb70_0, C4<0>, C4<0>, C4<0>;
L_0x55fe386e0080 .functor NOT 1, o0x7f8bf32593e8, C4<0>, C4<0>, C4<0>;
L_0x55fe386e00f0 .functor AND 1, L_0x55fe386dff80, L_0x55fe386e0080, C4<1>, C4<1>;
v0x55fe386daf30_0 .net *"_ivl_0", 7 0, L_0x55fe386dfc40;  1 drivers
v0x55fe386db030_0 .net *"_ivl_10", 0 0, L_0x55fe386e0080;  1 drivers
v0x55fe386db110_0 .net *"_ivl_13", 0 0, L_0x55fe386e00f0;  1 drivers
o0x7f8bf32592c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe386db1e0_0 name=_ivl_14
v0x55fe386db2c0_0 .net *"_ivl_2", 16 0, L_0x55fe386dfce0;  1 drivers
L_0x7f8bf2cf7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe386db3f0_0 .net *"_ivl_5", 1 0, L_0x7f8bf2cf7180;  1 drivers
v0x55fe386db4d0_0 .net *"_ivl_8", 0 0, L_0x55fe386dff80;  1 drivers
v0x55fe386db5b0_0 .var/i "i", 31 0;
v0x55fe386db690_0 .net "i_addr", 14 0, L_0x55fe386e0370;  1 drivers
v0x55fe386db770_0 .net "i_ce_b", 0 0, o0x7f8bf32593e8;  alias, 0 drivers
v0x55fe386db830_0 .net "i_re_b", 0 0, v0x55fe386dcb70_0;  alias, 1 drivers
v0x55fe386db8d0_0 .net "i_we_b", 0 0, L_0x55fe386e2530;  alias, 1 drivers
v0x55fe386db970_0 .net "int_data", 7 0, L_0x55fe386dfe20;  1 drivers
v0x55fe386dba30_0 .net8 "io_data", 7 0, RS_0x7f8bf3258818;  alias, 3 drivers
v0x55fe386dbb40 .array "reg_mem", 32767 0, 7 0;
E_0x55fe386daea0/0 .event edge, v0x55fe386d8180_0, v0x55fe386db690_0, v0x55fe386da540_0, v0x55fe386d8260_0;
E_0x55fe386daea0/1 .event edge, v0x55fe386db770_0;
E_0x55fe386daea0 .event/or E_0x55fe386daea0/0, E_0x55fe386daea0/1;
L_0x55fe386dfc40 .array/port v0x55fe386dbb40, L_0x55fe386dfce0;
L_0x55fe386dfce0 .concat [ 15 2 0 0], L_0x55fe386e0370, L_0x7f8bf2cf7180;
L_0x55fe386e0230 .functor MUXZ 8, o0x7f8bf32592c8, L_0x55fe386dfe20, L_0x55fe386e00f0, C4<>;
    .scope S_0x55fe386933c0;
T_0 ;
    %wait E_0x55fe38665dc0;
    %load/vec4 v0x55fe386d1d30_0;
    %assign/vec4 v0x55fe386d1fe0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fe386995e0;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x55fe386995e0;
T_2 ;
    %wait E_0x55fe3863fa50;
    %load/vec4 v0x55fe386d31d0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x55fe386d34d0_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55fe386d3810_0;
    %load/vec4 v0x55fe386d3010_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe386d39d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55fe386995e0;
T_3 ;
    %wait E_0x55fe386662f0;
    %load/vec4 v0x55fe386d3290_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x55fe386d3590_0;
    %inv;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55fe386d38f0_0;
    %load/vec4 v0x55fe386d30f0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe386d39d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55fe386d50f0;
T_4 ;
    %vpi_call 2 23 "$readmemh", P_0x55fe386d5350, v0x55fe386d6080 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55fe386d50f0;
T_5 ;
    %wait E_0x55fe386b9b70;
    %load/vec4 v0x55fe386d5ca0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0x55fe386d5e20_0;
    %inv;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x55fe386d5d60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 150, 0;
    %load/vec4 v0x55fe386d5fc0_0;
    %load/vec4 v0x55fe386d5bc0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe386d6080, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fe386d97a0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe386da2c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55fe386da2c0_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x55fe386da2c0_0;
    %pad/s 8;
    %ix/getv/s 4, v0x55fe386da2c0_0;
    %store/vec4a v0x55fe386da850, 4, 0;
    %load/vec4 v0x55fe386da2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe386da2c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x55fe386d97a0;
T_7 ;
    %wait E_0x55fe386b9190;
    %load/vec4 v0x55fe386da480_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x55fe386da600_0;
    %inv;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x55fe386da540_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 150, 0;
    %load/vec4 v0x55fe386da760_0;
    %load/vec4 v0x55fe386da3a0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe386da850, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fe386da9c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe386db5b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55fe386db5b0_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x55fe386db5b0_0;
    %pad/s 8;
    %ix/getv/s 4, v0x55fe386db5b0_0;
    %store/vec4a v0x55fe386dbb40, 4, 0;
    %load/vec4 v0x55fe386db5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe386db5b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55fe386da9c0;
T_9 ;
    %wait E_0x55fe386daea0;
    %load/vec4 v0x55fe386db770_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0x55fe386db8d0_0;
    %inv;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x55fe386db830_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 150, 0;
    %load/vec4 v0x55fe386dba30_0;
    %load/vec4 v0x55fe386db690_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe386dbb40, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55fe386d61f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386d84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386d8540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386d8600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386d86c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55fe386d8cc0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386d8a20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386d8b00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386d8f60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386d8be0_0, 0, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55fe386d8780_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55fe386d8860_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386d92e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386d93c0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55fe386d9040_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386d9120_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55fe386d61f0;
T_11 ;
    %wait E_0x55fe386b9680;
    %load/vec4 v0x55fe386d8540_0;
    %assign/vec4 v0x55fe386d8600_0, 0;
    %load/vec4 v0x55fe386d84a0_0;
    %assign/vec4 v0x55fe386d8540_0, 0;
    %load/vec4 v0x55fe386d8540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x55fe386d7be0_0;
    %inv;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 20, 0;
    %load/vec4 v0x55fe386d78c0_0;
    %assign/vec4 v0x55fe386d9040_0, 0;
    %delay 20, 0;
    %load/vec4 v0x55fe386d7e20_0;
    %load/vec4 v0x55fe386d8940_0;
    %concati/vec4 0, 0, 6;
    %or;
    %assign/vec4 v0x55fe386d9120_0, 0;
    %load/vec4 v0x55fe386d93c0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.3, 4;
    %delay 40, 0;
    %load/vec4 v0x55fe386d8be0_0;
    %store/vec4 v0x55fe386d93c0_0, 0, 8;
    %delay 90, 0;
    %load/vec4 v0x55fe386d92e0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55fe386d92e0_0, 0;
    %delay 40, 0;
    %load/vec4 v0x55fe386d8e80_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fe386d8cc0_0, 4, 5;
    %delay 40, 0;
    %load/vec4 v0x55fe386d8cc0_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55fe386d8780_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x55fe386d8780_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fe386d8cc0_0, 4, 5;
    %load/vec4 v0x55fe386d92e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe386d8540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe386d84a0_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.3 ;
    %delay 70, 0;
    %load/vec4 v0x55fe386d93c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55fe386d93c0_0, 0;
    %delay 40, 0;
    %load/vec4 v0x55fe386d8cc0_0;
    %parti/s 5, 8, 5;
    %addi 1, 0, 5;
    %load/vec4 v0x55fe386d8860_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55fe386d8860_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x55fe386d8860_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fe386d8cc0_0, 4, 5;
T_11.4 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55fe386d7d60_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.10, 10;
    %load/vec4 v0x55fe386d7ca0_0;
    %inv;
    %and;
T_11.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x55fe386d7fa0_0;
    %inv;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x55fe386d7ee0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %jmp T_11.19;
T_11.11 ;
    %load/vec4 v0x55fe386d7e20_0;
    %assign/vec4 v0x55fe386d8da0_0, 0;
    %jmp T_11.19;
T_11.12 ;
    %load/vec4 v0x55fe386d7e20_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55fe386d8e80_0, 0;
    %load/vec4 v0x55fe386d7e20_0;
    %parti/s 2, 5, 4;
    %assign/vec4 v0x55fe386d9200_0, 0;
    %jmp T_11.19;
T_11.13 ;
    %load/vec4 v0x55fe386d7e20_0;
    %assign/vec4 v0x55fe386d8a20_0, 0;
    %jmp T_11.19;
T_11.14 ;
    %load/vec4 v0x55fe386d7e20_0;
    %assign/vec4 v0x55fe386d8b00_0, 0;
    %jmp T_11.19;
T_11.15 ;
    %load/vec4 v0x55fe386d7e20_0;
    %assign/vec4 v0x55fe386d8f60_0, 0;
    %jmp T_11.19;
T_11.16 ;
    %load/vec4 v0x55fe386d7e20_0;
    %assign/vec4 v0x55fe386d8be0_0, 0;
    %jmp T_11.19;
T_11.17 ;
    %load/vec4 v0x55fe386d7e20_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55fe386d8780_0, 0;
    %load/vec4 v0x55fe386d7e20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x55fe386d8860_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x55fe386d8f60_0;
    %assign/vec4 v0x55fe386d92e0_0, 0;
    %load/vec4 v0x55fe386d8be0_0;
    %assign/vec4 v0x55fe386d93c0_0, 0;
    %load/vec4 v0x55fe386d8da0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fe386d8cc0_0, 4, 5;
    %load/vec4 v0x55fe386d8e80_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fe386d8cc0_0, 4, 5;
    %load/vec4 v0x55fe386d7e20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55fe386d86c0_0, 0;
    %load/vec4 v0x55fe386d7e20_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x55fe386d8940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe386d84a0_0, 0;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
T_11.7 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fe386af9c0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dc720_0, 0, 1;
    %delay 199, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dc720_0, 0, 1;
    %delay 199, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fe386af9c0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dc990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dca30_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dc8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcb70_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55fe386af9c0;
T_14 ;
    %vpi_call 3 156 "$dumpfile", "./out/gfx_dma_tb.vcd" {0 0 0};
    %vpi_call 3 157 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fe386af9c0 {0 0 0};
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 6, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcad0_0, 0, 1;
    %pushi/vec4 0, 8191, 13;
    %store/vec4 v0x55fe386dc680_0, 0, 13;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x55fe386dc7f0_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dcc10_0, 0, 1;
    %delay 4481, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe386dc8c0_0, 0, 1;
    %delay 1589, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe386dc8c0_0, 0, 1;
    %delay 1588878, 0;
    %vpi_call 3 198 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./tb_defs.v";
    "./gfx_dma_tb.v";
    "./gfx_dma.v";
