Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0083    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0585    0.1536    0.2540    0.2540 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1536    0.0000    0.2540 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1132    0.2582    0.4126    0.6666 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2582    0.0000    0.6666 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0285    0.0952    0.3357    1.0024 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0952    0.0000    1.0024 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0024    0.0754    0.6835    1.6858 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0754    0.0000    1.6858 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0667    0.4041    0.4447    2.1305 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.4041    0.0000    2.1305 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0024    0.1936    0.5347    2.6651 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.1936    0.0000    2.6651 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1701    0.9855    0.9356    3.6007 ^ place488/X (sky130_fd_sc_hd__buf_4)
             0.9855    0.0000    3.6007 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0057    0.1603    1.6439    5.2446 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.1603    0.0000    5.2446 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0014    0.1349    1.2549    6.4995 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.1349    0.0000    6.4995 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0021    0.0590    0.3483    6.8479 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0590    0.0000    6.8479 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0039    0.0996    0.7717    7.6196 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.0996    0.0000    7.6196 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0039    0.2707    0.3677    7.9873 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.2707    0.0000    7.9873 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0015    0.0521    0.1524    8.1396 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0521    0.0000    8.1396 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0089    0.0978    0.5887    8.7283 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.0978    0.0000    8.7283 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0372    0.6894    0.6460    9.3743 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.6894    0.0000    9.3743 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0015    0.0903    0.3083    9.6826 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.0903    0.0000    9.6826 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 9.6826   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0083    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0585    0.1536    0.2540   11.2540 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1536    0.0000   11.2540 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0963    0.2255    0.3873   11.6413 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2255    0.0000   11.6413 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0254    0.0890    0.3152   11.9565 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0890    0.0000   11.9565 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   11.9565   clock reconvergence pessimism
                      -0.3642   11.5923   library setup time
                                11.5923   data required time
-------------------------------------------------------------------------------
                                11.5923   data required time
                                -9.6826   data arrival time
-------------------------------------------------------------------------------
                                 1.9097   slack (MET)


