Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/vlab/vivado/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/check.v" Line 1. Module Check doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/clock.v" Line 1. Module Clock(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/clock.v" Line 1. Module Clock(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/clock.v" Line 1. Module Clock(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/led.v" Line 1. Module FLOW_LED doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/mux4.v" Line 1. Module MUX4(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/mux4.v" Line 1. Module MUX4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/edge_capture.v" Line 1. Module EdgeCapture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/check.v" Line 1. Module Check doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/clock.v" Line 1. Module Clock(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/clock.v" Line 1. Module Clock(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/clock.v" Line 1. Module Clock(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/led.v" Line 1. Module FLOW_LED doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/mux4.v" Line 1. Module MUX4(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/mux4.v" Line 1. Module MUX4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/GuessNum/GuessNum.srcs/sources_1/new/edge_capture.v" Line 1. Module EdgeCapture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Input
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.Check
Compiling module xil_defaultlib.Clock(WIDTH=8)
Compiling module xil_defaultlib.Clock(WIDTH=12)
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.FLOW_LED
Compiling module xil_defaultlib.MUX4(WIDTH=8)
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.Segment
Compiling module xil_defaultlib.EdgeCapture
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
