/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_c3c2cfb04c564beeae9aa4a9e808f63e.v:1.2-4.12" *)
module top(tetR, lacI, araY_iptg, yfp, bfp);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_c3c2cfb04c564beeae9aa4a9e808f63e.v:1.44-1.53" *)
  input araY_iptg;
  wire araY_iptg;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_c3c2cfb04c564beeae9aa4a9e808f63e.v:1.74-1.77" *)
  output bfp;
  wire bfp;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_c3c2cfb04c564beeae9aa4a9e808f63e.v:1.32-1.36" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_c3c2cfb04c564beeae9aa4a9e808f63e.v:1.20-1.24" *)
  input tetR;
  wire tetR;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_c3c2cfb04c564beeae9aa4a9e808f63e.v:1.62-1.65" *)
  output yfp;
  wire yfp;
  \$_NOT_  _07_ (
    .A(_01_),
    .Y(_02_)
  );
  \$_NOR_  _08_ (
    .A(araY_iptg),
    .B(_02_),
    .Y(bfp)
  );
  \$_NOT_  _09_ (
    .A(tetR),
    .Y(_03_)
  );
  \$_NOT_  _10_ (
    .A(lacI),
    .Y(_04_)
  );
  \$_NOT_  _11_ (
    .A(araY_iptg),
    .Y(_05_)
  );
  \$_NOR_  _12_ (
    .A(tetR),
    .B(lacI),
    .Y(_06_)
  );
  \$_NOT_  _13_ (
    .A(_06_),
    .Y(_00_)
  );
  \$_NOR_  _14_ (
    .A(_05_),
    .B(_00_),
    .Y(yfp)
  );
  \$_NOR_  _15_ (
    .A(_03_),
    .B(_04_),
    .Y(_01_)
  );
endmodule
