<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cs4281reg.h source code [netbsd/sys/dev/pci/cs4281reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/cs4281reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='cs4281reg.h.html'>cs4281reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: cs4281reg.h,v 1.6 2005/12/11 12:22:48 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 Tatoku Ogaito.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *	This product includes software developed by Tatoku Ogaito</i></td></tr>
<tr><th id="17">17</th><td><i> *	for the NetBSD Project.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="19">19</th><td><i> *    derived from this software without specific prior written permission</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="23">23</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="24">24</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="25">25</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="26">26</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="27">27</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="28">28</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="29">29</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="30">30</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CS4281_BA0_SIZE" data-ref="_M/CS4281_BA0_SIZE">CS4281_BA0_SIZE</dfn></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CS4281_BA1_SIZE" data-ref="_M/CS4281_BA1_SIZE">CS4281_BA1_SIZE</dfn>		0x10000</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CS4281_BUFFER_SIZE" data-ref="_M/CS4281_BUFFER_SIZE">CS4281_BUFFER_SIZE</dfn>	0x10000</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* Base Address 0 */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* Interrupt Reporting Registers */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CS4281_HISR" data-ref="_M/CS4281_HISR">CS4281_HISR</dfn>    0x000 /* Host Interrupt Status Register*/</u></td></tr>
<tr><th id="42">42</th><td><u>#define	 <dfn class="macro" id="_M/HISR_INTENA" data-ref="_M/HISR_INTENA">HISR_INTENA</dfn>	   0x80000000</u></td></tr>
<tr><th id="43">43</th><td><u>#define	 <dfn class="macro" id="_M/HISR_MIDI" data-ref="_M/HISR_MIDI">HISR_MIDI</dfn>	   0x00400000</u></td></tr>
<tr><th id="44">44</th><td><u>#define	 <dfn class="macro" id="_M/HISR_FIFOI" data-ref="_M/HISR_FIFOI">HISR_FIFOI</dfn>	   0x00100000</u></td></tr>
<tr><th id="45">45</th><td><u>#define	 <dfn class="macro" id="_M/HISR_DMAI" data-ref="_M/HISR_DMAI">HISR_DMAI</dfn>	   0x00040000</u></td></tr>
<tr><th id="46">46</th><td><u>#define	 <dfn class="macro" id="_M/HISR_FIFO3" data-ref="_M/HISR_FIFO3">HISR_FIFO3</dfn>	   0x00008000</u></td></tr>
<tr><th id="47">47</th><td><u>#define	 <dfn class="macro" id="_M/HISR_FIFO2" data-ref="_M/HISR_FIFO2">HISR_FIFO2</dfn>	   0x00004000</u></td></tr>
<tr><th id="48">48</th><td><u>#define	 <dfn class="macro" id="_M/HISR_FIFO1" data-ref="_M/HISR_FIFO1">HISR_FIFO1</dfn>	   0x00002000</u></td></tr>
<tr><th id="49">49</th><td><u>#define	 <dfn class="macro" id="_M/HISR_FIFO0" data-ref="_M/HISR_FIFO0">HISR_FIFO0</dfn>	   0x00001000</u></td></tr>
<tr><th id="50">50</th><td><u>#define	 <dfn class="macro" id="_M/HISR_DMA3" data-ref="_M/HISR_DMA3">HISR_DMA3</dfn>	   0x00000800</u></td></tr>
<tr><th id="51">51</th><td><u>#define	 <dfn class="macro" id="_M/HISR_DMA2" data-ref="_M/HISR_DMA2">HISR_DMA2</dfn>	   0x00000400</u></td></tr>
<tr><th id="52">52</th><td><u>#define	 <dfn class="macro" id="_M/HISR_DMA1" data-ref="_M/HISR_DMA1">HISR_DMA1</dfn>	   0x00000200</u></td></tr>
<tr><th id="53">53</th><td><u>#define	 <dfn class="macro" id="_M/HISR_DMA0" data-ref="_M/HISR_DMA0">HISR_DMA0</dfn>	   0x00000100</u></td></tr>
<tr><th id="54">54</th><td><u>#define	 <dfn class="macro" id="_M/HISR_GPPI" data-ref="_M/HISR_GPPI">HISR_GPPI</dfn>	   0x00000020</u></td></tr>
<tr><th id="55">55</th><td><u>#define	 <dfn class="macro" id="_M/HISR_GPSI" data-ref="_M/HISR_GPSI">HISR_GPSI</dfn>	   0x00000010</u></td></tr>
<tr><th id="56">56</th><td><u>#define	 <dfn class="macro" id="_M/HISR_GP3I" data-ref="_M/HISR_GP3I">HISR_GP3I</dfn>	   0x00000008</u></td></tr>
<tr><th id="57">57</th><td><u>#define	 <dfn class="macro" id="_M/HISR_GP1I" data-ref="_M/HISR_GP1I">HISR_GP1I</dfn>	   0x00000004</u></td></tr>
<tr><th id="58">58</th><td><u>#define	 <dfn class="macro" id="_M/HISR_VUPI" data-ref="_M/HISR_VUPI">HISR_VUPI</dfn>	   0x00000002</u></td></tr>
<tr><th id="59">59</th><td><u>#define	 <dfn class="macro" id="_M/HISR_VDNI" data-ref="_M/HISR_VDNI">HISR_VDNI</dfn>	   0x00000001</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CS4281_HICR" data-ref="_M/CS4281_HICR">CS4281_HICR</dfn>    0x008 /* Host Interrupt Control Register */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	 <dfn class="macro" id="_M/HICR_CHGM" data-ref="_M/HICR_CHGM">HICR_CHGM</dfn>	   0x00000002</u></td></tr>
<tr><th id="63">63</th><td><u>#define	 <dfn class="macro" id="_M/HICR_IEV" data-ref="_M/HICR_IEV">HICR_IEV</dfn>	   0x00000001</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CS4281_HIMR" data-ref="_M/CS4281_HIMR">CS4281_HIMR</dfn>    0x00C /* Host Interrupt Mask Register */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_MIDIM" data-ref="_M/HIMR_MIDIM">HIMR_MIDIM</dfn>	   0x00400000</u></td></tr>
<tr><th id="67">67</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_FIFOIM" data-ref="_M/HIMR_FIFOIM">HIMR_FIFOIM</dfn>	   0x00100000</u></td></tr>
<tr><th id="68">68</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_DMAIM" data-ref="_M/HIMR_DMAIM">HIMR_DMAIM</dfn>	   0x00040000</u></td></tr>
<tr><th id="69">69</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_F3IM" data-ref="_M/HIMR_F3IM">HIMR_F3IM</dfn>	   0x00008000</u></td></tr>
<tr><th id="70">70</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_F2IM" data-ref="_M/HIMR_F2IM">HIMR_F2IM</dfn>	   0x00004000</u></td></tr>
<tr><th id="71">71</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_F1IM" data-ref="_M/HIMR_F1IM">HIMR_F1IM</dfn>	   0x00002000</u></td></tr>
<tr><th id="72">72</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_F0IM" data-ref="_M/HIMR_F0IM">HIMR_F0IM</dfn>	   0x00001000</u></td></tr>
<tr><th id="73">73</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_D3IM" data-ref="_M/HIMR_D3IM">HIMR_D3IM</dfn>	   0x00000800</u></td></tr>
<tr><th id="74">74</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_D2IM" data-ref="_M/HIMR_D2IM">HIMR_D2IM</dfn>	   0x00000400</u></td></tr>
<tr><th id="75">75</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_D1IM" data-ref="_M/HIMR_D1IM">HIMR_D1IM</dfn>	   0x00000200</u></td></tr>
<tr><th id="76">76</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_D0IM" data-ref="_M/HIMR_D0IM">HIMR_D0IM</dfn>	   0x00000100</u></td></tr>
<tr><th id="77">77</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_GPPIM" data-ref="_M/HIMR_GPPIM">HIMR_GPPIM</dfn>	   0x00000020</u></td></tr>
<tr><th id="78">78</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_GPSIM" data-ref="_M/HIMR_GPSIM">HIMR_GPSIM</dfn>	   0x00000010</u></td></tr>
<tr><th id="79">79</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_GP3IM" data-ref="_M/HIMR_GP3IM">HIMR_GP3IM</dfn>	   0x00000008</u></td></tr>
<tr><th id="80">80</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_GP1IM" data-ref="_M/HIMR_GP1IM">HIMR_GP1IM</dfn>	   0x00000004</u></td></tr>
<tr><th id="81">81</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_VUPIM" data-ref="_M/HIMR_VUPIM">HIMR_VUPIM</dfn>	   0x00000002</u></td></tr>
<tr><th id="82">82</th><td><u>#define	 <dfn class="macro" id="_M/HIMR_VDNIM" data-ref="_M/HIMR_VDNIM">HIMR_VDNIM</dfn>	   0x00000001</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CS4281_IIER" data-ref="_M/CS4281_IIER">CS4281_IIER</dfn>    0x010 /* ISA Interrupt Enable Register */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CS4281_HDSR0" data-ref="_M/CS4281_HDSR0">CS4281_HDSR0</dfn>   0x0F0 /* Host DMA Engine 0 Status Register */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CS4281_HDSR1" data-ref="_M/CS4281_HDSR1">CS4281_HDSR1</dfn>   0x0F4 /* Host DMA Engine 1 Status Register */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CS4281_HDSR2" data-ref="_M/CS4281_HDSR2">CS4281_HDSR2</dfn>   0x0F8 /* Host DMA Engine 2 Status Register */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CS4281_HDSR3" data-ref="_M/CS4281_HDSR3">CS4281_HDSR3</dfn>   0x0FC /* Host DMA Engine 3 Status Register */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCA0" data-ref="_M/CS4281_DCA0">CS4281_DCA0</dfn>    0x110 /* DMA Engine 0 Current Address Register */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCC0" data-ref="_M/CS4281_DCC0">CS4281_DCC0</dfn>    0x114 /* DMA Engine 0 Current Count Register */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBA0" data-ref="_M/CS4281_DBA0">CS4281_DBA0</dfn>    0x118 /* DMA Engine 0 Base Address Register */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBC0" data-ref="_M/CS4281_DBC0">CS4281_DBC0</dfn>    0x11C /* DMA Engine 0 Base Count Register */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCA1" data-ref="_M/CS4281_DCA1">CS4281_DCA1</dfn>    0x120 /* DMA Engine 1 Current Address Register */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCC1" data-ref="_M/CS4281_DCC1">CS4281_DCC1</dfn>    0x124 /* DMA Engine 1 Current Count Register */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBA1" data-ref="_M/CS4281_DBA1">CS4281_DBA1</dfn>    0x128 /* DMA Engine 1 Base Address Register */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBC1" data-ref="_M/CS4281_DBC1">CS4281_DBC1</dfn>    0x12C /* DMA Engine 1 Base Count Register */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCA2" data-ref="_M/CS4281_DCA2">CS4281_DCA2</dfn>    0x130 /* DMA Engine 2 Current Address Register */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCC2" data-ref="_M/CS4281_DCC2">CS4281_DCC2</dfn>    0x134 /* DMA Engine 2 Current Count Register */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBA2" data-ref="_M/CS4281_DBA2">CS4281_DBA2</dfn>    0x138 /* DMA Engine 2 Base Address Register */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBC2" data-ref="_M/CS4281_DBC2">CS4281_DBC2</dfn>    0x13C /* DMA Engine 2 Base Count Register */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCA3" data-ref="_M/CS4281_DCA3">CS4281_DCA3</dfn>    0x140 /* DMA Engine 3 Current Address Register */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCC3" data-ref="_M/CS4281_DCC3">CS4281_DCC3</dfn>    0x144 /* DMA Engine 3 Current Count Register */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBA3" data-ref="_M/CS4281_DBA3">CS4281_DBA3</dfn>    0x148 /* DMA Engine 3 Base Address Register */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CS4281_DBC3" data-ref="_M/CS4281_DBC3">CS4281_DBC3</dfn>    0x14C /* DMA Engine 3 Base Count Register */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CS4281_DMR0" data-ref="_M/CS4281_DMR0">CS4281_DMR0</dfn>    0x150 /* DMA Engine 0 Mode Register */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCR0" data-ref="_M/CS4281_DCR0">CS4281_DCR0</dfn>    0x154 /* DMA Engine 0 Command Register */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CS4281_DMR1" data-ref="_M/CS4281_DMR1">CS4281_DMR1</dfn>    0x158 /* DMA Engine 1 Mode Register */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCR1" data-ref="_M/CS4281_DCR1">CS4281_DCR1</dfn>    0x15C /* DMA Engine 1 Command Register */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CS4281_DMR2" data-ref="_M/CS4281_DMR2">CS4281_DMR2</dfn>    0x160 /* DMA Engine 2 Mode Register */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCR2" data-ref="_M/CS4281_DCR2">CS4281_DCR2</dfn>    0x164 /* DMA Engine 2 Command Register */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CS4281_DMR3" data-ref="_M/CS4281_DMR3">CS4281_DMR3</dfn>    0x168 /* DMA Engine 3 Mode Register */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CS4281_DCR3" data-ref="_M/CS4281_DCR3">CS4281_DCR3</dfn>    0x16C /* DMA Engine 3 Command Register */</u></td></tr>
<tr><th id="114">114</th><td><i>/* DMRn common bit description*/</i></td></tr>
<tr><th id="115">115</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_DMA" data-ref="_M/DMRn_DMA">DMRn_DMA</dfn>      0x20000000</u></td></tr>
<tr><th id="116">116</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_POLL" data-ref="_M/DMRn_POLL">DMRn_POLL</dfn>     0x10000000</u></td></tr>
<tr><th id="117">117</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_TBC" data-ref="_M/DMRn_TBC">DMRn_TBC</dfn>      0x02000000</u></td></tr>
<tr><th id="118">118</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_CBC" data-ref="_M/DMRn_CBC">DMRn_CBC</dfn>      0x01000000</u></td></tr>
<tr><th id="119">119</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_SWAPC" data-ref="_M/DMRn_SWAPC">DMRn_SWAPC</dfn>    0x00400000</u></td></tr>
<tr><th id="120">120</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_SIZE20" data-ref="_M/DMRn_SIZE20">DMRn_SIZE20</dfn>   0x00100000</u></td></tr>
<tr><th id="121">121</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_USIGN" data-ref="_M/DMRn_USIGN">DMRn_USIGN</dfn>    0x00080000</u></td></tr>
<tr><th id="122">122</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_BEND" data-ref="_M/DMRn_BEND">DMRn_BEND</dfn>     0x00040000</u></td></tr>
<tr><th id="123">123</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_MONO" data-ref="_M/DMRn_MONO">DMRn_MONO</dfn>     0x00020000</u></td></tr>
<tr><th id="124">124</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_SIZE8" data-ref="_M/DMRn_SIZE8">DMRn_SIZE8</dfn>    0x00010000</u></td></tr>
<tr><th id="125">125</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_FMTMSK" data-ref="_M/DMRn_FMTMSK">DMRn_FMTMSK</dfn>   ( DMRn_SWAPC | DMRn_SIZE20 | DMRn_USIGN | DMRn_BEND | DMRn_MONO | DMRn_SIZE8 )</u></td></tr>
<tr><th id="126">126</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_TYPE1" data-ref="_M/DMRn_TYPE1">DMRn_TYPE1</dfn>    0x00000080</u></td></tr>
<tr><th id="127">127</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_TYPE0" data-ref="_M/DMRn_TYPE0">DMRn_TYPE0</dfn>    0x00000040</u></td></tr>
<tr><th id="128">128</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_DEC" data-ref="_M/DMRn_DEC">DMRn_DEC</dfn>      0x00000020</u></td></tr>
<tr><th id="129">129</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_AUTO" data-ref="_M/DMRn_AUTO">DMRn_AUTO</dfn>     0x00000010</u></td></tr>
<tr><th id="130">130</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_TR_MASK" data-ref="_M/DMRn_TR_MASK">DMRn_TR_MASK</dfn>  0x0000000c</u></td></tr>
<tr><th id="131">131</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_TR_READ" data-ref="_M/DMRn_TR_READ">DMRn_TR_READ</dfn>  0x00000008</u></td></tr>
<tr><th id="132">132</th><td><u>#define	 <dfn class="macro" id="_M/DMRn_TR_WRITE" data-ref="_M/DMRn_TR_WRITE">DMRn_TR_WRITE</dfn> 0x00000004</u></td></tr>
<tr><th id="133">133</th><td><i>/* DCRn common bit description*/</i></td></tr>
<tr><th id="134">134</th><td><u>#define	 <dfn class="macro" id="_M/DCRn_HTCIE" data-ref="_M/DCRn_HTCIE">DCRn_HTCIE</dfn>    0x00020000 /* Half Terminal Count Interrupt Enable */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	 <dfn class="macro" id="_M/DCRn_TCIE" data-ref="_M/DCRn_TCIE">DCRn_TCIE</dfn>     0x00010000 /* Terminal Count Interrupt Enable */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	 <dfn class="macro" id="_M/DCRn_MSK" data-ref="_M/DCRn_MSK">DCRn_MSK</dfn>      0x00000001</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/CS4281_FCR0" data-ref="_M/CS4281_FCR0">CS4281_FCR0</dfn>    0x180 /* FIFO Control Register 0 */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/CS4281_FCR1" data-ref="_M/CS4281_FCR1">CS4281_FCR1</dfn>    0x184 /* FIFO Control Register 1 */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/CS4281_FCR2" data-ref="_M/CS4281_FCR2">CS4281_FCR2</dfn>    0x188 /* FIFO Control Register 2 */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/CS4281_FCR3" data-ref="_M/CS4281_FCR3">CS4281_FCR3</dfn>    0x18C /* FIFO Control Register 3 */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	 <dfn class="macro" id="_M/FCRn_FEN" data-ref="_M/FCRn_FEN">FCRn_FEN</dfn>      0x80000000</u></td></tr>
<tr><th id="143">143</th><td><u>#define	 <dfn class="macro" id="_M/FCRn_DACZ" data-ref="_M/FCRn_DACZ">FCRn_DACZ</dfn>     0x40000000</u></td></tr>
<tr><th id="144">144</th><td><u>#define	 <dfn class="macro" id="_M/FCRn_PSH" data-ref="_M/FCRn_PSH">FCRn_PSH</dfn>      0x20000000</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CS4281_FPDR0" data-ref="_M/CS4281_FPDR0">CS4281_FPDR0</dfn>   0x190 /* FIFO Polled Data Register 0 */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/CS4281_FPDR1" data-ref="_M/CS4281_FPDR1">CS4281_FPDR1</dfn>   0x194 /* FIFO Polled Data Register 1 */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CS4281_FPDR2" data-ref="_M/CS4281_FPDR2">CS4281_FPDR2</dfn>   0x198 /* FIFO Polled Data Register 2 */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CS4281_FPDR3" data-ref="_M/CS4281_FPDR3">CS4281_FPDR3</dfn>   0x19C /* FIFO Polled Data Register 3 */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CS4281_FCHS" data-ref="_M/CS4281_FCHS">CS4281_FCHS</dfn>    0x20C /* FIFO Channel Status */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CS4281_FSIC0" data-ref="_M/CS4281_FSIC0">CS4281_FSIC0</dfn>   0x210 /* FIFO Status and Interrupt Control Register 0 */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CS4281_FSIC1" data-ref="_M/CS4281_FSIC1">CS4281_FSIC1</dfn>   0x214 /* FIFO Status and Interrupt Control Register 1 */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CS4281_FSIC2" data-ref="_M/CS4281_FSIC2">CS4281_FSIC2</dfn>   0x218 /* FIFO Status and Interrupt Control Register 2 */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/CS4281_FSIC3" data-ref="_M/CS4281_FSIC3">CS4281_FSIC3</dfn>   0x21C /* FIFO Status and Interrupt Control Register 3 */</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#<span data-ppcond="156">if</span> 0</u></td></tr>
<tr><th id="157">157</th><td><var>300h</var> - <var>340h</var> <i>/*	  PCI Configuration Space Echo, offsets 00h - 42h, RO */</i></td></tr>
<tr><th id="158">158</th><td><u>#<span data-ppcond="156">endif</span></u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/CS4281_PCICFG00" data-ref="_M/CS4281_PCICFG00">CS4281_PCICFG00</dfn> 0x300</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/CS4281_PCICFG04" data-ref="_M/CS4281_PCICFG04">CS4281_PCICFG04</dfn> 0x304</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/CS4281_PMCS" data-ref="_M/CS4281_PMCS">CS4281_PMCS</dfn>    0x344 /* Power Management Control/Status */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/CS4281_CWPR" data-ref="_M/CS4281_CWPR">CS4281_CWPR</dfn>    0x3E0 /* Configuration Write Protect Register */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/CS4281_EPPMC" data-ref="_M/CS4281_EPPMC">CS4281_EPPMC</dfn>   0x3E4 /* Extended PCI Power Management Control */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	 <dfn class="macro" id="_M/EPPMC_FPDN" data-ref="_M/EPPMC_FPDN">EPPMC_FPDN</dfn>    (0x1 &lt;&lt; 14)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/CS4281_GPIOR" data-ref="_M/CS4281_GPIOR">CS4281_GPIOR</dfn>   0x3E8 /* GPIO Pin Interface Register */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/CS4281_SPMC" data-ref="_M/CS4281_SPMC">CS4281_SPMC</dfn>    0x3EC /* Serial Port Power Management Control (&amp; ASDIN2 enable) */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_RSTN" data-ref="_M/SPMC_RSTN">SPMC_RSTN</dfn>     0x00000001</u></td></tr>
<tr><th id="169">169</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_ASYN" data-ref="_M/SPMC_ASYN">SPMC_ASYN</dfn>     0x00000002</u></td></tr>
<tr><th id="170">170</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_WUP1" data-ref="_M/SPMC_WUP1">SPMC_WUP1</dfn>     0x00000004</u></td></tr>
<tr><th id="171">171</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_WUP2" data-ref="_M/SPMC_WUP2">SPMC_WUP2</dfn>     0x00000008</u></td></tr>
<tr><th id="172">172</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_ASDO" data-ref="_M/SPMC_ASDO">SPMC_ASDO</dfn>     0x00000080</u></td></tr>
<tr><th id="173">173</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_ASDI2E" data-ref="_M/SPMC_ASDI2E">SPMC_ASDI2E</dfn>   0x00000100</u></td></tr>
<tr><th id="174">174</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_EESPD" data-ref="_M/SPMC_EESPD">SPMC_EESPD</dfn>    0x00000200</u></td></tr>
<tr><th id="175">175</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_GISPEN" data-ref="_M/SPMC_GISPEN">SPMC_GISPEN</dfn>   0x00000400</u></td></tr>
<tr><th id="176">176</th><td><u>#define	 <dfn class="macro" id="_M/SPMC_GIPPEN" data-ref="_M/SPMC_GIPPEN">SPMC_GIPPEN</dfn>   0x00008000</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/CS4281_CFLR" data-ref="_M/CS4281_CFLR">CS4281_CFLR</dfn>    0x3F0 /* Configuration Load Register (EEPROM or BIOS) */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/CS4281_IISR" data-ref="_M/CS4281_IISR">CS4281_IISR</dfn>    0x3F4 /* ISA Interrupt Select Register */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/CS4281_TMS" data-ref="_M/CS4281_TMS">CS4281_TMS</dfn>     0x3F8 /* Test Register - Reserved */</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/CS4281_SSVID" data-ref="_M/CS4281_SSVID">CS4281_SSVID</dfn>   0x3FC /* Subsystem ID register (read-only version at 32Ch) */</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/CS4281_CLKCR1" data-ref="_M/CS4281_CLKCR1">CS4281_CLKCR1</dfn>  0x400 /* Clock Control Register 1 */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_DLLSS0" data-ref="_M/CLKCR1_DLLSS0">CLKCR1_DLLSS0</dfn> 0x00000004</u></td></tr>
<tr><th id="185">185</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_DLLSS1" data-ref="_M/CLKCR1_DLLSS1">CLKCR1_DLLSS1</dfn> 0x00000008</u></td></tr>
<tr><th id="186">186</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_DLLP" data-ref="_M/CLKCR1_DLLP">CLKCR1_DLLP</dfn>   0x00000010</u></td></tr>
<tr><th id="187">187</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_SWCE" data-ref="_M/CLKCR1_SWCE">CLKCR1_SWCE</dfn>   0x00000020</u></td></tr>
<tr><th id="188">188</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_DLLOS" data-ref="_M/CLKCR1_DLLOS">CLKCR1_DLLOS</dfn>  0x00000040</u></td></tr>
<tr><th id="189">189</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_CKRA" data-ref="_M/CLKCR1_CKRA">CLKCR1_CKRA</dfn>   0x00010000</u></td></tr>
<tr><th id="190">190</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_CKRN" data-ref="_M/CLKCR1_CKRN">CLKCR1_CKRN</dfn>   0x00020000</u></td></tr>
<tr><th id="191">191</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_DLLRDY" data-ref="_M/CLKCR1_DLLRDY">CLKCR1_DLLRDY</dfn> 0x01000000</u></td></tr>
<tr><th id="192">192</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_CLKON" data-ref="_M/CLKCR1_CLKON">CLKCR1_CLKON</dfn>  0x02000000</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/CS4281_FRR" data-ref="_M/CS4281_FRR">CS4281_FRR</dfn>     0x410 /* Feature Reporting Register */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/CS4281_SLT12O" data-ref="_M/CS4281_SLT12O">CS4281_SLT12O</dfn>  0x41C /* Slot 12 GPIO Output Register for AC Link */</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/CS4281_SERMC" data-ref="_M/CS4281_SERMC">CS4281_SERMC</dfn>   0x420 /* Serial Port Master Control Register */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_MSPE" data-ref="_M/SERMC_MSPE">SERMC_MSPE</dfn>    0x00000001</u></td></tr>
<tr><th id="199">199</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_PTCMASK" data-ref="_M/SERMC_PTCMASK">SERMC_PTCMASK</dfn> 0x0000000E</u></td></tr>
<tr><th id="200">200</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_PTCAC97" data-ref="_M/SERMC_PTCAC97">SERMC_PTCAC97</dfn> 0x00000002</u></td></tr>
<tr><th id="201">201</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_PLB" data-ref="_M/SERMC_PLB">SERMC_PLB</dfn>     0x00000100</u></td></tr>
<tr><th id="202">202</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_PXLB" data-ref="_M/SERMC_PXLB">SERMC_PXLB</dfn>    0x00000200</u></td></tr>
<tr><th id="203">203</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_TCID0" data-ref="_M/SERMC_TCID0">SERMC_TCID0</dfn>   0x00010000</u></td></tr>
<tr><th id="204">204</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_TICD1" data-ref="_M/SERMC_TICD1">SERMC_TICD1</dfn>   0x00020000</u></td></tr>
<tr><th id="205">205</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_LOVF" data-ref="_M/SERMC_LOVF">SERMC_LOVF</dfn>    0x00080000</u></td></tr>
<tr><th id="206">206</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_SLB" data-ref="_M/SERMC_SLB">SERMC_SLB</dfn>     0x00100000</u></td></tr>
<tr><th id="207">207</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_SXLB" data-ref="_M/SERMC_SXLB">SERMC_SXLB</dfn>    0x00200000</u></td></tr>
<tr><th id="208">208</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_ODSEN1" data-ref="_M/SERMC_ODSEN1">SERMC_ODSEN1</dfn>  0x01000000</u></td></tr>
<tr><th id="209">209</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_ODSEN2" data-ref="_M/SERMC_ODSEN2">SERMC_ODSEN2</dfn>  0x02000000</u></td></tr>
<tr><th id="210">210</th><td><u>#define	 <dfn class="macro" id="_M/SERMC_FCRN" data-ref="_M/SERMC_FCRN">SERMC_FCRN</dfn>    0x08000000</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/CS4281_SERC1" data-ref="_M/CS4281_SERC1">CS4281_SERC1</dfn>   0x428 /* Serial Port Configuration Register 1 - RO */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/CS4281_SERC2" data-ref="_M/CS4281_SERC2">CS4281_SERC2</dfn>   0x42C /* Serial Port Configuration Register 2 - RO */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/CS4281_SLT12M" data-ref="_M/CS4281_SLT12M">CS4281_SLT12M</dfn>  0x45C /* Slot 12 Monitor Register for Primary AC Link */</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/*</i></td></tr>
<tr><th id="217">217</th><td><i> * AC97 Registers are moved to cs428xreg.h since</i></td></tr>
<tr><th id="218">218</th><td><i> * they are common for CS4280 and CS4281</i></td></tr>
<tr><th id="219">219</th><td><i> */</i></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/CS4281_JSPT" data-ref="_M/CS4281_JSPT">CS4281_JSPT</dfn>    0x480 /* Joystick Poll/Trigger Register */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/CS4281_JSCTL" data-ref="_M/CS4281_JSCTL">CS4281_JSCTL</dfn>   0x484 /* Joystick Control Register */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/CS4281_MIDCR" data-ref="_M/CS4281_MIDCR">CS4281_MIDCR</dfn>   0x490 /* MIDI Control Register */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/CS4281_MIDCMD" data-ref="_M/CS4281_MIDCMD">CS4281_MIDCMD</dfn>  0x494 /* MIDI Command Register - WO */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/CS4281_MIDSR" data-ref="_M/CS4281_MIDSR">CS4281_MIDSR</dfn>   0x494 /* MIDI Status Register - RO */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/CS4281_MIDWP" data-ref="_M/CS4281_MIDWP">CS4281_MIDWP</dfn>   0x498 /* MIDI Write Port */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/CS4281_MIDRP" data-ref="_M/CS4281_MIDRP">CS4281_MIDRP</dfn>   0x49C /* MIDI Read Port - RO */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/CS4281_AODSD1" data-ref="_M/CS4281_AODSD1">CS4281_AODSD1</dfn>  0x4A8 /* AC `97 On-Demand Slot Disable for primary link - RO */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/CS4281_AODSD2" data-ref="_M/CS4281_AODSD2">CS4281_AODSD2</dfn>  0x4AC /* AC `97 On-Demand Slot Disable for secondary link - RO */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/CS4281_CFGI" data-ref="_M/CS4281_CFGI">CS4281_CFGI</dfn>    0x4B0 /* Configuration Interface Register (EEPROM interface) */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/CS4281_SLT12M2" data-ref="_M/CS4281_SLT12M2">CS4281_SLT12M2</dfn> 0x4DC /* Slot 12 Monitor Register 2 for Secondary AC Link */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/CS4281_ACSTS2" data-ref="_M/CS4281_ACSTS2">CS4281_ACSTS2</dfn>  0x4E4 /* AC 97 Status Register 2 */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	 <dfn class="macro" id="_M/ACSTS2_CRDY2" data-ref="_M/ACSTS2_CRDY2">ACSTS2_CRDY2</dfn>  0x00000001</u></td></tr>
<tr><th id="234">234</th><td><u>#define	 <dfn class="macro" id="_M/ACSTS2_BSYS2" data-ref="_M/ACSTS2_BSYS2">ACSTS2_BSYS2</dfn>  0x00000002</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/CS4281_ACISV2" data-ref="_M/CS4281_ACISV2">CS4281_ACISV2</dfn>  0x4F4 /* AC 97 Input Slot Valid Register 2 */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/CS4281_ACSAD2" data-ref="_M/CS4281_ACSAD2">CS4281_ACSAD2</dfn>  0x4F8 /* AC 97 Status Address Register 2 */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/CS4281_ACSDA2" data-ref="_M/CS4281_ACSDA2">CS4281_ACSDA2</dfn>  0x4FC /* AC 97 Status Data Register 2 */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/CS4281_FMSR" data-ref="_M/CS4281_FMSR">CS4281_FMSR</dfn>    0x730 /* FM Synthesis Status Register - RO */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/CS4281_B0AP" data-ref="_M/CS4281_B0AP">CS4281_B0AP</dfn>    0x730 /* FM Bank 0 Address Port - WO */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/CS4281_FMDP" data-ref="_M/CS4281_FMDP">CS4281_FMDP</dfn>    0x734 /* FM Data Port */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/CS4281_B1AP" data-ref="_M/CS4281_B1AP">CS4281_B1AP</dfn>    0x738 /* FM Bank 1 Address Port */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/CS4281_B1DP" data-ref="_M/CS4281_B1DP">CS4281_B1DP</dfn>    0x73C /* FM Bank 1 Data Port */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/CS4281_SSPM" data-ref="_M/CS4281_SSPM">CS4281_SSPM</dfn>    0x740 /* Sound System Power Management */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	 <dfn class="macro" id="_M/SSPM_ALL" data-ref="_M/SSPM_ALL">SSPM_ALL</dfn>      0x0000007E</u></td></tr>
<tr><th id="245">245</th><td><u>#define	 <dfn class="macro" id="_M/SSPM_MIXEN" data-ref="_M/SSPM_MIXEN">SSPM_MIXEN</dfn>    0x00000040   /* p167 */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	 <dfn class="macro" id="_M/SSPM_CSRCEN" data-ref="_M/SSPM_CSRCEN">SSPM_CSRCEN</dfn>   0x00000020</u></td></tr>
<tr><th id="247">247</th><td><u>#define	 <dfn class="macro" id="_M/SSPM_PSRCEN" data-ref="_M/SSPM_PSRCEN">SSPM_PSRCEN</dfn>   0x00000010</u></td></tr>
<tr><th id="248">248</th><td><u>#define	 <dfn class="macro" id="_M/SSPM_JSEN" data-ref="_M/SSPM_JSEN">SSPM_JSEN</dfn>     0x00000008</u></td></tr>
<tr><th id="249">249</th><td><u>#define	 <dfn class="macro" id="_M/SSPM_ACLEN" data-ref="_M/SSPM_ACLEN">SSPM_ACLEN</dfn>    0x00000004</u></td></tr>
<tr><th id="250">250</th><td><u>#define	 <dfn class="macro" id="_M/SSPM_FMEN" data-ref="_M/SSPM_FMEN">SSPM_FMEN</dfn>     0x00000002</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/CS4281_DACSR" data-ref="_M/CS4281_DACSR">CS4281_DACSR</dfn>   0x744 /* DAC Sample Rate - Playback SRC */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/CS4281_ADCSR" data-ref="_M/CS4281_ADCSR">CS4281_ADCSR</dfn>   0x748 /* ADC Sample Rate - Capture SRC */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/CS4281_SSCR" data-ref="_M/CS4281_SSCR">CS4281_SSCR</dfn>    0x74C /* Sound System Control Register */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_HVS1" data-ref="_M/SSCR_HVS1">SSCR_HVS1</dfn>     0x00800000  /* Hardware Volume step by 1 */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_MVCS" data-ref="_M/SSCR_MVCS">SSCR_MVCS</dfn>     0x00080000  /* Master Volume Codec Select */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_MVLD" data-ref="_M/SSCR_MVLD">SSCR_MVLD</dfn>     0x00040000  /* Master Volume Line Out Disable */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_MVAD" data-ref="_M/SSCR_MVAD">SSCR_MVAD</dfn>     0x00020000  /* Master Volume Alternate Out Disable */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_MVMD" data-ref="_M/SSCR_MVMD">SSCR_MVMD</dfn>     0x00010000  /* Master Volume Mono Out Disable */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_XLPSRC" data-ref="_M/SSCR_XLPSRC">SSCR_XLPSRC</dfn>   0x00000100  /* External SRC loopback mode */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_LPSRC" data-ref="_M/SSCR_LPSRC">SSCR_LPSRC</dfn>    0x00000080  /* SRC loopback mode */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_CDTX" data-ref="_M/SSCR_CDTX">SSCR_CDTX</dfn>     0x00000020  /* CD Transfer Data */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	 <dfn class="macro" id="_M/SSCR_HVC" data-ref="_M/SSCR_HVC">SSCR_HVC</dfn>      0x00000008  /* Hardware Volume Control Enable */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/CS4281_FMLVC" data-ref="_M/CS4281_FMLVC">CS4281_FMLVC</dfn>   0x754 /* FM Synthesis Left Volume Control */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/CS4281_FMRVC" data-ref="_M/CS4281_FMRVC">CS4281_FMRVC</dfn>   0x758 /* FM Synthesis Right Volume Control */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/CS4281_SRCSA" data-ref="_M/CS4281_SRCSA">CS4281_SRCSA</dfn>   0x75C /* SRC Slot Assignments */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/CS4281_PPLVC" data-ref="_M/CS4281_PPLVC">CS4281_PPLVC</dfn>   0x760 /* PCM Playback Left Volume Control */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/CS4281_PPRVC" data-ref="_M/CS4281_PPRVC">CS4281_PPRVC</dfn>   0x764 /* PCM Playback Right Volume Control */</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* Base Address 1 Direct Memory Map */</i></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#<span data-ppcond="272">if</span> 0</u></td></tr>
<tr><th id="273">273</th><td><var>0000h</var> - <var>03FFh</var>	 FIFO RAM    Audio Sample RAM Memory Block - FIFOs</td></tr>
<tr><th id="274">274</th><td>			     Logical Size: <var>256</var> x <var>32</var> bits (<var>1</var> kbytes stereo <em>double</em> words)</td></tr>
<tr><th id="275">275</th><td><var>0400h</var> - D51Fh	 Reserved    Reserved internal memory</td></tr>
<tr><th id="276">276</th><td>D600h - FFFFh	 Reserved    Reserved <b>for</b> future use</td></tr>
<tr><th id="277">277</th><td><u>#<span data-ppcond="272">endif</span></u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/* for AC97_REG_POWER */</i></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/CS4281_POWER_DOWN_ALL" data-ref="_M/CS4281_POWER_DOWN_ALL">CS4281_POWER_DOWN_ALL</dfn>	0x7f0f</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cs4281.c.html'>netbsd/sys/dev/pci/cs4281.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
