

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row'
================================================================
* Date:           Thu Apr  6 15:00:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     411|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     524|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     524|     465|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln87_fu_232_p2         |         +|   0|  0|   12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln87_1_fu_332_p2      |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln87_fu_226_p2        |      icmp|   0|  0|    9|           4|           5|
    |or_ln90_1_fu_262_p2        |        or|   0|  0|    6|           6|           2|
    |or_ln90_2_fu_273_p2        |        or|   0|  0|    6|           6|           2|
    |or_ln90_3_fu_284_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_4_fu_295_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_5_fu_306_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_6_fu_317_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_fu_251_p2          |        or|   0|  0|    6|           6|           1|
    |select_ln87_fu_393_p3      |    select|   0|  0|  334|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  411|          56|          30|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_r_1     |   9|          2|    4|          8|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |phi_ln87_fu_86           |   9|          2|  384|        768|
    |r_fu_90                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  395|        790|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |buf_2d_out_load_1_reg_485          |   16|   0|   16|          0|
    |buf_2d_out_load_2_reg_491          |   16|   0|   16|          0|
    |buf_2d_out_load_3_reg_497          |   16|   0|   16|          0|
    |buf_2d_out_load_4_reg_503          |   16|   0|   16|          0|
    |buf_2d_out_load_5_reg_509          |   16|   0|   16|          0|
    |buf_2d_out_load_6_reg_515          |   16|   0|   16|          0|
    |buf_2d_out_load_7_reg_521          |   16|   0|   16|          0|
    |buf_2d_out_load_reg_479            |   16|   0|   16|          0|
    |icmp_ln87_1_reg_469                |    1|   0|    1|          0|
    |icmp_ln87_1_reg_469_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln87_reg_425                  |    1|   0|    1|          0|
    |phi_ln87_fu_86                     |  384|   0|  384|          0|
    |r_fu_90                            |    4|   0|    4|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  524|   0|  524|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|sext_ln87            |   in|   58|     ap_none|                 sext_ln87|        scalar|
|buf_2d_out_address0  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce0       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q0        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address1  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce1       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q1        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address2  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce2       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q2        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address3  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce3       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q3        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address4  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce4       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q4        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address5  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce5       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q5        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address6  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce6       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q6        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address7  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce7       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q7        |   in|   16|   ap_memory|                buf_2d_out|         array|
+---------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln87 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln87_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln87"   --->   Operation 8 'read' 'sext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln87_cast = sext i58 %sext_ln87_read"   --->   Operation 9 'sext' 'sext_ln87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i384 0, i384 %phi_ln87"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %WR_Loop_Col.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_1 = load i4 %r"   --->   Operation 14 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i4 %r_1"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln87 = icmp_eq  i4 %r_1, i4 8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 16 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln87 = add i4 %r_1, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 17 'add' 'add_ln87' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %WR_Loop_Col.i.split, void %_Z10write_dataPA8_sPs.exit.exitStub" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 18 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %tmp_s" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 20 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 21 'getelementptr' 'buf_2d_out_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln90 = or i6 %tmp_s, i6 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 22 'or' 'or_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i6 %or_ln90" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 23 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_1 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 24 'getelementptr' 'buf_2d_out_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln90_1 = or i6 %tmp_s, i6 2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 25 'or' 'or_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i6 %or_ln90_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 26 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_2 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 27 'getelementptr' 'buf_2d_out_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln90_2 = or i6 %tmp_s, i6 3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 28 'or' 'or_ln90_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i6 %or_ln90_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 29 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_3 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 30 'getelementptr' 'buf_2d_out_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln90_3 = or i6 %tmp_s, i6 4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 31 'or' 'or_ln90_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i6 %or_ln90_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 32 'zext' 'zext_ln90_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_4 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 33 'getelementptr' 'buf_2d_out_addr_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln90_4 = or i6 %tmp_s, i6 5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 34 'or' 'or_ln90_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i6 %or_ln90_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 35 'zext' 'zext_ln90_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_5 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 36 'getelementptr' 'buf_2d_out_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln90_5 = or i6 %tmp_s, i6 6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 37 'or' 'or_ln90_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i6 %or_ln90_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 38 'zext' 'zext_ln90_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_6 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 39 'getelementptr' 'buf_2d_out_addr_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln90_6 = or i6 %tmp_s, i6 7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 40 'or' 'or_ln90_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i6 %or_ln90_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 41 'zext' 'zext_ln90_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_7 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 42 'getelementptr' 'buf_2d_out_addr_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_28 = trunc i4 %r_1"   --->   Operation 43 'trunc' 'empty_28' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 44 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%buf_2d_out_load_1 = load i6 %buf_2d_out_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 45 'load' 'buf_2d_out_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%buf_2d_out_load_2 = load i6 %buf_2d_out_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 46 'load' 'buf_2d_out_load_2' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%buf_2d_out_load_3 = load i6 %buf_2d_out_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 47 'load' 'buf_2d_out_load_3' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%buf_2d_out_load_4 = load i6 %buf_2d_out_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 48 'load' 'buf_2d_out_load_4' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%buf_2d_out_load_5 = load i6 %buf_2d_out_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 49 'load' 'buf_2d_out_load_5' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%buf_2d_out_load_6 = load i6 %buf_2d_out_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 50 'load' 'buf_2d_out_load_6' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%buf_2d_out_load_7 = load i6 %buf_2d_out_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 51 'load' 'buf_2d_out_load_7' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.44ns)   --->   "%icmp_ln87_1 = icmp_eq  i2 %empty_28, i2 3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 52 'icmp' 'icmp_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87_1, void %for.inc8.i17._crit_edge, void" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 53 'br' 'br_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln87 = store i4 %add_ln87, i4 %r" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 54 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln87_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 58 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 59 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%buf_2d_out_load_1 = load i6 %buf_2d_out_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 60 'load' 'buf_2d_out_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%buf_2d_out_load_2 = load i6 %buf_2d_out_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 61 'load' 'buf_2d_out_load_2' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%buf_2d_out_load_3 = load i6 %buf_2d_out_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 62 'load' 'buf_2d_out_load_3' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%buf_2d_out_load_4 = load i6 %buf_2d_out_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 63 'load' 'buf_2d_out_load_4' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%buf_2d_out_load_5 = load i6 %buf_2d_out_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 64 'load' 'buf_2d_out_load_5' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%buf_2d_out_load_6 = load i6 %buf_2d_out_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 65 'load' 'buf_2d_out_load_6' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%buf_2d_out_load_7 = load i6 %buf_2d_out_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 66 'load' 'buf_2d_out_load_7' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%phi_ln87_load_1 = load i384 %phi_ln87" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 67 'load' 'phi_ln87_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84]   --->   Operation 68 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i384, i16 %buf_2d_out_load_7, i16 %buf_2d_out_load_6, i16 %buf_2d_out_load_5, i16 %buf_2d_out_load_4, i16 %buf_2d_out_load_3, i16 %buf_2d_out_load_2, i16 %buf_2d_out_load_1, i16 %buf_2d_out_load, i384 %phi_ln87_load_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 70 'write' 'write_ln87' <Predicate = (icmp_ln87_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc8.i17._crit_edge" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 71 'br' 'br_ln87' <Predicate = (icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%phi_ln87_load = load i384 %phi_ln87" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 72 'load' 'phi_ln87_load' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i256 @_ssdm_op_PartSelect.i256.i384.i32.i32, i384 %phi_ln87_load, i32 128, i32 383" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 73 'partselect' 'tmp_2' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i16.i16.i16.i16.i16.i16.i16.i16.i256, i16 %buf_2d_out_load_7, i16 %buf_2d_out_load_6, i16 %buf_2d_out_load_5, i16 %buf_2d_out_load_4, i16 %buf_2d_out_load_3, i16 %buf_2d_out_load_2, i16 %buf_2d_out_load_1, i16 %buf_2d_out_load, i256 %tmp_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 74 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.58ns)   --->   "%select_ln87 = select i1 %icmp_ln87_1, i384 0, i384 %tmp_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 75 'select' 'select_ln87' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln87 = store i384 %select_ln87, i384 %phi_ln87" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 76 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln87 = br void %WR_Loop_Col.i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 77 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln87]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln87          (alloca           ) [ 0111]
r                 (alloca           ) [ 0100]
sext_ln87_read    (read             ) [ 0000]
sext_ln87_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
r_1               (load             ) [ 0000]
empty             (trunc            ) [ 0000]
icmp_ln87         (icmp             ) [ 0110]
add_ln87          (add              ) [ 0000]
br_ln87           (br               ) [ 0000]
tmp_s             (bitconcatenate   ) [ 0000]
zext_ln90         (zext             ) [ 0000]
buf_2d_out_addr   (getelementptr    ) [ 0110]
or_ln90           (or               ) [ 0000]
zext_ln90_1       (zext             ) [ 0000]
buf_2d_out_addr_1 (getelementptr    ) [ 0110]
or_ln90_1         (or               ) [ 0000]
zext_ln90_2       (zext             ) [ 0000]
buf_2d_out_addr_2 (getelementptr    ) [ 0110]
or_ln90_2         (or               ) [ 0000]
zext_ln90_3       (zext             ) [ 0000]
buf_2d_out_addr_3 (getelementptr    ) [ 0110]
or_ln90_3         (or               ) [ 0000]
zext_ln90_4       (zext             ) [ 0000]
buf_2d_out_addr_4 (getelementptr    ) [ 0110]
or_ln90_4         (or               ) [ 0000]
zext_ln90_5       (zext             ) [ 0000]
buf_2d_out_addr_5 (getelementptr    ) [ 0110]
or_ln90_5         (or               ) [ 0000]
zext_ln90_6       (zext             ) [ 0000]
buf_2d_out_addr_6 (getelementptr    ) [ 0110]
or_ln90_6         (or               ) [ 0000]
zext_ln90_7       (zext             ) [ 0000]
buf_2d_out_addr_7 (getelementptr    ) [ 0110]
empty_28          (trunc            ) [ 0000]
icmp_ln87_1       (icmp             ) [ 0111]
br_ln87           (br               ) [ 0000]
store_ln87        (store            ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
gmem_addr         (getelementptr    ) [ 0101]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty_27          (speclooptripcount) [ 0000]
buf_2d_out_load   (load             ) [ 0101]
buf_2d_out_load_1 (load             ) [ 0101]
buf_2d_out_load_2 (load             ) [ 0101]
buf_2d_out_load_3 (load             ) [ 0101]
buf_2d_out_load_4 (load             ) [ 0101]
buf_2d_out_load_5 (load             ) [ 0101]
buf_2d_out_load_6 (load             ) [ 0101]
buf_2d_out_load_7 (load             ) [ 0101]
phi_ln87_load_1   (load             ) [ 0000]
specloopname_ln84 (specloopname     ) [ 0000]
or_ln             (bitconcatenate   ) [ 0000]
write_ln87        (write            ) [ 0000]
br_ln87           (br               ) [ 0000]
phi_ln87_load     (load             ) [ 0000]
tmp_2             (partselect       ) [ 0000]
tmp_3             (bitconcatenate   ) [ 0000]
select_ln87       (select           ) [ 0000]
store_ln87        (store            ) [ 0000]
br_ln87           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln87">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>1 1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i384"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i384.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i384.i16.i16.i16.i16.i16.i16.i16.i16.i256"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="phi_ln87_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln87/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="r_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln87_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="58" slack="0"/>
<pin id="96" dir="0" index="1" bw="58" slack="0"/>
<pin id="97" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln87_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln87_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="512" slack="1"/>
<pin id="103" dir="0" index="2" bw="512" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_2d_out_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="buf_2d_out_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_2d_out_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buf_2d_out_addr_3_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_2d_out_addr_4_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buf_2d_out_addr_5_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_5/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buf_2d_out_addr_6_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_6/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="buf_2d_out_addr_7_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="16" slack="0"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="8" bw="6" slack="0"/>
<pin id="174" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="10" bw="0" slack="0"/>
<pin id="177" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="178" dir="0" index="13" bw="16" slack="0"/>
<pin id="179" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="16" bw="6" slack="0"/>
<pin id="182" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="18" bw="0" slack="0"/>
<pin id="185" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="186" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="190" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="191" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="28" bw="6" slack="2147483647"/>
<pin id="194" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="1"/>
<pin id="172" dir="1" index="7" bw="16" slack="1"/>
<pin id="176" dir="1" index="11" bw="16" slack="1"/>
<pin id="180" dir="1" index="15" bw="16" slack="1"/>
<pin id="184" dir="1" index="19" bw="16" slack="1"/>
<pin id="188" dir="1" index="23" bw="16" slack="1"/>
<pin id="192" dir="1" index="27" bw="16" slack="1"/>
<pin id="196" dir="1" index="31" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/1 buf_2d_out_load_1/1 buf_2d_out_load_2/1 buf_2d_out_load_3/1 buf_2d_out_load_4/1 buf_2d_out_load_5/1 buf_2d_out_load_6/1 buf_2d_out_load_7/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln87_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="58" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="384" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_1_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="empty_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln87_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln87_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln90_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln90_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln90_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln90_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln90_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_2/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="or_ln90_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="0"/>
<pin id="276" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_2/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln90_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln90_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln90_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_4/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_ln90_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_4/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln90_5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_5/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln90_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_5/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln90_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_6/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln90_6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_6/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln90_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_7/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_28_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln87_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="2" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln87_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="gmem_addr_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="1"/>
<pin id="346" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="phi_ln87_load_1_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="384" slack="2"/>
<pin id="350" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln87_load_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="512" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="1"/>
<pin id="354" dir="0" index="2" bw="16" slack="1"/>
<pin id="355" dir="0" index="3" bw="16" slack="1"/>
<pin id="356" dir="0" index="4" bw="16" slack="1"/>
<pin id="357" dir="0" index="5" bw="16" slack="1"/>
<pin id="358" dir="0" index="6" bw="16" slack="1"/>
<pin id="359" dir="0" index="7" bw="16" slack="1"/>
<pin id="360" dir="0" index="8" bw="16" slack="1"/>
<pin id="361" dir="0" index="9" bw="384" slack="0"/>
<pin id="362" dir="1" index="10" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="phi_ln87_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="384" slack="2"/>
<pin id="368" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln87_load/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="256" slack="0"/>
<pin id="371" dir="0" index="1" bw="384" slack="0"/>
<pin id="372" dir="0" index="2" bw="9" slack="0"/>
<pin id="373" dir="0" index="3" bw="10" slack="0"/>
<pin id="374" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="384" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="1"/>
<pin id="382" dir="0" index="2" bw="16" slack="1"/>
<pin id="383" dir="0" index="3" bw="16" slack="1"/>
<pin id="384" dir="0" index="4" bw="16" slack="1"/>
<pin id="385" dir="0" index="5" bw="16" slack="1"/>
<pin id="386" dir="0" index="6" bw="16" slack="1"/>
<pin id="387" dir="0" index="7" bw="16" slack="1"/>
<pin id="388" dir="0" index="8" bw="16" slack="1"/>
<pin id="389" dir="0" index="9" bw="256" slack="0"/>
<pin id="390" dir="1" index="10" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln87_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="2"/>
<pin id="395" dir="0" index="1" bw="384" slack="0"/>
<pin id="396" dir="0" index="2" bw="384" slack="0"/>
<pin id="397" dir="1" index="3" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln87_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="384" slack="0"/>
<pin id="402" dir="0" index="1" bw="384" slack="2"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="phi_ln87_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="384" slack="0"/>
<pin id="407" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln87 "/>
</bind>
</comp>

<comp id="413" class="1005" name="r_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="420" class="1005" name="sext_ln87_cast_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln87_cast "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln87_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="429" class="1005" name="buf_2d_out_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="1"/>
<pin id="431" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="buf_2d_out_addr_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="buf_2d_out_addr_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="1"/>
<pin id="441" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="buf_2d_out_addr_3_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="1"/>
<pin id="446" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="buf_2d_out_addr_4_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="1"/>
<pin id="451" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_4 "/>
</bind>
</comp>

<comp id="454" class="1005" name="buf_2d_out_addr_5_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_5 "/>
</bind>
</comp>

<comp id="459" class="1005" name="buf_2d_out_addr_6_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="1"/>
<pin id="461" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_6 "/>
</bind>
</comp>

<comp id="464" class="1005" name="buf_2d_out_addr_7_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="1"/>
<pin id="466" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_7 "/>
</bind>
</comp>

<comp id="469" class="1005" name="icmp_ln87_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="2"/>
<pin id="471" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln87_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="gmem_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="512" slack="1"/>
<pin id="476" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="buf_2d_out_load_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="1"/>
<pin id="481" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="buf_2d_out_load_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="1"/>
<pin id="487" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="buf_2d_out_load_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="1"/>
<pin id="493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="buf_2d_out_load_3_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load_3 "/>
</bind>
</comp>

<comp id="503" class="1005" name="buf_2d_out_load_4_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load_4 "/>
</bind>
</comp>

<comp id="509" class="1005" name="buf_2d_out_load_5_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load_5 "/>
</bind>
</comp>

<comp id="515" class="1005" name="buf_2d_out_load_6_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load_6 "/>
</bind>
</comp>

<comp id="521" class="1005" name="buf_2d_out_load_7_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="76" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="197"><net_src comp="108" pin="3"/><net_sink comp="164" pin=18"/></net>

<net id="198"><net_src comp="115" pin="3"/><net_sink comp="164" pin=16"/></net>

<net id="199"><net_src comp="122" pin="3"/><net_sink comp="164" pin=13"/></net>

<net id="200"><net_src comp="129" pin="3"/><net_sink comp="164" pin=10"/></net>

<net id="201"><net_src comp="136" pin="3"/><net_sink comp="164" pin=8"/></net>

<net id="202"><net_src comp="143" pin="3"/><net_sink comp="164" pin=5"/></net>

<net id="203"><net_src comp="150" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="204"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="208"><net_src comp="94" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="219" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="219" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="222" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="255"><net_src comp="238" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="266"><net_src comp="238" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="277"><net_src comp="238" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="288"><net_src comp="238" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="299"><net_src comp="238" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="310"><net_src comp="238" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="321"><net_src comp="238" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="331"><net_src comp="219" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="232" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="363"><net_src comp="72" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="364"><net_src comp="348" pin="1"/><net_sink comp="351" pin=9"/></net>

<net id="365"><net_src comp="351" pin="10"/><net_sink comp="100" pin=2"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="80" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="392"><net_src comp="369" pin="4"/><net_sink comp="379" pin=9"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="379" pin="10"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="86" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="416"><net_src comp="90" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="423"><net_src comp="205" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="428"><net_src comp="226" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="108" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="164" pin=18"/></net>

<net id="437"><net_src comp="115" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="164" pin=16"/></net>

<net id="442"><net_src comp="122" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="164" pin=13"/></net>

<net id="447"><net_src comp="129" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="164" pin=10"/></net>

<net id="452"><net_src comp="136" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="164" pin=8"/></net>

<net id="457"><net_src comp="143" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="462"><net_src comp="150" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="467"><net_src comp="157" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="472"><net_src comp="332" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="477"><net_src comp="343" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="482"><net_src comp="164" pin="31"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="351" pin=8"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="379" pin=8"/></net>

<net id="488"><net_src comp="164" pin="27"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="351" pin=7"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="379" pin=7"/></net>

<net id="494"><net_src comp="164" pin="23"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="351" pin=6"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="379" pin=6"/></net>

<net id="500"><net_src comp="164" pin="19"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="351" pin=5"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="506"><net_src comp="164" pin="15"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="351" pin=4"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="512"><net_src comp="164" pin="11"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="351" pin=3"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="518"><net_src comp="164" pin="7"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="524"><net_src comp="164" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="379" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: dct_Pipeline_WR_Loop_Row : gmem | {}
	Port: dct_Pipeline_WR_Loop_Row : sext_ln87 | {1 }
	Port: dct_Pipeline_WR_Loop_Row : buf_2d_out | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		r_1 : 1
		empty : 2
		icmp_ln87 : 2
		add_ln87 : 2
		br_ln87 : 3
		tmp_s : 3
		zext_ln90 : 4
		buf_2d_out_addr : 5
		or_ln90 : 4
		zext_ln90_1 : 4
		buf_2d_out_addr_1 : 5
		or_ln90_1 : 4
		zext_ln90_2 : 4
		buf_2d_out_addr_2 : 5
		or_ln90_2 : 4
		zext_ln90_3 : 4
		buf_2d_out_addr_3 : 5
		or_ln90_3 : 4
		zext_ln90_4 : 4
		buf_2d_out_addr_4 : 5
		or_ln90_4 : 4
		zext_ln90_5 : 4
		buf_2d_out_addr_5 : 5
		or_ln90_5 : 4
		zext_ln90_6 : 4
		buf_2d_out_addr_6 : 5
		or_ln90_6 : 4
		zext_ln90_7 : 4
		buf_2d_out_addr_7 : 5
		empty_28 : 2
		buf_2d_out_load : 6
		buf_2d_out_load_1 : 6
		buf_2d_out_load_2 : 6
		buf_2d_out_load_3 : 6
		buf_2d_out_load_4 : 6
		buf_2d_out_load_5 : 6
		buf_2d_out_load_6 : 6
		buf_2d_out_load_7 : 6
		icmp_ln87_1 : 3
		br_ln87 : 4
		store_ln87 : 3
	State 2
	State 3
		or_ln : 1
		write_ln87 : 2
		tmp_2 : 1
		tmp_3 : 2
		select_ln87 : 3
		store_ln87 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln87_fu_393    |    0    |   334   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln87_fu_226     |    0    |    9    |
|          |     icmp_ln87_1_fu_332    |    0    |    8    |
|----------|---------------------------|---------|---------|
|    add   |      add_ln87_fu_232      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln87_read_read_fu_94 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln87_write_fu_100  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln87_cast_fu_205   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_222       |    0    |    0    |
|          |      empty_28_fu_328      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_238       |    0    |    0    |
|bitconcatenate|        or_ln_fu_351       |    0    |    0    |
|          |        tmp_3_fu_379       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln90_fu_246     |    0    |    0    |
|          |     zext_ln90_1_fu_257    |    0    |    0    |
|          |     zext_ln90_2_fu_268    |    0    |    0    |
|   zext   |     zext_ln90_3_fu_279    |    0    |    0    |
|          |     zext_ln90_4_fu_290    |    0    |    0    |
|          |     zext_ln90_5_fu_301    |    0    |    0    |
|          |     zext_ln90_6_fu_312    |    0    |    0    |
|          |     zext_ln90_7_fu_323    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       or_ln90_fu_251      |    0    |    0    |
|          |      or_ln90_1_fu_262     |    0    |    0    |
|          |      or_ln90_2_fu_273     |    0    |    0    |
|    or    |      or_ln90_3_fu_284     |    0    |    0    |
|          |      or_ln90_4_fu_295     |    0    |    0    |
|          |      or_ln90_5_fu_306     |    0    |    0    |
|          |      or_ln90_6_fu_317     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_2_fu_369       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   363   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|buf_2d_out_addr_1_reg_434|    6   |
|buf_2d_out_addr_2_reg_439|    6   |
|buf_2d_out_addr_3_reg_444|    6   |
|buf_2d_out_addr_4_reg_449|    6   |
|buf_2d_out_addr_5_reg_454|    6   |
|buf_2d_out_addr_6_reg_459|    6   |
|buf_2d_out_addr_7_reg_464|    6   |
| buf_2d_out_addr_reg_429 |    6   |
|buf_2d_out_load_1_reg_485|   16   |
|buf_2d_out_load_2_reg_491|   16   |
|buf_2d_out_load_3_reg_497|   16   |
|buf_2d_out_load_4_reg_503|   16   |
|buf_2d_out_load_5_reg_509|   16   |
|buf_2d_out_load_6_reg_515|   16   |
|buf_2d_out_load_7_reg_521|   16   |
| buf_2d_out_load_reg_479 |   16   |
|    gmem_addr_reg_474    |   512  |
|   icmp_ln87_1_reg_469   |    1   |
|    icmp_ln87_reg_425    |    1   |
|     phi_ln87_reg_405    |   384  |
|        r_reg_413        |    4   |
|  sext_ln87_cast_reg_420 |   64   |
+-------------------------+--------+
|          Total          |  1142  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_164 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_164 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_164 |  p5  |   2  |  16  |   32   ||    9    |
| grp_access_fu_164 |  p8  |   2  |   6  |   12   ||    9    |
| grp_access_fu_164 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_164 |  p13 |   2  |  16  |   32   ||    9    |
| grp_access_fu_164 |  p16 |   2  |   6  |   12   ||    9    |
| grp_access_fu_164 |  p18 |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   363  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |  1142  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1142  |   435  |
+-----------+--------+--------+--------+
