Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 18 19:20:17 2024
| Host         : LAPTOP-CHI77AAF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-6   Critical Warning  No common primary clock between related clocks        1           
TIMING-7   Critical Warning  No common node between related clocks                 1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 798         
TIMING-18  Warning           Missing input or output delay                         52          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.550    -3983.567                   1173                 8918        0.011        0.000                      0                 8890        1.845        0.000                       0                  4119  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
adc_clk                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
rx_clk                           {0.000 2.000}        4.000           250.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                              -11.291    -2766.018                    307                  936        0.052        0.000                      0                  908        3.500        0.000                       0                   792  
clk_fpga_0                             9.125        0.000                      0                 7140        0.011        0.000                      0                 7140        9.020        0.000                       0                  3319  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk           -11.550    -3816.884                   1145                 1305        0.186        0.000                      0                 1305  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          307  Failing Endpoints,  Worst Slack      -11.291ns,  Total Violation    -2766.018ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.291ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.186ns  (logic 12.250ns (63.848%)  route 6.936ns (36.152%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.700 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    23.700    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.023 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[1]
                         net (fo=1, routed)           0.000    24.023    system_i/low_pass_1/inst/V_out_b0[61]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[61]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[61]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -24.023    
  -------------------------------------------------------------------
                         slack                                -11.291    

Slack (VIOLATED) :        -11.283ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.178ns  (logic 12.242ns (63.833%)  route 6.936ns (36.167%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.700 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    23.700    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.015 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[3]
                         net (fo=1, routed)           0.000    24.015    system_i/low_pass_1/inst/V_out_b0[63]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[63]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[63]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -24.015    
  -------------------------------------------------------------------
                         slack                                -11.283    

Slack (VIOLATED) :        -11.207ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 12.166ns (63.689%)  route 6.936ns (36.311%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.700 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    23.700    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.939 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[2]
                         net (fo=1, routed)           0.000    23.939    system_i/low_pass_1/inst/V_out_b0[62]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[62]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[62]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -23.939    
  -------------------------------------------------------------------
                         slack                                -11.207    

Slack (VIOLATED) :        -11.187ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 12.146ns (63.651%)  route 6.936ns (36.349%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.700 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    23.700    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.919 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[0]
                         net (fo=1, routed)           0.000    23.919    system_i/low_pass_1/inst/V_out_b0[60]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[60]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[60]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                -11.187    

Slack (VIOLATED) :        -11.174ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.069ns  (logic 12.133ns (63.626%)  route 6.936ns (36.374%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.906 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[1]
                         net (fo=1, routed)           0.000    23.906    system_i/low_pass_1/inst/V_out_b0[57]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[57]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[57]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -23.906    
  -------------------------------------------------------------------
                         slack                                -11.174    

Slack (VIOLATED) :        -11.166ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 12.125ns (63.611%)  route 6.936ns (36.389%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.898 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[3]
                         net (fo=1, routed)           0.000    23.898    system_i/low_pass_1/inst/V_out_b0[59]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[59]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[59]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -23.898    
  -------------------------------------------------------------------
                         slack                                -11.166    

Slack (VIOLATED) :        -11.090ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.985ns  (logic 12.049ns (63.465%)  route 6.936ns (36.535%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.822 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[2]
                         net (fo=1, routed)           0.000    23.822    system_i/low_pass_1/inst/V_out_b0[58]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[58]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[58]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -23.822    
  -------------------------------------------------------------------
                         slack                                -11.090    

Slack (VIOLATED) :        -11.078ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.072ns  (logic 12.399ns (65.011%)  route 6.673ns (34.989%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.671     4.832    system_i/low_pass_1/inst/clk
    SLICE_X11Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     5.288 f  system_i/low_pass_1/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.491     5.779    system_i/low_pass_1/inst/V_out_a_reg_n_0_[0]
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     5.903 r  system_i/low_pass_1/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.190     6.094    system_i/low_pass_1/inst/p_0_in[0]
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.674 r  system_i/low_pass_1/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.674    system_i/low_pass_1/inst/V_out_a3_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  system_i/low_pass_1/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.788    system_i/low_pass_1/inst/V_out_a3_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  system_i/low_pass_1/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.902    system_i/low_pass_1/inst/V_out_a3_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  system_i/low_pass_1/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.016    system_i/low_pass_1/inst/V_out_a3_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  system_i/low_pass_1/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.130    system_i/low_pass_1/inst/V_out_a3_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  system_i/low_pass_1/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.244    system_i/low_pass_1/inst/V_out_a3_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  system_i/low_pass_1/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.358    system_i/low_pass_1/inst/V_out_a3_carry__5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  system_i/low_pass_1/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.472    system_i/low_pass_1/inst/V_out_a3_carry__6_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  system_i/low_pass_1/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.586    system_i/low_pass_1/inst/V_out_a3_carry__7_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  system_i/low_pass_1/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.700    system_i/low_pass_1/inst/V_out_a3_carry__8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  system_i/low_pass_1/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.814    system_i/low_pass_1/inst/V_out_a3_carry__9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  system_i/low_pass_1/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.928    system_i/low_pass_1/inst/V_out_a3_carry__10_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.262 r  system_i/low_pass_1/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.662     8.924    system_i/low_pass_1/inst/V_out_a3[50]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.139 r  system_i/low_pass_1/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.141    system_i/low_pass_1/inst/V_out_a2_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.659 r  system_i/low_pass_1/inst/V_out_a2__0/P[2]
                         net (fo=1, routed)           0.888    15.547    system_i/low_pass_1/inst/V_out_a2__0_n_103
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124    15.671 r  system_i/low_pass_1/inst/V_out_a2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.671    system_i/low_pass_1/inst/V_out_a2_carry__4_i_4_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.184 r  system_i/low_pass_1/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.184    system_i/low_pass_1/inst/V_out_a2_carry__4_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  system_i/low_pass_1/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.301    system_i/low_pass_1/inst/V_out_a2_carry__5_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.540 r  system_i/low_pass_1/inst/V_out_a2_carry__6/O[2]
                         net (fo=126, routed)         1.121    17.661    system_i/low_pass_1/inst/V_out_a2_carry__6_n_5
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.301    17.962 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_14/O
                         net (fo=4, routed)           1.012    18.973    system_i/low_pass_1/inst/V_out_a0_carry__1_i_14_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.097 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_10/O
                         net (fo=2, routed)           0.912    20.009    system_i/low_pass_1/inst/V_out_a0_carry__1_i_10_n_0
    SLICE_X12Y52         LUT3 (Prop_lut3_I0_O)        0.124    20.133 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_8/O
                         net (fo=2, routed)           1.395    21.528    system_i/low_pass_1/inst/V_out_a0_carry__1_i_8_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.652 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.652    system_i/low_pass_1/inst/V_out_a0_carry__1_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.202 r  system_i/low_pass_1/inst/V_out_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.202    system_i/low_pass_1/inst/V_out_a0_carry__1_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.316 r  system_i/low_pass_1/inst/V_out_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.316    system_i/low_pass_1/inst/V_out_a0_carry__2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  system_i/low_pass_1/inst/V_out_a0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.430    system_i/low_pass_1/inst/V_out_a0_carry__3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.544 r  system_i/low_pass_1/inst/V_out_a0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.544    system_i/low_pass_1/inst/V_out_a0_carry__4_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.658 r  system_i/low_pass_1/inst/V_out_a0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.658    system_i/low_pass_1/inst/V_out_a0_carry__5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.772 r  system_i/low_pass_1/inst/V_out_a0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.772    system_i/low_pass_1/inst/V_out_a0_carry__6_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.886 r  system_i/low_pass_1/inst/V_out_a0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.886    system_i/low_pass_1/inst/V_out_a0_carry__7_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.000 r  system_i/low_pass_1/inst/V_out_a0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.000    system_i/low_pass_1/inst/V_out_a0_carry__8_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.114 r  system_i/low_pass_1/inst/V_out_a0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.114    system_i/low_pass_1/inst/V_out_a0_carry__9_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.228 r  system_i/low_pass_1/inst/V_out_a0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.228    system_i/low_pass_1/inst/V_out_a0_carry__10_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.342 r  system_i/low_pass_1/inst/V_out_a0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.342    system_i/low_pass_1/inst/V_out_a0_carry__11_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.456 r  system_i/low_pass_1/inst/V_out_a0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    23.456    system_i/low_pass_1/inst/V_out_a0_carry__12_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.570 r  system_i/low_pass_1/inst/V_out_a0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    23.570    system_i/low_pass_1/inst/V_out_a0_carry__13_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.904 r  system_i/low_pass_1/inst/V_out_a0_carry__14/O[1]
                         net (fo=1, routed)           0.000    23.904    system_i/low_pass_1/inst/V_out_a0[61]
    SLICE_X11Y65         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.491    12.403    system_i/low_pass_1/inst/clk
    SLICE_X11Y65         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[61]/C
                         clock pessimism              0.397    12.800    
                         clock uncertainty           -0.035    12.765    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.062    12.827    system_i/low_pass_1/inst/V_out_a_reg[61]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -23.904    
  -------------------------------------------------------------------
                         slack                                -11.078    

Slack (VIOLATED) :        -11.070ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.965ns  (logic 12.029ns (63.426%)  route 6.936ns (36.574%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.676     4.837    system_i/low_pass_1/inst/clk
    SLICE_X9Y36          FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.293 f  system_i/low_pass_1/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.177     5.470    system_i/low_pass_1/inst/V_out_b_reg_n_0_[0]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     5.594 r  system_i/low_pass_1/inst/V_out_b2__1_i_17/O
                         net (fo=1, routed)           0.601     6.196    system_i/low_pass_1/inst/V_out_b2__1_i_17_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.776 r  system_i/low_pass_1/inst/V_out_b2__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.776    system_i/low_pass_1/inst/V_out_b2__1_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  system_i/low_pass_1/inst/V_out_b2__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.890    system_i/low_pass_1/inst/V_out_b2__1_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  system_i/low_pass_1/inst/V_out_b2__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_1/inst/V_out_b2__1_i_2_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  system_i/low_pass_1/inst/V_out_b2__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    system_i/low_pass_1/inst/V_out_b2__1_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  system_i/low_pass_1/inst/V_out_b2__2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.232    system_i/low_pass_1/inst/V_out_b2__2_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  system_i/low_pass_1/inst/V_out_b2__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.346    system_i/low_pass_1/inst/V_out_b2__2_i_3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  system_i/low_pass_1/inst/V_out_b2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    system_i/low_pass_1/inst/V_out_b2__2_i_2_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  system_i/low_pass_1/inst/V_out_b2__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    system_i/low_pass_1/inst/V_out_b2__2_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  system_i/low_pass_1/inst/V_out_b2_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/low_pass_1/inst/V_out_b2_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  system_i/low_pass_1/inst/V_out_b2_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.802    system_i/low_pass_1/inst/V_out_b2_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  system_i/low_pass_1/inst/V_out_b2_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.916    system_i/low_pass_1/inst/V_out_b2_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  system_i/low_pass_1/inst/V_out_b2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.030    system_i/low_pass_1/inst/V_out_b2_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.364 r  system_i/low_pass_1/inst/V_out_b2_i_1/O[1]
                         net (fo=1, routed)           0.678     9.042    system_i/low_pass_1/inst/V_out_b3[50]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.257 r  system_i/low_pass_1/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.259    system_i/low_pass_1/inst/V_out_b2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.777 r  system_i/low_pass_1/inst/V_out_b2__0/P[1]
                         net (fo=1, routed)           0.817    15.594    system_i/low_pass_1/inst/V_out_b2__0_n_104
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.718 r  system_i/low_pass_1/inst/V_out_b2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    15.718    system_i/low_pass_1/inst/V_out_b2_carry__3_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.233 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.233    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.347    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.586 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    17.329    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.631 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    18.897    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.021 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    20.361    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.485 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    21.796    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    21.920 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    21.920    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.296 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.296    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.413 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.413    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.530 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.530    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.647 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.764 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.764    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.881 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.881    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.998 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.998    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.115 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.115    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.232 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.232    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.349 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.349    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.466 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.466    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.583 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    23.583    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.802 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[0]
                         net (fo=1, routed)           0.000    23.802    system_i/low_pass_1/inst/V_out_b0[56]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    12.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[56]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.109    12.732    system_i/low_pass_1/inst/V_out_b_reg[56]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -23.802    
  -------------------------------------------------------------------
                         slack                                -11.070    

Slack (VIOLATED) :        -11.057ns  (required time - arrival time)
  Source:                 system_i/low_pass_1/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_a_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.051ns  (logic 12.378ns (64.972%)  route 6.673ns (35.028%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.671     4.832    system_i/low_pass_1/inst/clk
    SLICE_X11Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     5.288 f  system_i/low_pass_1/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.491     5.779    system_i/low_pass_1/inst/V_out_a_reg_n_0_[0]
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     5.903 r  system_i/low_pass_1/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.190     6.094    system_i/low_pass_1/inst/p_0_in[0]
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.674 r  system_i/low_pass_1/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.674    system_i/low_pass_1/inst/V_out_a3_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  system_i/low_pass_1/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.788    system_i/low_pass_1/inst/V_out_a3_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  system_i/low_pass_1/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.902    system_i/low_pass_1/inst/V_out_a3_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  system_i/low_pass_1/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.016    system_i/low_pass_1/inst/V_out_a3_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  system_i/low_pass_1/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.130    system_i/low_pass_1/inst/V_out_a3_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  system_i/low_pass_1/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.244    system_i/low_pass_1/inst/V_out_a3_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  system_i/low_pass_1/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.358    system_i/low_pass_1/inst/V_out_a3_carry__5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  system_i/low_pass_1/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.472    system_i/low_pass_1/inst/V_out_a3_carry__6_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  system_i/low_pass_1/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.586    system_i/low_pass_1/inst/V_out_a3_carry__7_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  system_i/low_pass_1/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.700    system_i/low_pass_1/inst/V_out_a3_carry__8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  system_i/low_pass_1/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.814    system_i/low_pass_1/inst/V_out_a3_carry__9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  system_i/low_pass_1/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.928    system_i/low_pass_1/inst/V_out_a3_carry__10_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.262 r  system_i/low_pass_1/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.662     8.924    system_i/low_pass_1/inst/V_out_a3[50]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    13.139 r  system_i/low_pass_1/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.141    system_i/low_pass_1/inst/V_out_a2_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.659 r  system_i/low_pass_1/inst/V_out_a2__0/P[2]
                         net (fo=1, routed)           0.888    15.547    system_i/low_pass_1/inst/V_out_a2__0_n_103
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124    15.671 r  system_i/low_pass_1/inst/V_out_a2_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.671    system_i/low_pass_1/inst/V_out_a2_carry__4_i_4_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.184 r  system_i/low_pass_1/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.184    system_i/low_pass_1/inst/V_out_a2_carry__4_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  system_i/low_pass_1/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.301    system_i/low_pass_1/inst/V_out_a2_carry__5_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.540 r  system_i/low_pass_1/inst/V_out_a2_carry__6/O[2]
                         net (fo=126, routed)         1.121    17.661    system_i/low_pass_1/inst/V_out_a2_carry__6_n_5
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.301    17.962 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_14/O
                         net (fo=4, routed)           1.012    18.973    system_i/low_pass_1/inst/V_out_a0_carry__1_i_14_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.097 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_10/O
                         net (fo=2, routed)           0.912    20.009    system_i/low_pass_1/inst/V_out_a0_carry__1_i_10_n_0
    SLICE_X12Y52         LUT3 (Prop_lut3_I0_O)        0.124    20.133 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_8/O
                         net (fo=2, routed)           1.395    21.528    system_i/low_pass_1/inst/V_out_a0_carry__1_i_8_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.652 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.652    system_i/low_pass_1/inst/V_out_a0_carry__1_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.202 r  system_i/low_pass_1/inst/V_out_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.202    system_i/low_pass_1/inst/V_out_a0_carry__1_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.316 r  system_i/low_pass_1/inst/V_out_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.316    system_i/low_pass_1/inst/V_out_a0_carry__2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  system_i/low_pass_1/inst/V_out_a0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.430    system_i/low_pass_1/inst/V_out_a0_carry__3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.544 r  system_i/low_pass_1/inst/V_out_a0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.544    system_i/low_pass_1/inst/V_out_a0_carry__4_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.658 r  system_i/low_pass_1/inst/V_out_a0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.658    system_i/low_pass_1/inst/V_out_a0_carry__5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.772 r  system_i/low_pass_1/inst/V_out_a0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.772    system_i/low_pass_1/inst/V_out_a0_carry__6_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.886 r  system_i/low_pass_1/inst/V_out_a0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    22.886    system_i/low_pass_1/inst/V_out_a0_carry__7_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.000 r  system_i/low_pass_1/inst/V_out_a0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    23.000    system_i/low_pass_1/inst/V_out_a0_carry__8_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.114 r  system_i/low_pass_1/inst/V_out_a0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    23.114    system_i/low_pass_1/inst/V_out_a0_carry__9_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.228 r  system_i/low_pass_1/inst/V_out_a0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    23.228    system_i/low_pass_1/inst/V_out_a0_carry__10_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.342 r  system_i/low_pass_1/inst/V_out_a0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    23.342    system_i/low_pass_1/inst/V_out_a0_carry__11_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.456 r  system_i/low_pass_1/inst/V_out_a0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    23.456    system_i/low_pass_1/inst/V_out_a0_carry__12_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.570 r  system_i/low_pass_1/inst/V_out_a0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    23.570    system_i/low_pass_1/inst/V_out_a0_carry__13_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.883 r  system_i/low_pass_1/inst/V_out_a0_carry__14/O[3]
                         net (fo=1, routed)           0.000    23.883    system_i/low_pass_1/inst/V_out_a0[63]
    SLICE_X11Y65         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.491    12.403    system_i/low_pass_1/inst/clk
    SLICE_X11Y65         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[63]/C
                         clock pessimism              0.397    12.800    
                         clock uncertainty           -0.035    12.765    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.062    12.827    system_i/low_pass_1/inst/V_out_a_reg[63]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -23.883    
  -------------------------------------------------------------------
                         slack                                -11.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.374ns (82.398%)  route 0.080ns (17.602%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.076 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[0]
                         net (fo=1, routed)           0.000     2.076    system_i/low_pass_1/inst/V_out_b0[56]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[56]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.387ns (82.888%)  route 0.080ns (17.112%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.089 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[2]
                         net (fo=1, routed)           0.000     2.089    system_i/low_pass_1/inst/V_out_b0[58]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[58]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.410ns (83.692%)  route 0.080ns (16.308%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.112 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[1]
                         net (fo=1, routed)           0.000     2.112    system_i/low_pass_1/inst/V_out_b0[57]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[57]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.412ns (83.758%)  route 0.080ns (16.242%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.114 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[3]
                         net (fo=1, routed)           0.000     2.114    system_i/low_pass_1/inst/V_out_b0[59]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[59]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.414ns (83.824%)  route 0.080ns (16.176%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.063 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     2.063    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.116 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[0]
                         net (fo=1, routed)           0.000     2.116    system_i/low_pass_1/inst/V_out_b0[60]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[60]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.427ns (84.239%)  route 0.080ns (15.761%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.063 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     2.063    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.129 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[2]
                         net (fo=1, routed)           0.000     2.129    system_i/low_pass_1/inst/V_out_b0[62]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[62]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.450ns (84.923%)  route 0.080ns (15.077%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.063 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     2.063    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.152 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[1]
                         net (fo=1, routed)           0.000     2.152    system_i/low_pass_1/inst/V_out_b0[61]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[61]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/low_pass_1/inst/V_out_b_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.452ns (84.979%)  route 0.080ns (15.021%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.567     1.622    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/low_pass_1/inst/V_out_b_reg[51]/Q
                         net (fo=4, routed)           0.079     1.865    system_i/low_pass_1/inst/M_AXIS_tdata[20]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.982 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.982    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     2.023    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.063 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     2.063    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.154 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[3]
                         net (fo=1, routed)           0.000     2.154    system_i/low_pass_1/inst/V_out_b0[63]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.834     1.980    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[63]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     2.024    system_i/low_pass_1/inst/V_out_b_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/Trigger_0/inst/voltage_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Clock_trigger_0/inst/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.555     1.610    system_i/Trigger_0/inst/clk
    SLICE_X29Y19         FDRE                                         r  system_i/Trigger_0/inst/voltage_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/Trigger_0/inst/voltage_reg[13]/Q
                         net (fo=1, routed)           0.112     1.863    system_i/Clock_trigger_0/inst/S_AXIS_tdata[13]
    SLICE_X29Y18         FDRE                                         r  system_i/Clock_trigger_0/inst/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.822     1.968    system_i/Clock_trigger_0/inst/clk
    SLICE_X29Y18         FDRE                                         r  system_i/Clock_trigger_0/inst/data_out_reg[13]/C
                         clock pessimism             -0.343     1.625    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.070     1.695    system_i/Clock_trigger_0/inst/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/Trigger_0/inst/voltage_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Clock_trigger_0/inst/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.556     1.611    system_i/Trigger_0/inst/clk
    SLICE_X30Y18         FDRE                                         r  system_i/Trigger_0/inst/voltage_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Trigger_0/inst/voltage_reg[11]/Q
                         net (fo=1, routed)           0.101     1.876    system_i/Clock_trigger_0/inst/S_AXIS_tdata[11]
    SLICE_X29Y18         FDRE                                         r  system_i/Clock_trigger_0/inst/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.822     1.968    system_i/Clock_trigger_0/inst/clk
    SLICE_X29Y18         FDRE                                         r  system_i/Clock_trigger_0/inst/data_out_reg[11]/C
                         clock pessimism             -0.343     1.625    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.066     1.691    system_i/Clock_trigger_0/inst/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y3     system_i/Clock_trigger_0/inst/clock_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y3     system_i/Clock_trigger_0/inst/clock_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y3     system_i/Clock_trigger_0/inst/clock_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y3     system_i/Clock_trigger_0/inst/clock_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5     system_i/Clock_trigger_0/inst/clock_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6     system_i/Clock_trigger_0/inst/clock_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.125ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 1.182ns (11.206%)  route 9.366ns (88.794%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          2.075    10.928    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.328    11.256 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2/O
                         net (fo=1, routed)           0.885    12.141    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I2_O)        0.124    12.265 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           1.182    13.447    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.124    13.571 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000    13.571    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X8Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.496    22.688    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.079    22.696    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  9.125    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.121ns  (logic 1.176ns (11.620%)  route 8.945ns (88.380%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          1.841    10.694    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.328    11.022 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2/O
                         net (fo=1, routed)           0.427    11.449    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124    11.573 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.683    12.256    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.118    12.374 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.770    13.144    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X10Y27         FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.493    22.686    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y27         FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.261    22.353    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         22.353    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                  9.209    

Slack (MET) :             9.268ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.439ns  (logic 1.412ns (13.526%)  route 9.027ns (86.474%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          1.851    10.704    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.328    11.032 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.977    12.009    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.152    12.161 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=4, routed)           0.975    13.136    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.326    13.462 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    13.462    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.540    22.733    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X5Y30          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.267    23.000    
                         clock uncertainty           -0.302    22.698    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.032    22.730    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  9.268    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.434ns  (logic 1.412ns (13.533%)  route 9.022ns (86.467%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          1.851    10.704    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.328    11.032 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.977    12.009    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.152    12.161 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=4, routed)           0.970    13.131    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.326    13.457 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    13.457    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.540    22.733    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X5Y30          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.267    23.000    
                         clock uncertainty           -0.302    22.698    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.031    22.729    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -13.457    
  -------------------------------------------------------------------
                         slack                                  9.272    

Slack (MET) :             9.286ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 1.437ns (13.733%)  route 9.027ns (86.267%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          1.851    10.704    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.328    11.032 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.977    12.009    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.152    12.161 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=4, routed)           0.975    13.136    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.351    13.487 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000    13.487    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.540    22.733    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X5Y30          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.267    23.000    
                         clock uncertainty           -0.302    22.698    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.075    22.773    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         22.773    
                         arrival time                         -13.487    
  -------------------------------------------------------------------
                         slack                                  9.286    

Slack (MET) :             9.301ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 1.210ns (11.622%)  route 9.201ns (88.378%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          2.046    10.899    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.328    11.227 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=1, routed)           0.405    11.633    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.757 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           1.525    13.282    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.152    13.434 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000    13.434    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X8Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.496    22.688    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.118    22.735    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         22.735    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  9.301    

Slack (MET) :             9.487ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.215ns  (logic 1.204ns (11.787%)  route 9.011ns (88.213%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          1.350    10.203    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.328    10.531 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_2/O
                         net (fo=1, routed)           0.823    11.354    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_2_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.124    11.478 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1/O
                         net (fo=2, routed)           1.614    13.092    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I0_O)        0.146    13.238 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000    13.238    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X16Y27         FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.486    22.679    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y27         FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.230    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X16Y27         FDRE (Setup_fdre_C_D)        0.118    22.725    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         22.725    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  9.487    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 1.204ns (11.878%)  route 8.932ns (88.122%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.715     3.023    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=113, routed)         5.224     8.703    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X16Y23         LUT4 (Prop_lut4_I2_O)        0.150     8.853 f  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=33, routed)          1.657    10.510    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.328    10.838 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2/O
                         net (fo=1, routed)           0.291    11.129    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.253 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           1.760    13.013    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.146    13.159 r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000    13.159    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X8Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.496    22.688    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y29          FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.118    22.735    system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         22.735    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_6/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 1.338ns (14.733%)  route 7.744ns (85.267%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.674     2.982    system_i/axi_gpio_6/U0/s_axi_aclk
    SLICE_X31Y5          FDRE                                         r  system_i/axi_gpio_6/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  system_i/axi_gpio_6/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.992     4.393    system_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.299     4.692 r  system_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.644     6.336    system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[4]
    SLICE_X24Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.460 r  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.983     7.444    system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.063     8.631    system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X16Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.755 r  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.874    10.629    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124    10.753 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    11.216    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.124    11.340 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.724    12.064    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.589    22.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.130    22.911    
                         clock uncertainty           -0.302    22.609    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.726    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.726    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.664ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 1.580ns (15.766%)  route 8.442ns (84.234%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.662     2.970    system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X21Y18         FDRE                                         r  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         2.851     6.277    system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[3]
    SLICE_X24Y4          LUT6 (Prop_lut6_I2_O)        0.124     6.401 r  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.022     7.423    system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.879     8.426    system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X18Y11         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.552    10.102    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X6Y31          LUT6 (Prop_lut6_I2_O)        0.124    10.226 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709    10.935    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.124    11.059 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.095    12.155    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.149    12.304 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.333    12.637    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.355    12.992 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    12.992    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.506    22.698    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.029    22.656    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.656    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                  9.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_23/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.608%)  route 0.198ns (58.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.555     0.896    system_i/axi_gpio_23/U0/s_axi_aclk
    SLICE_X25Y33         FDRE                                         r  system_i/axi_gpio_23/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_23/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.198     1.234    system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[31]
    SLICE_X20Y34         FDRE                                         r  system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.824     1.194    system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y34         FDRE                                         r  system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.063     1.223    system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[23].reg1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.611%)  route 0.160ns (43.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.552     0.893    system_i/axi_gpio_23/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y30         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[23]/Q
                         net (fo=1, routed)           0.160     1.217    system_i/axi_gpio_23/U0/gpio_core_1/gpio_Data_In[23]
    SLICE_X22Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.262 r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[23].reg1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.262    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[23].reg1[23]_i_1_n_0
    SLICE_X22Y30         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[23].reg1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.818     1.188    system_i/axi_gpio_23/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[23].reg1_reg[23]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.092     1.246    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[23].reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.167%)  route 0.200ns (51.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.200     1.264    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X3Y47          LUT4 (Prop_lut4_I3_O)        0.045     1.309 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.309    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X3Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.854     1.224    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_23/U0/ip2bus_data_i_D1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.400%)  route 0.200ns (58.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.555     0.896    system_i/axi_gpio_23/U0/s_axi_aclk
    SLICE_X25Y33         FDRE                                         r  system_i/axi_gpio_23/U0/ip2bus_data_i_D1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_23/U0/ip2bus_data_i_D1_reg[20]/Q
                         net (fo=1, routed)           0.200     1.236    system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[11]
    SLICE_X20Y34         FDRE                                         r  system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.824     1.194    system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y34         FDRE                                         r  system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.052     1.212    system_i/axi_gpio_23/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_9/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.870%)  route 0.222ns (61.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.550     0.891    system_i/axi_gpio_9/U0/s_axi_aclk
    SLICE_X23Y21         FDRE                                         r  system_i/axi_gpio_9/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_gpio_9/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.222     1.253    system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X18Y21         FDRE                                         r  system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.819     1.189    system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y21         FDRE                                         r  system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)         0.070     1.225    system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.901%)  route 0.212ns (60.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.556     0.897    system_i/axi_gpio_22/U0/s_axi_aclk
    SLICE_X22Y36         FDRE                                         r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.212     1.250    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X20Y35         FDRE                                         r  system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.825     1.195    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y35         FDRE                                         r  system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.059     1.220    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.226ns (53.638%)  route 0.195ns (46.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.195     1.246    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X0Y47          LUT4 (Prop_lut4_I3_O)        0.098     1.344 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.344    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X0Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.852     1.222    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.120     1.313    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_15/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.325%)  route 0.227ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.550     0.891    system_i/axi_gpio_15/U0/s_axi_aclk
    SLICE_X23Y22         FDRE                                         r  system_i/axi_gpio_15/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_gpio_15/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.227     1.258    system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X17Y23         FDRE                                         r  system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.816     1.186    system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y23         FDRE                                         r  system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X17Y23         FDRE (Hold_fdre_C_D)         0.070     1.222    system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_15/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.160%)  route 0.228ns (61.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.548     0.889    system_i/axi_gpio_15/U0/s_axi_aclk
    SLICE_X22Y23         FDRE                                         r  system_i/axi_gpio_15/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/axi_gpio_15/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.228     1.258    system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X17Y23         FDRE                                         r  system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.816     1.186    system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y23         FDRE                                         r  system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X17Y23         FDRE (Hold_fdre_C_D)         0.066     1.218    system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.446%)  route 0.189ns (53.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/Q
                         net (fo=1, routed)           0.189     1.276    system_i/processing_system7_0/inst/M_AXI_GP0_RID[10]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[10])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y5    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y6    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y6    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y6    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y5    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X16Y6    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y6    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X16Y6    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y5    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y33    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :         1145  Failing Endpoints,  Worst Slack      -11.550ns,  Total Violation    -3816.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.550ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.777ns  (logic 10.181ns (60.684%)  route 6.596ns (39.316%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.980    24.426    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.277 r  system_i/low_pass_1/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.279    system_i/low_pass_1/inst/V_out_b2__1_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.797 r  system_i/low_pass_1/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.954    30.750    system_i/low_pass_1/inst/V_out_b2__2_n_89
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.406 r  system_i/low_pass_1/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.406    system_i/low_pass_1/inst/V_out_b2_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  system_i/low_pass_1/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.520    system_i/low_pass_1/inst/V_out_b2_carry__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  system_i/low_pass_1/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.634    system_i/low_pass_1/inst/V_out_b2_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  system_i/low_pass_1/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.748    system_i/low_pass_1/inst/V_out_b2_carry__2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.862    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.976    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.090    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.329 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    33.072    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    33.374 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    34.641    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    34.765 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    36.105    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.229 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    37.539    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    37.663 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    37.663    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.039 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.039    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.156    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.273 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.273    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.390 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.390    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.507 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.507    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.624 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.624    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.741 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.741    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.858 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.858    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.975 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.092 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.092    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.209 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.209    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.326 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    39.327    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.444 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.444    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.767 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[1]
                         net (fo=1, routed)           0.000    39.767    system_i/low_pass_1/inst/V_out_b0[61]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    28.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[61]/C
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    28.217    system_i/low_pass_1/inst/V_out_b_reg[61]
  -------------------------------------------------------------------
                         required time                         28.217    
                         arrival time                         -39.767    
  -------------------------------------------------------------------
                         slack                                -11.550    

Slack (VIOLATED) :        -11.542ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.769ns  (logic 10.173ns (60.665%)  route 6.596ns (39.335%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.980    24.426    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.277 r  system_i/low_pass_1/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.279    system_i/low_pass_1/inst/V_out_b2__1_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.797 r  system_i/low_pass_1/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.954    30.750    system_i/low_pass_1/inst/V_out_b2__2_n_89
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.406 r  system_i/low_pass_1/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.406    system_i/low_pass_1/inst/V_out_b2_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  system_i/low_pass_1/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.520    system_i/low_pass_1/inst/V_out_b2_carry__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  system_i/low_pass_1/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.634    system_i/low_pass_1/inst/V_out_b2_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  system_i/low_pass_1/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.748    system_i/low_pass_1/inst/V_out_b2_carry__2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.862    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.976    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.090    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.329 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    33.072    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    33.374 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    34.641    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    34.765 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    36.105    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.229 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    37.539    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    37.663 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    37.663    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.039 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.039    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.156    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.273 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.273    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.390 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.390    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.507 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.507    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.624 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.624    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.741 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.741    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.858 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.858    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.975 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.092 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.092    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.209 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.209    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.326 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    39.327    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.444 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.444    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.759 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[3]
                         net (fo=1, routed)           0.000    39.759    system_i/low_pass_1/inst/V_out_b0[63]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    28.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[63]/C
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    28.217    system_i/low_pass_1/inst/V_out_b_reg[63]
  -------------------------------------------------------------------
                         required time                         28.217    
                         arrival time                         -39.759    
  -------------------------------------------------------------------
                         slack                                -11.542    

Slack (VIOLATED) :        -11.466ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.693ns  (logic 10.097ns (60.486%)  route 6.596ns (39.514%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.980    24.426    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.277 r  system_i/low_pass_1/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.279    system_i/low_pass_1/inst/V_out_b2__1_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.797 r  system_i/low_pass_1/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.954    30.750    system_i/low_pass_1/inst/V_out_b2__2_n_89
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.406 r  system_i/low_pass_1/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.406    system_i/low_pass_1/inst/V_out_b2_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  system_i/low_pass_1/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.520    system_i/low_pass_1/inst/V_out_b2_carry__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  system_i/low_pass_1/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.634    system_i/low_pass_1/inst/V_out_b2_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  system_i/low_pass_1/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.748    system_i/low_pass_1/inst/V_out_b2_carry__2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.862    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.976    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.090    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.329 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    33.072    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    33.374 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    34.641    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    34.765 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    36.105    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.229 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    37.539    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    37.663 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    37.663    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.039 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.039    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.156    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.273 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.273    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.390 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.390    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.507 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.507    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.624 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.624    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.741 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.741    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.858 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.858    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.975 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.092 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.092    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.209 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.209    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.326 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    39.327    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.444 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.444    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.683 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[2]
                         net (fo=1, routed)           0.000    39.683    system_i/low_pass_1/inst/V_out_b0[62]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    28.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[62]/C
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    28.217    system_i/low_pass_1/inst/V_out_b_reg[62]
  -------------------------------------------------------------------
                         required time                         28.217    
                         arrival time                         -39.683    
  -------------------------------------------------------------------
                         slack                                -11.466    

Slack (VIOLATED) :        -11.446ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.673ns  (logic 10.077ns (60.439%)  route 6.596ns (39.561%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.980    24.426    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.277 r  system_i/low_pass_1/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.279    system_i/low_pass_1/inst/V_out_b2__1_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.797 r  system_i/low_pass_1/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.954    30.750    system_i/low_pass_1/inst/V_out_b2__2_n_89
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.406 r  system_i/low_pass_1/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.406    system_i/low_pass_1/inst/V_out_b2_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  system_i/low_pass_1/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.520    system_i/low_pass_1/inst/V_out_b2_carry__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  system_i/low_pass_1/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.634    system_i/low_pass_1/inst/V_out_b2_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  system_i/low_pass_1/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.748    system_i/low_pass_1/inst/V_out_b2_carry__2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.862    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.976    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.090    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.329 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    33.072    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    33.374 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    34.641    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    34.765 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    36.105    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.229 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    37.539    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    37.663 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    37.663    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.039 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.039    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.156    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.273 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.273    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.390 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.390    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.507 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.507    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.624 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.624    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.741 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.741    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.858 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.858    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.975 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.092 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.092    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.209 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.209    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.326 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    39.327    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.444 r  system_i/low_pass_1/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.444    system_i/low_pass_1/inst/V_out_b0_carry__13_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.663 r  system_i/low_pass_1/inst/V_out_b0_carry__14/O[0]
                         net (fo=1, routed)           0.000    39.663    system_i/low_pass_1/inst/V_out_b0[60]
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    28.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y51         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[60]/C
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.109    28.217    system_i/low_pass_1/inst/V_out_b_reg[60]
  -------------------------------------------------------------------
                         required time                         28.217    
                         arrival time                         -39.663    
  -------------------------------------------------------------------
                         slack                                -11.446    

Slack (VIOLATED) :        -11.433ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.660ns  (logic 10.064ns (60.408%)  route 6.596ns (39.592%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.980    24.426    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.277 r  system_i/low_pass_1/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.279    system_i/low_pass_1/inst/V_out_b2__1_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.797 r  system_i/low_pass_1/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.954    30.750    system_i/low_pass_1/inst/V_out_b2__2_n_89
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.406 r  system_i/low_pass_1/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.406    system_i/low_pass_1/inst/V_out_b2_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  system_i/low_pass_1/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.520    system_i/low_pass_1/inst/V_out_b2_carry__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  system_i/low_pass_1/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.634    system_i/low_pass_1/inst/V_out_b2_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  system_i/low_pass_1/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.748    system_i/low_pass_1/inst/V_out_b2_carry__2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.862    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.976    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.090    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.329 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    33.072    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    33.374 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    34.641    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    34.765 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    36.105    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.229 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    37.539    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    37.663 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    37.663    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.039 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.039    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.156    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.273 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.273    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.390 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.390    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.507 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.507    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.624 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.624    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.741 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.741    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.858 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.858    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.975 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.092 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.092    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.209 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.209    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.326 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    39.327    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.650 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[1]
                         net (fo=1, routed)           0.000    39.650    system_i/low_pass_1/inst/V_out_b0[57]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    28.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[57]/C
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.109    28.217    system_i/low_pass_1/inst/V_out_b_reg[57]
  -------------------------------------------------------------------
                         required time                         28.217    
                         arrival time                         -39.650    
  -------------------------------------------------------------------
                         slack                                -11.433    

Slack (VIOLATED) :        -11.425ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.652ns  (logic 10.056ns (60.389%)  route 6.596ns (39.611%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.980    24.426    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.277 r  system_i/low_pass_1/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.279    system_i/low_pass_1/inst/V_out_b2__1_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.797 r  system_i/low_pass_1/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.954    30.750    system_i/low_pass_1/inst/V_out_b2__2_n_89
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.406 r  system_i/low_pass_1/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.406    system_i/low_pass_1/inst/V_out_b2_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  system_i/low_pass_1/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.520    system_i/low_pass_1/inst/V_out_b2_carry__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  system_i/low_pass_1/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.634    system_i/low_pass_1/inst/V_out_b2_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  system_i/low_pass_1/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.748    system_i/low_pass_1/inst/V_out_b2_carry__2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.862    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.976    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.090    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.329 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    33.072    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    33.374 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    34.641    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    34.765 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    36.105    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.229 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    37.539    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    37.663 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    37.663    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.039 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.039    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.156    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.273 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.273    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.390 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.390    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.507 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.507    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.624 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.624    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.741 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.741    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.858 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.858    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.975 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.092 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.092    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.209 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.209    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.326 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    39.327    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.642 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[3]
                         net (fo=1, routed)           0.000    39.642    system_i/low_pass_1/inst/V_out_b0[59]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    28.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[59]/C
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.109    28.217    system_i/low_pass_1/inst/V_out_b_reg[59]
  -------------------------------------------------------------------
                         required time                         28.217    
                         arrival time                         -39.642    
  -------------------------------------------------------------------
                         slack                                -11.425    

Slack (VIOLATED) :        -11.378ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_14/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.580ns  (logic 10.444ns (62.993%)  route 6.136ns (37.007%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 28.406 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.657    22.965    system_i/axi_gpio_14/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y22         FDRE                                         r  system_i/axi_gpio_14/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456    23.421 r  system_i/axi_gpio_14/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.806    24.227    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    28.078 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.080    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.598 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.936    30.534    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.190 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.190    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.304    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.418    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.532 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.532    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.009    31.655    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.769    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.883    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.122 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.834    32.956    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.302    33.258 r  system_i/low_pass_0/inst/V_out_b0_carry_i_29/O
                         net (fo=4, routed)           1.039    34.297    system_i/low_pass_0/inst/V_out_b0_carry_i_29_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    34.421 r  system_i/low_pass_0/inst/V_out_b0_carry_i_14/O
                         net (fo=2, routed)           1.130    35.551    system_i/low_pass_0/inst/V_out_b0_carry_i_14_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I2_O)        0.124    35.675 r  system_i/low_pass_0/inst/V_out_b0_carry__0_i_7/O
                         net (fo=2, routed)           1.371    37.046    system_i/low_pass_0/inst/V_out_b0_carry__0_i_7_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124    37.170 r  system_i/low_pass_0/inst/V_out_b0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.170    system_i/low_pass_0/inst/V_out_b0_carry__0_i_3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.720 r  system_i/low_pass_0/inst/V_out_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.720    system_i/low_pass_0/inst/V_out_b0_carry__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.834 r  system_i/low_pass_0/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.834    system_i/low_pass_0/inst/V_out_b0_carry__1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.948 r  system_i/low_pass_0/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.948    system_i/low_pass_0/inst/V_out_b0_carry__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.062 r  system_i/low_pass_0/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    38.071    system_i/low_pass_0/inst/V_out_b0_carry__3_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.185 r  system_i/low_pass_0/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.185    system_i/low_pass_0/inst/V_out_b0_carry__4_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.299 r  system_i/low_pass_0/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.299    system_i/low_pass_0/inst/V_out_b0_carry__5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.413 r  system_i/low_pass_0/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.413    system_i/low_pass_0/inst/V_out_b0_carry__6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.527 r  system_i/low_pass_0/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.527    system_i/low_pass_0/inst/V_out_b0_carry__7_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.641 r  system_i/low_pass_0/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.641    system_i/low_pass_0/inst/V_out_b0_carry__8_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.755 r  system_i/low_pass_0/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.755    system_i/low_pass_0/inst/V_out_b0_carry__9_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.869 r  system_i/low_pass_0/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    38.869    system_i/low_pass_0/inst/V_out_b0_carry__10_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.983 r  system_i/low_pass_0/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    38.983    system_i/low_pass_0/inst/V_out_b0_carry__11_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.097 r  system_i/low_pass_0/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.097    system_i/low_pass_0/inst/V_out_b0_carry__12_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.211 r  system_i/low_pass_0/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.211    system_i/low_pass_0/inst/V_out_b0_carry__13_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.545 r  system_i/low_pass_0/inst/V_out_b0_carry__14/O[1]
                         net (fo=1, routed)           0.000    39.545    system_i/low_pass_0/inst/V_out_b0[61]
    SLICE_X31Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.494    28.406    system_i/low_pass_0/inst/clk
    SLICE_X31Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[61]/C
                         clock pessimism              0.000    28.406    
                         clock uncertainty           -0.302    28.104    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)        0.062    28.166    system_i/low_pass_0/inst/V_out_b_reg[61]
  -------------------------------------------------------------------
                         required time                         28.166    
                         arrival time                         -39.545    
  -------------------------------------------------------------------
                         slack                                -11.378    

Slack (VIOLATED) :        -11.357ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_14/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.559ns  (logic 10.423ns (62.946%)  route 6.136ns (37.054%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 28.406 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.657    22.965    system_i/axi_gpio_14/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y22         FDRE                                         r  system_i/axi_gpio_14/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456    23.421 r  system_i/axi_gpio_14/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.806    24.227    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    28.078 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.080    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.598 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.936    30.534    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.190 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.190    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.304    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.418    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.532 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.532    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.009    31.655    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.769    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.883    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.122 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.834    32.956    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.302    33.258 r  system_i/low_pass_0/inst/V_out_b0_carry_i_29/O
                         net (fo=4, routed)           1.039    34.297    system_i/low_pass_0/inst/V_out_b0_carry_i_29_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    34.421 r  system_i/low_pass_0/inst/V_out_b0_carry_i_14/O
                         net (fo=2, routed)           1.130    35.551    system_i/low_pass_0/inst/V_out_b0_carry_i_14_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I2_O)        0.124    35.675 r  system_i/low_pass_0/inst/V_out_b0_carry__0_i_7/O
                         net (fo=2, routed)           1.371    37.046    system_i/low_pass_0/inst/V_out_b0_carry__0_i_7_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124    37.170 r  system_i/low_pass_0/inst/V_out_b0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.170    system_i/low_pass_0/inst/V_out_b0_carry__0_i_3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.720 r  system_i/low_pass_0/inst/V_out_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.720    system_i/low_pass_0/inst/V_out_b0_carry__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.834 r  system_i/low_pass_0/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.834    system_i/low_pass_0/inst/V_out_b0_carry__1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.948 r  system_i/low_pass_0/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.948    system_i/low_pass_0/inst/V_out_b0_carry__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.062 r  system_i/low_pass_0/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.009    38.071    system_i/low_pass_0/inst/V_out_b0_carry__3_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.185 r  system_i/low_pass_0/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.185    system_i/low_pass_0/inst/V_out_b0_carry__4_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.299 r  system_i/low_pass_0/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.299    system_i/low_pass_0/inst/V_out_b0_carry__5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.413 r  system_i/low_pass_0/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.413    system_i/low_pass_0/inst/V_out_b0_carry__6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.527 r  system_i/low_pass_0/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.527    system_i/low_pass_0/inst/V_out_b0_carry__7_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.641 r  system_i/low_pass_0/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.641    system_i/low_pass_0/inst/V_out_b0_carry__8_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.755 r  system_i/low_pass_0/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.755    system_i/low_pass_0/inst/V_out_b0_carry__9_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.869 r  system_i/low_pass_0/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    38.869    system_i/low_pass_0/inst/V_out_b0_carry__10_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.983 r  system_i/low_pass_0/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    38.983    system_i/low_pass_0/inst/V_out_b0_carry__11_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.097 r  system_i/low_pass_0/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.097    system_i/low_pass_0/inst/V_out_b0_carry__12_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.211 r  system_i/low_pass_0/inst/V_out_b0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.211    system_i/low_pass_0/inst/V_out_b0_carry__13_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.524 r  system_i/low_pass_0/inst/V_out_b0_carry__14/O[3]
                         net (fo=1, routed)           0.000    39.524    system_i/low_pass_0/inst/V_out_b0[63]
    SLICE_X31Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.494    28.406    system_i/low_pass_0/inst/clk
    SLICE_X31Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[63]/C
                         clock pessimism              0.000    28.406    
                         clock uncertainty           -0.302    28.104    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)        0.062    28.166    system_i/low_pass_0/inst/V_out_b_reg[63]
  -------------------------------------------------------------------
                         required time                         28.166    
                         arrival time                         -39.524    
  -------------------------------------------------------------------
                         slack                                -11.357    

Slack (VIOLATED) :        -11.349ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.576ns  (logic 9.980ns (60.207%)  route 6.596ns (39.793%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.980    24.426    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.277 r  system_i/low_pass_1/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.279    system_i/low_pass_1/inst/V_out_b2__1_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.797 r  system_i/low_pass_1/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.954    30.750    system_i/low_pass_1/inst/V_out_b2__2_n_89
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.406 r  system_i/low_pass_1/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.406    system_i/low_pass_1/inst/V_out_b2_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  system_i/low_pass_1/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.520    system_i/low_pass_1/inst/V_out_b2_carry__0_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  system_i/low_pass_1/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.634    system_i/low_pass_1/inst/V_out_b2_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  system_i/low_pass_1/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.748    system_i/low_pass_1/inst/V_out_b2_carry__2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  system_i/low_pass_1/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.862    system_i/low_pass_1/inst/V_out_b2_carry__3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  system_i/low_pass_1/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.976    system_i/low_pass_1/inst/V_out_b2_carry__4_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  system_i/low_pass_1/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.090    system_i/low_pass_1/inst/V_out_b2_carry__5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.329 r  system_i/low_pass_1/inst/V_out_b2_carry__6/O[2]
                         net (fo=127, routed)         0.743    33.072    system_i/low_pass_1/inst/V_out_b2_carry__6_n_5
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.302    33.374 r  system_i/low_pass_1/inst/V_out_b0_carry__0_i_13/O
                         net (fo=5, routed)           1.266    34.641    system_i/low_pass_1/inst/V_out_b0_carry__0_i_13_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I3_O)        0.124    34.765 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_9/O
                         net (fo=2, routed)           1.340    36.105    system_i/low_pass_1/inst/V_out_b0_carry__1_i_9_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.229 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_5/O
                         net (fo=2, routed)           1.311    37.539    system_i/low_pass_1/inst/V_out_b0_carry__1_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.124    37.663 r  system_i/low_pass_1/inst/V_out_b0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    37.663    system_i/low_pass_1/inst/V_out_b0_carry__1_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.039 r  system_i/low_pass_1/inst/V_out_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.039    system_i/low_pass_1/inst/V_out_b0_carry__1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  system_i/low_pass_1/inst/V_out_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.156    system_i/low_pass_1/inst/V_out_b0_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.273 r  system_i/low_pass_1/inst/V_out_b0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.273    system_i/low_pass_1/inst/V_out_b0_carry__3_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.390 r  system_i/low_pass_1/inst/V_out_b0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.390    system_i/low_pass_1/inst/V_out_b0_carry__4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.507 r  system_i/low_pass_1/inst/V_out_b0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.507    system_i/low_pass_1/inst/V_out_b0_carry__5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.624 r  system_i/low_pass_1/inst/V_out_b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.624    system_i/low_pass_1/inst/V_out_b0_carry__6_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.741 r  system_i/low_pass_1/inst/V_out_b0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.741    system_i/low_pass_1/inst/V_out_b0_carry__7_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.858 r  system_i/low_pass_1/inst/V_out_b0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.858    system_i/low_pass_1/inst/V_out_b0_carry__8_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.975 r  system_i/low_pass_1/inst/V_out_b0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_1/inst/V_out_b0_carry__9_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.092 r  system_i/low_pass_1/inst/V_out_b0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.092    system_i/low_pass_1/inst/V_out_b0_carry__10_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.209 r  system_i/low_pass_1/inst/V_out_b0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.209    system_i/low_pass_1/inst/V_out_b0_carry__11_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.326 r  system_i/low_pass_1/inst/V_out_b0_carry__12/CO[3]
                         net (fo=1, routed)           0.001    39.327    system_i/low_pass_1/inst/V_out_b0_carry__12_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.566 r  system_i/low_pass_1/inst/V_out_b0_carry__13/O[2]
                         net (fo=1, routed)           0.000    39.566    system_i/low_pass_1/inst/V_out_b0[58]
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.498    28.410    system_i/low_pass_1/inst/clk
    SLICE_X10Y50         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[58]/C
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.109    28.217    system_i/low_pass_1/inst/V_out_b_reg[58]
  -------------------------------------------------------------------
                         required time                         28.217    
                         arrival time                         -39.566    
  -------------------------------------------------------------------
                         slack                                -11.349    

Slack (VIOLATED) :        -11.346ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.518ns  (logic 10.328ns (62.524%)  route 6.190ns (37.476%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT3=1 LUT6=3)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 28.403 - 24.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 22.990 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.682    22.990    system_i/axi_gpio_17/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y47          FDRE                                         r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    23.446 r  system_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/Q
                         net (fo=42, routed)          0.908    24.354    system_i/low_pass_1/inst/gpio_io_o[13]_repN_alias
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      3.851    28.205 r  system_i/low_pass_1/inst/V_out_a2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.207    system_i/low_pass_1/inst/V_out_a2__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.725 r  system_i/low_pass_1/inst/V_out_a2__2/P[16]
                         net (fo=1, routed)           0.841    30.566    system_i/low_pass_1/inst/V_out_a2__2_n_89
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    31.203 r  system_i/low_pass_1/inst/V_out_a2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.203    system_i/low_pass_1/inst/V_out_a2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  system_i/low_pass_1/inst/V_out_a2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.320    system_i/low_pass_1/inst/V_out_a2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  system_i/low_pass_1/inst/V_out_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.437    system_i/low_pass_1/inst/V_out_a2_carry__1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  system_i/low_pass_1/inst/V_out_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.554    system_i/low_pass_1/inst/V_out_a2_carry__2_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  system_i/low_pass_1/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.671    system_i/low_pass_1/inst/V_out_a2_carry__3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  system_i/low_pass_1/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.788    system_i/low_pass_1/inst/V_out_a2_carry__4_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.905 r  system_i/low_pass_1/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.905    system_i/low_pass_1/inst/V_out_a2_carry__5_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.144 r  system_i/low_pass_1/inst/V_out_a2_carry__6/O[2]
                         net (fo=126, routed)         1.121    33.265    system_i/low_pass_1/inst/V_out_a2_carry__6_n_5
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.301    33.566 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_14/O
                         net (fo=4, routed)           1.012    34.577    system_i/low_pass_1/inst/V_out_a0_carry__1_i_14_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124    34.701 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_10/O
                         net (fo=2, routed)           0.912    35.613    system_i/low_pass_1/inst/V_out_a0_carry__1_i_10_n_0
    SLICE_X12Y52         LUT3 (Prop_lut3_I0_O)        0.124    35.737 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_8/O
                         net (fo=2, routed)           1.395    37.133    system_i/low_pass_1/inst/V_out_a0_carry__1_i_8_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124    37.257 r  system_i/low_pass_1/inst/V_out_a0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    37.257    system_i/low_pass_1/inst/V_out_a0_carry__1_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.807 r  system_i/low_pass_1/inst/V_out_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.807    system_i/low_pass_1/inst/V_out_a0_carry__1_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.921 r  system_i/low_pass_1/inst/V_out_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.921    system_i/low_pass_1/inst/V_out_a0_carry__2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.035 r  system_i/low_pass_1/inst/V_out_a0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.035    system_i/low_pass_1/inst/V_out_a0_carry__3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.148 r  system_i/low_pass_1/inst/V_out_a0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.148    system_i/low_pass_1/inst/V_out_a0_carry__4_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.262 r  system_i/low_pass_1/inst/V_out_a0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.262    system_i/low_pass_1/inst/V_out_a0_carry__5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.376 r  system_i/low_pass_1/inst/V_out_a0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.376    system_i/low_pass_1/inst/V_out_a0_carry__6_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.490 r  system_i/low_pass_1/inst/V_out_a0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    38.490    system_i/low_pass_1/inst/V_out_a0_carry__7_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.604 r  system_i/low_pass_1/inst/V_out_a0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    38.604    system_i/low_pass_1/inst/V_out_a0_carry__8_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.718 r  system_i/low_pass_1/inst/V_out_a0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    38.718    system_i/low_pass_1/inst/V_out_a0_carry__9_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  system_i/low_pass_1/inst/V_out_a0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    38.832    system_i/low_pass_1/inst/V_out_a0_carry__10_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  system_i/low_pass_1/inst/V_out_a0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    38.946    system_i/low_pass_1/inst/V_out_a0_carry__11_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  system_i/low_pass_1/inst/V_out_a0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.060    system_i/low_pass_1/inst/V_out_a0_carry__12_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  system_i/low_pass_1/inst/V_out_a0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.174    system_i/low_pass_1/inst/V_out_a0_carry__13_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.508 r  system_i/low_pass_1/inst/V_out_a0_carry__14/O[1]
                         net (fo=1, routed)           0.000    39.508    system_i/low_pass_1/inst/V_out_a0[61]
    SLICE_X11Y65         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.491    28.403    system_i/low_pass_1/inst/clk
    SLICE_X11Y65         FDRE                                         r  system_i/low_pass_1/inst/V_out_a_reg[61]/C
                         clock pessimism              0.000    28.403    
                         clock uncertainty           -0.302    28.101    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.062    28.163    system_i/low_pass_1/inst/V_out_a_reg[61]
  -------------------------------------------------------------------
                         required time                         28.163    
                         arrival time                         -39.508    
  -------------------------------------------------------------------
                         slack                                -11.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PID_F_0/inst/kp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.231ns (13.977%)  route 1.422ns (86.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.555     0.896    system_i/axi_gpio_9/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y19         FDRE                                         r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=15, routed)          0.717     1.753    system_i/PID_F_0/inst/bit_shift_kp[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  system_i/PID_F_0/inst/kp_reg[11]_i_2/O
                         net (fo=2, routed)           0.705     2.503    system_i/PID_F_0/inst/kp_reg[11]_i_2_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.045     2.548 r  system_i/PID_F_0/inst/kp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.548    system_i/PID_F_0/inst/kp_mult[11]
    SLICE_X21Y16         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.823     1.969    system_i/PID_F_0/inst/clk
    SLICE_X21Y16         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[11]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.302     2.271    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.091     2.362    system_i/PID_F_0/inst/kp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PID_F_0/inst/kp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.231ns (13.901%)  route 1.431ns (86.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.555     0.896    system_i/axi_gpio_9/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y19         FDRE                                         r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=15, routed)          0.717     1.753    system_i/PID_F_0/inst/bit_shift_kp[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  system_i/PID_F_0/inst/kp_reg[11]_i_2/O
                         net (fo=2, routed)           0.714     2.512    system_i/PID_F_0/inst/kp_reg[11]_i_2_n_0
    SLICE_X21Y15         LUT5 (Prop_lut5_I2_O)        0.045     2.557 r  system_i/PID_F_0/inst/kp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.557    system_i/PID_F_0/inst/kp_mult[10]
    SLICE_X21Y15         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.824     1.970    system_i/PID_F_0/inst/clk
    SLICE_X21Y15         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[10]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.302     2.272    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.091     2.363    system_i/PID_F_0/inst/kp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PID_F_0/inst/kp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.231ns (13.820%)  route 1.440ns (86.180%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.555     0.896    system_i/axi_gpio_9/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y19         FDRE                                         r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=15, routed)          0.801     1.837    system_i/PID_F_0/inst/bit_shift_kp[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  system_i/PID_F_0/inst/kp_reg[8]_i_2/O
                         net (fo=2, routed)           0.640     2.522    system_i/PID_F_0/inst/kp_reg[8]_i_2_n_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I2_O)        0.045     2.567 r  system_i/PID_F_0/inst/kp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.567    system_i/PID_F_0/inst/kp_mult[7]
    SLICE_X21Y14         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.825     1.971    system_i/PID_F_0/inst/clk
    SLICE_X21Y14         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[7]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.091     2.364    system_i/PID_F_0/inst/kp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.342ns (20.219%)  route 1.349ns (79.781%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.551     0.891    system_i/axi_gpio_15/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y23         FDRE                                         r  system_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=132, routed)         0.795     1.814    system_i/low_pass_0/inst/exp_b[2]
    SLICE_X30Y30         LUT5 (Prop_lut5_I1_O)        0.099     1.913 r  system_i/low_pass_0/inst/V_out_b0_carry__10_i_8/O
                         net (fo=2, routed)           0.554     2.468    system_i/low_pass_0/inst/V_out_b0_carry__10_i_8_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  system_i/low_pass_0/inst/V_out_b0_carry__10_i_4/O
                         net (fo=1, routed)           0.000     2.513    system_i/low_pass_0/inst/V_out_b0_carry__10_i_4_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.583 r  system_i/low_pass_0/inst/V_out_b0_carry__10/O[0]
                         net (fo=1, routed)           0.000     2.583    system_i/low_pass_0/inst/V_out_b0[44]
    SLICE_X31Y31         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.822     1.968    system_i/low_pass_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[44]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.302     2.270    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.105     2.375    system_i/low_pass_0/inst/V_out_b_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PID_F_0/inst/ki_mult_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.231ns (13.552%)  route 1.474ns (86.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.559     0.900    system_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y15         FDRE                                         r  system_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=15, routed)          0.795     1.836    system_i/PID_F_0/inst/bit_shift_ki[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  system_i/PID_F_0/inst/ki_mult[8]_i_2/O
                         net (fo=2, routed)           0.678     2.559    system_i/PID_F_0/inst/ki_mult[8]_i_2_n_0
    SLICE_X16Y12         LUT5 (Prop_lut5_I2_O)        0.045     2.604 r  system_i/PID_F_0/inst/ki_mult[7]_i_1/O
                         net (fo=1, routed)           0.000     2.604    system_i/PID_F_0/inst/p_1_in[7]
    SLICE_X16Y12         FDRE                                         r  system_i/PID_F_0/inst/ki_mult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.827     1.973    system_i/PID_F_0/inst/clk
    SLICE_X16Y12         FDRE                                         r  system_i/PID_F_0/inst/ki_mult_reg[7]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.302     2.275    
    SLICE_X16Y12         FDRE (Hold_fdre_C_D)         0.121     2.396    system_i/PID_F_0/inst/ki_mult_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PID_F_0/inst/kp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.229ns (13.492%)  route 1.468ns (86.508%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.555     0.896    system_i/axi_gpio_9/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y19         FDRE                                         r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=15, routed)          0.715     1.751    system_i/PID_F_0/inst/bit_shift_kp[1]
    SLICE_X20Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  system_i/PID_F_0/inst/kp_reg[13]_i_3/O
                         net (fo=2, routed)           0.754     2.550    system_i/PID_F_0/inst/kp_reg[13]_i_3_n_0
    SLICE_X21Y16         LUT4 (Prop_lut4_I3_O)        0.043     2.593 r  system_i/PID_F_0/inst/kp_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.593    system_i/PID_F_0/inst/kp_mult[13]
    SLICE_X21Y16         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.823     1.969    system_i/PID_F_0/inst/clk
    SLICE_X21Y16         FDRE                                         r  system_i/PID_F_0/inst/kp_reg_reg[13]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.302     2.271    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.107     2.378    system_i/PID_F_0/inst/kp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.141ns (8.781%)  route 1.465ns (91.219%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.565     0.906    system_i/axi_gpio_19/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=130, routed)         1.465     2.511    system_i/low_pass_1/inst/reset
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.835     1.981    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[48]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.302     2.283    
    SLICE_X10Y48         FDRE (Hold_fdre_C_R)         0.009     2.292    system_i/low_pass_1/inst/V_out_b_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.141ns (8.781%)  route 1.465ns (91.219%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.565     0.906    system_i/axi_gpio_19/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=130, routed)         1.465     2.511    system_i/low_pass_1/inst/reset
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.835     1.981    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[49]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.302     2.283    
    SLICE_X10Y48         FDRE (Hold_fdre_C_R)         0.009     2.292    system_i/low_pass_1/inst/V_out_b_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.141ns (8.781%)  route 1.465ns (91.219%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.565     0.906    system_i/axi_gpio_19/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=130, routed)         1.465     2.511    system_i/low_pass_1/inst/reset
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.835     1.981    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[50]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.302     2.283    
    SLICE_X10Y48         FDRE (Hold_fdre_C_R)         0.009     2.292    system_i/low_pass_1/inst/V_out_b_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_1/inst/V_out_b_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.141ns (8.781%)  route 1.465ns (91.219%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.565     0.906    system_i/axi_gpio_19/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_19/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=130, routed)         1.465     2.511    system_i/low_pass_1/inst/reset
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.835     1.981    system_i/low_pass_1/inst/clk
    SLICE_X10Y48         FDRE                                         r  system_i/low_pass_1/inst/V_out_b_reg[51]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.302     2.283    
    SLICE_X10Y48         FDRE (Hold_fdre_C_R)         0.009     2.292    system_i/low_pass_1/inst/V_out_b_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.219    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.409ns  (logic 0.124ns (3.637%)  route 3.285ns (96.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.482     2.482    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.606 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.803     3.409    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y21         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.563     2.755    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y21         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.045ns (2.988%)  route 1.461ns (97.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.092     1.092    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.137 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.369     1.506    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y21         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.847     1.217    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y21         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.419ns (12.548%)  route 2.920ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        -2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          2.920     8.165    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X34Y30         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.489     2.681    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y30         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.257ns  (logic 0.419ns (12.866%)  route 2.838ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          2.838     8.083    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X34Y33         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.493     2.685    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y33         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.058ns  (logic 0.419ns (13.701%)  route 2.639ns (86.299%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          2.639     7.884    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X34Y33         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.493     2.685    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y33         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.724ns  (logic 0.419ns (15.380%)  route 2.305ns (84.620%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          2.305     7.550    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X30Y34         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.493     2.685    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y34         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 0.419ns (15.611%)  route 2.265ns (84.389%))
  Logic Levels:           0  
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          2.265     7.510    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X27Y37         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.495     2.688    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y37         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.419ns (16.323%)  route 2.148ns (83.677%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          2.148     7.393    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X28Y35         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.494     2.686    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y35         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.556ns  (logic 0.419ns (16.393%)  route 2.137ns (83.607%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          2.137     7.382    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X29Y35         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.494     2.686    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y35         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.399ns  (logic 0.419ns (17.464%)  route 1.980ns (82.536%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          1.980     7.225    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X26Y36         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.494     2.686    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y36         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.419ns (17.518%)  route 1.973ns (82.482%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          1.973     7.218    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X27Y36         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.494     2.686    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y36         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.382ns  (logic 0.419ns (17.587%)  route 1.963ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.665     4.826    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.419     5.245 r  system_i/PID_F_0/inst/int_reg_reg[31]/Q
                         net (fo=26, routed)          1.963     7.209    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X26Y37         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        1.495     2.688    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y37         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.093%)  route 0.227ns (63.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.558     1.613    system_i/PID_F_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  system_i/PID_F_0/inst/int_reg_reg[25]/Q
                         net (fo=6, routed)           0.227     1.968    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X19Y23         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.816     1.186    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.128ns (27.107%)  route 0.344ns (72.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.557     1.612    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.128     1.740 r  system_i/PID_F_0/inst/int_reg_reg[29]/Q
                         net (fo=6, routed)           0.344     2.084    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X25Y27         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.815     1.185    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y27         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.978%)  route 0.346ns (71.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.558     1.613    system_i/PID_F_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/PID_F_0/inst/int_reg_reg[26]/Q
                         net (fo=6, routed)           0.346     2.100    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X20Y24         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.814     1.184    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y24         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.610%)  route 0.324ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.559     1.614    system_i/PID_F_0/inst/clk
    SLICE_X16Y15         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  system_i/PID_F_0/inst/int_reg_reg[22]/Q
                         net (fo=6, routed)           0.324     2.102    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X25Y21         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.816     1.186    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y21         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.427%)  route 0.373ns (72.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.557     1.612    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/PID_F_0/inst/int_reg_reg[28]/Q
                         net (fo=6, routed)           0.373     2.126    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X23Y27         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.815     1.185    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y27         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.106%)  route 0.399ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.558     1.613    system_i/PID_F_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/PID_F_0/inst/int_reg_reg[24]/Q
                         net (fo=6, routed)           0.399     2.153    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X25Y28         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.816     1.186    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y28         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.148ns (26.971%)  route 0.401ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.559     1.614    system_i/PID_F_0/inst/clk
    SLICE_X16Y15         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  system_i/PID_F_0/inst/int_reg_reg[21]/Q
                         net (fo=6, routed)           0.401     2.163    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X25Y21         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.816     1.186    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y21         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.905%)  route 0.425ns (75.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.557     1.612    system_i/PID_F_0/inst/clk
    SLICE_X19Y17         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/PID_F_0/inst/int_reg_reg[30]/Q
                         net (fo=6, routed)           0.425     2.178    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X24Y28         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.816     1.186    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y28         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.148ns (23.508%)  route 0.482ns (76.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.559     1.614    system_i/PID_F_0/inst/clk
    SLICE_X16Y14         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  system_i/PID_F_0/inst/int_reg_reg[19]/Q
                         net (fo=6, routed)           0.482     2.244    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X25Y29         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.817     1.187    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y29         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PID_F_0/inst/int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.148ns (23.391%)  route 0.485ns (76.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.559     1.614    system_i/PID_F_0/inst/clk
    SLICE_X16Y15         FDRE                                         r  system_i/PID_F_0/inst/int_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  system_i/PID_F_0/inst/int_reg_reg[23]/Q
                         net (fo=6, routed)           0.485     2.247    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X21Y30         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3319, routed)        0.820     1.190    system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y30         FDRE                                         r  system_i/axi_gpio_23/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Clock_trigger_0/inst/delay_trig_reg/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 4.404ns (48.480%)  route 4.680ns (51.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.669     4.830    system_i/Clock_trigger_0/inst/clk
    SLICE_X18Y14         FDSE                                         r  system_i/Clock_trigger_0/inst/delay_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDSE (Prop_fdse_C_Q)         0.456     5.286 r  system_i/Clock_trigger_0/inst/delay_trig_reg/Q
                         net (fo=19, routed)          4.680     9.966    led_o_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.948    13.915 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.915    led_o[1]
    F17                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Trigger_0/inst/hold_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 4.469ns (53.325%)  route 3.912ns (46.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.662     4.823    system_i/Trigger_0/inst/clk
    SLICE_X32Y19         FDRE                                         r  system_i/Trigger_0/inst/hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/Trigger_0/inst/hold_reg/Q
                         net (fo=66, routed)          3.912     9.253    led_o_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         3.951    13.204 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.204    led_o[0]
    F16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.677     3.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.677     3.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         1.677     5.677    system_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=797, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





