ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32_SMBUS_stack.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c"
  18              		.section	.text.STACK_SMBUS_ResolveContext,"ax",%progbits
  19              		.align	1
  20              		.global	STACK_SMBUS_ResolveContext
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	STACK_SMBUS_ResolveContext:
  26              	.LVL0:
  27              	.LFB40:
   1:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
   2:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @file    stm32_SMBUS_stack.c
   4:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @version V2.0.2
   6:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @date    31-Oct-2017
   7:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief   This file provides a set of functions needed to manage the SMBUS STACK.
   8:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   ******************************************************************************
   9:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @attention
  10:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *
  11:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  12:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *
  13:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * You may not use this file except in compliance with the License.
  15:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * You may obtain a copy of the License at:
  16:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *
  17:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  18:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *
  19:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * Unless required by applicable law or agreed to in writing, software
  20:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * distributed under the License is distributed on an "AS IS" BASIS,
  21:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * See the License for the specific language governing permissions and
  23:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * limitations under the License.
  24:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *
  25:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   ******************************************************************************
  26:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  27:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  28:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /* Includes ------------------------------------------------------------------*/
  29:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #include "stm32_SMBUS_stack.h"
  30:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #include "stm32_PMBUS_stack.h"
  31:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 2


  32:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /** @addtogroup STM32_SMBUS_STACK
  33:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @{
  34:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  35:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  36:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /** @defgroup STM32_SMBUS_STACK_Defines
  37:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @{
  38:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  39:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #define SMBUS_INSTANCES_COUNT   ((uint8_t)2)  /*!< how many stacks can we run in parallel, initiali
  40:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  41:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
  42:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @}
  43:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  44:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  45:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
  46:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /** @defgroup STM32_SMBUS_STACK_Constants SMBus stack data constants
  47:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @{
  48:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  49:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** const SMBUS_ZoneStateTypeDef ZERO_ZONE = {0, 0, 0, 0};
  50:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /*!<
  51:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Zone structure init value - no zone
  52:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****  */
  53:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
  54:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  55:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** st_command_t ALERT_RESPONSE = {0, READ, 0, 1};
  56:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /*!<
  57:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     dedicated command definition for the alert response protocol:
  58:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****  */
  59:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  60:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** st_command_t HOST_NOTIFY_PROTOCOL = { 0, WRITE, 3, 0};
  61:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /*!<
  62:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     dedicated command definition for the host notify protocol:
  63:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****  */
  64:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  65:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** st_command_t PMBUS_COMMANDS_ARP[] =
  66:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
  67:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   { SMBUS_ARP_CC_PREPARE, WRITE, 1, 0 },
  68:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   { SMBUS_ARP_CC_RESET, WRITE, 1, 0 },
  69:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   { SMBUS_ARP_CC_GET_ID, BLOCK_READ, 1, 18 },
  70:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef  HOST1
  71:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   { SMBUS_ARP_CC_ASSIGN, BLOCK_WRITE, 18, 0 },
  72:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #else
  73:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   { SMBUS_ARP_CC_ASSIGN, BLOCK_WRITE, 1, 0 }, /* really it is 19 bytes written, but we need this co
  74:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
  75:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** };
  76:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /*!<
  77:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     dedicated command definition table for the address resolution protocol:
  78:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****  */
  79:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  80:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
  81:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @}
  82:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  83:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  84:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /** @defgroup STM32_SMBUS_STACK_Variables
  85:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @{
  86:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  87:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  88:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 3


  89:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   A list in which the SMBUS stack instances are registered. The purpose is to
  90:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   identify correct working context for each action. The rule is that no more than
  91:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   one instance per physical interface is possible
  92:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****  */
  93:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** SMBUS_StackHandleTypeDef *SMBUSInstancesList[SMBUS_INSTANCES_COUNT];
  94:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  95:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
  96:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @}
  97:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
  98:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
  99:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /** @defgroup STM32_SMBUS_STACK_Interfaces
 100:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @{
 101:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 102:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 103:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
 104:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS stack identification based on HW resource.
 105:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus : Pointer to a SMBUS_HandleTypeDef structure that contains
 106:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
 107:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval Pointer to relevant stack instance.
 108:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 109:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** SMBUS_StackHandleTypeDef *STACK_SMBUS_ResolveContext( SMBUS_HandleTypeDef *hsmbus )
 110:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
  28              		.loc 1 110 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 110 1 is_stmt 0 view .LVU1
  34 0000 0100     		movs	r1, r0
 111:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pSelected = NULL;
  35              		.loc 1 111 3 is_stmt 1 view .LVU2
  36              	.LVL1:
 112:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t index = 0U;
  37              		.loc 1 112 3 view .LVU3
  38              		.loc 1 112 12 is_stmt 0 view .LVU4
  39 0002 0023     		movs	r3, #0
  40              	.LVL2:
  41              	.L4:
 113:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 114:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 115:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Basically match the physical device with stack instance
 116:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 117:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   do
  42              		.loc 1 117 3 is_stmt 1 view .LVU5
 118:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 119:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 120:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       The loop is searching for the first stack context instance initialized to
 121:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       use the actual HAL Driver handle
 122:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 123:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pSelected = SMBUSInstancesList[index];
  43              		.loc 1 123 5 view .LVU6
  44              		.loc 1 123 15 is_stmt 0 view .LVU7
  45 0004 064A     		ldr	r2, .L7
  46 0006 9800     		lsls	r0, r3, #2
  47 0008 8058     		ldr	r0, [r0, r2]
  48              	.LVL3:
 124:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if  ( pSelected->Device != hsmbus )
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 4


  49              		.loc 1 124 5 is_stmt 1 view .LVU8
  50              		.loc 1 124 20 is_stmt 0 view .LVU9
  51 000a 4268     		ldr	r2, [r0, #4]
  52              		.loc 1 124 9 view .LVU10
  53 000c 8A42     		cmp	r2, r1
  54 000e 05D1     		bne	.L6
  55              	.LVL4:
  56              	.L2:
 125:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 126:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pSelected = NULL;
 127:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 128:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     index++;
  57              		.loc 1 128 5 is_stmt 1 view .LVU11
  58              		.loc 1 128 10 is_stmt 0 view .LVU12
  59 0010 0133     		adds	r3, r3, #1
  60              	.LVL5:
 129:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   } while ((index < SMBUS_INSTANCES_COUNT ) && ( pSelected == NULL ));
  61              		.loc 1 129 45 is_stmt 1 view .LVU13
  62 0012 012B     		cmp	r3, #1
  63 0014 01D8     		bhi	.L1
  64              		.loc 1 129 45 is_stmt 0 discriminator 1 view .LVU14
  65 0016 0028     		cmp	r0, #0
  66 0018 F4D0     		beq	.L4
  67              	.L1:
 130:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 131:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 132:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Error - no identified stack instance
 133:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 134:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return pSelected;
 135:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
  68              		.loc 1 135 1 view .LVU15
  69              		@ sp needed
  70 001a 7047     		bx	lr
  71              	.L6:
 126:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
  72              		.loc 1 126 17 view .LVU16
  73 001c 0020     		movs	r0, #0
  74              	.LVL6:
 126:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
  75              		.loc 1 126 17 view .LVU17
  76 001e F7E7     		b	.L2
  77              	.L8:
  78              		.align	2
  79              	.L7:
  80 0020 00000000 		.word	SMBUSInstancesList
  81              		.cfi_endproc
  82              	.LFE40:
  84              		.section	.text.HAL_SMBUS_SlaveTxCpltCallback,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_SMBUS_SlaveTxCpltCallback
  87              		.syntax unified
  88              		.code	16
  89              		.thumb_func
  91              	HAL_SMBUS_SlaveTxCpltCallback:
  92              	.LVL7:
  93              	.LFB43:
 136:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 5


 137:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
 138:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Master Tx Transfer completed callbacks.
 139:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus : Pointer to a SMBUS_HandleTypeDef structure that contains
 140:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
 141:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
 142:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 143:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
 144:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 145:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef    *pStackContext;
 146:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint16_t              size;
 147:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 148:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 149:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Resolve which stack serves the port that initiated callback
 150:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 151:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext = STACK_SMBUS_ResolveContext( hsmbus );
 152:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 153:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* Transmission phase is completed */
 154:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine &= ~SMBUS_SMS_TRANSMIT;
 155:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 156:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 157:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     NOTE - optionally clear the buffer here
 158:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 159:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 160:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 161:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* If this is a READ_ZONE, then it gets special treatment.
 162:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Only simple status read is supported in this example */
 163:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 164:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 165:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* Requesting next response */
 166:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     STACK_PMBUS_MasterZoneReadStatusCont(pStackContext);
 167:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     return;
 168:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 169:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
 170:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 171:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 172:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    Is there data to receive after transfer?
 173:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    check if the command includes reading phase and if application that invoked
 174:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    the command cared for receiving data from the slave
 175:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 176:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( pStackContext->CurrentCommand != 0U )
 177:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 178:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (
 179:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       ( ( pStackContext->CurrentCommand->cmnd_query & BLOCK ) == BLOCK ) && \
 180:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (
 181:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         ( ( pStackContext->CurrentCommand->cmnd_query & PROCESS_CALL ) == PROCESS_CALL ) || \
 182:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         ( ( pStackContext->OpMode & READ ) == READ )
 183:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       )
 184:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     )
 185:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 186:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 187:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         the amount of data to be read is yet to be sent by the slave - reading the byte count now:
 188:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 189:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING;
 190:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_Master_Receive_IT( hsmbus, pStackContext->SlaveAddress, &(pStackContext->Buffer[1])
 191:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 192:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else if ((pStackContext->CurrentCommand->cmnd_master_Rx_size > 0U ) && (( pStackContext->OpMode
 193:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 6


 194:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 195:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         the amount of data to be read is known and determined by the command code
 196:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 197:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 198:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       size = pStackContext->CurrentCommand->cmnd_master_Rx_size;
 199:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 200:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 201:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         size += 1U;
 202:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 203:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_Master_Receive_IT( hsmbus, pStackContext->SlaveAddress, &(pStackContext->Buffer[1])
 204:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                    SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS_
 205:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 206:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
 207:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 208:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 209:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         There was an alert during command that we could not treat before
 210:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        */
 211:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ReadyIfNoAlert( pStackContext );
 212:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 213:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 214:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
 215:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 216:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 217:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       There was an alert during command that we could not treat before
 218:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 219:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     STACK_SMBUS_ReadyIfNoAlert( pStackContext );
 220:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 221:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 222:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 223:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
 224:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Master Rx Transfer completed callbacks.
 225:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus : Pointer to a SMBUS_HandleTypeDef structure that contains
 226:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
 227:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
 228:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 229:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
 230:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 231:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 232:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t            size;
 233:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 234:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 235:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Resolve which stack serves the port that initiated callback
 236:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 237:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext = STACK_SMBUS_ResolveContext( hsmbus );
 238:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 239:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 240:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* If this is a READ_ZONE, then it gets special treatment.
 241:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Only simple status read is supported in this example */
 242:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 243:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 244:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* Fail-safe stopping the Zone Read on empty answer */
 245:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( pStackContext->Buffer[0] != 0xFFU )
 246:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 247:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->Device->PreviousState = HAL_SMBUS_STATE_MASTER_BUSY_TX;
 248:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_PMBUS_MasterZoneReadStatusCont(pStackContext);
 249:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 250:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 7


 251:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 252:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 253:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         There could be an alert during command that we could not treat before
 254:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 255:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ReadyIfNoAlert( pStackContext );
 256:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 257:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     return;
 258:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 259:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
 260:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 261:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (( pStackContext->StateMachine & SMBUS_SMS_RECEIVE ) == SMBUS_SMS_RECEIVE )
 262:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 263:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 264:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Reception completed
 265:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 266:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_RECEIVE;
 267:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 268:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 269:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       A case of block transfer follow-up follows
 270:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 271:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (
 272:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (( pStackContext->CurrentCommand->cmnd_query & BLOCK ) == BLOCK ) &&
 273:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (( pStackContext->StateMachine & SMBUS_SMS_PROCESSING ) == SMBUS_SMS_PROCESSING)
 274:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     )
 275:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 276:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 277:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         the amount of data to be read was sent by the slave - it is on position 1 of the IO buffer
 278:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         is limited to STACK_NBYTE_SIZE
 279:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 280:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( pStackContext->Buffer[1] > STACK_NBYTE_SIZE )
 281:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 282:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->Buffer[1] = STACK_NBYTE_SIZE;
 283:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 284:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 285:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (  pStackContext->Buffer[1] == 0U )
 286:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 287:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
 288:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         special case - slave indicates it has no further data to send
 289:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         We generate stop and close the frame
 290:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         */
 291:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         STACK_SMBUS_ReadyIfNoAlert( pStackContext );
 292:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 293:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
 294:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 295:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
 296:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           This will conclude the block processing, we clear the flag
 297:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****          */
 298:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine &= ~SMBUS_SMS_PROCESSING;
 299:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 300:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
 301:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           Reception next
 302:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           Usually there is something left to be read, we continue on position 2 of the IO buffer
 303:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****          */
 304:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 305:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         size = pStackContext->Buffer[1];
 306:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* Applying upper limit on read size */
 307:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if ( size > pStackContext->CurrentCommand->cmnd_master_Rx_size )
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 8


 308:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 309:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           size = pStackContext->CurrentCommand->cmnd_master_Rx_size;
 310:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 311:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         HAL_SMBUS_Master_Receive_IT( hsmbus, pStackContext->SlaveAddress, &(pStackContext->Buffer[2
 312:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                      SMBUS_LAST_FRAME_NO_PEC  | ( pStackContext->StateMachine & SMB
 313:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 314:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 315:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
 316:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 317:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 318:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         There could be an alert during command that we could not treat before
 319:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 320:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ReadyIfNoAlert( pStackContext );
 321:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 322:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 323:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
 324:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 325:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_ERROR;
 326:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 327:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* Program should not reach this statement */
 328:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 329:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 330:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /** @brief  Slave Tx Transfer completed callbacks.
 331:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus: Pointer to a SMBUS_HandleTypeDef structure that contains
 332:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
 333:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
 334:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 335:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
 336:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
  94              		.loc 1 336 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 336 1 is_stmt 0 view .LVU19
  99 0000 10B5     		push	{r4, lr}
 100              		.cfi_def_cfa_offset 8
 101              		.cfi_offset 4, -8
 102              		.cfi_offset 14, -4
 103 0002 0400     		movs	r4, r0
 337:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 104              		.loc 1 337 3 is_stmt 1 view .LVU20
 338:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 339:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 340:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Resolve which stack serves the port that initiated callback
 341:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 342:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext = STACK_SMBUS_ResolveContext( hsmbus );
 105              		.loc 1 342 3 view .LVU21
 106              		.loc 1 342 19 is_stmt 0 view .LVU22
 107 0004 FFF7FEFF 		bl	STACK_SMBUS_ResolveContext
 108              	.LVL8:
 343:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 344:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 345:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Completed transmission means this was not a quick command read but actual read.
 346:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     We need to record this by clearing the flag.
 347:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 348:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine &= ~SMBUS_SMS_TRANSMIT;
 109              		.loc 1 348 3 is_stmt 1 view .LVU23
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 9


 110              		.loc 1 348 16 is_stmt 0 view .LVU24
 111 0008 0368     		ldr	r3, [r0]
 112              		.loc 1 348 31 view .LVU25
 113 000a 0222     		movs	r2, #2
 114 000c 9343     		bics	r3, r2
 115 000e 0360     		str	r3, [r0]
 349:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 350:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef  PMBUS13
 351:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 352:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     A case of Zone read - this slave devide has transmitted its data, will ignore further reads
 353:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 354:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ)
 116              		.loc 1 354 3 is_stmt 1 view .LVU26
 117              		.loc 1 354 20 is_stmt 0 view .LVU27
 118 0010 C38B     		ldrh	r3, [r0, #30]
 119              		.loc 1 354 6 view .LVU28
 120 0012 502B     		cmp	r3, #80
 121 0014 00D0     		beq	.L11
 122              	.L9:
 355:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 356:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     __SMBUS_ZONE_DISABLE(hsmbus);
 357:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_ZONE_READ;
 358:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 359:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
 360:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 123              		.loc 1 360 1 view .LVU29
 124              		@ sp needed
 125              	.LVL9:
 126              		.loc 1 360 1 view .LVU30
 127 0016 10BD     		pop	{r4, pc}
 128              	.LVL10:
 129              	.L11:
 356:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_ZONE_READ;
 130              		.loc 1 356 5 is_stmt 1 view .LVU31
 131 0018 2268     		ldr	r2, [r4]
 132 001a D368     		ldr	r3, [r2, #12]
 133 001c 0449     		ldr	r1, .L12
 134 001e 0B40     		ands	r3, r1
 135 0020 D360     		str	r3, [r2, #12]
 357:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 136              		.loc 1 357 5 view .LVU32
 357:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 137              		.loc 1 357 18 is_stmt 0 view .LVU33
 138 0022 0268     		ldr	r2, [r0]
 357:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 139              		.loc 1 357 33 view .LVU34
 140 0024 8023     		movs	r3, #128
 141 0026 5B00     		lsls	r3, r3, #1
 142 0028 1343     		orrs	r3, r2
 143 002a 0360     		str	r3, [r0]
 144              		.loc 1 360 1 view .LVU35
 145 002c F3E7     		b	.L9
 146              	.L13:
 147 002e C046     		.align	2
 148              	.L12:
 149 0030 FF7FFFFF 		.word	-32769
 150              		.cfi_endproc
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 10


 151              	.LFE43:
 153              		.section	.text.STACK_SMBUS_SendAlert,"ax",%progbits
 154              		.align	1
 155              		.global	STACK_SMBUS_SendAlert
 156              		.syntax unified
 157              		.code	16
 158              		.thumb_func
 160              	STACK_SMBUS_SendAlert:
 161              	.LVL11:
 162              	.LFB47:
 361:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 362:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
 363:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Slave Rx Transfer completed callbacks.
 364:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus : Pointer to a SMBUS_HandleTypeDef structure that contains
 365:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
 366:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
 367:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 368:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
 369:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 370:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 371:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t       size;
 372:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t       xFerOptions = SMBUS_NEXT_FRAME;
 373:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 374:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 375:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Resolve which stack serves the port that initiated callback
 376:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 377:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext = STACK_SMBUS_ResolveContext( hsmbus );
 378:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 379:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (( pStackContext->StateMachine & SMBUS_SMS_IGNORED ) == SMBUS_SMS_IGNORED )
 380:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 381:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     __HAL_SMBUS_GENERATE_NACK( hsmbus );
 382:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* TCR may still stretch the SCL */
 383:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (( hsmbus->Instance->ISR & I2C_ISR_TCR ) == I2C_ISR_TCR )
 384:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 385:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->Instance->CR2 |= (((uint32_t) 1U << 16U ) & I2C_CR2_NBYTES);
 386:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 387:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 388:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
 389:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 390:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 391:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Case of no command identified yet
 392:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
 393:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( pStackContext->CurrentCommand == NULL )
 394:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 395:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_RECEIVE;
 396:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 397:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 398:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         Reception completed, now we locate what command was received
 399:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 400:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 401:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 402:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         Testing for an exception in the specification - the Zone Read has no
 403:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         traditional command code
 404:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 405:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 406:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 407:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 11


 408:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****          Example implementation follows, modify if needed.
 409:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         */
 410:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if ( pStackContext->TheZone.readZone == pStackContext->TheZone.activeReadZone )
 411:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 412:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* This slave device will respond to this Zone Read call */
 413:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->CurrentCommand = (st_command_t *) &ZONE_READ_COMMAND;
 414:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 415:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         else
 416:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 417:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* This slave device will not respond to this Zone Read call */
 418:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_IGNORED;
 419:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_ZONE_READ;
 420:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 421:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 422:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
 423:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 424:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
 425:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         STACK_SMBUS_LocateCommand( pStackContext );
 426:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 427:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 428:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
 429:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 430:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 431:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Unknown command case - send NACK
 432:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( pStackContext->CurrentCommand == NULL )
 434:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 435:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine |= SMBUS_SMS_IGNORED;
 436:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         __HAL_SMBUS_GENERATE_NACK( hsmbus );
 437:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* TCR may still stretch the SCL */
 438:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (( hsmbus->Instance->ISR & I2C_ISR_TCR ) == I2C_ISR_TCR )
 439:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 440:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           hsmbus->Instance->CR2 |= (((uint32_t) 1 << 16 ) & I2C_CR2_NBYTES);
 441:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 442:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
 443:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         NOTE - Marking this case as error is optional, depends on application needs
 444:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         */
 445:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 446:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
 447:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 448:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
 449:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           process call or block write case - read number of bytes
 450:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         */
 451:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (
 452:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->CurrentCommand->cmnd_query & BLOCK_WRITE ) == BLOCK_WRITE ) ||
 453:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( pStackContext->CurrentCommand->cmnd_query == BLK_PRC_CALL )
 454:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         )
 455:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 456:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 457:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           Making the book-keeping and initiating the transaction.
 458:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 459:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->Byte_count++;
 460:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING;
 461:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), 1U, xFerOptions );
 462:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 463:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         else
 464:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 12


 465:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 466:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             otherwise size of data is fixed
 467:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             - TODO - this "read" condition is not perfect, and may fail with READ_OR_WRITE + PEC ca
 468:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 469:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if (( pStackContext->CurrentCommand->cmnd_query & WRITE ) == WRITE )
 470:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 471:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 472:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             This is going to be the last frame (simple write case)
 473:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             */
 474:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             size = pStackContext->CurrentCommand->cmnd_master_Tx_size;
 475:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 476:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 477:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               size += PEC_SIZE;
 478:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 479:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             xFerOptions = SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS_SMS_PEC_A
 480:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 481:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           else
 482:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 483:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 484:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             There will be a read phase to follow, no PEC.
 485:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             */
 486:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             size = pStackContext->CurrentCommand->cmnd_master_Tx_size;
 487:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 488:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 489:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* the case of having 2 byte long command code (or zone read)*/
 490:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if (
 491:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             (pStackContext->CurrentCommand->cmnd_code == SMBUS_COMMAND_EXT ) ||
 492:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             (pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 493:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           )
 494:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 495:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             xFerOptions = 0U;
 496:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 497:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 498:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             anything left to receive?
 499:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 500:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if ( size > 1U )
 501:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 502:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->Byte_count += (uint16_t)size - 1U;
 503:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 504:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), (uint16_t)size - 1U, x
 505:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 506:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               command code byte subtracted from the command Tx size - it was received already
 507:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             */
 508:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 509:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           else
 510:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 511:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /* release the stretch */
 512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->Device->Instance->CR2 |= 0x0001000U;
 513:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 514:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 515:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 516:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 517:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else /* CurrentCommand != NULL */
 518:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 519:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 520:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         A case of block reading continuation - reading the remaining data
 521:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 13


 522:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (( pStackContext->StateMachine & SMBUS_SMS_PROCESSING) == SMBUS_SMS_PROCESSING)
 523:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 524:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 525:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef ARP
 526:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
 527:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           special case of assign address - byte-by-byte reception and comparison
 528:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 529:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (
 530:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->StateMachine & SMBUS_SMS_ARP_AM ) == SMBUS_SMS_ARP_AM ) &&
 531:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( pStackContext->CurrentCommand == &(PMBUS_COMMANDS_ARP[3]))
 532:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         )
 533:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 534:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* Retieving the current position */
 535:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           size = pStackContext->Byte_count - 1U;
 536:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           size++;
 537:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 538:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* If address received, we execute the command implementation */
 539:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if ( size > 18U )
 540:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 541:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             STACK_SMBUS_ExecuteCommandARP( pStackContext );
 542:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 543:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 544:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               Command finished, marking the state
 545:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             */
 546:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine &= ~(SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING);
 547:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine |= SMBUS_SMS_RESPONSE_READY;
 548:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /* Getting PEC byte of the command */
 549:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->Byte_count = (uint16_t)size + 1U;
 550:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 551:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* comparing the UDID with the buffer, NACK if not match */
 552:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           else if ((size > 2U) && ( pStackContext->Buffer[size - 1U] != pStackContext->ARP_UDID[siz
 553:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 554:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine |= SMBUS_SMS_IGNORED;
 555:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine &= ~(SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING);
 556:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             __HAL_SMBUS_GENERATE_NACK( hsmbus );
 557:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /* TCR may still stretch the SCL */
 558:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if (( hsmbus->Instance->ISR & I2C_ISR_TCR ) == I2C_ISR_TCR )
 559:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 560:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               hsmbus->Instance->CR2 |= (((uint32_t) 1U << 16U ) & I2C_CR2_NBYTES);
 561:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 562:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 563:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* Getting next byte of the command */
 564:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           else if (size == 18U )
 565:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 566:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->Byte_count = (uint16_t)size + 2U;
 567:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             xFerOptions = SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS_SMS_PEC_A
 568:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[size]), 1U + PEC_SIZE, xFer
 569:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 570:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           else
 571:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 572:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->Byte_count = (uint16_t)size + 1U;
 573:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[size]), 1U, SMBUS_NEXT_FRAM
 574:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 575:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 576:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 577:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         else
 578:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* ARP */
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 14


 579:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 580:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 581:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 582:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             size of remaining data has been alredy read to the buffer on position 1
 583:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             is limited to STACK_NBYTE_SIZE
 584:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 585:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           size = pStackContext->Buffer[1];
 586:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if ( size > STACK_NBYTE_SIZE )
 587:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 588:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             size = STACK_NBYTE_SIZE;
 589:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 590:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 591:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 592:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             A case of block reading continuation - remaining data ( size read )
 593:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 594:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if ( size != 0U )
 595:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 596:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 597:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               size does not include PEC byte, we receive remaining data with size correction
 598:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               exception is process call - the PEC is not transmitted on write phase
 599:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             */
 600:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if (
 601:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE) &&
 602:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               ((pStackContext->CurrentCommand->cmnd_query & PROCESS_CALL) == 0U )
 603:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             )
 604:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 605:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               size += PEC_SIZE;
 606:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               pStackContext->Byte_count += (uint16_t)size;
 607:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 608:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                           SMBUS_LAST_FRAME_NO_PEC + (pStackContext->StateMachine & 
 609:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 610:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             else
 611:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 612:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               pStackContext->Byte_count += (uint16_t)size;
 613:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 614:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                           SMBUS_LAST_FRAME_NO_PEC );
 615:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 616:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 617:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 618:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~(SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING);
 619:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 620:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             reception completed, and the processing flag is cleared to indicate the
 621:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             next reception can execute the command code
 622:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 623:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 625:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else if (pStackContext->CurrentCommand->cmnd_code == SMBUS_COMMAND_EXT )
 626:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 627:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine &= ~SMBUS_SMS_RECEIVE;
 628:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         STACK_SMBUS_ExtendCommand( pStackContext );
 629:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 630:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
 631:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 632:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine &= ~SMBUS_SMS_RECEIVE;
 633:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 634:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 635:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 15


 636:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           STACK_PMBUS_ZoneReadCallback( pStackContext, 1U );
 637:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 638:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
 639:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 640:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 641:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 642:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 643:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 644:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
 645:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Address Match callbacks.
 646:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus : Pointer to a SMBUS_HandleTypeDef structure that contains
 647:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
 648:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  TransferDirection: Master request Transfer Direction (Write/Read)
 649:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  AddrMatchCode: Address Match Code
 650:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
 651:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 652:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMa
 653:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 654:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 655:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint16_t           size;
 656:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t            response;
 657:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t           result = STACK_OK;
 658:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 659:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 660:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Resolve which stack serves the port that initiated callback
 661:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 662:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext = STACK_SMBUS_ResolveContext( hsmbus );
 663:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 664:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 665:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      Clear the history of command records - if flag was not cleared yet, the application probably d
 666:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 667:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine &= ~( SMBUS_SMS_QUICK_CMD_W | SMBUS_SMS_QUICK_CMD_R );
 668:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 669:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 670:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     First normalize address - bit-shift it
 671:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 672:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   AddrMatchCode = AddrMatchCode << 1U;
 673:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 674:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 675:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Check for host notify protocol ( we are host and being addressed )
 676:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 677:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (
 678:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     (( pStackContext->Device->Instance->CR1 & SMBUS_PERIPHERAL_MODE_SMBUS_HOST ) == SMBUS_PERIPHERA
 679:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( AddrMatchCode == SMBUS_ADDR_HOST ) &&
 680:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( TransferDirection == 0U )
 681:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   )
 682:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 683:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 684:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       In this case we know exactly the frame is 3B long, we are taking a short-cut.
 685:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 686:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 687:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Byte_count = 3U;
 688:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Slave_Receive_IT( hsmbus, pStackContext->Buffer, 3U, SMBUS_FIRST_AND_LAST_FRAME_NO_PE
 689:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
 690:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 691:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 692:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 16


 693:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Try match for ARA - alert response is checked, but only in case it is us, who issued the signal
 694:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 695:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if ( ( AddrMatchCode == SMBUS_ADDR_ARA ) && (TransferDirection != 0U)
 696:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             && (((pStackContext->Device->Instance->CR1) & I2C_CR1_ALERTEN ) == I2C_CR1_ALERTEN ) )
 697:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 698:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 699:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       The ready (listen) state is over, transition to transmission of alert address
 700:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 701:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 702:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
 703:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Byte_count = 1U;
 704:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(pStackContext->OwnAddress), 1U,
 705:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                  SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine 
 706:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 707:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 708:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Turn off the alert signal
 709:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->Instance->CR1 &= ~I2C_CR1_ALERTEN;
 711:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 712:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
 713:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 714:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 715:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Address may not be precisely the same - callback to accept the address
 716:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
 717:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( STACK_SMBUS_AddrAccpt( pStackContext, AddrMatchCode) != SUCCESS )
 718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 719:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* This is the best way not to block the line */
 720:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __HAL_SMBUS_GENERATE_NACK( hsmbus );
 721:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->Instance->ICR |= I2C_ICR_ADDRCF;
 722:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_EnableListen_IT( hsmbus );
 723:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* sometimes writing 0xFF to TXDR helps too */
 724:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 725:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
 726:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 727:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* Remembering the addres ot the currently processed command */
 728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->SlaveAddress = AddrMatchCode;
 729:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 730:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 731:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         Read part
 732:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 733:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( TransferDirection != 0U )
 734:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 735:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* There may have been a write command programmed into the stack. */
 736:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* Many commands are read/write */
 737:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* this is a read case, write is cancelled */
 738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->Device->State &= ~HAL_SMBUS_STATE_SLAVE_BUSY_RX;
 739:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 740:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* Here we test for a condition when the address match is part of an already ignored read/p
 741:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (
 742:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->StateMachine & SMBUS_SMS_IGNORED ) == SMBUS_SMS_IGNORED) && \
 743:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->CurrentCommand->cmnd_query & ( READ | PROCESS_CALL ) ) != 0U )
 744:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         )
 745:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 746:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* This is the best way not to block the line */
 747:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           hsmbus->Instance->TXDR = 0xFFU;
 748:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* TODO - find a clean way how to abstain from blocking the bus */
 749:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 17


 750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if (( hsmbus->Instance->ISR & I2C_ISR_TCR ) == I2C_ISR_TCR )
 751:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 752:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             hsmbus->Instance->CR2 |= (((uint32_t) 1 << 16 ) & I2C_CR2_NBYTES);
 753:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 754:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           __HAL_SMBUS_GENERATE_NACK( hsmbus );
 755:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           hsmbus->Instance->ICR |= I2C_ICR_ADDRCF;
 756:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~(SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM);
 757:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_EnableListen_IT( hsmbus );
 758:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* sometimes writing 0xFF to TXDR helps too */
 759:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 760:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         else
 761:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 762:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* else stack makes sure the ignored flag is down */
 763:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~SMBUS_SMS_IGNORED;
 764:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 765:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 766:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             If the response is not ready yet, but the read is was preceded by write.
 767:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****            */
 768:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if (( pStackContext->StateMachine & ( SMBUS_SMS_READY | SMBUS_SMS_RESPONSE_READY ) ) == 0
 769:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 770:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 771:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               this is a case of read command - we must execute it first (callback)
 772:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             */
 773:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if (( (pStackContext->StateMachine) & SMBUS_SMS_ARP_AM ) == SMBUS_SMS_ARP_AM )
 774:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 775:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               /*
 776:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 An ARP command ( determined based on address )
 777:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               */
 778:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               result = STACK_SMBUS_ExecuteCommandARP( pStackContext );
 779:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 780:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 781:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             else if ( pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 782:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 783:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               result = STACK_PMBUS_ZoneReadCallback( pStackContext, 0U );
 784:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 785:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
 786:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             else
 787:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 788:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               /*
 789:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 An regular command
 790:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               */
 791:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               result = STACK_SMBUS_ExecuteCommand( pStackContext );
 792:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 793:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 794:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ( result == STACK_OK )
 795:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 796:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               /*
 797:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 successful execution - response should be present in IO buffer
 798:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               */
 799:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               pStackContext->StateMachine |= SMBUS_SMS_RESPONSE_READY;
 800:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 801:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 802:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 803:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if ( result != STACK_OK )
 804:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 805:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 806:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               Command callback execution failed - sending NACK
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 18


 807:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             */
 808:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine |= SMBUS_SMS_IGNORED;
 809:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             __HAL_SMBUS_GENERATE_NACK( hsmbus );
 810:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             hsmbus->Instance->ICR |= I2C_ICR_ADDRCF;
 811:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_EnableListen_IT( hsmbus );
 812:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /* sometimes writing 0xFF to TXDR helps too */
 813:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 814:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           else
 815:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 816:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if (( pStackContext->StateMachine & SMBUS_SMS_RESPONSE_READY ) == SMBUS_SMS_RESPONSE_RE
 817:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 818:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               /*
 819:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               * means we received and executed command and have data to send back
 820:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               */
 821:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
 822:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 823:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               if  ( ( pStackContext->CurrentCommand->cmnd_query & BLOCK ) == BLOCK )
 824:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 825:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 /*
 826:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   Variable reply size - size is also prepared
 827:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   by the command in the output buffer (hopefully).
 828:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   is limited to STACK_NBYTE_SIZE
 829:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 */
 830:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 if ( pStackContext->Buffer[1] > STACK_NBYTE_SIZE )
 831:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 832:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   pStackContext->Buffer[1] = STACK_NBYTE_SIZE;
 833:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 834:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 size = (uint16_t)(1U + (pStackContext->Buffer[1])); /* count + actual data */
 835:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 836:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 /*
 837:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 Transmission size is automatically increased by the PEC byte
 838:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 */
 839:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 840:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 841:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   size += 1U; /* PEC byte */
 842:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 843:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 844:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 /*
 845:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   Info about current command will not be needed more.
 846:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   Normally this is reset in listen complete (stop condition) but process call
 847:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   is an exception.
 848:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 */
 849:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->CurrentCommand = NULL;
 850:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               }
 851:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               else
 852:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 853:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 /*
 854:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   a regular read byte or word command
 855:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   transmission size is automatically increased by the PEC byte
 856:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 */
 857:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 858:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 859:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   size = (uint16_t)(pStackContext->CurrentCommand->cmnd_master_Rx_size + 1U); /* PE
 860:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 861:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 else
 862:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 863:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   size = pStackContext->CurrentCommand->cmnd_master_Rx_size;
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 19


 864:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 865:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               }
 866:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 867:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               /*
 868:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 Now we record the buffer position and send the reply
 869:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               */
 870:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               pStackContext->Byte_count = size;
 871:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(pStackContext->Buffer[1]), size, \
 872:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                            SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine 
 873:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 874:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             else if (( (pStackContext->StateMachine) & SMBUS_SMS_READY ) == SMBUS_SMS_READY )
 875:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 876:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               /*
 877:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               * We have no response prepared and no write preceded this read means
 878:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               * this is a receive byte case or a quick command (read)
 879:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               * It is impossible to determine in advance, there are choices:
 880:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               */
 881:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               if (( pStackContext->StateMachine & SMBUS_SMS_RCV_BYTE_OFF ) == 0U)
 882:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 883:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 /*
 884:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 If ReceiveByte transaction is not completely disabled, we execute it
 885:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 */
 886:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 size = 1U;
 887:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 888:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 /* PEC byte */
 889:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 890:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 891:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   size += 1U;
 892:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 893:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->StateMachine &= ~SMBUS_SMS_RESPONSE_READY;
 894:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
 895:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->Byte_count = size;
 896:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 if (( pStackContext->StateMachine & SMBUS_SMS_RCV_BYTE_LMT ) == SMBUS_SMS_RCV_BYTE_
 897:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 898:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   /*
 899:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   This is a safe solution that allows the master to transmit STOP and
 900:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   doesn't not block the QuickCommand
 901:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   */
 902:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   response = pStackContext->SRByte | 0x80U;
 903:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(response), size,
 904:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                                SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext-
 905:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 906:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 else
 907:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 908:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   /*
 909:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   This option allows all possible values of the response byte
 910:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   but is blocking in case master wants a quick command read
 911:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   */
 912:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(pStackContext->SRByte), size,
 913:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                                SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext-
 914:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 915:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               }
 916:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 917:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 918:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 919:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 920:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else  /* Write direction detected */
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 20


 921:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 922:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* New transmission, clearing the 'ignored' flag */
 923:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine &= ~SMBUS_SMS_IGNORED;
 924:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 925:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (( pStackContext->StateMachine & SMBUS_SMS_READY ) == SMBUS_SMS_READY )
 926:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 927:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 928:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           * A new command arrived - we have to read the first byte to determine it's type
 929:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
 930:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 931:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 932:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->CurrentCommand = NULL;
 933:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->Byte_count = 1U;
 934:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_Slave_Receive_IT( hsmbus, pStackContext->Buffer, 1U, SMBUS_NEXT_FRAME);
 935:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 936:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 937:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 938:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 939:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 940:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 941:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
 942:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Listen Complete callbacks.
 943:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus : Pointer to a SMBUS_HandleTypeDef structure that contains
 944:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
 945:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
 946:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
 947:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus)
 948:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 949:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 950:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 951:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 952:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Resolve which stack serves the port that initiated callback
 953:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 954:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext = STACK_SMBUS_ResolveContext( hsmbus );
 955:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 956:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 957:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     communication over, let's determine what was it
 958:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 959:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( pStackContext->CurrentCommand == 0U )
 960:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 961:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ((pStackContext->StateMachine & SMBUS_SMS_RECEIVE) == SMBUS_SMS_RECEIVE )
 962:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 963:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 964:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         a quick command write detected - address was detected with write but no write occurred
 965:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 966:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_QUICK_CMD_W | SMBUS_SMS_READY;
 967:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ExecuteCommand( pStackContext );
 968:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 969:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else if ((pStackContext->StateMachine & SMBUS_SMS_QUICK_CMD_R) == SMBUS_SMS_QUICK_CMD_R )
 970:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 971:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
 972:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         a quick command read case - flag was set during OVR error treatment
 973:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
 974:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ExecuteCommand( pStackContext );
 975:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 976:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 977:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if (( pStackContext->StateMachine & SMBUS_SMS_RESPONSE_READY) != SMBUS_SMS_RESPONSE_READY )
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 21


 978:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 979:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
 980:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       we received a simple command we need yet to execute
 981:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
 982:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (( pStackContext->StateMachine & SMBUS_SMS_ARP_AM ) == SMBUS_SMS_ARP_AM )
 983:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 984:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ExecuteCommandARP( pStackContext );
 985:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 986:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
 987:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 988:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ExecuteCommand( pStackContext );
 989:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 990:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 991:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 992:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
 993:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     As the communication is concluded we want to reset the stack
 994:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
 995:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine |= SMBUS_SMS_READY;
 996:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine &= ~( SMBUS_SMS_RESPONSE_READY | SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM
 997:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                     | SMBUS_SMS_ZONE_READ);
 998:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->CurrentCommand = NULL;
 999:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1000:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* sometimes there is a PEC byte left in RXDR due to command type confusion (READ or WRITE comman
1001:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (( hsmbus->Instance->ISR & I2C_ISR_RXNE ) == I2C_ISR_RXNE )
1002:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1003:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     (*hsmbus->pBuffPtr++) = (uint8_t)(hsmbus->Instance->RXDR);
1004:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1005:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1006:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1007:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ...and return to listen mode
1008:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1009:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   HAL_SMBUS_EnableListen_IT( hsmbus );
1010:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1011:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
1012:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   __SMBUS_ZONE_ENABLE(hsmbus);
1013:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* PMBUS13 */
1014:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
1015:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1016:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1017:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS alert signalling (device only).
1018:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1019:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1020:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
1021:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1022:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void STACK_SMBUS_SendAlert( SMBUS_StackHandleTypeDef *pStackContext )
1023:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 163              		.loc 1 1023 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
1024:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1025:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     check mode consistency - device only sends
1026:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1027:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( ( (pStackContext->Device->Instance->CR1) & SMBUS_PERIPHERAL_MODE_SMBUS_HOST ) == 0U)
 168              		.loc 1 1027 3 view .LVU37
 169              		.loc 1 1027 24 is_stmt 0 view .LVU38
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 22


 170 0000 4368     		ldr	r3, [r0, #4]
 171              		.loc 1 1027 32 view .LVU39
 172 0002 1B68     		ldr	r3, [r3]
 173              		.loc 1 1027 42 view .LVU40
 174 0004 1A68     		ldr	r2, [r3]
 175              		.loc 1 1027 6 view .LVU41
 176 0006 D202     		lsls	r2, r2, #11
 177 0008 04D4     		bmi	.L14
1028:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1029:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->Instance->CR1 |= I2C_CR1_ALERTEN;
 178              		.loc 1 1029 5 is_stmt 1 view .LVU42
 179              		.loc 1 1029 36 is_stmt 0 view .LVU43
 180 000a 1968     		ldr	r1, [r3]
 181              		.loc 1 1029 42 view .LVU44
 182 000c 8022     		movs	r2, #128
 183 000e D203     		lsls	r2, r2, #15
 184 0010 0A43     		orrs	r2, r1
 185 0012 1A60     		str	r2, [r3]
 186              	.L14:
1030:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1031:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 187              		.loc 1 1031 1 view .LVU45
 188              		@ sp needed
 189 0014 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE47:
 193              		.section	.text.STACK_SMBUS_AddrAccpt,"ax",%progbits
 194              		.align	1
 195              		.weak	STACK_SMBUS_AddrAccpt
 196              		.syntax unified
 197              		.code	16
 198              		.thumb_func
 200              	STACK_SMBUS_AddrAccpt:
 201              	.LVL12:
 202              	.LFB49:
1032:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1033:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1034:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS error callbacks.
1035:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  hsmbus : Pointer to a SMBUS_HandleTypeDef structure that contains
1036:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1037:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
1038:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1039:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus)
1040:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
1041:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
1042:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t  error = hsmbus->ErrorCode;
1043:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1044:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext = STACK_SMBUS_ResolveContext( hsmbus );
1045:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1046:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( (error & HAL_SMBUS_ERROR_ALERT) == HAL_SMBUS_ERROR_ALERT )
1047:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1048:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( (pStackContext->StateMachine & SMBUS_SMS_ACTIVE_MASK) == 0U )
1049:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1050:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1051:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         The stack is not busy - we can react immediately
1052:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        */
1053:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = &ALERT_RESPONSE;
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 23


1054:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_HostRead( pStackContext, (uint8_t *) & (pStackContext->OwnAddress), SMBUS_ADDR_AR
1055:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1056:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1057:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Alert signal detected, update state
1058:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1059:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_ALERT_PENDING;
1060:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1061:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1062:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      the alert has been treated, clear the flag
1063:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1064:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     error &= ~HAL_SMBUS_ERROR_ALERT;
1065:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1066:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if (( error & (HAL_SMBUS_ERROR_BERR | HAL_SMBUS_ERROR_BUSTIMEOUT | HAL_SMBUS_ERROR_HALTIMEOU
1067:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1068:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1069:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Critical error plagued the command - reset the stack
1070:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1071:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( STACK_SMBUS_IsBusy(pStackContext))
1072:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1073:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __HAL_SMBUS_DISABLE( hsmbus );
1074:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       while (( hsmbus->Instance->CR1 & I2C_CR1_PE ) == I2C_CR1_PE )
1075:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {}
1076:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __HAL_SMBUS_ENABLE( hsmbus );
1077:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( pStackContext->Device->State != HAL_SMBUS_STATE_READY )
1078:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1079:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         HAL_SMBUS_DeInit( pStackContext->Device );
1080:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         HAL_SMBUS_Init( pStackContext->Device );
1081:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         HAL_SMBUS_EnableListen_IT( pStackContext->Device );
1082:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1083:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1084:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_READY;
1085:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
1086:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_ACTIVE_MASK;
1087:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1088:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1089:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if (( error & HAL_SMBUS_ERROR_OVR) == HAL_SMBUS_ERROR_OVR )
1090:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1091:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1092:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       A case of quick command read probably, setting the flag
1093:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1094:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_QUICK_CMD_R | SMBUS_SMS_READY;
1095:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Master_Abort_IT( hsmbus, pStackContext->SlaveAddress );
1096:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
1097:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1098:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if (( error & HAL_SMBUS_ERROR_ARLO) == HAL_SMBUS_ERROR_ARLO )
1099:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1100:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
1101:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* Zone Read arbitration lost - retry */
1102:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (( pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
1103:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         && ((pStackContext->StateMachine & SMBUS_SMS_ZONE_READ) != 0U ))
1104:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1105:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_ZONE_READ;
1106:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __SMBUS_ZONE_ENABLE(hsmbus);
1107:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1108:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
1109:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1110:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* PMBUS13 */
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 24


1111:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1112:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         Arbitration lost, giving up
1113:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
1114:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __HAL_SMBUS_GENERATE_NACK( hsmbus );
1115:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1116:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* TCR may still stretch the SCL */
1117:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (( hsmbus->Instance->ISR & I2C_ISR_TCR ) == I2C_ISR_TCR )
1118:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1119:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         hsmbus->Instance->CR2 |= (((uint32_t) 1 << 16 ) & I2C_CR2_NBYTES);
1120:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1121:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (( hsmbus->Instance->ISR & I2C_ISR_ADDR ) == I2C_ISR_ADDR )
1122:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1123:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         hsmbus->Instance->ICR |= I2C_ICR_ADDRCF;
1124:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1125:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1126:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1127:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Clearing the rest of the transmission, including the HW buffer of peripheral
1128:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
1129:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->Instance->ISR |= I2C_ISR_TXE;
1130:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferCount = 0U;
1131:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferSize = 0U;
1132:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferOptions = 0U;
1133:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1134:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1135:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         Putting the stack back to original state.
1136:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
1137:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_TRANSMIT | SMBUS_SMS_RESPONSE_READY | SMBUS_SMS_PRO
1138:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_IGNORED | SMBUS_SMS_READY;
1139:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
1140:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1141:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif  /* PMBUS13 */
1142:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1143:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if (( error & HAL_SMBUS_ERROR_PECERR ) == HAL_SMBUS_ERROR_PECERR )
1144:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1145:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* just ignore the error if there is no current transaction */
1146:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( hsmbus->State == HAL_SMBUS_STATE_RESET )
1147:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1148:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_DeInit( pStackContext->Device );
1149:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_Init( pStackContext->Device );
1150:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_EnableListen_IT( pStackContext->Device );
1151:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1152:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
1153:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1154:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* otherwise book it in the stack */
1155:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_ERR_PECERR;
1156:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1157:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1158:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if (( error & HAL_SMBUS_ERROR_ACKF ) == HAL_SMBUS_ERROR_ACKF )
1159:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1160:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->PreviousState = hsmbus->State;
1161:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->State = HAL_SMBUS_STATE_READY;
1162:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1163:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* Process Unlocked */
1164:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     __HAL_UNLOCK(pStackContext->Device);
1165:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1166:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* Cease the transmit/receive effort */
1167:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~(SMBUS_SMS_TRANSMIT | SMBUS_SMS_RECEIVE);
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 25


1168:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     STACK_SMBUS_ReadyIfNoAlert(pStackContext);
1169:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1170:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1171:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1172:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     keep any other error marked in the state machine
1173:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1174:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine |= error << 16;
1175:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1176:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1177:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     and clear the record of error in the hal driver
1178:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1179:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
1180:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
1181:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1182:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1183:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  function determines if the address could identify this device.
1184:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1185:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1186:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  AddrMatchCode: Address Match Code
1187:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval ErrorStatus ERROR if address is not recognized as own.
1188:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1189:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** __weak ErrorStatus STACK_SMBUS_AddrAccpt( SMBUS_StackHandleTypeDef *pStackContext, uint16_t AddrMat
1190:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 203              		.loc 1 1190 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 208              		.loc 1 1190 1 is_stmt 0 view .LVU47
 209 0000 0300     		movs	r3, r0
1191:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   ErrorStatus retvalue = ERROR;
 210              		.loc 1 1191 3 is_stmt 1 view .LVU48
 211              	.LVL13:
1192:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1193:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1194:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    A device could have fixed address, support the ARP or answer to a general call.
1195:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1196:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef ARP      /* Address resolution protocol follows */
1197:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1198:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* ARP address match - general call*/
1199:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (AddrMatchCode == SMBUS_ADDR_DEFAULT )
1200:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1201:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* set the flag that the current call is ARP */
1202:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_ARP_AM;
1203:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     retvalue = SUCCESS;
1204:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1205:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /*ARP supported*/
1206:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1207:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
1208:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1209:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* Zone command address */
1210:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( (AddrMatchCode == SMBUS_ADDR_ZONE_READ ) || (AddrMatchCode == SMBUS_ADDR_ZONE_WRITE ))
 212              		.loc 1 1210 3 view .LVU49
 213              		.loc 1 1210 6 is_stmt 0 view .LVU50
 214 0002 5029     		cmp	r1, #80
 215 0004 07D0     		beq	.L18
 216              		.loc 1 1210 49 discriminator 1 view .LVU51
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 26


 217 0006 6E29     		cmp	r1, #110
 218 0008 05D0     		beq	.L18
1191:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   ErrorStatus retvalue = ERROR;
 219              		.loc 1 1191 15 view .LVU52
 220 000a 0120     		movs	r0, #1
 221              	.LVL14:
 222              	.L19:
1211:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1212:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1213:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (( pStackContext->StateMachine & SMBUS_SMS_ZONE_READ ) == SMBUS_SMS_ZONE_READ )
1214:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1215:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       retvalue = ERROR;
1216:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1217:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
1218:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1219:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       retvalue = SUCCESS;
1220:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1221:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1222:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* PMBUS13 */
1223:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1224:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* Own address match */
1225:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (AddrMatchCode == pStackContext->OwnAddress )
 223              		.loc 1 1225 3 is_stmt 1 view .LVU53
 224              		.loc 1 1225 37 is_stmt 0 view .LVU54
 225 000c 2022     		movs	r2, #32
 226 000e 9B5C     		ldrb	r3, [r3, r2]
 227              	.LVL15:
 228              		.loc 1 1225 6 view .LVU55
 229 0010 8B42     		cmp	r3, r1
 230 0012 07D0     		beq	.L24
 231              	.LVL16:
 232              	.L20:
1226:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1227:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     retvalue = SUCCESS;
1228:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1229:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1230:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1231:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****            the STACK_SMBUS_AddrAccpt could be implemented in the user file
1232:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1233:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return retvalue;
 233              		.loc 1 1233 3 is_stmt 1 view .LVU56
1234:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 234              		.loc 1 1234 1 is_stmt 0 view .LVU57
 235              		@ sp needed
 236 0014 7047     		bx	lr
 237              	.LVL17:
 238              	.L18:
1213:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 239              		.loc 1 1213 5 is_stmt 1 view .LVU58
1213:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 240              		.loc 1 1213 24 is_stmt 0 view .LVU59
 241 0016 1A68     		ldr	r2, [r3]
1213:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 242              		.loc 1 1213 8 view .LVU60
 243 0018 D205     		lsls	r2, r2, #23
 244 001a 01D5     		bpl	.L22
1215:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 27


 245              		.loc 1 1215 16 view .LVU61
 246 001c 0120     		movs	r0, #1
 247              	.LVL18:
1215:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 248              		.loc 1 1215 16 view .LVU62
 249 001e F5E7     		b	.L19
 250              	.LVL19:
 251              	.L22:
1219:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 252              		.loc 1 1219 16 view .LVU63
 253 0020 0020     		movs	r0, #0
 254              	.LVL20:
1219:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 255              		.loc 1 1219 16 view .LVU64
 256 0022 F3E7     		b	.L19
 257              	.LVL21:
 258              	.L24:
1227:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 259              		.loc 1 1227 14 view .LVU65
 260 0024 0020     		movs	r0, #0
 261              	.LVL22:
1227:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 262              		.loc 1 1227 14 view .LVU66
 263 0026 F5E7     		b	.L20
 264              		.cfi_endproc
 265              	.LFE49:
 267              		.section	.text.STACK_SMBUS_ExecuteCommandARP,"ax",%progbits
 268              		.align	1
 269              		.weak	STACK_SMBUS_ExecuteCommandARP
 270              		.syntax unified
 271              		.code	16
 272              		.thumb_func
 274              	STACK_SMBUS_ExecuteCommandARP:
 275              	.LVL23:
 276              	.LFB50:
1235:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1236:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1237:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Function optionally extending the ExecuteCommand to be ARP capable
1238:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1239:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the context information for the specified SMBUS stack.
1240:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval HAL_StatusTypeDef response code. Equal STACK_OK if success.
1241:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1242:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** __weak HAL_StatusTypeDef STACK_SMBUS_ExecuteCommandARP( SMBUS_StackHandleTypeDef *pStackContext )
1243:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 277              		.loc 1 1243 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
1244:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   HAL_StatusTypeDef result = STACK_OK;
 282              		.loc 1 1244 3 view .LVU68
1245:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef ARP      /* Address resolution protocol follows */
1246:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t index;
1247:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1248:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Host should implement it's reaction to Host notify protocol and ARP Host notify.
1249:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Regular devices implement all the commands they support.
1250:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   Instead of modifying directly this function, use the weak property to replace it.
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 28


1251:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1252:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1253:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( pStackContext->CurrentCommand == &(PMBUS_COMMANDS_ARP[0]))
1254:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1255:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1256:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       1. reset the AR flag
1257:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1258:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~( SMBUS_SMS_ARP_AR );
1259:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1260:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1261:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       2. regenerate random UDID part - not implemented in this example
1262:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1263:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1264:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if ( pStackContext->CurrentCommand == &(PMBUS_COMMANDS_ARP[1]) )
1265:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1266:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1267:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      1. reset the ARP flags
1268:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1269:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef  DEV_PSA /* persistent address prevents AV reset*/
1270:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~( SMBUS_SMS_ARP_AR );
1271:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #else /* DEV_PSA */
1272:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~( SMBUS_SMS_ARP_AV | SMBUS_SMS_ARP_AR );
1273:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* DEV_PSA */
1274:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1275:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       2. regenerate random UDID part
1276:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1277:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1278:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if ( pStackContext->CurrentCommand ==  &(PMBUS_COMMANDS_ARP[2]))
1279:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1280:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1281:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       1. Copy the UDID to the buffer (preparing answer )
1282:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1283:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     for ( index = 2U; index < 18U; index++ )
1284:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1285:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->Buffer[index] = pStackContext->ARP_UDID[index - 2U];
1286:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1287:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1288:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Buffer[1] = 17U;
1289:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Buffer[18] = pStackContext->OwnAddress;
1290:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1291:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else if ( pStackContext->CurrentCommand == &(PMBUS_COMMANDS_ARP[3]))
1292:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1293:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( (pStackContext->StateMachine & SMBUS_SMS_IGNORED ) == 0U)
1294:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1295:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1296:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        This is a new address assigned by the bus host
1297:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         this slave has to remember it
1298:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        */
1299:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_ARP_AV | SMBUS_SMS_ARP_AR;
1300:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->OwnAddress = pStackContext->Buffer[18];
1301:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->Device->Instance->OAR1 = (I2C_OAR1_OA1EN | pStackContext->Buffer[18]);
1302:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1303:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1304:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
1305:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1306:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* no command selected - could be that the stack NACKed previous write and now is the read phas
1307:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     result = STACK_ERROR;
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 29


1308:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1309:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /*ARP*/
1310:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1311:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1312:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Returning zero means no problem with execution, if reply is expected, then it is correctly plac
1313:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1314:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return result;
 283              		.loc 1 1314 3 view .LVU69
1315:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 284              		.loc 1 1315 1 is_stmt 0 view .LVU70
 285 0000 0020     		movs	r0, #0
 286              	.LVL24:
 287              		.loc 1 1315 1 view .LVU71
 288              		@ sp needed
 289 0002 7047     		bx	lr
 290              		.cfi_endproc
 291              	.LFE50:
 293              		.section	.text.STACK_SMBUS_LocateCommand,"ax",%progbits
 294              		.align	1
 295              		.weak	STACK_SMBUS_LocateCommand
 296              		.syntax unified
 297              		.code	16
 298              		.thumb_func
 300              	STACK_SMBUS_LocateCommand:
 301              	.LVL25:
 302              	.LFB51:
1316:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1317:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef ARP
1318:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1319:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1320:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief a subroutine of the LocateCommand called in case or ARP
1321:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1322:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1323:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  commandCode : the command code byte value read from input buffer
1324:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
1325:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1326:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void STACK_SMBUS_LocateCommandARP( SMBUS_StackHandleTypeDef *pStackContext, uint8_t commandCode )
1327:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
1328:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   switch ( commandCode )
1329:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1330:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef  DEV_DIS /* discoverable device only */
1331:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     case SMBUS_ARP_CC_PREPARE:
1332:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* Prepare for ARP command incoming */
1333:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = &(PMBUS_COMMANDS_ARP[0]);
1334:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       break;
1335:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     case SMBUS_ARP_CC_RESET:
1336:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* ARP reset command incoming */
1337:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = &(PMBUS_COMMANDS_ARP[1]);
1338:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       break;
1339:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     case SMBUS_ARP_CC_GET_ID:
1340:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* ID reading command - we only answer if address is not resolved yet */
1341:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( ( pStackContext->StateMachine & SMBUS_SMS_ARP_AR ) == 0 )
1342:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1343:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->CurrentCommand = &(PMBUS_COMMANDS_ARP[2]);
1344:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1345:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
1346:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 30


1347:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* do the best to avoid replying on that command */
1348:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine |= SMBUS_SMS_IGNORED;
1349:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1350:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       break;
1351:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     case SMBUS_ARP_CC_ASSIGN:
1352:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* Address assignment from host */
1353:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = &(PMBUS_COMMANDS_ARP[3]);
1354:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       break;
1355:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* DEV_DIS */
1356:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     default:
1357:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (( pStackContext->StateMachine & SMBUS_SMS_ARP_AV ) == SMBUS_SMS_ARP_AV )
1358:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1359:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* directed command for this device only, address must be valid then */
1360:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if ( commandCode ==  ( pStackContext->OwnAddress | 0x01U ) )
1361:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
1362:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* GetID again */
1363:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->CurrentCommand = &(PMBUS_COMMANDS_ARP[2]);
1364:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
1365:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef DEV_DIS
1366:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         else if ( commandCode == pStackContext->OwnAddress )
1367:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
1368:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* reset command */
1369:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->CurrentCommand = &(PMBUS_COMMANDS_ARP[1]);
1370:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
1371:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* DEV_DIS */
1372:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1373:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       break;
1374:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1375:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return;
1376:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
1377:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /*ARP */
1378:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1379:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1380:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  locates a received command in the supported command table
1381:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1382:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1383:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
1384:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1385:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** __weak void STACK_SMBUS_LocateCommand( SMBUS_StackHandleTypeDef *pStackContext )
1386:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 303              		.loc 1 1386 1 is_stmt 1 view -0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307              		.loc 1 1386 1 is_stmt 0 view .LVU73
 308 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 309              		.cfi_def_cfa_offset 20
 310              		.cfi_offset 4, -20
 311              		.cfi_offset 5, -16
 312              		.cfi_offset 6, -12
 313              		.cfi_offset 7, -8
 314              		.cfi_offset 14, -4
1387:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t       commandCode = pStackContext->Buffer[0];
 315              		.loc 1 1387 3 is_stmt 1 view .LVU74
 316              		.loc 1 1387 17 is_stmt 0 view .LVU75
 317 0002 2323     		movs	r3, #35
 318 0004 C65C     		ldrb	r6, [r0, r3]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 31


 319              	.LVL26:
1388:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef      DENSE_CMD_TBL
1389:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t      current, low, top;
 320              		.loc 1 1389 3 is_stmt 1 view .LVU76
1390:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
1391:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1392:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef  ARP
1393:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (( pStackContext->StateMachine & SMBUS_SMS_ARP_AM ) == SMBUS_SMS_ARP_AM )
1394:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1395:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* on default device address we do not seek in default command table */
1396:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     STACK_SMBUS_LocateCommandARP( pStackContext, commandCode );
1397:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1398:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1399:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
1400:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* ARP treatment */
1401:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1402:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1403:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        Code searching for command based on command code
1404:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1405:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef      DENSE_CMD_TBL
1406:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1407:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1408:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       initializing the command code search - the table must have all commands sorted, but there may
1409:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1410:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     low = 0U;
 321              		.loc 1 1410 5 view .LVU77
1411:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     top = pStackContext->CMD_tableSize - 1U;
 322              		.loc 1 1411 5 view .LVU78
 323              		.loc 1 1411 24 is_stmt 0 view .LVU79
 324 0006 4469     		ldr	r4, [r0, #20]
 325              		.loc 1 1411 9 view .LVU80
 326 0008 013C     		subs	r4, r4, #1
 327              	.LVL27:
1412:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
 328              		.loc 1 1412 5 is_stmt 1 view .LVU81
 329              		.loc 1 1412 35 is_stmt 0 view .LVU82
 330 000a 0023     		movs	r3, #0
 331 000c C360     		str	r3, [r0, #12]
1413:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1414:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     while ( top >= low )
 332              		.loc 1 1414 5 is_stmt 1 view .LVU83
1410:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     top = pStackContext->CMD_tableSize - 1U;
 333              		.loc 1 1410 9 is_stmt 0 view .LVU84
 334 000e 0025     		movs	r5, #0
 335              		.loc 1 1414 11 view .LVU85
 336 0010 02E0     		b	.L27
 337              	.LVL28:
 338              	.L33:
1415:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1416:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1417:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         Pick interval half
1418:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        */
1419:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       current = ( low + top ) >> 1 ;
1420:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (pStackContext->CMD_table[current].cmnd_code == commandCode)
1421:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1422:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
1423:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           we have found our command
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 32


1424:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****          */
1425:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->CurrentCommand = &(pStackContext->CMD_table[current]);
 339              		.loc 1 1425 9 is_stmt 1 view .LVU86
 340              		.loc 1 1425 39 is_stmt 0 view .LVU87
 341 0012 C760     		str	r7, [r0, #12]
1426:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         return;
 342              		.loc 1 1426 9 is_stmt 1 view .LVU88
 343              	.LVL29:
 344              	.L26:
1427:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1428:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else if (pStackContext->CMD_table[current].cmnd_code < commandCode)
1429:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1430:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
1431:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           Look at upper half
1432:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****          */
1433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         low = current + 1U;
1434:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1435:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
1436:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1437:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         top = current - 1U;
1438:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1439:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1440:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #else
1441:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1442:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Simple command table - command code equals the table index
1443:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1444:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &(pStackContext->CMD_table[commandCode]);
1445:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1446:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* a sanity check */
1447:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( pStackContext->CurrentCommand->cmnd_code != commandCode )
1448:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1449:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = NULL;
1450:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1451:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif
1452:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1453:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 345              		.loc 1 1453 1 is_stmt 0 view .LVU89
 346              		@ sp needed
 347              	.LVL30:
 348              	.LVL31:
 349              	.LVL32:
 350              		.loc 1 1453 1 view .LVU90
 351 0014 F0BD     		pop	{r4, r5, r6, r7, pc}
 352              	.LVL33:
 353              	.L30:
1437:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 354              		.loc 1 1437 9 is_stmt 1 view .LVU91
1437:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 355              		.loc 1 1437 13 is_stmt 0 view .LVU92
 356 0016 5C1E     		subs	r4, r3, #1
 357              	.LVL34:
 358              	.L27:
1414:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 359              		.loc 1 1414 17 is_stmt 1 view .LVU93
 360 0018 A542     		cmp	r5, r4
 361 001a FBD8     		bhi	.L26
1419:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (pStackContext->CMD_table[current].cmnd_code == commandCode)
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 33


 362              		.loc 1 1419 7 view .LVU94
1419:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (pStackContext->CMD_table[current].cmnd_code == commandCode)
 363              		.loc 1 1419 23 is_stmt 0 view .LVU95
 364 001c 2B19     		adds	r3, r5, r4
1419:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (pStackContext->CMD_table[current].cmnd_code == commandCode)
 365              		.loc 1 1419 15 view .LVU96
 366 001e 5B08     		lsrs	r3, r3, #1
 367              	.LVL35:
1420:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 368              		.loc 1 1420 7 is_stmt 1 view .LVU97
1420:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 369              		.loc 1 1420 24 is_stmt 0 view .LVU98
 370 0020 0169     		ldr	r1, [r0, #16]
1420:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 371              		.loc 1 1420 35 view .LVU99
 372 0022 9A00     		lsls	r2, r3, #2
 373 0024 8F18     		adds	r7, r1, r2
1420:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 374              		.loc 1 1420 44 view .LVU100
 375 0026 8A5C     		ldrb	r2, [r1, r2]
1420:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 376              		.loc 1 1420 10 view .LVU101
 377 0028 B242     		cmp	r2, r6
 378 002a F2D0     		beq	.L33
1428:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 379              		.loc 1 1428 12 is_stmt 1 view .LVU102
1428:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 380              		.loc 1 1428 15 is_stmt 0 view .LVU103
 381 002c F3D2     		bcs	.L30
1433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 382              		.loc 1 1433 9 is_stmt 1 view .LVU104
1433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 383              		.loc 1 1433 13 is_stmt 0 view .LVU105
 384 002e 5D1C     		adds	r5, r3, #1
 385              	.LVL36:
1433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 386              		.loc 1 1433 13 view .LVU106
 387 0030 F2E7     		b	.L27
 388              		.cfi_endproc
 389              	.LFE51:
 391              		.section	.text.STACK_SMBUS_AlertClbk,"ax",%progbits
 392              		.align	1
 393              		.weak	STACK_SMBUS_AlertClbk
 394              		.syntax unified
 395              		.code	16
 396              		.thumb_func
 398              	STACK_SMBUS_AlertClbk:
 399              	.LVL37:
 400              	.LFB52:
1454:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1455:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1456:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  This callback informs the host side application SW that an Alert has been
1457:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *         treated and there is received alert address in the context.
1458:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1459:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1460:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
1461:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 34


1462:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** __weak void STACK_SMBUS_AlertClbk( SMBUS_StackHandleTypeDef *pStackContext )
1463:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 401              		.loc 1 1463 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
1464:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1465:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    Do not modify this function directly, replace it with own version in your code
1466:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1467:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return;
 406              		.loc 1 1467 3 view .LVU108
1468:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 407              		.loc 1 1468 1 is_stmt 0 view .LVU109
 408              		@ sp needed
 409 0000 7047     		bx	lr
 410              		.cfi_endproc
 411              	.LFE52:
 413              		.section	.text.STACK_SMBUS_Init,"ax",%progbits
 414              		.align	1
 415              		.global	STACK_SMBUS_Init
 416              		.syntax unified
 417              		.code	16
 418              		.thumb_func
 420              	STACK_SMBUS_Init:
 421              	.LVL38:
 422              	.LFB54:
1469:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1470:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1471:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  check if alert is pending and treat it, otherwise reset state machine
1472:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1473:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1474:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval None
1475:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1476:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** void STACK_SMBUS_ReadyIfNoAlert( SMBUS_StackHandleTypeDef *pStackContext )
1477:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
1478:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1479:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ((pStackContext->StateMachine & SMBUS_SMS_ALERT_PENDING) == SMBUS_SMS_ALERT_PENDING )
1480:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1481:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1482:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       During a command processing, a device signalled an alert
1483:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1484:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (pStackContext->CurrentCommand != &ALERT_RESPONSE)
1485:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1486:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1487:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        Last command was not an alert response - we send alert response
1488:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        */
1489:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = &ALERT_RESPONSE;
1490:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_READY;
1491:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_HostRead( pStackContext, &(pStackContext->OwnAddress), SMBUS_ADDR_ARA);
1492:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1493:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
1494:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1495:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1496:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        Means we already sent alert response and the address has been read
1497:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        */
1498:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_READY | SMBUS_SMS_ALERT_ADDRESS;
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 35


1499:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_ALERT_PENDING;
1500:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1501:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1502:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        the callback...
1503:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****        */
1504:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_AlertClbk( pStackContext );
1505:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1506:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1507:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
1508:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1509:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1510:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     No alert, Master is ready to poke another device
1511:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_READY;
1513:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
1514:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1515:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1516:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       ...and return to listen mode
1517:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1518:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_EnableListen_IT( pStackContext->Device );
1519:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1520:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
1521:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1522:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1523:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS initialization routine.
1524:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1525:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1526:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval SMBus stack return code
1527:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1528:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** HAL_StatusTypeDef STACK_SMBUS_Init( SMBUS_StackHandleTypeDef *pStackContext )
1529:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 423              		.loc 1 1529 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		.loc 1 1529 1 is_stmt 0 view .LVU111
 428 0000 10B5     		push	{r4, lr}
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 4, -8
 431              		.cfi_offset 14, -4
1530:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              index = 0U;
 432              		.loc 1 1530 3 is_stmt 1 view .LVU112
 433              	.LVL39:
1531:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   HAL_StatusTypeDef     result = STACK_OK;
 434              		.loc 1 1531 3 view .LVU113
1532:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1533:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   while ( SMBUSInstancesList[index] != NULL )
 435              		.loc 1 1533 3 view .LVU114
1530:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   HAL_StatusTypeDef     result = STACK_OK;
 436              		.loc 1 1530 25 is_stmt 0 view .LVU115
 437 0002 0023     		movs	r3, #0
 438              	.LVL40:
 439              	.L36:
 440              		.loc 1 1533 37 is_stmt 1 view .LVU116
 441              		.loc 1 1533 29 is_stmt 0 view .LVU117
 442 0004 0B4A     		ldr	r2, .L38
 443 0006 9900     		lsls	r1, r3, #2
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 36


 444 0008 8A58     		ldr	r2, [r1, r2]
 445              		.loc 1 1533 37 view .LVU118
 446 000a 002A     		cmp	r2, #0
 447 000c 10D1     		bne	.L37
1534:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1535:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     index++;
1536:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1537:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1538:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->SlaveAddress = 0U;
 448              		.loc 1 1538 3 is_stmt 1 view .LVU119
 449              		.loc 1 1538 31 is_stmt 0 view .LVU120
 450 000e 0021     		movs	r1, #0
 451 0010 C183     		strh	r1, [r0, #30]
1539:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1540:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUSInstancesList[index] = pStackContext;
 452              		.loc 1 1540 3 is_stmt 1 view .LVU121
 453              		.loc 1 1540 29 is_stmt 0 view .LVU122
 454 0012 084A     		ldr	r2, .L38
 455 0014 9B00     		lsls	r3, r3, #2
 456              	.LVL41:
 457              		.loc 1 1540 29 view .LVU123
 458 0016 9850     		str	r0, [r3, r2]
1541:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1542:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1543:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    No mode, nothing going on
1544:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1545:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine |= SMBUS_SMS_READY;
 459              		.loc 1 1545 3 is_stmt 1 view .LVU124
 460              		.loc 1 1545 16 is_stmt 0 view .LVU125
 461 0018 0368     		ldr	r3, [r0]
 462              		.loc 1 1545 31 view .LVU126
 463 001a 0122     		movs	r2, #1
 464 001c 1343     		orrs	r3, r2
 465 001e 0360     		str	r3, [r0]
1546:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->OpMode = 0U;
 466              		.loc 1 1546 3 is_stmt 1 view .LVU127
 467              		.loc 1 1546 25 is_stmt 0 view .LVU128
 468 0020 0022     		movs	r2, #0
 469 0022 2123     		movs	r3, #33
 470 0024 C254     		strb	r2, [r0, r3]
1547:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1548:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
1549:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /* initializing the Zone settings */
1550:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->TheZone = ZERO_ZONE;
 471              		.loc 1 1550 3 is_stmt 1 view .LVU129
 472              		.loc 1 1550 26 is_stmt 0 view .LVU130
 473 0026 8161     		str	r1, [r0, #24]
1551:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* PMBUS13 */
1552:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1553:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef ALERT
1554:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1555:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     If master is initialized
1556:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1557:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (( pStackContext->Device->Instance->CR1 & SMBUS_PERIPHERAL_MODE_SMBUS_HOST ) == SMBUS_PERIPHER
1558:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1559:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1560:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      Alert is by default enabled for a host
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 37


1561:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1562:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     result = HAL_SMBUS_EnableAlert_IT( pStackContext->Device );
1563:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1564:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* ALERT */
1565:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1566:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1567:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     the device listens for common commands, the host for notify protocol
1568:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1569:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( result == STACK_OK )
 474              		.loc 1 1569 3 is_stmt 1 view .LVU131
1570:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1571:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     return HAL_SMBUS_EnableListen_IT( pStackContext->Device );
 475              		.loc 1 1571 5 view .LVU132
 476              		.loc 1 1571 12 is_stmt 0 view .LVU133
 477 0028 4068     		ldr	r0, [r0, #4]
 478              	.LVL42:
 479              		.loc 1 1571 12 view .LVU134
 480 002a FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 481              	.LVL43:
1572:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1573:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
1574:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1575:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     return result;
1576:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1577:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 482              		.loc 1 1577 1 view .LVU135
 483              		@ sp needed
 484 002e 10BD     		pop	{r4, pc}
 485              	.LVL44:
 486              	.L37:
1535:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 487              		.loc 1 1535 5 is_stmt 1 view .LVU136
1535:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 488              		.loc 1 1535 10 is_stmt 0 view .LVU137
 489 0030 0133     		adds	r3, r3, #1
 490              	.LVL45:
1535:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 491              		.loc 1 1535 10 view .LVU138
 492 0032 E7E7     		b	.L36
 493              	.L39:
 494              		.align	2
 495              	.L38:
 496 0034 00000000 		.word	SMBUSInstancesList
 497              		.cfi_endproc
 498              	.LFE54:
 500              		.section	.text.STACK_SMBUS_GetBuffer,"ax",%progbits
 501              		.align	1
 502              		.global	STACK_SMBUS_GetBuffer
 503              		.syntax unified
 504              		.code	16
 505              		.thumb_func
 507              	STACK_SMBUS_GetBuffer:
 508              	.LVL46:
 509              	.LFB55:
1578:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1579:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1580:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS IO buffer access function. Returns a valid address if buffer can be written by ap
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 38


1581:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *        Returns NULL if the driver is busy using the buffer. Application should not store the po
1582:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *        and always retrieve the buffer this way to check availability.
1583:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1584:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the configuration information for the specified SMBUS.
1585:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval I/O buffer
1586:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1587:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** uint8_t *STACK_SMBUS_GetBuffer( SMBUS_StackHandleTypeDef *pStackContext )
1588:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 510              		.loc 1 1588 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
1589:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t *pResult;
 515              		.loc 1 1589 3 view .LVU140
1590:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1591:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     return NULL if the driver is busy
1592:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1593:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (
 516              		.loc 1 1593 3 view .LVU141
1594:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( pStackContext->Device->State != HAL_SMBUS_STATE_READY ) &&
 517              		.loc 1 1594 20 is_stmt 0 view .LVU142
 518 0000 4368     		ldr	r3, [r0, #4]
 519              		.loc 1 1594 28 view .LVU143
 520 0002 9A6C     		ldr	r2, [r3, #72]
1593:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( pStackContext->Device->State != HAL_SMBUS_STATE_READY ) &&
 521              		.loc 1 1593 6 view .LVU144
 522 0004 012A     		cmp	r2, #1
 523 0006 02D0     		beq	.L41
1595:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     (( pStackContext->Device->State & HAL_SMBUS_STATE_LISTEN ) == 0U )
 524              		.loc 1 1595 29 view .LVU145
 525 0008 9B6C     		ldr	r3, [r3, #72]
1594:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( pStackContext->Device->State != HAL_SMBUS_STATE_READY ) &&
 526              		.loc 1 1594 63 view .LVU146
 527 000a 1B07     		lsls	r3, r3, #28
 528 000c 01D5     		bpl	.L43
 529              	.L41:
1596:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   )
1597:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1598:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pResult = NULL;
1599:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1600:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   else
1601:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1602:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1603:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       starts at second position, first is reserved for the command code
1604:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      */
1605:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pResult = &(pStackContext->Buffer[1]);
 530              		.loc 1 1605 5 is_stmt 1 view .LVU147
 531              		.loc 1 1605 13 is_stmt 0 view .LVU148
 532 000e 2430     		adds	r0, r0, #36
 533              	.LVL47:
 534              	.L40:
1606:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1607:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return pResult;
1608:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 535              		.loc 1 1608 1 view .LVU149
 536              		@ sp needed
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 39


 537 0010 7047     		bx	lr
 538              	.LVL48:
 539              	.L43:
1598:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 540              		.loc 1 1598 13 view .LVU150
 541 0012 0020     		movs	r0, #0
 542              	.LVL49:
1607:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 543              		.loc 1 1607 3 is_stmt 1 view .LVU151
1607:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 544              		.loc 1 1607 10 is_stmt 0 view .LVU152
 545 0014 FCE7     		b	.L40
 546              		.cfi_endproc
 547              	.LFE55:
 549              		.section	.text.STACK_SMBUS_HostCommand,"ax",%progbits
 550              		.align	1
 551              		.global	STACK_SMBUS_HostCommand
 552              		.syntax unified
 553              		.code	16
 554              		.thumb_func
 556              	STACK_SMBUS_HostCommand:
 557              	.LVL50:
 558              	.LFB56:
1609:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1610:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1611:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS master command transmit.
1612:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1613:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the context information for the specified SMBUS stack.
1614:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pCommand : description of the command to be transmitted, NULL for quick command
1615:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  address : slave address to be used in the transmission
1616:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  direction : either READ or WRITE, some commands have the choice with the same ordinal.
1617:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                     Do not use BLOCK - it is tied to command definition and implicit.
1618:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                     Leave zero for process call.
1619:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval SMBus stack return code
1620:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1621:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** HAL_StatusTypeDef STACK_SMBUS_HostCommand(SMBUS_StackHandleTypeDef *pStackContext, st_command_t *pC
1622:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     uint16_t address, uint32_t direction)
1623:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 559              		.loc 1 1623 1 is_stmt 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 8
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		.loc 1 1623 1 is_stmt 0 view .LVU154
 564 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 565              		.cfi_def_cfa_offset 20
 566              		.cfi_offset 4, -20
 567              		.cfi_offset 5, -16
 568              		.cfi_offset 6, -12
 569              		.cfi_offset 7, -8
 570              		.cfi_offset 14, -4
 571 0002 85B0     		sub	sp, sp, #20
 572              		.cfi_def_cfa_offset 40
 573 0004 0400     		movs	r4, r0
 574 0006 0D00     		movs	r5, r1
 575 0008 0392     		str	r2, [sp, #12]
 576 000a 1F00     		movs	r7, r3
1624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   HAL_StatusTypeDef     result = STACK_BUSY;
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 40


 577              		.loc 1 1624 3 is_stmt 1 view .LVU155
 578              	.LVL51:
1625:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_FRAME;
 579              		.loc 1 1625 3 view .LVU156
1626:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t               *com_buffer;
 580              		.loc 1 1626 3 view .LVU157
1627:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint16_t              size;
 581              		.loc 1 1627 3 view .LVU158
1628:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1629:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1630:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     First check status of the SMBUS - no transaction ongoing
1631:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1632:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( ( (pStackContext->StateMachine) & SMBUS_SMS_ACTIVE_MASK ) == 0U )
 582              		.loc 1 1632 3 view .LVU159
 583              		.loc 1 1632 24 is_stmt 0 view .LVU160
 584 000c 0268     		ldr	r2, [r0]
 585              	.LVL52:
 586              		.loc 1 1632 40 view .LVU161
 587 000e 5E21     		movs	r1, #94
 588              	.LVL53:
 589              		.loc 1 1632 40 view .LVU162
 590 0010 0E00     		movs	r6, r1
 591 0012 1640     		ands	r6, r2
 592              		.loc 1 1632 6 view .LVU163
 593 0014 1142     		tst	r1, r2
 594 0016 02D0     		beq	.L62
1624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_FRAME;
 595              		.loc 1 1624 25 view .LVU164
 596 0018 0220     		movs	r0, #2
 597              	.LVL54:
 598              	.L45:
1633:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1634:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1635:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     becoming master, not listening any more
1636:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1637:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_DisableListen_IT( pStackContext->Device );
1638:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1639:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( pCommand == NULL )
1640:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1641:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1642:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       quick command case
1643:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
1644:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       size = 0U;
1645:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC;
1646:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1647:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* set buffer to NULL to remove autoend and manage STOP by SW */
1648:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       com_buffer = NULL;
1649:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1650:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
1651:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1652:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* set buffer to current context */
1653:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       com_buffer = pStackContext->Buffer;
1654:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1655:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1656:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           Remembering the address and command code for case of further processing of non-trivial co
1657:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         */
1658:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->SlaveAddress = address;
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 41


1659:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = pCommand;
1660:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1661:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1662:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       First byte, the command code is transmitted
1663:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
1664:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       com_buffer[0] = pCommand->cmnd_code;
1665:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1666:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( (( pCommand->cmnd_query & BLOCK ) == BLOCK ) && ( direction != READ ) )
1667:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1668:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
1669:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             Block write and process call with data size prepared in the buffer.
1670:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             Data size is limited to STACK_NBYTE_SIZE
1671:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
1672:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (com_buffer[1] > STACK_NBYTE_SIZE )
1673:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
1674:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           com_buffer[1] = STACK_NBYTE_SIZE;
1675:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
1676:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         size = 2U + com_buffer[1];            /* 1 cmd code + 1 count + data size */
1677:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1678:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
1679:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1680:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if ( direction == READ )
1681:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
1682:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
1683:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             transmitting only the command code, then begins the read phase
1684:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
1685:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           size = 1U;
1686:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
1687:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         else
1688:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
1689:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
1690:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             fixed size write
1691:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
1692:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           size = pCommand->cmnd_master_Tx_size;
1693:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
1694:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1695:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1696:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( pCommand->cmnd_query == BLK_PRC_CALL)
1697:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1698:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
1699:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           Process call starts as BLOCK_WRITE mode
1700:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         */
1701:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->OpMode = BLOCK_WRITE;
1702:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         xFerOptions = SMBUS_FIRST_FRAME;
1703:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1704:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       else
1705:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1706:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /*
1707:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           Check direction sanity and mark direction (mainly for READ_OR_WRITE kind of command)
1708:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         */
1709:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         if (
1710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( ( pCommand->cmnd_query & READ_OR_WRITE ) == READ_OR_WRITE ) &&
1711:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( ( direction != WRITE ) && ( direction != READ ) )
1712:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         )
1713:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
1714:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           result = STACK_ERROR;
1715:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 42


1716:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         else
1717:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
1718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->OpMode = (uint8_t)direction;
1719:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1720:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
1721:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           In case of Write this is a last frame too
1722:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           */
1723:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if (( direction == WRITE ) || ( direction == BLOCK_WRITE ))
1724:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
1725:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
1726:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               Size of transmission may include the PEC byte
1727:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               */
1728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS
1729:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
1730:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
1731:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               size += 1U; /* PEC_SIZE */
1732:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
1733:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
1734:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
1735:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1736:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1737:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( result != STACK_ERROR )
1739:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1740:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1741:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1742:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Initiating a transmission - even for a Read the command code is sent first
1743:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
1744:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
1745:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_READY;
1746:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1747:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /*
1748:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         Sending the data and logging the result
1749:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       */
1750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       result = HAL_SMBUS_Master_Transmit_IT( pStackContext->Device, address, com_buffer, size, xFer
1751:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (result != HAL_OK )
1752:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1753:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         pStackContext->StateMachine |= SMBUS_SMS_ERROR;
1754:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1755:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1756:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1757:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return result;
 599              		.loc 1 1757 3 is_stmt 1 view .LVU165
1758:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 600              		.loc 1 1758 1 is_stmt 0 view .LVU166
 601 001a 05B0     		add	sp, sp, #20
 602              		@ sp needed
 603              	.LVL55:
 604              	.LVL56:
 605              		.loc 1 1758 1 view .LVU167
 606 001c F0BD     		pop	{r4, r5, r6, r7, pc}
 607              	.LVL57:
 608              	.L62:
1637:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 609              		.loc 1 1637 5 is_stmt 1 view .LVU168
 610 001e 4068     		ldr	r0, [r0, #4]
 611              	.LVL58:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 43


1637:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 612              		.loc 1 1637 5 is_stmt 0 view .LVU169
 613 0020 FFF7FEFF 		bl	HAL_SMBUS_DisableListen_IT
 614              	.LVL59:
1639:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 615              		.loc 1 1639 5 is_stmt 1 view .LVU170
1639:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 616              		.loc 1 1639 8 is_stmt 0 view .LVU171
 617 0024 002D     		cmp	r5, #0
 618 0026 4BD0     		beq	.L56
1653:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 619              		.loc 1 1653 7 is_stmt 1 view .LVU172
1653:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 620              		.loc 1 1653 18 is_stmt 0 view .LVU173
 621 0028 2100     		movs	r1, r4
 622 002a 2331     		adds	r1, r1, #35
 623 002c 0A00     		movs	r2, r1
 624              	.LVL60:
1658:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = pCommand;
 625              		.loc 1 1658 7 is_stmt 1 view .LVU174
1658:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->CurrentCommand = pCommand;
 626              		.loc 1 1658 35 is_stmt 0 view .LVU175
 627 002e 039B     		ldr	r3, [sp, #12]
 628 0030 E383     		strh	r3, [r4, #30]
1659:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 629              		.loc 1 1659 7 is_stmt 1 view .LVU176
1659:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 630              		.loc 1 1659 37 is_stmt 0 view .LVU177
 631 0032 E560     		str	r5, [r4, #12]
1664:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 632              		.loc 1 1664 7 is_stmt 1 view .LVU178
1664:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 633              		.loc 1 1664 31 is_stmt 0 view .LVU179
 634 0034 2978     		ldrb	r1, [r5]
 635              	.LVL61:
1664:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 636              		.loc 1 1664 21 view .LVU180
 637 0036 2323     		movs	r3, #35
 638 0038 E154     		strb	r1, [r4, r3]
1666:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 639              		.loc 1 1666 7 is_stmt 1 view .LVU181
1666:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 640              		.loc 1 1666 23 is_stmt 0 view .LVU182
 641 003a 6B78     		ldrb	r3, [r5, #1]
1666:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 642              		.loc 1 1666 10 view .LVU183
 643 003c DB06     		lsls	r3, r3, #27
 644 003e 1AD5     		bpl	.L47
1666:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 645              		.loc 1 1666 57 discriminator 1 view .LVU184
 646 0040 202F     		cmp	r7, #32
 647 0042 1CD0     		beq	.L57
1672:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 648              		.loc 1 1672 9 is_stmt 1 view .LVU185
1672:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 649              		.loc 1 1672 23 is_stmt 0 view .LVU186
 650 0044 2423     		movs	r3, #36
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 44


 651 0046 E35C     		ldrb	r3, [r4, r3]
1672:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 652              		.loc 1 1672 12 view .LVU187
 653 0048 282B     		cmp	r3, #40
 654 004a 02D9     		bls	.L49
1674:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 655              		.loc 1 1674 11 is_stmt 1 view .LVU188
1674:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 656              		.loc 1 1674 25 is_stmt 0 view .LVU189
 657 004c 2423     		movs	r3, #36
 658 004e 2821     		movs	r1, #40
 659 0050 E154     		strb	r1, [r4, r3]
 660              	.L49:
1676:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 661              		.loc 1 1676 9 is_stmt 1 view .LVU190
1676:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 662              		.loc 1 1676 31 is_stmt 0 view .LVU191
 663 0052 2423     		movs	r3, #36
 664 0054 E35C     		ldrb	r3, [r4, r3]
1676:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 665              		.loc 1 1676 14 view .LVU192
 666 0056 0233     		adds	r3, r3, #2
 667              	.LVL62:
 668              	.L48:
1696:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 669              		.loc 1 1696 7 is_stmt 1 view .LVU193
1696:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 670              		.loc 1 1696 20 is_stmt 0 view .LVU194
 671 0058 6978     		ldrb	r1, [r5, #1]
1696:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 672              		.loc 1 1696 10 view .LVU195
 673 005a 9029     		cmp	r1, #144
 674 005c 13D0     		beq	.L63
1709:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( ( pCommand->cmnd_query & READ_OR_WRITE ) == READ_OR_WRITE ) &&
 675              		.loc 1 1709 9 is_stmt 1 view .LVU196
1709:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( ( pCommand->cmnd_query & READ_OR_WRITE ) == READ_OR_WRITE ) &&
 676              		.loc 1 1709 12 is_stmt 0 view .LVU197
 677 005e 6020     		movs	r0, #96
 678 0060 0140     		ands	r1, r0
 679 0062 6029     		cmp	r1, #96
 680 0064 14D0     		beq	.L64
1718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 681              		.loc 1 1718 11 is_stmt 1 view .LVU198
1718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 682              		.loc 1 1718 33 is_stmt 0 view .LVU199
 683 0066 2121     		movs	r1, #33
 684 0068 6754     		strb	r7, [r4, r1]
1723:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 685              		.loc 1 1723 11 is_stmt 1 view .LVU200
1723:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 686              		.loc 1 1723 14 is_stmt 0 view .LVU201
 687 006a 402F     		cmp	r7, #64
 688 006c 1BD0     		beq	.L54
 689              	.L53:
1723:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 690              		.loc 1 1723 38 discriminator 1 view .LVU202
 691 006e 502F     		cmp	r7, #80
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 45


 692 0070 19D0     		beq	.L54
1624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_FRAME;
 693              		.loc 1 1624 25 view .LVU203
 694 0072 0220     		movs	r0, #2
 695 0074 29E0     		b	.L46
 696              	.LVL63:
 697              	.L47:
1680:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 698              		.loc 1 1680 9 is_stmt 1 view .LVU204
1680:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 699              		.loc 1 1680 12 is_stmt 0 view .LVU205
 700 0076 202F     		cmp	r7, #32
 701 0078 03D0     		beq	.L58
1692:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 702              		.loc 1 1692 11 is_stmt 1 view .LVU206
1692:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 703              		.loc 1 1692 26 is_stmt 0 view .LVU207
 704 007a AB78     		ldrb	r3, [r5, #2]
 705              	.LVL64:
1692:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 706              		.loc 1 1692 26 view .LVU208
 707 007c ECE7     		b	.L48
 708              	.LVL65:
 709              	.L57:
1685:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 710              		.loc 1 1685 16 view .LVU209
 711 007e 0123     		movs	r3, #1
 712 0080 EAE7     		b	.L48
 713              	.L58:
 714 0082 0123     		movs	r3, #1
 715 0084 E8E7     		b	.L48
 716              	.LVL66:
 717              	.L63:
1701:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         xFerOptions = SMBUS_FIRST_FRAME;
 718              		.loc 1 1701 9 is_stmt 1 view .LVU210
1701:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         xFerOptions = SMBUS_FIRST_FRAME;
 719              		.loc 1 1701 31 is_stmt 0 view .LVU211
 720 0086 6F39     		subs	r1, r1, #111
 721 0088 5020     		movs	r0, #80
 722 008a 6054     		strb	r0, [r4, r1]
1702:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 723              		.loc 1 1702 9 is_stmt 1 view .LVU212
1624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_FRAME;
 724              		.loc 1 1624 25 is_stmt 0 view .LVU213
 725 008c 4E38     		subs	r0, r0, #78
 726 008e 1CE0     		b	.L46
 727              	.L64:
1710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( ( direction != WRITE ) && ( direction != READ ) )
 728              		.loc 1 1710 73 view .LVU214
 729 0090 402F     		cmp	r7, #64
 730 0092 06D0     		beq	.L52
1711:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         )
 731              		.loc 1 1711 36 view .LVU215
 732 0094 202F     		cmp	r7, #32
 733 0096 01D0     		beq	.L65
1714:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 734              		.loc 1 1714 18 view .LVU216
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 46


 735 0098 0120     		movs	r0, #1
 736 009a 16E0     		b	.L46
 737              	.L65:
1718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 738              		.loc 1 1718 11 is_stmt 1 view .LVU217
1718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 739              		.loc 1 1718 33 is_stmt 0 view .LVU218
 740 009c 3F39     		subs	r1, r1, #63
 741 009e 6754     		strb	r7, [r4, r1]
1723:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 742              		.loc 1 1723 11 is_stmt 1 view .LVU219
 743 00a0 E5E7     		b	.L53
 744              	.L52:
1718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 745              		.loc 1 1718 11 view .LVU220
1718:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 746              		.loc 1 1718 33 is_stmt 0 view .LVU221
 747 00a2 2121     		movs	r1, #33
 748 00a4 6754     		strb	r7, [r4, r1]
1723:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 749              		.loc 1 1723 11 is_stmt 1 view .LVU222
 750              	.L54:
1728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 751              		.loc 1 1728 13 view .LVU223
1728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 752              		.loc 1 1728 78 is_stmt 0 view .LVU224
 753 00a6 2168     		ldr	r1, [r4]
1728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 754              		.loc 1 1728 93 view .LVU225
 755 00a8 8020     		movs	r0, #128
 756 00aa C004     		lsls	r0, r0, #19
 757 00ac 0140     		ands	r1, r0
1728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 758              		.loc 1 1728 25 view .LVU226
 759 00ae 8026     		movs	r6, #128
 760 00b0 B604     		lsls	r6, r6, #18
 761 00b2 0E43     		orrs	r6, r1
 762              	.LVL67:
1729:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 763              		.loc 1 1729 13 is_stmt 1 view .LVU227
1729:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 764              		.loc 1 1729 16 is_stmt 0 view .LVU228
 765 00b4 0029     		cmp	r1, #0
 766 00b6 20D0     		beq	.L61
1731:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 767              		.loc 1 1731 15 is_stmt 1 view .LVU229
1731:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 768              		.loc 1 1731 20 is_stmt 0 view .LVU230
 769 00b8 0133     		adds	r3, r3, #1
 770              	.LVL68:
1731:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 771              		.loc 1 1731 20 view .LVU231
 772 00ba 9BB2     		uxth	r3, r3
 773              	.LVL69:
1624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_FRAME;
 774              		.loc 1 1624 25 view .LVU232
 775 00bc 0220     		movs	r0, #2
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 47


 776 00be 04E0     		b	.L46
 777              	.LVL70:
 778              	.L56:
1648:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 779              		.loc 1 1648 18 view .LVU233
 780 00c0 2A00     		movs	r2, r5
1644:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC;
 781              		.loc 1 1644 12 view .LVU234
 782 00c2 0023     		movs	r3, #0
1645:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 783              		.loc 1 1645 19 view .LVU235
 784 00c4 8026     		movs	r6, #128
 785 00c6 B604     		lsls	r6, r6, #18
1624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_FRAME;
 786              		.loc 1 1624 25 view .LVU236
 787 00c8 0220     		movs	r0, #2
 788              	.LVL71:
 789              	.L46:
1738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 790              		.loc 1 1738 5 is_stmt 1 view .LVU237
1738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 791              		.loc 1 1738 8 is_stmt 0 view .LVU238
 792 00ca 0128     		cmp	r0, #1
 793 00cc A5D0     		beq	.L45
1744:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 794              		.loc 1 1744 7 is_stmt 1 view .LVU239
1744:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 795              		.loc 1 1744 20 is_stmt 0 view .LVU240
 796 00ce 2168     		ldr	r1, [r4]
1744:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 797              		.loc 1 1744 35 view .LVU241
 798 00d0 0220     		movs	r0, #2
 799              	.LVL72:
1744:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 800              		.loc 1 1744 35 view .LVU242
 801 00d2 0D00     		movs	r5, r1
 802              	.LVL73:
1744:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 803              		.loc 1 1744 35 view .LVU243
 804 00d4 0543     		orrs	r5, r0
 805 00d6 2560     		str	r5, [r4]
1745:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 806              		.loc 1 1745 7 is_stmt 1 view .LVU244
1745:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 807              		.loc 1 1745 35 is_stmt 0 view .LVU245
 808 00d8 0125     		movs	r5, #1
 809 00da A943     		bics	r1, r5
 810 00dc 0143     		orrs	r1, r0
 811 00de 2160     		str	r1, [r4]
1750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (result != HAL_OK )
 812              		.loc 1 1750 7 is_stmt 1 view .LVU246
1750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if (result != HAL_OK )
 813              		.loc 1 1750 16 is_stmt 0 view .LVU247
 814 00e0 6068     		ldr	r0, [r4, #4]
 815 00e2 0096     		str	r6, [sp]
 816 00e4 0399     		ldr	r1, [sp, #12]
 817 00e6 FFF7FEFF 		bl	HAL_SMBUS_Master_Transmit_IT
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 48


 818              	.LVL74:
1751:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 819              		.loc 1 1751 7 is_stmt 1 view .LVU248
1751:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 820              		.loc 1 1751 10 is_stmt 0 view .LVU249
 821 00ea 0028     		cmp	r0, #0
 822 00ec 95D0     		beq	.L45
1753:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 823              		.loc 1 1753 9 is_stmt 1 view .LVU250
1753:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 824              		.loc 1 1753 22 is_stmt 0 view .LVU251
 825 00ee 2268     		ldr	r2, [r4]
1753:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 826              		.loc 1 1753 37 view .LVU252
 827 00f0 8023     		movs	r3, #128
 828 00f2 9B00     		lsls	r3, r3, #2
 829 00f4 1343     		orrs	r3, r2
 830 00f6 2360     		str	r3, [r4]
 831 00f8 8FE7     		b	.L45
 832              	.LVL75:
 833              	.L61:
1624:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_FRAME;
 834              		.loc 1 1624 25 view .LVU253
 835 00fa 0220     		movs	r0, #2
 836 00fc E5E7     		b	.L46
 837              		.cfi_endproc
 838              	.LFE56:
 840              		.section	.text.STACK_SMBUS_NotifyHost,"ax",%progbits
 841              		.align	1
 842              		.global	STACK_SMBUS_NotifyHost
 843              		.syntax unified
 844              		.code	16
 845              		.thumb_func
 847              	STACK_SMBUS_NotifyHost:
 848              	.LVL76:
 849              	.LFB57:
1759:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1760:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1761:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS notify host command transmit.
1762:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1763:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the context information for the specified SMBUS stack.
1764:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval HAL_StatusTypeDef SMBus stack return code
1765:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1766:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** HAL_StatusTypeDef STACK_SMBUS_NotifyHost(SMBUS_StackHandleTypeDef *pStackContext)
1767:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 850              		.loc 1 1767 1 is_stmt 1 view -0
 851              		.cfi_startproc
 852              		@ args = 0, pretend = 0, frame = 0
 853              		@ frame_needed = 0, uses_anonymous_args = 0
 854              		.loc 1 1767 1 is_stmt 0 view .LVU255
 855 0000 10B5     		push	{r4, lr}
 856              		.cfi_def_cfa_offset 8
 857              		.cfi_offset 4, -8
 858              		.cfi_offset 14, -4
 859 0002 82B0     		sub	sp, sp, #8
 860              		.cfi_def_cfa_offset 16
 861 0004 0400     		movs	r4, r0
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 49


1768:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   HAL_StatusTypeDef     result = STACK_BUSY;
 862              		.loc 1 1768 3 is_stmt 1 view .LVU256
 863              	.LVL77:
1769:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC;
 864              		.loc 1 1769 3 view .LVU257
1770:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1771:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1772:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****      First check status of the SMBUS - no transaction ongoing
1773:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1774:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if (( (pStackContext->StateMachine) & SMBUS_SMS_ACTIVE_MASK ) == 0U )
 865              		.loc 1 1774 3 view .LVU258
 866              		.loc 1 1774 23 is_stmt 0 view .LVU259
 867 0006 0368     		ldr	r3, [r0]
 868              		.loc 1 1774 39 view .LVU260
 869 0008 5E22     		movs	r2, #94
 870              		.loc 1 1774 6 view .LVU261
 871 000a 1A42     		tst	r2, r3
 872 000c 02D0     		beq	.L72
1768:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC;
 873              		.loc 1 1768 25 view .LVU262
 874 000e 0220     		movs	r0, #2
 875              	.LVL78:
 876              	.L67:
1775:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1776:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1777:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     becoming master, not listening any more
1778:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1779:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_DisableListen_IT( pStackContext->Device );
1780:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1781:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1782:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Remembering the address and command code for case of further processing of non-trivial comman
1783:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1784:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->SlaveAddress = SMBUS_ADDR_HOST;
1785:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
1786:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1787:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1788:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       First byte, the return address is transmitted
1789:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1790:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( ( pStackContext->OwnAddress == 0U ) || (( pStackContext->StateMachine & SMBUS_SMS_ARP_AR) 
1791:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1792:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* no address resolved yet, initiating the ARP */
1793:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->Buffer[0] = (uint8_t)SMBUS_ADDR_DEFAULT;
1794:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1795:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
1796:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1797:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* own address known and recognized */
1798:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->Buffer[0] = pStackContext->OwnAddress;
1799:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1800:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1801:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->OpMode = WRITE;
1802:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1803:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1804:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Initiating a transmission - even for a Read the command code is sent first
1805:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1806:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
1807:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_READY;
1808:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 50


1809:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1810:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Sending the data and logging the result
1811:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1812:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     result = HAL_SMBUS_Master_Transmit_IT( pStackContext->Device, SMBUS_ADDR_HOST, pStackContext->B
1813:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (result != HAL_OK )
1814:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1815:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_ERROR;
1816:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1817:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1818:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return result;
 877              		.loc 1 1818 3 is_stmt 1 view .LVU263
1819:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 878              		.loc 1 1819 1 is_stmt 0 view .LVU264
 879 0010 02B0     		add	sp, sp, #8
 880              		@ sp needed
 881              	.LVL79:
 882              		.loc 1 1819 1 view .LVU265
 883 0012 10BD     		pop	{r4, pc}
 884              	.LVL80:
 885              	.L72:
1779:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 886              		.loc 1 1779 5 is_stmt 1 view .LVU266
 887 0014 4068     		ldr	r0, [r0, #4]
 888              	.LVL81:
1779:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 889              		.loc 1 1779 5 is_stmt 0 view .LVU267
 890 0016 FFF7FEFF 		bl	HAL_SMBUS_DisableListen_IT
 891              	.LVL82:
1784:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
 892              		.loc 1 1784 5 is_stmt 1 view .LVU268
1784:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
 893              		.loc 1 1784 33 is_stmt 0 view .LVU269
 894 001a 1023     		movs	r3, #16
 895 001c E383     		strh	r3, [r4, #30]
1785:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 896              		.loc 1 1785 5 is_stmt 1 view .LVU270
1785:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 897              		.loc 1 1785 35 is_stmt 0 view .LVU271
 898 001e 164B     		ldr	r3, .L73
 899 0020 E360     		str	r3, [r4, #12]
1790:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 900              		.loc 1 1790 5 is_stmt 1 view .LVU272
1790:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 901              		.loc 1 1790 25 is_stmt 0 view .LVU273
 902 0022 2023     		movs	r3, #32
 903 0024 E35C     		ldrb	r3, [r4, r3]
1790:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 904              		.loc 1 1790 8 view .LVU274
 905 0026 002B     		cmp	r3, #0
 906 0028 02D0     		beq	.L68
1790:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 907              		.loc 1 1790 65 discriminator 1 view .LVU275
 908 002a 2268     		ldr	r2, [r4]
1790:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 909              		.loc 1 1790 46 discriminator 1 view .LVU276
 910 002c 9200     		lsls	r2, r2, #2
 911 002e 20D4     		bmi	.L69
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 51


 912              	.L68:
1793:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 913              		.loc 1 1793 7 is_stmt 1 view .LVU277
1793:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 914              		.loc 1 1793 32 is_stmt 0 view .LVU278
 915 0030 2323     		movs	r3, #35
 916 0032 C222     		movs	r2, #194
 917 0034 E254     		strb	r2, [r4, r3]
 918              	.L70:
1801:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 919              		.loc 1 1801 5 is_stmt 1 view .LVU279
1801:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 920              		.loc 1 1801 27 is_stmt 0 view .LVU280
 921 0036 2123     		movs	r3, #33
 922 0038 4022     		movs	r2, #64
 923 003a E254     		strb	r2, [r4, r3]
1806:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 924              		.loc 1 1806 5 is_stmt 1 view .LVU281
1806:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 925              		.loc 1 1806 18 is_stmt 0 view .LVU282
 926 003c 2368     		ldr	r3, [r4]
1806:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_READY;
 927              		.loc 1 1806 33 view .LVU283
 928 003e 3E3A     		subs	r2, r2, #62
 929 0040 1900     		movs	r1, r3
 930 0042 1143     		orrs	r1, r2
 931 0044 2160     		str	r1, [r4]
1807:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 932              		.loc 1 1807 5 is_stmt 1 view .LVU284
1807:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 933              		.loc 1 1807 33 is_stmt 0 view .LVU285
 934 0046 0121     		movs	r1, #1
 935 0048 8B43     		bics	r3, r1
 936 004a 1343     		orrs	r3, r2
 937 004c 2360     		str	r3, [r4]
1812:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (result != HAL_OK )
 938              		.loc 1 1812 5 is_stmt 1 view .LVU286
1812:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (result != HAL_OK )
 939              		.loc 1 1812 14 is_stmt 0 view .LVU287
 940 004e 6068     		ldr	r0, [r4, #4]
 941 0050 8023     		movs	r3, #128
 942 0052 9B04     		lsls	r3, r3, #18
 943 0054 0093     		str	r3, [sp]
 944 0056 0323     		movs	r3, #3
 945 0058 2200     		movs	r2, r4
 946 005a 2332     		adds	r2, r2, #35
 947 005c 0F31     		adds	r1, r1, #15
 948 005e FFF7FEFF 		bl	HAL_SMBUS_Master_Transmit_IT
 949              	.LVL83:
1813:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 950              		.loc 1 1813 5 is_stmt 1 view .LVU288
1813:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 951              		.loc 1 1813 8 is_stmt 0 view .LVU289
 952 0062 0028     		cmp	r0, #0
 953 0064 D4D0     		beq	.L67
1815:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 954              		.loc 1 1815 7 is_stmt 1 view .LVU290
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 52


1815:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 955              		.loc 1 1815 20 is_stmt 0 view .LVU291
 956 0066 2268     		ldr	r2, [r4]
1815:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 957              		.loc 1 1815 35 view .LVU292
 958 0068 8023     		movs	r3, #128
 959 006a 9B00     		lsls	r3, r3, #2
 960 006c 1343     		orrs	r3, r2
 961 006e 2360     		str	r3, [r4]
 962 0070 CEE7     		b	.L67
 963              	.LVL84:
 964              	.L69:
1798:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 965              		.loc 1 1798 7 is_stmt 1 view .LVU293
1798:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 966              		.loc 1 1798 32 is_stmt 0 view .LVU294
 967 0072 2322     		movs	r2, #35
 968 0074 A354     		strb	r3, [r4, r2]
 969 0076 DEE7     		b	.L70
 970              	.L74:
 971              		.align	2
 972              	.L73:
 973 0078 00000000 		.word	HOST_NOTIFY_PROTOCOL
 974              		.cfi_endproc
 975              	.LFE57:
 977              		.section	.text.STACK_SMBUS_HostRead,"ax",%progbits
 978              		.align	1
 979              		.global	STACK_SMBUS_HostRead
 980              		.syntax unified
 981              		.code	16
 982              		.thumb_func
 984              	STACK_SMBUS_HostRead:
 985              	.LVL85:
 986              	.LFB58:
1820:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1821:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1822:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  SMBUS master command receive - only usable for quick command (read) and receive byte.
1823:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1824:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the context information for the specified SMBUS stack.
1825:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pData  : pointer to the variable where response should be stored
1826:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  address : slave address to be used in the transmission
1827:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval HAL_StatusTypeDef SMBus stack return code
1828:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1829:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** HAL_StatusTypeDef STACK_SMBUS_HostRead(SMBUS_StackHandleTypeDef *pStackContext, uint8_t *pData, uin
1830:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 987              		.loc 1 1830 1 is_stmt 1 view -0
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 0
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991              		.loc 1 1830 1 is_stmt 0 view .LVU296
 992 0000 70B5     		push	{r4, r5, r6, lr}
 993              		.cfi_def_cfa_offset 16
 994              		.cfi_offset 4, -16
 995              		.cfi_offset 5, -12
 996              		.cfi_offset 6, -8
 997              		.cfi_offset 14, -4
 998 0002 82B0     		sub	sp, sp, #8
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 53


 999              		.cfi_def_cfa_offset 24
 1000 0004 0400     		movs	r4, r0
 1001 0006 0E00     		movs	r6, r1
 1002 0008 1500     		movs	r5, r2
1831:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   HAL_StatusTypeDef     result = STACK_BUSY;
 1003              		.loc 1 1831 3 is_stmt 1 view .LVU297
 1004              	.LVL86:
1832:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t               size;
 1005              		.loc 1 1832 3 view .LVU298
1833:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t              xFerOptions;
 1006              		.loc 1 1833 3 view .LVU299
1834:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1835:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1836:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     First check state of the SMBUS
1837:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1838:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   if ( ( pStackContext->StateMachine & SMBUS_SMS_READY ) == SMBUS_SMS_READY )
 1007              		.loc 1 1838 3 view .LVU300
 1008              		.loc 1 1838 23 is_stmt 0 view .LVU301
 1009 000a 0368     		ldr	r3, [r0]
 1010              		.loc 1 1838 6 view .LVU302
 1011 000c DB07     		lsls	r3, r3, #31
 1012 000e 02D4     		bmi	.L82
1831:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t               size;
 1013              		.loc 1 1831 25 view .LVU303
 1014 0010 0220     		movs	r0, #2
 1015              	.LVL87:
 1016              	.L76:
1839:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
1840:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1841:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1842:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     becoming master, not listening any more
1843:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1844:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_DisableListen_IT( pStackContext->Device );
1845:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1846:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1847:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       State transition from Ready to Reception
1848:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1849:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_READY;
1850:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
1851:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1852:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1853:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       May be a receive byte ( then we need pointer to store reply ) or quick command read
1854:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1855:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if ( pData == NULL )
1856:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1857:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       size = 0U;
1858:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC;
1859:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1860:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     else
1861:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1862:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       size = 1U;
1863:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
1864:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
1865:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         size += PEC_SIZE;
1866:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
1867:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS_SMS_P
1868:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 54


1869:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1870:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /*
1871:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       Ordering the HAL to do single frame read operation, checking the result
1872:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     */
1873:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     result = HAL_SMBUS_Master_Receive_IT( pStackContext->Device, address, pData, (uint16_t)size, xF
1874:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (result != HAL_OK )
1875:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
1876:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_ERROR;
1877:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
1878:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
1879:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1880:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return result;
 1017              		.loc 1 1880 3 is_stmt 1 view .LVU304
1881:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 1018              		.loc 1 1881 1 is_stmt 0 view .LVU305
 1019 0012 02B0     		add	sp, sp, #8
 1020              		@ sp needed
 1021              	.LVL88:
 1022              	.LVL89:
 1023              		.loc 1 1881 1 view .LVU306
 1024 0014 70BD     		pop	{r4, r5, r6, pc}
 1025              	.LVL90:
 1026              	.L82:
1844:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1027              		.loc 1 1844 5 is_stmt 1 view .LVU307
 1028 0016 4068     		ldr	r0, [r0, #4]
 1029              	.LVL91:
1844:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1030              		.loc 1 1844 5 is_stmt 0 view .LVU308
 1031 0018 FFF7FEFF 		bl	HAL_SMBUS_DisableListen_IT
 1032              	.LVL92:
1849:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 1033              		.loc 1 1849 5 is_stmt 1 view .LVU309
1849:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 1034              		.loc 1 1849 18 is_stmt 0 view .LVU310
 1035 001c 2268     		ldr	r2, [r4]
1849:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 1036              		.loc 1 1849 33 view .LVU311
 1037 001e 0123     		movs	r3, #1
 1038 0020 1100     		movs	r1, r2
 1039 0022 9943     		bics	r1, r3
 1040 0024 0B00     		movs	r3, r1
 1041 0026 2160     		str	r1, [r4]
1850:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1042              		.loc 1 1850 5 is_stmt 1 view .LVU312
1850:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1043              		.loc 1 1850 33 is_stmt 0 view .LVU313
 1044 0028 0421     		movs	r1, #4
 1045 002a 0B43     		orrs	r3, r1
 1046 002c 2360     		str	r3, [r4]
1855:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1047              		.loc 1 1855 5 is_stmt 1 view .LVU314
1855:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1048              		.loc 1 1855 8 is_stmt 0 view .LVU315
 1049 002e 002E     		cmp	r6, #0
 1050 0030 19D0     		beq	.L80
1862:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 55


 1051              		.loc 1 1862 7 is_stmt 1 view .LVU316
 1052              	.LVL93:
1863:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1053              		.loc 1 1863 7 view .LVU317
 1054 0032 8023     		movs	r3, #128
 1055 0034 DB04     		lsls	r3, r3, #19
 1056 0036 1100     		movs	r1, r2
 1057 0038 1940     		ands	r1, r3
1863:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1058              		.loc 1 1863 10 is_stmt 0 view .LVU318
 1059 003a 1A42     		tst	r2, r3
 1060 003c 11D1     		bne	.L81
1862:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 1061              		.loc 1 1862 12 view .LVU319
 1062 003e 0123     		movs	r3, #1
 1063              	.L78:
 1064              	.LVL94:
1867:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1065              		.loc 1 1867 7 is_stmt 1 view .LVU320
1867:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1066              		.loc 1 1867 19 is_stmt 0 view .LVU321
 1067 0040 8022     		movs	r2, #128
 1068 0042 9204     		lsls	r2, r2, #18
 1069 0044 0A43     		orrs	r2, r1
 1070              	.LVL95:
 1071              	.L77:
1873:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (result != HAL_OK )
 1072              		.loc 1 1873 5 is_stmt 1 view .LVU322
1873:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (result != HAL_OK )
 1073              		.loc 1 1873 14 is_stmt 0 view .LVU323
 1074 0046 6068     		ldr	r0, [r4, #4]
 1075 0048 0092     		str	r2, [sp]
 1076 004a 3200     		movs	r2, r6
 1077              	.LVL96:
1873:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     if (result != HAL_OK )
 1078              		.loc 1 1873 14 view .LVU324
 1079 004c 2900     		movs	r1, r5
 1080 004e FFF7FEFF 		bl	HAL_SMBUS_Master_Receive_IT
 1081              	.LVL97:
1874:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1082              		.loc 1 1874 5 is_stmt 1 view .LVU325
1874:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1083              		.loc 1 1874 8 is_stmt 0 view .LVU326
 1084 0052 0028     		cmp	r0, #0
 1085 0054 DDD0     		beq	.L76
1876:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1086              		.loc 1 1876 7 is_stmt 1 view .LVU327
1876:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1087              		.loc 1 1876 20 is_stmt 0 view .LVU328
 1088 0056 2268     		ldr	r2, [r4]
1876:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1089              		.loc 1 1876 35 view .LVU329
 1090 0058 8023     		movs	r3, #128
 1091 005a 9B00     		lsls	r3, r3, #2
 1092 005c 1343     		orrs	r3, r2
 1093 005e 2360     		str	r3, [r4]
 1094 0060 D7E7     		b	.L76
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 56


 1095              	.LVL98:
 1096              	.L81:
1865:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1097              		.loc 1 1865 14 view .LVU330
 1098 0062 0223     		movs	r3, #2
 1099 0064 ECE7     		b	.L78
 1100              	.LVL99:
 1101              	.L80:
1858:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1102              		.loc 1 1858 19 view .LVU331
 1103 0066 8022     		movs	r2, #128
 1104 0068 9204     		lsls	r2, r2, #18
1857:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       xFerOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC;
 1105              		.loc 1 1857 12 view .LVU332
 1106 006a 0023     		movs	r3, #0
 1107 006c EBE7     		b	.L77
 1108              		.cfi_endproc
 1109              	.LFE58:
 1111              		.section	.text.STACK_SMBUS_ReadyIfNoAlert,"ax",%progbits
 1112              		.align	1
 1113              		.global	STACK_SMBUS_ReadyIfNoAlert
 1114              		.syntax unified
 1115              		.code	16
 1116              		.thumb_func
 1118              	STACK_SMBUS_ReadyIfNoAlert:
 1119              	.LVL100:
 1120              	.LFB53:
1477:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1121              		.loc 1 1477 1 is_stmt 1 view -0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 0
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
1477:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1125              		.loc 1 1477 1 is_stmt 0 view .LVU334
 1126 0000 10B5     		push	{r4, lr}
 1127              		.cfi_def_cfa_offset 8
 1128              		.cfi_offset 4, -8
 1129              		.cfi_offset 14, -4
1479:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1130              		.loc 1 1479 3 is_stmt 1 view .LVU335
1479:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1131              		.loc 1 1479 21 is_stmt 0 view .LVU336
 1132 0002 0368     		ldr	r3, [r0]
1479:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1133              		.loc 1 1479 6 view .LVU337
 1134 0004 5A06     		lsls	r2, r3, #25
 1135 0006 18D5     		bpl	.L84
1484:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1136              		.loc 1 1484 5 is_stmt 1 view .LVU338
1484:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1137              		.loc 1 1484 22 is_stmt 0 view .LVU339
 1138 0008 C168     		ldr	r1, [r0, #12]
1484:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1139              		.loc 1 1484 8 view .LVU340
 1140 000a 104A     		ldr	r2, .L87
 1141 000c 9142     		cmp	r1, r2
 1142 000e 09D0     		beq	.L85
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 57


1489:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_READY;
 1143              		.loc 1 1489 7 is_stmt 1 view .LVU341
1489:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_READY;
 1144              		.loc 1 1489 37 is_stmt 0 view .LVU342
 1145 0010 C260     		str	r2, [r0, #12]
1490:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_HostRead( pStackContext, &(pStackContext->OwnAddress), SMBUS_ADDR_ARA);
 1146              		.loc 1 1490 7 is_stmt 1 view .LVU343
1490:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_HostRead( pStackContext, &(pStackContext->OwnAddress), SMBUS_ADDR_ARA);
 1147              		.loc 1 1490 35 is_stmt 0 view .LVU344
 1148 0012 0122     		movs	r2, #1
 1149 0014 1343     		orrs	r3, r2
 1150 0016 0360     		str	r3, [r0]
1491:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1151              		.loc 1 1491 7 is_stmt 1 view .LVU345
 1152 0018 0100     		movs	r1, r0
 1153 001a 2031     		adds	r1, r1, #32
 1154 001c 1732     		adds	r2, r2, #23
 1155 001e FFF7FEFF 		bl	STACK_SMBUS_HostRead
 1156              	.LVL101:
 1157              	.L83:
1520:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1158              		.loc 1 1520 1 is_stmt 0 view .LVU346
 1159              		@ sp needed
 1160 0022 10BD     		pop	{r4, pc}
 1161              	.LVL102:
 1162              	.L85:
1498:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_ALERT_PENDING;
 1163              		.loc 1 1498 7 is_stmt 1 view .LVU347
1498:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine &= ~SMBUS_SMS_ALERT_PENDING;
 1164              		.loc 1 1498 35 is_stmt 0 view .LVU348
 1165 0024 8122     		movs	r2, #129
 1166 0026 1900     		movs	r1, r3
 1167 0028 1143     		orrs	r1, r2
 1168 002a 0160     		str	r1, [r0]
1499:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1169              		.loc 1 1499 7 is_stmt 1 view .LVU349
1499:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1170              		.loc 1 1499 35 is_stmt 0 view .LVU350
 1171 002c 4021     		movs	r1, #64
 1172 002e 8B43     		bics	r3, r1
 1173 0030 1343     		orrs	r3, r2
 1174 0032 0360     		str	r3, [r0]
1504:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1175              		.loc 1 1504 7 is_stmt 1 view .LVU351
 1176 0034 FFF7FEFF 		bl	STACK_SMBUS_AlertClbk
 1177              	.LVL103:
1504:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1178              		.loc 1 1504 7 is_stmt 0 view .LVU352
 1179 0038 F3E7     		b	.L83
 1180              	.LVL104:
 1181              	.L84:
1512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
 1182              		.loc 1 1512 5 is_stmt 1 view .LVU353
1512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
 1183              		.loc 1 1512 33 is_stmt 0 view .LVU354
 1184 003a 0122     		movs	r2, #1
 1185 003c 1343     		orrs	r3, r2
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 58


 1186 003e 0360     		str	r3, [r0]
1513:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1187              		.loc 1 1513 5 is_stmt 1 view .LVU355
1513:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1188              		.loc 1 1513 35 is_stmt 0 view .LVU356
 1189 0040 0023     		movs	r3, #0
 1190 0042 C360     		str	r3, [r0, #12]
1518:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1191              		.loc 1 1518 5 is_stmt 1 view .LVU357
 1192 0044 4068     		ldr	r0, [r0, #4]
 1193              	.LVL105:
1518:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1194              		.loc 1 1518 5 is_stmt 0 view .LVU358
 1195 0046 FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 1196              	.LVL106:
1520:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1197              		.loc 1 1520 1 view .LVU359
 1198 004a EAE7     		b	.L83
 1199              	.L88:
 1200              		.align	2
 1201              	.L87:
 1202 004c 00000000 		.word	ALERT_RESPONSE
 1203              		.cfi_endproc
 1204              	.LFE53:
 1206              		.section	.text.HAL_SMBUS_MasterTxCpltCallback,"ax",%progbits
 1207              		.align	1
 1208              		.global	HAL_SMBUS_MasterTxCpltCallback
 1209              		.syntax unified
 1210              		.code	16
 1211              		.thumb_func
 1213              	HAL_SMBUS_MasterTxCpltCallback:
 1214              	.LVL107:
 1215              	.LFB41:
 144:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef    *pStackContext;
 1216              		.loc 1 144 1 is_stmt 1 view -0
 1217              		.cfi_startproc
 1218              		@ args = 0, pretend = 0, frame = 0
 1219              		@ frame_needed = 0, uses_anonymous_args = 0
 144:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef    *pStackContext;
 1220              		.loc 1 144 1 is_stmt 0 view .LVU361
 1221 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1222              		.cfi_def_cfa_offset 20
 1223              		.cfi_offset 4, -20
 1224              		.cfi_offset 5, -16
 1225              		.cfi_offset 6, -12
 1226              		.cfi_offset 7, -8
 1227              		.cfi_offset 14, -4
 1228 0002 83B0     		sub	sp, sp, #12
 1229              		.cfi_def_cfa_offset 32
 1230 0004 0400     		movs	r4, r0
 145:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint16_t              size;
 1231              		.loc 1 145 3 is_stmt 1 view .LVU362
 146:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1232              		.loc 1 146 3 view .LVU363
 151:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1233              		.loc 1 151 3 view .LVU364
 151:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 59


 1234              		.loc 1 151 19 is_stmt 0 view .LVU365
 1235 0006 FFF7FEFF 		bl	STACK_SMBUS_ResolveContext
 1236              	.LVL108:
 154:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1237              		.loc 1 154 3 is_stmt 1 view .LVU366
 154:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1238              		.loc 1 154 16 is_stmt 0 view .LVU367
 1239 000a 0668     		ldr	r6, [r0]
 154:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1240              		.loc 1 154 31 view .LVU368
 1241 000c 0223     		movs	r3, #2
 1242 000e 3200     		movs	r2, r6
 1243 0010 9A43     		bics	r2, r3
 1244 0012 0260     		str	r2, [r0]
 163:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1245              		.loc 1 163 3 is_stmt 1 view .LVU369
 163:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1246              		.loc 1 163 21 is_stmt 0 view .LVU370
 1247 0014 C18B     		ldrh	r1, [r0, #30]
 163:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1248              		.loc 1 163 6 view .LVU371
 1249 0016 5029     		cmp	r1, #80
 1250 0018 19D0     		beq	.L100
 176:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1251              		.loc 1 176 3 is_stmt 1 view .LVU372
 176:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1252              		.loc 1 176 21 is_stmt 0 view .LVU373
 1253 001a C368     		ldr	r3, [r0, #12]
 176:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1254              		.loc 1 176 6 view .LVU374
 1255 001c 002B     		cmp	r3, #0
 1256 001e 39D0     		beq	.L92
 178:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       ( ( pStackContext->CurrentCommand->cmnd_query & BLOCK ) == BLOCK ) && \
 1257              		.loc 1 178 5 is_stmt 1 view .LVU375
 179:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (
 1258              		.loc 1 179 40 is_stmt 0 view .LVU376
 1259 0020 5D78     		ldrb	r5, [r3, #1]
 178:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       ( ( pStackContext->CurrentCommand->cmnd_query & BLOCK ) == BLOCK ) && \
 1260              		.loc 1 178 8 view .LVU377
 1261 0022 EF06     		lsls	r7, r5, #27
 1262 0024 16D5     		bpl	.L93
 181:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         ( ( pStackContext->OpMode & READ ) == READ )
 1263              		.loc 1 181 72 view .LVU378
 1264 0026 6DB2     		sxtb	r5, r5
 179:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (
 1265              		.loc 1 179 74 view .LVU379
 1266 0028 002D     		cmp	r5, #0
 1267 002a 03DB     		blt	.L94
 182:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       )
 1268              		.loc 1 182 26 view .LVU380
 1269 002c 2125     		movs	r5, #33
 1270 002e 455D     		ldrb	r5, [r0, r5]
 181:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         ( ( pStackContext->OpMode & READ ) == READ )
 1271              		.loc 1 181 90 view .LVU381
 1272 0030 AD06     		lsls	r5, r5, #26
 1273 0032 0FD5     		bpl	.L93
 1274              	.L94:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 60


 189:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_Master_Receive_IT( hsmbus, pStackContext->SlaveAddress, &(pStackContext->Buffer[1])
 1275              		.loc 1 189 7 is_stmt 1 view .LVU382
 189:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_Master_Receive_IT( hsmbus, pStackContext->SlaveAddress, &(pStackContext->Buffer[1])
 1276              		.loc 1 189 35 is_stmt 0 view .LVU383
 1277 0034 0C23     		movs	r3, #12
 1278 0036 1343     		orrs	r3, r2
 1279 0038 0360     		str	r3, [r0]
 190:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1280              		.loc 1 190 7 is_stmt 1 view .LVU384
 1281 003a 0200     		movs	r2, r0
 1282 003c 2432     		adds	r2, r2, #36
 1283 003e 8023     		movs	r3, #128
 1284 0040 5B04     		lsls	r3, r3, #17
 1285 0042 0093     		str	r3, [sp]
 1286 0044 0123     		movs	r3, #1
 1287 0046 2000     		movs	r0, r4
 1288              	.LVL109:
 190:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1289              		.loc 1 190 7 is_stmt 0 view .LVU385
 1290 0048 FFF7FEFF 		bl	HAL_SMBUS_Master_Receive_IT
 1291              	.LVL110:
 190:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1292              		.loc 1 190 7 view .LVU386
 1293 004c 20E0     		b	.L89
 1294              	.LVL111:
 1295              	.L100:
 166:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     return;
 1296              		.loc 1 166 5 is_stmt 1 view .LVU387
 1297 004e FFF7FEFF 		bl	STACK_PMBUS_MasterZoneReadStatusCont
 1298              	.LVL112:
 167:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1299              		.loc 1 167 5 view .LVU388
 1300 0052 1DE0     		b	.L89
 1301              	.LVL113:
 1302              	.L93:
 192:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1303              		.loc 1 192 10 view .LVU389
 192:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1304              		.loc 1 192 44 is_stmt 0 view .LVU390
 1305 0054 DD78     		ldrb	r5, [r3, #3]
 192:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1306              		.loc 1 192 13 view .LVU391
 1307 0056 002D     		cmp	r5, #0
 1308 0058 18D0     		beq	.L95
 192:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1309              		.loc 1 192 92 discriminator 1 view .LVU392
 1310 005a 2125     		movs	r5, #33
 1311 005c 455D     		ldrb	r5, [r0, r5]
 192:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1312              		.loc 1 192 73 discriminator 1 view .LVU393
 1313 005e 6D06     		lsls	r5, r5, #25
 1314 0060 14D4     		bmi	.L95
 197:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       size = pStackContext->CurrentCommand->cmnd_master_Rx_size;
 1315              		.loc 1 197 7 is_stmt 1 view .LVU394
 197:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       size = pStackContext->CurrentCommand->cmnd_master_Rx_size;
 1316              		.loc 1 197 35 is_stmt 0 view .LVU395
 1317 0062 0425     		movs	r5, #4
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 61


 1318 0064 2A43     		orrs	r2, r5
 1319 0066 0260     		str	r2, [r0]
 198:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 1320              		.loc 1 198 7 is_stmt 1 view .LVU396
 198:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 1321              		.loc 1 198 43 is_stmt 0 view .LVU397
 1322 0068 DB78     		ldrb	r3, [r3, #3]
 1323              	.LVL114:
 199:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1324              		.loc 1 199 7 is_stmt 1 view .LVU398
 1325 006a 8022     		movs	r2, #128
 1326 006c D204     		lsls	r2, r2, #19
 1327 006e 3700     		movs	r7, r6
 1328 0070 1740     		ands	r7, r2
 199:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1329              		.loc 1 199 10 is_stmt 0 view .LVU399
 1330 0072 1642     		tst	r6, r2
 1331 0074 00D0     		beq	.L96
 201:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1332              		.loc 1 201 9 is_stmt 1 view .LVU400
 201:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1333              		.loc 1 201 14 is_stmt 0 view .LVU401
 1334 0076 0133     		adds	r3, r3, #1
 1335              	.LVL115:
 1336              	.L96:
 203:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                    SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS_
 1337              		.loc 1 203 7 is_stmt 1 view .LVU402
 1338 0078 0200     		movs	r2, r0
 1339 007a 2432     		adds	r2, r2, #36
 1340 007c 8025     		movs	r5, #128
 1341 007e AD04     		lsls	r5, r5, #18
 1342 0080 3D43     		orrs	r5, r7
 1343 0082 0095     		str	r5, [sp]
 1344 0084 2000     		movs	r0, r4
 1345              	.LVL116:
 203:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                    SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS_
 1346              		.loc 1 203 7 is_stmt 0 view .LVU403
 1347 0086 FFF7FEFF 		bl	HAL_SMBUS_Master_Receive_IT
 1348              	.LVL117:
 203:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                    SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine & SMBUS_
 1349              		.loc 1 203 7 view .LVU404
 1350 008a 01E0     		b	.L89
 1351              	.LVL118:
 1352              	.L95:
 211:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1353              		.loc 1 211 7 is_stmt 1 view .LVU405
 1354 008c FFF7FEFF 		bl	STACK_SMBUS_ReadyIfNoAlert
 1355              	.LVL119:
 1356              	.L89:
 221:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1357              		.loc 1 221 1 is_stmt 0 view .LVU406
 1358 0090 03B0     		add	sp, sp, #12
 1359              		@ sp needed
 1360              	.LVL120:
 221:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1361              		.loc 1 221 1 view .LVU407
 1362 0092 F0BD     		pop	{r4, r5, r6, r7, pc}
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 62


 1363              	.LVL121:
 1364              	.L92:
 219:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1365              		.loc 1 219 5 is_stmt 1 view .LVU408
 1366 0094 FFF7FEFF 		bl	STACK_SMBUS_ReadyIfNoAlert
 1367              	.LVL122:
 219:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1368              		.loc 1 219 5 is_stmt 0 view .LVU409
 1369 0098 FAE7     		b	.L89
 1370              		.cfi_endproc
 1371              	.LFE41:
 1373              		.section	.text.HAL_SMBUS_MasterRxCpltCallback,"ax",%progbits
 1374              		.align	1
 1375              		.global	HAL_SMBUS_MasterRxCpltCallback
 1376              		.syntax unified
 1377              		.code	16
 1378              		.thumb_func
 1380              	HAL_SMBUS_MasterRxCpltCallback:
 1381              	.LVL123:
 1382              	.LFB42:
 230:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 1383              		.loc 1 230 1 is_stmt 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 230:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 1387              		.loc 1 230 1 is_stmt 0 view .LVU411
 1388 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1389              		.cfi_def_cfa_offset 20
 1390              		.cfi_offset 4, -20
 1391              		.cfi_offset 5, -16
 1392              		.cfi_offset 6, -12
 1393              		.cfi_offset 7, -8
 1394              		.cfi_offset 14, -4
 1395 0002 83B0     		sub	sp, sp, #12
 1396              		.cfi_def_cfa_offset 32
 1397 0004 0500     		movs	r5, r0
 231:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t            size;
 1398              		.loc 1 231 3 is_stmt 1 view .LVU412
 232:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1399              		.loc 1 232 3 view .LVU413
 237:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1400              		.loc 1 237 3 view .LVU414
 237:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1401              		.loc 1 237 19 is_stmt 0 view .LVU415
 1402 0006 FFF7FEFF 		bl	STACK_SMBUS_ResolveContext
 1403              	.LVL124:
 242:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1404              		.loc 1 242 3 is_stmt 1 view .LVU416
 242:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1405              		.loc 1 242 21 is_stmt 0 view .LVU417
 1406 000a C18B     		ldrh	r1, [r0, #30]
 242:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1407              		.loc 1 242 6 view .LVU418
 1408 000c 5029     		cmp	r1, #80
 1409 000e 30D0     		beq	.L113
 261:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 63


 1410              		.loc 1 261 3 is_stmt 1 view .LVU419
 261:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1411              		.loc 1 261 22 is_stmt 0 view .LVU420
 1412 0010 0468     		ldr	r4, [r0]
 261:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1413              		.loc 1 261 6 view .LVU421
 1414 0012 6307     		lsls	r3, r4, #29
 1415 0014 40D5     		bpl	.L106
 266:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1416              		.loc 1 266 5 is_stmt 1 view .LVU422
 266:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1417              		.loc 1 266 33 is_stmt 0 view .LVU423
 1418 0016 0423     		movs	r3, #4
 1419 0018 2200     		movs	r2, r4
 1420 001a 9A43     		bics	r2, r3
 1421 001c 0260     		str	r2, [r0]
 271:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (( pStackContext->CurrentCommand->cmnd_query & BLOCK ) == BLOCK ) &&
 1422              		.loc 1 271 5 is_stmt 1 view .LVU424
 272:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (( pStackContext->StateMachine & SMBUS_SMS_PROCESSING ) == SMBUS_SMS_PROCESSING)
 1423              		.loc 1 272 23 is_stmt 0 view .LVU425
 1424 001e C268     		ldr	r2, [r0, #12]
 272:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (( pStackContext->StateMachine & SMBUS_SMS_PROCESSING ) == SMBUS_SMS_PROCESSING)
 1425              		.loc 1 272 39 view .LVU426
 1426 0020 5378     		ldrb	r3, [r2, #1]
 271:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (( pStackContext->CurrentCommand->cmnd_query & BLOCK ) == BLOCK ) &&
 1427              		.loc 1 271 8 view .LVU427
 1428 0022 DB06     		lsls	r3, r3, #27
 1429 0024 35D5     		bpl	.L107
 272:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       (( pStackContext->StateMachine & SMBUS_SMS_PROCESSING ) == SMBUS_SMS_PROCESSING)
 1430              		.loc 1 272 73 view .LVU428
 1431 0026 2307     		lsls	r3, r4, #28
 1432 0028 33D5     		bpl	.L107
 280:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1433              		.loc 1 280 7 is_stmt 1 view .LVU429
 280:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1434              		.loc 1 280 33 is_stmt 0 view .LVU430
 1435 002a 2423     		movs	r3, #36
 1436 002c C35C     		ldrb	r3, [r0, r3]
 280:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1437              		.loc 1 280 10 view .LVU431
 1438 002e 282B     		cmp	r3, #40
 1439 0030 02D9     		bls	.L108
 282:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1440              		.loc 1 282 9 is_stmt 1 view .LVU432
 282:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1441              		.loc 1 282 34 is_stmt 0 view .LVU433
 1442 0032 2423     		movs	r3, #36
 1443 0034 2826     		movs	r6, #40
 1444 0036 C654     		strb	r6, [r0, r3]
 1445              	.L108:
 285:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1446              		.loc 1 285 7 is_stmt 1 view .LVU434
 285:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1447              		.loc 1 285 34 is_stmt 0 view .LVU435
 1448 0038 2423     		movs	r3, #36
 1449 003a C65C     		ldrb	r6, [r0, r3]
 285:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 64


 1450              		.loc 1 285 10 view .LVU436
 1451 003c 002E     		cmp	r6, #0
 1452 003e 25D0     		beq	.L114
 298:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1453              		.loc 1 298 9 is_stmt 1 view .LVU437
 298:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1454              		.loc 1 298 37 is_stmt 0 view .LVU438
 1455 0040 0C23     		movs	r3, #12
 1456 0042 2700     		movs	r7, r4
 1457 0044 9F43     		bics	r7, r3
 1458 0046 3B00     		movs	r3, r7
 1459 0048 0760     		str	r7, [r0]
 304:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         size = pStackContext->Buffer[1];
 1460              		.loc 1 304 9 is_stmt 1 view .LVU439
 304:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         size = pStackContext->Buffer[1];
 1461              		.loc 1 304 37 is_stmt 0 view .LVU440
 1462 004a 0427     		movs	r7, #4
 1463 004c 3B43     		orrs	r3, r7
 1464 004e 0360     		str	r3, [r0]
 305:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* Applying upper limit on read size */
 1465              		.loc 1 305 9 is_stmt 1 view .LVU441
 1466              	.LVL125:
 307:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 1467              		.loc 1 307 9 view .LVU442
 307:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 1468              		.loc 1 307 50 is_stmt 0 view .LVU443
 1469 0050 D378     		ldrb	r3, [r2, #3]
 307:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 1470              		.loc 1 307 12 view .LVU444
 1471 0052 9E42     		cmp	r6, r3
 1472 0054 00D8     		bhi	.L110
 305:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* Applying upper limit on read size */
 1473              		.loc 1 305 14 view .LVU445
 1474 0056 3300     		movs	r3, r6
 1475              	.L110:
 1476              	.LVL126:
 311:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                      SMBUS_LAST_FRAME_NO_PEC  | ( pStackContext->StateMachine & SMB
 1477              		.loc 1 311 9 is_stmt 1 view .LVU446
 1478 0058 0200     		movs	r2, r0
 1479 005a 2532     		adds	r2, r2, #37
 1480 005c 8026     		movs	r6, #128
 1481 005e F604     		lsls	r6, r6, #19
 1482 0060 2640     		ands	r6, r4
 1483 0062 8024     		movs	r4, #128
 1484 0064 A404     		lsls	r4, r4, #18
 1485 0066 3443     		orrs	r4, r6
 1486 0068 0094     		str	r4, [sp]
 1487 006a 2800     		movs	r0, r5
 1488              	.LVL127:
 311:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                      SMBUS_LAST_FRAME_NO_PEC  | ( pStackContext->StateMachine & SMB
 1489              		.loc 1 311 9 is_stmt 0 view .LVU447
 1490 006c FFF7FEFF 		bl	HAL_SMBUS_Master_Receive_IT
 1491              	.LVL128:
 311:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                      SMBUS_LAST_FRAME_NO_PEC  | ( pStackContext->StateMachine & SMB
 1492              		.loc 1 311 9 view .LVU448
 1493 0070 16E0     		b	.L101
 1494              	.LVL129:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 65


 1495              	.L113:
 245:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1496              		.loc 1 245 5 is_stmt 1 view .LVU449
 245:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1497              		.loc 1 245 31 is_stmt 0 view .LVU450
 1498 0072 2323     		movs	r3, #35
 1499 0074 C35C     		ldrb	r3, [r0, r3]
 245:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1500              		.loc 1 245 8 view .LVU451
 1501 0076 FF2B     		cmp	r3, #255
 1502 0078 05D0     		beq	.L103
 247:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_PMBUS_MasterZoneReadStatusCont(pStackContext);
 1503              		.loc 1 247 7 is_stmt 1 view .LVU452
 247:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_PMBUS_MasterZoneReadStatusCont(pStackContext);
 1504              		.loc 1 247 20 is_stmt 0 view .LVU453
 1505 007a 4368     		ldr	r3, [r0, #4]
 247:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_PMBUS_MasterZoneReadStatusCont(pStackContext);
 1506              		.loc 1 247 44 view .LVU454
 1507 007c 1222     		movs	r2, #18
 1508 007e 1A64     		str	r2, [r3, #64]
 248:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1509              		.loc 1 248 7 is_stmt 1 view .LVU455
 1510 0080 FFF7FEFF 		bl	STACK_PMBUS_MasterZoneReadStatusCont
 1511              	.LVL130:
 248:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1512              		.loc 1 248 7 is_stmt 0 view .LVU456
 1513 0084 0CE0     		b	.L101
 1514              	.LVL131:
 1515              	.L103:
 255:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1516              		.loc 1 255 7 is_stmt 1 view .LVU457
 1517 0086 FFF7FEFF 		bl	STACK_SMBUS_ReadyIfNoAlert
 1518              	.LVL132:
 257:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1519              		.loc 1 257 5 view .LVU458
 1520 008a 09E0     		b	.L101
 1521              	.LVL133:
 1522              	.L114:
 291:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1523              		.loc 1 291 9 view .LVU459
 1524 008c FFF7FEFF 		bl	STACK_SMBUS_ReadyIfNoAlert
 1525              	.LVL134:
 291:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1526              		.loc 1 291 9 is_stmt 0 view .LVU460
 1527 0090 06E0     		b	.L101
 1528              	.LVL135:
 1529              	.L107:
 320:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1530              		.loc 1 320 7 is_stmt 1 view .LVU461
 1531 0092 FFF7FEFF 		bl	STACK_SMBUS_ReadyIfNoAlert
 1532              	.LVL136:
 320:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1533              		.loc 1 320 7 is_stmt 0 view .LVU462
 1534 0096 03E0     		b	.L101
 1535              	.LVL137:
 1536              	.L106:
 325:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 66


 1537              		.loc 1 325 5 is_stmt 1 view .LVU463
 325:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1538              		.loc 1 325 33 is_stmt 0 view .LVU464
 1539 0098 8023     		movs	r3, #128
 1540 009a 9B00     		lsls	r3, r3, #2
 1541 009c 2343     		orrs	r3, r4
 1542 009e 0360     		str	r3, [r0]
 1543              	.LVL138:
 1544              	.L101:
 328:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1545              		.loc 1 328 1 view .LVU465
 1546 00a0 03B0     		add	sp, sp, #12
 1547              		@ sp needed
 1548              	.LVL139:
 328:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1549              		.loc 1 328 1 view .LVU466
 1550 00a2 F0BD     		pop	{r4, r5, r6, r7, pc}
 1551              		.cfi_endproc
 1552              	.LFE42:
 1554              		.section	.text.HAL_SMBUS_ErrorCallback,"ax",%progbits
 1555              		.align	1
 1556              		.global	HAL_SMBUS_ErrorCallback
 1557              		.syntax unified
 1558              		.code	16
 1559              		.thumb_func
 1561              	HAL_SMBUS_ErrorCallback:
 1562              	.LVL140:
 1563              	.LFB48:
1040:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 1564              		.loc 1 1040 1 is_stmt 1 view -0
 1565              		.cfi_startproc
 1566              		@ args = 0, pretend = 0, frame = 0
 1567              		@ frame_needed = 0, uses_anonymous_args = 0
1040:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 1568              		.loc 1 1040 1 is_stmt 0 view .LVU468
 1569 0000 70B5     		push	{r4, r5, r6, lr}
 1570              		.cfi_def_cfa_offset 16
 1571              		.cfi_offset 4, -16
 1572              		.cfi_offset 5, -12
 1573              		.cfi_offset 6, -8
 1574              		.cfi_offset 14, -4
 1575 0002 0500     		movs	r5, r0
1041:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t  error = hsmbus->ErrorCode;
 1576              		.loc 1 1041 3 is_stmt 1 view .LVU469
1042:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1577              		.loc 1 1042 3 view .LVU470
1042:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1578              		.loc 1 1042 13 is_stmt 0 view .LVU471
 1579 0004 C66C     		ldr	r6, [r0, #76]
 1580              	.LVL141:
1044:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1581              		.loc 1 1044 3 is_stmt 1 view .LVU472
1044:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1582              		.loc 1 1044 19 is_stmt 0 view .LVU473
 1583 0006 FFF7FEFF 		bl	STACK_SMBUS_ResolveContext
 1584              	.LVL142:
1044:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 67


 1585              		.loc 1 1044 19 view .LVU474
 1586 000a 0400     		movs	r4, r0
 1587              	.LVL143:
1046:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1588              		.loc 1 1046 3 is_stmt 1 view .LVU475
1046:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1589              		.loc 1 1046 6 is_stmt 0 view .LVU476
 1590 000c 7306     		lsls	r3, r6, #25
 1591 000e 17D5     		bpl	.L116
1048:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1592              		.loc 1 1048 5 is_stmt 1 view .LVU477
1048:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1593              		.loc 1 1048 24 is_stmt 0 view .LVU478
 1594 0010 0368     		ldr	r3, [r0]
1048:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1595              		.loc 1 1048 39 view .LVU479
 1596 0012 5E22     		movs	r2, #94
1048:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1597              		.loc 1 1048 8 view .LVU480
 1598 0014 1A42     		tst	r2, r3
 1599 0016 0BD0     		beq	.L134
 1600              	.LVL144:
 1601              	.L117:
1059:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1602              		.loc 1 1059 5 is_stmt 1 view .LVU481
1059:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1603              		.loc 1 1059 18 is_stmt 0 view .LVU482
 1604 0018 2368     		ldr	r3, [r4]
1059:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1605              		.loc 1 1059 33 view .LVU483
 1606 001a 4022     		movs	r2, #64
 1607 001c 1343     		orrs	r3, r2
 1608 001e 2360     		str	r3, [r4]
1064:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1609              		.loc 1 1064 5 is_stmt 1 view .LVU484
1064:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1610              		.loc 1 1064 11 is_stmt 0 view .LVU485
 1611 0020 9643     		bics	r6, r2
 1612              	.LVL145:
 1613              	.L118:
1174:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1614              		.loc 1 1174 3 is_stmt 1 view .LVU486
1174:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1615              		.loc 1 1174 16 is_stmt 0 view .LVU487
 1616 0022 2368     		ldr	r3, [r4]
1174:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1617              		.loc 1 1174 40 view .LVU488
 1618 0024 3604     		lsls	r6, r6, #16
 1619              	.LVL146:
1174:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1620              		.loc 1 1174 31 view .LVU489
 1621 0026 3343     		orrs	r3, r6
 1622 0028 2360     		str	r3, [r4]
1179:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 1623              		.loc 1 1179 3 is_stmt 1 view .LVU490
1179:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 1624              		.loc 1 1179 21 is_stmt 0 view .LVU491
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 68


 1625 002a 0023     		movs	r3, #0
 1626 002c EB64     		str	r3, [r5, #76]
1180:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1627              		.loc 1 1180 1 view .LVU492
 1628              		@ sp needed
 1629              	.LVL147:
 1630              	.LVL148:
1180:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1631              		.loc 1 1180 1 view .LVU493
 1632 002e 70BD     		pop	{r4, r5, r6, pc}
 1633              	.LVL149:
 1634              	.L134:
1053:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_HostRead( pStackContext, (uint8_t *) & (pStackContext->OwnAddress), SMBUS_ADDR_AR
 1635              		.loc 1 1053 7 is_stmt 1 view .LVU494
1053:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_HostRead( pStackContext, (uint8_t *) & (pStackContext->OwnAddress), SMBUS_ADDR_AR
 1636              		.loc 1 1053 37 is_stmt 0 view .LVU495
 1637 0030 524B     		ldr	r3, .L139
 1638 0032 C360     		str	r3, [r0, #12]
1054:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1639              		.loc 1 1054 7 is_stmt 1 view .LVU496
 1640 0034 0100     		movs	r1, r0
 1641 0036 2031     		adds	r1, r1, #32
 1642 0038 463A     		subs	r2, r2, #70
 1643 003a FFF7FEFF 		bl	STACK_SMBUS_HostRead
 1644              	.LVL150:
1054:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1645              		.loc 1 1054 7 is_stmt 0 view .LVU497
 1646 003e EBE7     		b	.L117
 1647              	.LVL151:
 1648              	.L116:
1066:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1649              		.loc 1 1066 8 is_stmt 1 view .LVU498
1066:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1650              		.loc 1 1066 20 is_stmt 0 view .LVU499
 1651 0040 3123     		movs	r3, #49
1066:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1652              		.loc 1 1066 11 view .LVU500
 1653 0042 3342     		tst	r3, r6
 1654 0044 29D0     		beq	.L119
1071:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1655              		.loc 1 1071 5 is_stmt 1 view .LVU501
1071:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1656              		.loc 1 1071 10 is_stmt 0 view .LVU502
 1657 0046 0368     		ldr	r3, [r0]
 1658 0048 4E22     		movs	r2, #78
1071:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1659              		.loc 1 1071 8 view .LVU503
 1660 004a 1A42     		tst	r2, r3
 1661 004c 10D0     		beq	.L120
1073:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       while (( hsmbus->Instance->CR1 & I2C_CR1_PE ) == I2C_CR1_PE )
 1662              		.loc 1 1073 7 is_stmt 1 view .LVU504
 1663 004e 2A68     		ldr	r2, [r5]
 1664 0050 1368     		ldr	r3, [r2]
 1665 0052 0121     		movs	r1, #1
 1666 0054 8B43     		bics	r3, r1
 1667 0056 1360     		str	r3, [r2]
1074:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {}
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 69


 1668              		.loc 1 1074 7 view .LVU505
 1669              	.L121:
1075:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __HAL_SMBUS_ENABLE( hsmbus );
 1670              		.loc 1 1075 8 discriminator 1 view .LVU506
1074:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {}
 1671              		.loc 1 1074 53 discriminator 1 view .LVU507
1074:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {}
 1672              		.loc 1 1074 22 is_stmt 0 discriminator 1 view .LVU508
 1673 0058 2A68     		ldr	r2, [r5]
1074:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {}
 1674              		.loc 1 1074 32 discriminator 1 view .LVU509
 1675 005a 1368     		ldr	r3, [r2]
1074:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {}
 1676              		.loc 1 1074 53 discriminator 1 view .LVU510
 1677 005c DB07     		lsls	r3, r3, #31
 1678 005e FBD4     		bmi	.L121
1076:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       if ( pStackContext->Device->State != HAL_SMBUS_STATE_READY )
 1679              		.loc 1 1076 7 is_stmt 1 view .LVU511
 1680 0060 1368     		ldr	r3, [r2]
 1681 0062 0121     		movs	r1, #1
 1682 0064 0B43     		orrs	r3, r1
 1683 0066 1360     		str	r3, [r2]
1077:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1684              		.loc 1 1077 7 view .LVU512
1077:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1685              		.loc 1 1077 25 is_stmt 0 view .LVU513
 1686 0068 6068     		ldr	r0, [r4, #4]
 1687              	.LVL152:
1077:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1688              		.loc 1 1077 33 view .LVU514
 1689 006a 836C     		ldr	r3, [r0, #72]
1077:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1690              		.loc 1 1077 10 view .LVU515
 1691 006c 012B     		cmp	r3, #1
 1692 006e 0BD1     		bne	.L135
 1693              	.L120:
1084:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
 1694              		.loc 1 1084 5 is_stmt 1 view .LVU516
1084:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
 1695              		.loc 1 1084 18 is_stmt 0 view .LVU517
 1696 0070 2368     		ldr	r3, [r4]
1084:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = NULL;
 1697              		.loc 1 1084 33 view .LVU518
 1698 0072 0122     		movs	r2, #1
 1699 0074 1900     		movs	r1, r3
 1700 0076 1143     		orrs	r1, r2
 1701 0078 2160     		str	r1, [r4]
1085:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_ACTIVE_MASK;
 1702              		.loc 1 1085 5 is_stmt 1 view .LVU519
1085:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine &= ~SMBUS_SMS_ACTIVE_MASK;
 1703              		.loc 1 1085 35 is_stmt 0 view .LVU520
 1704 007a 0021     		movs	r1, #0
 1705 007c E160     		str	r1, [r4, #12]
1086:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1706              		.loc 1 1086 5 is_stmt 1 view .LVU521
1086:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1707              		.loc 1 1086 33 is_stmt 0 view .LVU522
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 70


 1708 007e 5E31     		adds	r1, r1, #94
 1709 0080 8B43     		bics	r3, r1
 1710 0082 1343     		orrs	r3, r2
 1711 0084 2360     		str	r3, [r4]
 1712 0086 CCE7     		b	.L118
 1713              	.L135:
1079:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         HAL_SMBUS_Init( pStackContext->Device );
 1714              		.loc 1 1079 9 is_stmt 1 view .LVU523
 1715 0088 FFF7FEFF 		bl	HAL_SMBUS_DeInit
 1716              	.LVL153:
1080:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         HAL_SMBUS_EnableListen_IT( pStackContext->Device );
 1717              		.loc 1 1080 9 view .LVU524
 1718 008c 6068     		ldr	r0, [r4, #4]
 1719 008e FFF7FEFF 		bl	HAL_SMBUS_Init
 1720              	.LVL154:
1081:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1721              		.loc 1 1081 9 view .LVU525
 1722 0092 6068     		ldr	r0, [r4, #4]
 1723 0094 FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 1724              	.LVL155:
 1725 0098 EAE7     		b	.L120
 1726              	.LVL156:
 1727              	.L119:
1089:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1728              		.loc 1 1089 8 view .LVU526
1089:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1729              		.loc 1 1089 11 is_stmt 0 view .LVU527
 1730 009a 3307     		lsls	r3, r6, #28
 1731 009c 2CD4     		bmi	.L136
1098:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1732              		.loc 1 1098 8 is_stmt 1 view .LVU528
1098:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1733              		.loc 1 1098 11 is_stmt 0 view .LVU529
 1734 009e B307     		lsls	r3, r6, #30
 1735 00a0 42D5     		bpl	.L123
1102:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         && ((pStackContext->StateMachine & SMBUS_SMS_ZONE_READ) != 0U ))
 1736              		.loc 1 1102 5 is_stmt 1 view .LVU530
1102:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         && ((pStackContext->StateMachine & SMBUS_SMS_ZONE_READ) != 0U ))
 1737              		.loc 1 1102 24 is_stmt 0 view .LVU531
 1738 00a2 C38B     		ldrh	r3, [r0, #30]
1102:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         && ((pStackContext->StateMachine & SMBUS_SMS_ZONE_READ) != 0U ))
 1739              		.loc 1 1102 8 view .LVU532
 1740 00a4 502B     		cmp	r3, #80
 1741 00a6 32D0     		beq	.L137
 1742              	.L124:
1114:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1743              		.loc 1 1114 7 is_stmt 1 view .LVU533
 1744 00a8 2A68     		ldr	r2, [r5]
 1745 00aa 5168     		ldr	r1, [r2, #4]
 1746 00ac 8023     		movs	r3, #128
 1747 00ae 1B02     		lsls	r3, r3, #8
 1748 00b0 0B43     		orrs	r3, r1
 1749 00b2 5360     		str	r3, [r2, #4]
1117:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1750              		.loc 1 1117 7 view .LVU534
1117:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1751              		.loc 1 1117 19 is_stmt 0 view .LVU535
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 71


 1752 00b4 2A68     		ldr	r2, [r5]
1117:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1753              		.loc 1 1117 29 view .LVU536
 1754 00b6 9369     		ldr	r3, [r2, #24]
1117:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1755              		.loc 1 1117 10 view .LVU537
 1756 00b8 1B06     		lsls	r3, r3, #24
 1757 00ba 04D5     		bpl	.L125
1119:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1758              		.loc 1 1119 9 is_stmt 1 view .LVU538
1119:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1759              		.loc 1 1119 25 is_stmt 0 view .LVU539
 1760 00bc 5168     		ldr	r1, [r2, #4]
1119:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1761              		.loc 1 1119 31 view .LVU540
 1762 00be 8023     		movs	r3, #128
 1763 00c0 5B02     		lsls	r3, r3, #9
 1764 00c2 0B43     		orrs	r3, r1
 1765 00c4 5360     		str	r3, [r2, #4]
 1766              	.L125:
1121:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1767              		.loc 1 1121 7 is_stmt 1 view .LVU541
1121:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1768              		.loc 1 1121 19 is_stmt 0 view .LVU542
 1769 00c6 2A68     		ldr	r2, [r5]
1121:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1770              		.loc 1 1121 29 view .LVU543
 1771 00c8 9369     		ldr	r3, [r2, #24]
1121:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 1772              		.loc 1 1121 10 view .LVU544
 1773 00ca 1B07     		lsls	r3, r3, #28
 1774 00cc 03D5     		bpl	.L126
1123:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1775              		.loc 1 1123 9 is_stmt 1 view .LVU545
1123:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1776              		.loc 1 1123 25 is_stmt 0 view .LVU546
 1777 00ce D369     		ldr	r3, [r2, #28]
1123:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 1778              		.loc 1 1123 31 view .LVU547
 1779 00d0 0821     		movs	r1, #8
 1780 00d2 0B43     		orrs	r3, r1
 1781 00d4 D361     		str	r3, [r2, #28]
 1782              	.L126:
1129:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferCount = 0U;
 1783              		.loc 1 1129 7 is_stmt 1 view .LVU548
1129:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferCount = 0U;
 1784              		.loc 1 1129 13 is_stmt 0 view .LVU549
 1785 00d6 2A68     		ldr	r2, [r5]
1129:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferCount = 0U;
 1786              		.loc 1 1129 23 view .LVU550
 1787 00d8 9369     		ldr	r3, [r2, #24]
1129:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferCount = 0U;
 1788              		.loc 1 1129 29 view .LVU551
 1789 00da 0121     		movs	r1, #1
 1790 00dc 0B43     		orrs	r3, r1
 1791 00de 9361     		str	r3, [r2, #24]
1130:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferSize = 0U;
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 72


 1792              		.loc 1 1130 7 is_stmt 1 view .LVU552
1130:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferSize = 0U;
 1793              		.loc 1 1130 25 is_stmt 0 view .LVU553
 1794 00e0 0023     		movs	r3, #0
 1795 00e2 6B87     		strh	r3, [r5, #58]
1131:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferOptions = 0U;
 1796              		.loc 1 1131 7 is_stmt 1 view .LVU554
1131:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->XferOptions = 0U;
 1797              		.loc 1 1131 24 is_stmt 0 view .LVU555
 1798 00e4 2B87     		strh	r3, [r5, #56]
1132:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1799              		.loc 1 1132 7 is_stmt 1 view .LVU556
1132:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1800              		.loc 1 1132 27 is_stmt 0 view .LVU557
 1801 00e6 EB63     		str	r3, [r5, #60]
1137:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_IGNORED | SMBUS_SMS_READY;
 1802              		.loc 1 1137 7 is_stmt 1 view .LVU558
1137:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_IGNORED | SMBUS_SMS_READY;
 1803              		.loc 1 1137 20 is_stmt 0 view .LVU559
 1804 00e8 2368     		ldr	r3, [r4]
1137:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       pStackContext->StateMachine |= SMBUS_SMS_IGNORED | SMBUS_SMS_READY;
 1805              		.loc 1 1137 35 view .LVU560
 1806 00ea 0222     		movs	r2, #2
 1807 00ec 9343     		bics	r3, r2
 1808 00ee 2360     		str	r3, [r4]
1138:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 1809              		.loc 1 1138 7 is_stmt 1 view .LVU561
1138:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 1810              		.loc 1 1138 35 is_stmt 0 view .LVU562
 1811 00f0 1F32     		adds	r2, r2, #31
 1812 00f2 1343     		orrs	r3, r2
 1813 00f4 2360     		str	r3, [r4]
 1814 00f6 94E7     		b	.L118
 1815              	.L136:
1094:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Master_Abort_IT( hsmbus, pStackContext->SlaveAddress );
 1816              		.loc 1 1094 5 is_stmt 1 view .LVU563
1094:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Master_Abort_IT( hsmbus, pStackContext->SlaveAddress );
 1817              		.loc 1 1094 18 is_stmt 0 view .LVU564
 1818 00f8 0268     		ldr	r2, [r0]
1094:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Master_Abort_IT( hsmbus, pStackContext->SlaveAddress );
 1819              		.loc 1 1094 33 view .LVU565
 1820 00fa 214B     		ldr	r3, .L139+4
 1821 00fc 1343     		orrs	r3, r2
 1822 00fe 0360     		str	r3, [r0]
1095:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 1823              		.loc 1 1095 5 is_stmt 1 view .LVU566
 1824 0100 C18B     		ldrh	r1, [r0, #30]
 1825 0102 2800     		movs	r0, r5
 1826              	.LVL157:
1095:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 1827              		.loc 1 1095 5 is_stmt 0 view .LVU567
 1828 0104 FFF7FEFF 		bl	HAL_SMBUS_Master_Abort_IT
 1829              	.LVL158:
1096:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1830              		.loc 1 1096 5 is_stmt 1 view .LVU568
1096:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1831              		.loc 1 1096 23 is_stmt 0 view .LVU569
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 73


 1832 0108 0023     		movs	r3, #0
 1833 010a EB64     		str	r3, [r5, #76]
 1834 010c 89E7     		b	.L118
 1835              	.LVL159:
 1836              	.L137:
1103:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1837              		.loc 1 1103 27 view .LVU570
 1838 010e 0368     		ldr	r3, [r0]
1103:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1839              		.loc 1 1103 9 view .LVU571
 1840 0110 DA05     		lsls	r2, r3, #23
 1841 0112 C9D5     		bpl	.L124
1105:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __SMBUS_ZONE_ENABLE(hsmbus);
 1842              		.loc 1 1105 7 is_stmt 1 view .LVU572
1105:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       __SMBUS_ZONE_ENABLE(hsmbus);
 1843              		.loc 1 1105 35 is_stmt 0 view .LVU573
 1844 0114 1B4A     		ldr	r2, .L139+8
 1845 0116 1340     		ands	r3, r2
 1846 0118 0360     		str	r3, [r0]
1106:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1847              		.loc 1 1106 7 is_stmt 1 view .LVU574
 1848 011a 2A68     		ldr	r2, [r5]
 1849 011c D168     		ldr	r1, [r2, #12]
 1850 011e 8023     		movs	r3, #128
 1851 0120 1B02     		lsls	r3, r3, #8
 1852 0122 0B43     		orrs	r3, r1
 1853 0124 D360     		str	r3, [r2, #12]
 1854 0126 7CE7     		b	.L118
 1855              	.L123:
1143:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1856              		.loc 1 1143 8 view .LVU575
1143:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1857              		.loc 1 1143 11 is_stmt 0 view .LVU576
 1858 0128 3306     		lsls	r3, r6, #24
 1859 012a 12D5     		bpl	.L127
1146:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1860              		.loc 1 1146 5 is_stmt 1 view .LVU577
1146:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1861              		.loc 1 1146 16 is_stmt 0 view .LVU578
 1862 012c AB6C     		ldr	r3, [r5, #72]
1146:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 1863              		.loc 1 1146 8 view .LVU579
 1864 012e 002B     		cmp	r3, #0
 1865 0130 05D0     		beq	.L138
1155:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1866              		.loc 1 1155 7 is_stmt 1 view .LVU580
1155:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1867              		.loc 1 1155 20 is_stmt 0 view .LVU581
 1868 0132 0268     		ldr	r2, [r0]
1155:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1869              		.loc 1 1155 35 view .LVU582
 1870 0134 8023     		movs	r3, #128
 1871 0136 1B04     		lsls	r3, r3, #16
 1872 0138 1343     		orrs	r3, r2
 1873 013a 0360     		str	r3, [r0]
 1874 013c 71E7     		b	.L118
 1875              	.L138:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 74


1148:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_Init( pStackContext->Device );
 1876              		.loc 1 1148 7 is_stmt 1 view .LVU583
 1877 013e 4068     		ldr	r0, [r0, #4]
 1878              	.LVL160:
1148:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_Init( pStackContext->Device );
 1879              		.loc 1 1148 7 is_stmt 0 view .LVU584
 1880 0140 FFF7FEFF 		bl	HAL_SMBUS_DeInit
 1881              	.LVL161:
1149:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_EnableListen_IT( pStackContext->Device );
 1882              		.loc 1 1149 7 is_stmt 1 view .LVU585
 1883 0144 6068     		ldr	r0, [r4, #4]
 1884 0146 FFF7FEFF 		bl	HAL_SMBUS_Init
 1885              	.LVL162:
1150:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 1886              		.loc 1 1150 7 view .LVU586
 1887 014a 6068     		ldr	r0, [r4, #4]
 1888 014c FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 1889              	.LVL163:
 1890 0150 67E7     		b	.L118
 1891              	.LVL164:
 1892              	.L127:
1158:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1893              		.loc 1 1158 8 view .LVU587
1158:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 1894              		.loc 1 1158 11 is_stmt 0 view .LVU588
 1895 0152 7307     		lsls	r3, r6, #29
 1896 0154 00D4     		bmi	.LCB1745
 1897 0156 64E7     		b	.L118	@long jump
 1898              	.LCB1745:
1160:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->State = HAL_SMBUS_STATE_READY;
 1899              		.loc 1 1160 5 is_stmt 1 view .LVU589
1160:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->State = HAL_SMBUS_STATE_READY;
 1900              		.loc 1 1160 18 is_stmt 0 view .LVU590
 1901 0158 4368     		ldr	r3, [r0, #4]
1160:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->State = HAL_SMBUS_STATE_READY;
 1902              		.loc 1 1160 50 view .LVU591
 1903 015a AA6C     		ldr	r2, [r5, #72]
1160:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Device->State = HAL_SMBUS_STATE_READY;
 1904              		.loc 1 1160 42 view .LVU592
 1905 015c 1A64     		str	r2, [r3, #64]
1161:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1906              		.loc 1 1161 5 is_stmt 1 view .LVU593
1161:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1907              		.loc 1 1161 18 is_stmt 0 view .LVU594
 1908 015e 4368     		ldr	r3, [r0, #4]
1161:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1909              		.loc 1 1161 34 view .LVU595
 1910 0160 0122     		movs	r2, #1
 1911 0162 9A64     		str	r2, [r3, #72]
1164:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1912              		.loc 1 1164 5 is_stmt 1 view .LVU596
1164:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1913              		.loc 1 1164 5 view .LVU597
 1914 0164 4268     		ldr	r2, [r0, #4]
 1915 0166 4423     		movs	r3, #68
 1916 0168 0021     		movs	r1, #0
 1917 016a D154     		strb	r1, [r2, r3]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 75


1164:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1918              		.loc 1 1164 5 view .LVU598
1167:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     STACK_SMBUS_ReadyIfNoAlert(pStackContext);
 1919              		.loc 1 1167 5 view .LVU599
1167:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     STACK_SMBUS_ReadyIfNoAlert(pStackContext);
 1920              		.loc 1 1167 18 is_stmt 0 view .LVU600
 1921 016c 0368     		ldr	r3, [r0]
1167:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     STACK_SMBUS_ReadyIfNoAlert(pStackContext);
 1922              		.loc 1 1167 33 view .LVU601
 1923 016e 0622     		movs	r2, #6
 1924 0170 9343     		bics	r3, r2
 1925 0172 0360     		str	r3, [r0]
1168:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1926              		.loc 1 1168 5 is_stmt 1 view .LVU602
 1927 0174 FFF7FEFF 		bl	STACK_SMBUS_ReadyIfNoAlert
 1928              	.LVL165:
1168:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 1929              		.loc 1 1168 5 is_stmt 0 view .LVU603
 1930 0178 53E7     		b	.L118
 1931              	.L140:
 1932 017a C046     		.align	2
 1933              	.L139:
 1934 017c 00000000 		.word	ALERT_RESPONSE
 1935 0180 01200000 		.word	8193
 1936 0184 FFFEFFFF 		.word	-257
 1937              		.cfi_endproc
 1938              	.LFE48:
 1940              		.section	.text.STACK_SMBUS_ExecuteCommand,"ax",%progbits
 1941              		.align	1
 1942              		.weak	STACK_SMBUS_ExecuteCommand
 1943              		.syntax unified
 1944              		.code	16
 1945              		.thumb_func
 1947              	STACK_SMBUS_ExecuteCommand:
 1948              	.LVL166:
 1949              	.LFB59:
1882:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1883:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1884:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Callback function notifying slave about command incoming.
1885:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1886:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the context information for the specified SMBUS stack.
1887:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval HAL_StatusTypeDef response code. STACK_OK if success, any other value means problem
1888:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1889:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** __weak HAL_StatusTypeDef STACK_SMBUS_ExecuteCommand( SMBUS_StackHandleTypeDef *pStackContext )
1890:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 1950              		.loc 1 1890 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
1891:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1892:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Host should implement here it's reaction to Host notify protocol and ARP Host notify.
1893:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Regular devices implement all the commands they support.
1894:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1895:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1896:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1897:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Returning zero means no problem with execution, if reply is expected, then it is correctly plac
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 76


1898:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1899:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return STACK_OK;
 1955              		.loc 1 1899 3 view .LVU605
1900:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 1956              		.loc 1 1900 1 is_stmt 0 view .LVU606
 1957 0000 0020     		movs	r0, #0
 1958              	.LVL167:
 1959              		.loc 1 1900 1 view .LVU607
 1960              		@ sp needed
 1961 0002 7047     		bx	lr
 1962              		.cfi_endproc
 1963              	.LFE59:
 1965              		.section	.text.HAL_SMBUS_AddrCallback,"ax",%progbits
 1966              		.align	1
 1967              		.global	HAL_SMBUS_AddrCallback
 1968              		.syntax unified
 1969              		.code	16
 1970              		.thumb_func
 1972              	HAL_SMBUS_AddrCallback:
 1973              	.LVL168:
 1974              	.LFB45:
 653:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 1975              		.loc 1 653 1 is_stmt 1 view -0
 1976              		.cfi_startproc
 1977              		@ args = 0, pretend = 0, frame = 8
 1978              		@ frame_needed = 0, uses_anonymous_args = 0
 653:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 1979              		.loc 1 653 1 is_stmt 0 view .LVU609
 1980 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1981              		.cfi_def_cfa_offset 20
 1982              		.cfi_offset 4, -20
 1983              		.cfi_offset 5, -16
 1984              		.cfi_offset 6, -12
 1985              		.cfi_offset 7, -8
 1986              		.cfi_offset 14, -4
 1987 0002 83B0     		sub	sp, sp, #12
 1988              		.cfi_def_cfa_offset 32
 1989 0004 0600     		movs	r6, r0
 1990 0006 0F00     		movs	r7, r1
 1991 0008 1500     		movs	r5, r2
 654:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint16_t           size;
 1992              		.loc 1 654 3 is_stmt 1 view .LVU610
 655:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint8_t            response;
 1993              		.loc 1 655 3 view .LVU611
 656:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t           result = STACK_OK;
 1994              		.loc 1 656 3 view .LVU612
 657:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1995              		.loc 1 657 3 view .LVU613
 1996              	.LVL169:
 662:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1997              		.loc 1 662 3 view .LVU614
 662:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 1998              		.loc 1 662 19 is_stmt 0 view .LVU615
 1999 000a FFF7FEFF 		bl	STACK_SMBUS_ResolveContext
 2000              	.LVL170:
 662:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2001              		.loc 1 662 19 view .LVU616
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 77


 2002 000e 0400     		movs	r4, r0
 2003              	.LVL171:
 667:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2004              		.loc 1 667 3 is_stmt 1 view .LVU617
 667:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2005              		.loc 1 667 16 is_stmt 0 view .LVU618
 2006 0010 0368     		ldr	r3, [r0]
 667:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2007              		.loc 1 667 31 view .LVU619
 2008 0012 974A     		ldr	r2, .L178
 2009 0014 1A40     		ands	r2, r3
 2010 0016 0260     		str	r2, [r0]
 672:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2011              		.loc 1 672 3 is_stmt 1 view .LVU620
 672:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2012              		.loc 1 672 17 is_stmt 0 view .LVU621
 2013 0018 6D00     		lsls	r5, r5, #1
 2014 001a ADB2     		uxth	r5, r5
 2015              	.LVL172:
 677:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     (( pStackContext->Device->Instance->CR1 & SMBUS_PERIPHERAL_MODE_SMBUS_HOST ) == SMBUS_PERIPHERA
 2016              		.loc 1 677 3 is_stmt 1 view .LVU622
 678:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( AddrMatchCode == SMBUS_ADDR_HOST ) &&
 2017              		.loc 1 678 21 is_stmt 0 view .LVU623
 2018 001c 4268     		ldr	r2, [r0, #4]
 678:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( AddrMatchCode == SMBUS_ADDR_HOST ) &&
 2019              		.loc 1 678 29 view .LVU624
 2020 001e 1168     		ldr	r1, [r2]
 678:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( AddrMatchCode == SMBUS_ADDR_HOST ) &&
 2021              		.loc 1 678 39 view .LVU625
 2022 0020 0A68     		ldr	r2, [r1]
 677:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     (( pStackContext->Device->Instance->CR1 & SMBUS_PERIPHERAL_MODE_SMBUS_HOST ) == SMBUS_PERIPHERA
 2023              		.loc 1 677 6 view .LVU626
 2024 0022 D202     		lsls	r2, r2, #11
 2025 0024 01D5     		bpl	.L143
 678:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( AddrMatchCode == SMBUS_ADDR_HOST ) &&
 2026              		.loc 1 678 119 view .LVU627
 2027 0026 102D     		cmp	r5, #16
 2028 0028 3CD0     		beq	.L172
 2029              	.L143:
 695:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             && (((pStackContext->Device->Instance->CR1) & I2C_CR1_ALERTEN ) == I2C_CR1_ALERTEN ) )
 2030              		.loc 1 695 8 is_stmt 1 view .LVU628
 695:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             && (((pStackContext->Device->Instance->CR1) & I2C_CR1_ALERTEN ) == I2C_CR1_ALERTEN ) )
 2031              		.loc 1 695 11 is_stmt 0 view .LVU629
 2032 002a 182D     		cmp	r5, #24
 2033 002c 04D1     		bne	.L145
 695:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             && (((pStackContext->Device->Instance->CR1) & I2C_CR1_ALERTEN ) == I2C_CR1_ALERTEN ) )
 2034              		.loc 1 695 49 discriminator 1 view .LVU630
 2035 002e 002F     		cmp	r7, #0
 2036 0030 02D0     		beq	.L145
 696:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2037              		.loc 1 696 50 view .LVU631
 2038 0032 0A68     		ldr	r2, [r1]
 696:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2039              		.loc 1 696 13 view .LVU632
 2040 0034 5202     		lsls	r2, r2, #9
 2041 0036 47D4     		bmi	.L173
 2042              	.L145:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 78


 717:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2043              		.loc 1 717 5 is_stmt 1 view .LVU633
 717:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2044              		.loc 1 717 10 is_stmt 0 view .LVU634
 2045 0038 2900     		movs	r1, r5
 2046 003a 2000     		movs	r0, r4
 2047              	.LVL173:
 717:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2048              		.loc 1 717 10 view .LVU635
 2049 003c FFF7FEFF 		bl	STACK_SMBUS_AddrAccpt
 2050              	.LVL174:
 717:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2051              		.loc 1 717 8 view .LVU636
 2052 0040 0028     		cmp	r0, #0
 2053 0042 5CD1     		bne	.L174
 728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2054              		.loc 1 728 7 is_stmt 1 view .LVU637
 728:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2055              		.loc 1 728 35 is_stmt 0 view .LVU638
 2056 0044 E583     		strh	r5, [r4, #30]
 733:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2057              		.loc 1 733 7 is_stmt 1 view .LVU639
 733:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2058              		.loc 1 733 10 is_stmt 0 view .LVU640
 2059 0046 002F     		cmp	r7, #0
 2060 0048 00D1     		bne	.LCB1869
 2061 004a F5E0     		b	.L147	@long jump
 2062              	.LCB1869:
 738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2063              		.loc 1 738 9 is_stmt 1 view .LVU641
 738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2064              		.loc 1 738 22 is_stmt 0 view .LVU642
 2065 004c 6268     		ldr	r2, [r4, #4]
 738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2066              		.loc 1 738 30 view .LVU643
 2067 004e 936C     		ldr	r3, [r2, #72]
 738:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2068              		.loc 1 738 38 view .LVU644
 2069 0050 4221     		movs	r1, #66
 2070 0052 8B43     		bics	r3, r1
 2071 0054 9364     		str	r3, [r2, #72]
 741:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->StateMachine & SMBUS_SMS_IGNORED ) == SMBUS_SMS_IGNORED) && \
 2072              		.loc 1 741 9 is_stmt 1 view .LVU645
 742:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->CurrentCommand->cmnd_query & ( READ | PROCESS_CALL ) ) != 0U )
 2073              		.loc 1 742 27 is_stmt 0 view .LVU646
 2074 0056 2368     		ldr	r3, [r4]
 741:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->StateMachine & SMBUS_SMS_IGNORED ) == SMBUS_SMS_IGNORED) && \
 2075              		.loc 1 741 12 view .LVU647
 2076 0058 9A06     		lsls	r2, r3, #26
 2077 005a 60D5     		bpl	.L148
 743:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         )
 2078              		.loc 1 743 27 view .LVU648
 2079 005c E268     		ldr	r2, [r4, #12]
 743:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         )
 2080              		.loc 1 743 43 view .LVU649
 2081 005e 5278     		ldrb	r2, [r2, #1]
 742:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->CurrentCommand->cmnd_query & ( READ | PROCESS_CALL ) ) != 0U )
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 79


 2082              		.loc 1 742 86 view .LVU650
 2083 0060 1D31     		adds	r1, r1, #29
 2084 0062 8A43     		bics	r2, r1
 2085 0064 5BD0     		beq	.L148
 747:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* TODO - find a clean way how to abstain from blocking the bus */
 2086              		.loc 1 747 11 is_stmt 1 view .LVU651
 747:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* TODO - find a clean way how to abstain from blocking the bus */
 2087              		.loc 1 747 17 is_stmt 0 view .LVU652
 2088 0066 3368     		ldr	r3, [r6]
 747:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* TODO - find a clean way how to abstain from blocking the bus */
 2089              		.loc 1 747 34 view .LVU653
 2090 0068 FF22     		movs	r2, #255
 2091 006a 9A62     		str	r2, [r3, #40]
 750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2092              		.loc 1 750 11 is_stmt 1 view .LVU654
 750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2093              		.loc 1 750 23 is_stmt 0 view .LVU655
 2094 006c 3368     		ldr	r3, [r6]
 750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2095              		.loc 1 750 33 view .LVU656
 2096 006e 9A69     		ldr	r2, [r3, #24]
 750:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2097              		.loc 1 750 14 view .LVU657
 2098 0070 1206     		lsls	r2, r2, #24
 2099 0072 04D5     		bpl	.L149
 752:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2100              		.loc 1 752 13 is_stmt 1 view .LVU658
 752:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2101              		.loc 1 752 29 is_stmt 0 view .LVU659
 2102 0074 5968     		ldr	r1, [r3, #4]
 752:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2103              		.loc 1 752 35 view .LVU660
 2104 0076 8022     		movs	r2, #128
 2105 0078 5202     		lsls	r2, r2, #9
 2106 007a 0A43     		orrs	r2, r1
 2107 007c 5A60     		str	r2, [r3, #4]
 2108              	.L149:
 754:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           hsmbus->Instance->ICR |= I2C_ICR_ADDRCF;
 2109              		.loc 1 754 11 is_stmt 1 view .LVU661
 2110 007e 3268     		ldr	r2, [r6]
 2111 0080 5168     		ldr	r1, [r2, #4]
 2112 0082 8023     		movs	r3, #128
 2113 0084 1B02     		lsls	r3, r3, #8
 2114 0086 0B43     		orrs	r3, r1
 2115 0088 5360     		str	r3, [r2, #4]
 755:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~(SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM);
 2116              		.loc 1 755 11 view .LVU662
 755:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~(SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM);
 2117              		.loc 1 755 17 is_stmt 0 view .LVU663
 2118 008a 3268     		ldr	r2, [r6]
 755:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~(SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM);
 2119              		.loc 1 755 27 view .LVU664
 2120 008c D369     		ldr	r3, [r2, #28]
 755:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine &= ~(SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM);
 2121              		.loc 1 755 33 view .LVU665
 2122 008e 0821     		movs	r1, #8
 2123 0090 0B43     		orrs	r3, r1
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 80


 2124 0092 D361     		str	r3, [r2, #28]
 756:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_EnableListen_IT( hsmbus );
 2125              		.loc 1 756 11 is_stmt 1 view .LVU666
 756:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_EnableListen_IT( hsmbus );
 2126              		.loc 1 756 24 is_stmt 0 view .LVU667
 2127 0094 2368     		ldr	r3, [r4]
 756:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_EnableListen_IT( hsmbus );
 2128              		.loc 1 756 39 view .LVU668
 2129 0096 774A     		ldr	r2, .L178+4
 2130 0098 1340     		ands	r3, r2
 2131 009a 2360     		str	r3, [r4]
 757:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /* sometimes writing 0xFF to TXDR helps too */
 2132              		.loc 1 757 11 is_stmt 1 view .LVU669
 2133 009c 3000     		movs	r0, r6
 2134 009e FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 2135              	.LVL175:
 2136 00a2 3AE0     		b	.L142
 2137              	.LVL176:
 2138              	.L172:
 679:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     ( TransferDirection == 0U )
 2139              		.loc 1 679 42 is_stmt 0 view .LVU670
 2140 00a4 002F     		cmp	r7, #0
 2141 00a6 C0D1     		bne	.L143
 686:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Byte_count = 3U;
 2142              		.loc 1 686 5 is_stmt 1 view .LVU671
 686:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Byte_count = 3U;
 2143              		.loc 1 686 33 is_stmt 0 view .LVU672
 2144 00a8 734A     		ldr	r2, .L178+8
 2145 00aa 1340     		ands	r3, r2
 2146 00ac 0360     		str	r3, [r0]
 687:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Slave_Receive_IT( hsmbus, pStackContext->Buffer, 3U, SMBUS_FIRST_AND_LAST_FRAME_NO_PE
 2147              		.loc 1 687 5 is_stmt 1 view .LVU673
 687:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Slave_Receive_IT( hsmbus, pStackContext->Buffer, 3U, SMBUS_FIRST_AND_LAST_FRAME_NO_PE
 2148              		.loc 1 687 31 is_stmt 0 view .LVU674
 2149 00ae 0323     		movs	r3, #3
 2150 00b0 8383     		strh	r3, [r0, #28]
 688:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
 2151              		.loc 1 688 5 is_stmt 1 view .LVU675
 688:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
 2152              		.loc 1 688 54 is_stmt 0 view .LVU676
 2153 00b2 0100     		movs	r1, r0
 2154 00b4 2331     		adds	r1, r1, #35
 688:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
 2155              		.loc 1 688 5 view .LVU677
 2156 00b6 7D33     		adds	r3, r3, #125
 2157 00b8 9B04     		lsls	r3, r3, #18
 2158 00ba 0322     		movs	r2, #3
 2159 00bc 3000     		movs	r0, r6
 2160              	.LVL177:
 688:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->CurrentCommand = &HOST_NOTIFY_PROTOCOL;
 2161              		.loc 1 688 5 view .LVU678
 2162 00be FFF7FEFF 		bl	HAL_SMBUS_Slave_Receive_IT
 2163              	.LVL178:
 689:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2164              		.loc 1 689 5 is_stmt 1 view .LVU679
 689:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2165              		.loc 1 689 35 is_stmt 0 view .LVU680
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 81


 2166 00c2 6E4B     		ldr	r3, .L178+12
 2167 00c4 E360     		str	r3, [r4, #12]
 2168 00c6 28E0     		b	.L142
 2169              	.LVL179:
 2170              	.L173:
 701:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
 2171              		.loc 1 701 5 is_stmt 1 view .LVU681
 701:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
 2172              		.loc 1 701 33 is_stmt 0 view .LVU682
 2173 00c8 6B4A     		ldr	r2, .L178+8
 2174 00ca 1A40     		ands	r2, r3
 2175 00cc 2260     		str	r2, [r4]
 702:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Byte_count = 1U;
 2176              		.loc 1 702 5 is_stmt 1 view .LVU683
 702:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     pStackContext->Byte_count = 1U;
 2177              		.loc 1 702 33 is_stmt 0 view .LVU684
 2178 00ce 0221     		movs	r1, #2
 2179 00d0 0A43     		orrs	r2, r1
 2180 00d2 2260     		str	r2, [r4]
 703:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(pStackContext->OwnAddress), 1U,
 2181              		.loc 1 703 5 is_stmt 1 view .LVU685
 703:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(pStackContext->OwnAddress), 1U,
 2182              		.loc 1 703 31 is_stmt 0 view .LVU686
 2183 00d4 0122     		movs	r2, #1
 2184 00d6 A283     		strh	r2, [r4, #28]
 704:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                  SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine 
 2185              		.loc 1 704 5 is_stmt 1 view .LVU687
 2186 00d8 8022     		movs	r2, #128
 2187 00da D204     		lsls	r2, r2, #19
 2188 00dc 1340     		ands	r3, r2
 2189 00de 8022     		movs	r2, #128
 2190 00e0 9204     		lsls	r2, r2, #18
 2191 00e2 1343     		orrs	r3, r2
 2192 00e4 2100     		movs	r1, r4
 2193 00e6 2031     		adds	r1, r1, #32
 2194 00e8 0122     		movs	r2, #1
 2195 00ea 3000     		movs	r0, r6
 2196              	.LVL180:
 704:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                  SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine 
 2197              		.loc 1 704 5 is_stmt 0 view .LVU688
 2198 00ec FFF7FEFF 		bl	HAL_SMBUS_Slave_Transmit_IT
 2199              	.LVL181:
 710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2200              		.loc 1 710 5 is_stmt 1 view .LVU689
 710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2201              		.loc 1 710 18 is_stmt 0 view .LVU690
 2202 00f0 6368     		ldr	r3, [r4, #4]
 710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2203              		.loc 1 710 26 view .LVU691
 2204 00f2 1A68     		ldr	r2, [r3]
 710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2205              		.loc 1 710 36 view .LVU692
 2206 00f4 1368     		ldr	r3, [r2]
 710:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2207              		.loc 1 710 42 view .LVU693
 2208 00f6 6249     		ldr	r1, .L178+16
 2209 00f8 0B40     		ands	r3, r1
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 82


 2210 00fa 1360     		str	r3, [r2]
 2211 00fc 0DE0     		b	.L142
 2212              	.L174:
 720:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       hsmbus->Instance->ICR |= I2C_ICR_ADDRCF;
 2213              		.loc 1 720 7 is_stmt 1 view .LVU694
 2214 00fe 3268     		ldr	r2, [r6]
 2215 0100 5168     		ldr	r1, [r2, #4]
 2216 0102 8023     		movs	r3, #128
 2217 0104 1B02     		lsls	r3, r3, #8
 2218 0106 0B43     		orrs	r3, r1
 2219 0108 5360     		str	r3, [r2, #4]
 721:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_EnableListen_IT( hsmbus );
 2220              		.loc 1 721 7 view .LVU695
 721:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_EnableListen_IT( hsmbus );
 2221              		.loc 1 721 13 is_stmt 0 view .LVU696
 2222 010a 3268     		ldr	r2, [r6]
 721:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_EnableListen_IT( hsmbus );
 2223              		.loc 1 721 23 view .LVU697
 2224 010c D369     		ldr	r3, [r2, #28]
 721:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       HAL_SMBUS_EnableListen_IT( hsmbus );
 2225              		.loc 1 721 29 view .LVU698
 2226 010e 0821     		movs	r1, #8
 2227 0110 0B43     		orrs	r3, r1
 2228 0112 D361     		str	r3, [r2, #28]
 722:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       /* sometimes writing 0xFF to TXDR helps too */
 2229              		.loc 1 722 7 is_stmt 1 view .LVU699
 2230 0114 3000     		movs	r0, r6
 2231 0116 FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 2232              	.LVL182:
 2233              	.L142:
 939:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2234              		.loc 1 939 1 is_stmt 0 view .LVU700
 2235 011a 03B0     		add	sp, sp, #12
 2236              		@ sp needed
 2237              	.LVL183:
 2238              	.LVL184:
 939:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2239              		.loc 1 939 1 view .LVU701
 2240 011c F0BD     		pop	{r4, r5, r6, r7, pc}
 2241              	.LVL185:
 2242              	.L148:
 763:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2243              		.loc 1 763 11 is_stmt 1 view .LVU702
 763:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2244              		.loc 1 763 39 is_stmt 0 view .LVU703
 2245 011e 2022     		movs	r2, #32
 2246 0120 1900     		movs	r1, r3
 2247 0122 9143     		bics	r1, r2
 2248 0124 2160     		str	r1, [r4]
 768:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2249              		.loc 1 768 11 is_stmt 1 view .LVU704
 768:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2250              		.loc 1 768 45 is_stmt 0 view .LVU705
 2251 0126 1122     		movs	r2, #17
 768:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2252              		.loc 1 768 14 view .LVU706
 2253 0128 1A42     		tst	r2, r3
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 83


 2254 012a 0DD1     		bne	.L150
 773:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2255              		.loc 1 773 13 is_stmt 1 view .LVU707
 773:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2256              		.loc 1 773 16 is_stmt 0 view .LVU708
 2257 012c 5B00     		lsls	r3, r3, #1
 2258 012e 31D4     		bmi	.L175
 781:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2259              		.loc 1 781 18 is_stmt 1 view .LVU709
 781:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2260              		.loc 1 781 36 is_stmt 0 view .LVU710
 2261 0130 E38B     		ldrh	r3, [r4, #30]
 781:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2262              		.loc 1 781 21 view .LVU711
 2263 0132 502B     		cmp	r3, #80
 2264 0134 32D0     		beq	.L176
 791:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2265              		.loc 1 791 15 is_stmt 1 view .LVU712
 791:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2266              		.loc 1 791 24 is_stmt 0 view .LVU713
 2267 0136 2000     		movs	r0, r4
 2268 0138 FFF7FEFF 		bl	STACK_SMBUS_ExecuteCommand
 2269              	.LVL186:
 2270              	.L152:
 794:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2271              		.loc 1 794 13 is_stmt 1 view .LVU714
 794:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2272              		.loc 1 794 16 is_stmt 0 view .LVU715
 2273 013c 0028     		cmp	r0, #0
 2274 013e 32D1     		bne	.L177
 799:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2275              		.loc 1 799 15 is_stmt 1 view .LVU716
 799:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2276              		.loc 1 799 28 is_stmt 0 view .LVU717
 2277 0140 2368     		ldr	r3, [r4]
 799:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2278              		.loc 1 799 43 view .LVU718
 2279 0142 1022     		movs	r2, #16
 2280 0144 1343     		orrs	r3, r2
 2281 0146 2360     		str	r3, [r4]
 803:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2282              		.loc 1 803 11 is_stmt 1 view .LVU719
 2283              	.LVL187:
 2284              	.L150:
 816:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2285              		.loc 1 816 13 view .LVU720
 816:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2286              		.loc 1 816 32 is_stmt 0 view .LVU721
 2287 0148 2168     		ldr	r1, [r4]
 816:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2288              		.loc 1 816 16 view .LVU722
 2289 014a CB06     		lsls	r3, r1, #27
 2290 014c 45D5     		bpl	.L155
 821:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2291              		.loc 1 821 15 is_stmt 1 view .LVU723
 821:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2292              		.loc 1 821 43 is_stmt 0 view .LVU724
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 84


 2293 014e 0223     		movs	r3, #2
 2294 0150 0B43     		orrs	r3, r1
 2295 0152 2360     		str	r3, [r4]
 823:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 2296              		.loc 1 823 15 is_stmt 1 view .LVU725
 823:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 2297              		.loc 1 823 36 is_stmt 0 view .LVU726
 2298 0154 E268     		ldr	r2, [r4, #12]
 823:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 2299              		.loc 1 823 52 view .LVU727
 2300 0156 5378     		ldrb	r3, [r2, #1]
 823:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 2301              		.loc 1 823 19 view .LVU728
 2302 0158 DB06     		lsls	r3, r3, #27
 2303 015a 37D5     		bpl	.L156
 830:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2304              		.loc 1 830 17 is_stmt 1 view .LVU729
 830:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2305              		.loc 1 830 43 is_stmt 0 view .LVU730
 2306 015c 2423     		movs	r3, #36
 2307 015e E35C     		ldrb	r3, [r4, r3]
 830:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2308              		.loc 1 830 20 view .LVU731
 2309 0160 282B     		cmp	r3, #40
 2310 0162 02D9     		bls	.L157
 832:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2311              		.loc 1 832 19 is_stmt 1 view .LVU732
 832:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2312              		.loc 1 832 44 is_stmt 0 view .LVU733
 2313 0164 2423     		movs	r3, #36
 2314 0166 2822     		movs	r2, #40
 2315 0168 E254     		strb	r2, [r4, r3]
 2316              	.L157:
 834:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2317              		.loc 1 834 17 is_stmt 1 view .LVU734
 834:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2318              		.loc 1 834 62 is_stmt 0 view .LVU735
 2319 016a 2423     		movs	r3, #36
 2320 016c E35C     		ldrb	r3, [r4, r3]
 834:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2321              		.loc 1 834 22 view .LVU736
 2322 016e 5A1C     		adds	r2, r3, #1
 2323              	.LVL188:
 839:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2324              		.loc 1 839 17 is_stmt 1 view .LVU737
 839:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2325              		.loc 1 839 20 is_stmt 0 view .LVU738
 2326 0170 4801     		lsls	r0, r1, #5
 2327 0172 00D5     		bpl	.L158
 841:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2328              		.loc 1 841 19 is_stmt 1 view .LVU739
 841:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2329              		.loc 1 841 24 is_stmt 0 view .LVU740
 2330 0174 9A1C     		adds	r2, r3, #2
 2331              	.LVL189:
 2332              	.L158:
 849:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 85


 2333              		.loc 1 849 17 is_stmt 1 view .LVU741
 849:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               }
 2334              		.loc 1 849 47 is_stmt 0 view .LVU742
 2335 0176 0023     		movs	r3, #0
 2336 0178 E360     		str	r3, [r4, #12]
 2337              	.L159:
 870:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(pStackContext->Buffer[1]), size, \
 2338              		.loc 1 870 15 is_stmt 1 view .LVU743
 870:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(pStackContext->Buffer[1]), size, \
 2339              		.loc 1 870 41 is_stmt 0 view .LVU744
 2340 017a A283     		strh	r2, [r4, #28]
 871:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                            SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine 
 2341              		.loc 1 871 15 is_stmt 1 view .LVU745
 2342 017c 8023     		movs	r3, #128
 2343 017e DB04     		lsls	r3, r3, #19
 2344 0180 1940     		ands	r1, r3
 2345 0182 8023     		movs	r3, #128
 2346 0184 9B04     		lsls	r3, r3, #18
 2347 0186 0B43     		orrs	r3, r1
 2348 0188 2100     		movs	r1, r4
 2349 018a 2431     		adds	r1, r1, #36
 2350 018c 3000     		movs	r0, r6
 2351 018e FFF7FEFF 		bl	HAL_SMBUS_Slave_Transmit_IT
 2352              	.LVL190:
 871:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                            SMBUS_LAST_FRAME_NO_PEC | ( pStackContext->StateMachine 
 2353              		.loc 1 871 15 is_stmt 0 view .LVU746
 2354 0192 C2E7     		b	.L142
 2355              	.LVL191:
 2356              	.L175:
 778:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2357              		.loc 1 778 15 is_stmt 1 view .LVU747
 778:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2358              		.loc 1 778 24 is_stmt 0 view .LVU748
 2359 0194 2000     		movs	r0, r4
 2360 0196 FFF7FEFF 		bl	STACK_SMBUS_ExecuteCommandARP
 2361              	.LVL192:
 778:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2362              		.loc 1 778 24 view .LVU749
 2363 019a CFE7     		b	.L152
 2364              	.LVL193:
 2365              	.L176:
 783:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2366              		.loc 1 783 15 is_stmt 1 view .LVU750
 783:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2367              		.loc 1 783 24 is_stmt 0 view .LVU751
 2368 019c 0021     		movs	r1, #0
 2369 019e 2000     		movs	r0, r4
 2370 01a0 FFF7FEFF 		bl	STACK_PMBUS_ZoneReadCallback
 2371              	.LVL194:
 783:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2372              		.loc 1 783 24 view .LVU752
 2373 01a4 CAE7     		b	.L152
 2374              	.L177:
 803:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2375              		.loc 1 803 11 is_stmt 1 view .LVU753
 808:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             __HAL_SMBUS_GENERATE_NACK( hsmbus );
 2376              		.loc 1 808 13 view .LVU754
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 86


 808:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             __HAL_SMBUS_GENERATE_NACK( hsmbus );
 2377              		.loc 1 808 26 is_stmt 0 view .LVU755
 2378 01a6 2368     		ldr	r3, [r4]
 808:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             __HAL_SMBUS_GENERATE_NACK( hsmbus );
 2379              		.loc 1 808 41 view .LVU756
 2380 01a8 2022     		movs	r2, #32
 2381 01aa 1343     		orrs	r3, r2
 2382 01ac 2360     		str	r3, [r4]
 809:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             hsmbus->Instance->ICR |= I2C_ICR_ADDRCF;
 2383              		.loc 1 809 13 is_stmt 1 view .LVU757
 2384 01ae 3268     		ldr	r2, [r6]
 2385 01b0 5168     		ldr	r1, [r2, #4]
 2386 01b2 8023     		movs	r3, #128
 2387 01b4 1B02     		lsls	r3, r3, #8
 2388 01b6 0B43     		orrs	r3, r1
 2389 01b8 5360     		str	r3, [r2, #4]
 810:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_EnableListen_IT( hsmbus );
 2390              		.loc 1 810 13 view .LVU758
 810:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_EnableListen_IT( hsmbus );
 2391              		.loc 1 810 19 is_stmt 0 view .LVU759
 2392 01ba 3268     		ldr	r2, [r6]
 810:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_EnableListen_IT( hsmbus );
 2393              		.loc 1 810 29 view .LVU760
 2394 01bc D369     		ldr	r3, [r2, #28]
 810:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_EnableListen_IT( hsmbus );
 2395              		.loc 1 810 35 view .LVU761
 2396 01be 0821     		movs	r1, #8
 2397 01c0 0B43     		orrs	r3, r1
 2398 01c2 D361     		str	r3, [r2, #28]
 811:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /* sometimes writing 0xFF to TXDR helps too */
 2399              		.loc 1 811 13 is_stmt 1 view .LVU762
 2400 01c4 3000     		movs	r0, r6
 2401              	.LVL195:
 811:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /* sometimes writing 0xFF to TXDR helps too */
 2402              		.loc 1 811 13 is_stmt 0 view .LVU763
 2403 01c6 FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 2404              	.LVL196:
 2405 01ca A6E7     		b	.L142
 2406              	.LVL197:
 2407              	.L156:
 857:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2408              		.loc 1 857 17 is_stmt 1 view .LVU764
 857:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2409              		.loc 1 857 20 is_stmt 0 view .LVU765
 2410 01cc 4B01     		lsls	r3, r1, #5
 2411 01ce 02D5     		bpl	.L160
 859:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2412              		.loc 1 859 19 is_stmt 1 view .LVU766
 859:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2413              		.loc 1 859 66 is_stmt 0 view .LVU767
 2414 01d0 D278     		ldrb	r2, [r2, #3]
 859:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2415              		.loc 1 859 24 view .LVU768
 2416 01d2 0132     		adds	r2, r2, #1
 2417              	.LVL198:
 859:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2418              		.loc 1 859 24 view .LVU769
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 87


 2419 01d4 D1E7     		b	.L159
 2420              	.LVL199:
 2421              	.L160:
 863:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2422              		.loc 1 863 19 is_stmt 1 view .LVU770
 863:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2423              		.loc 1 863 55 is_stmt 0 view .LVU771
 2424 01d6 D278     		ldrb	r2, [r2, #3]
 2425              	.LVL200:
 863:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2426              		.loc 1 863 55 view .LVU772
 2427 01d8 CFE7     		b	.L159
 2428              	.LVL201:
 2429              	.L155:
 874:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2430              		.loc 1 874 18 is_stmt 1 view .LVU773
 874:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2431              		.loc 1 874 21 is_stmt 0 view .LVU774
 2432 01da CB07     		lsls	r3, r1, #31
 2433 01dc 9DD5     		bpl	.L142
 881:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 2434              		.loc 1 881 15 is_stmt 1 view .LVU775
 881:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               {
 2435              		.loc 1 881 18 is_stmt 0 view .LVU776
 2436 01de CB01     		lsls	r3, r1, #7
 2437 01e0 9BD4     		bmi	.L142
 886:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2438              		.loc 1 886 17 is_stmt 1 view .LVU777
 2439              	.LVL202:
 889:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2440              		.loc 1 889 17 view .LVU778
 889:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2441              		.loc 1 889 50 is_stmt 0 view .LVU779
 2442 01e2 8022     		movs	r2, #128
 2443 01e4 D204     		lsls	r2, r2, #19
 2444 01e6 0D00     		movs	r5, r1
 2445              	.LVL203:
 889:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2446              		.loc 1 889 50 view .LVU780
 2447 01e8 1540     		ands	r5, r2
 889:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2448              		.loc 1 889 20 view .LVU781
 2449 01ea 1142     		tst	r1, r2
 2450 01ec 19D1     		bne	.L163
 886:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2451              		.loc 1 886 22 view .LVU782
 2452 01ee 0122     		movs	r2, #1
 2453              	.L161:
 2454              	.LVL204:
 893:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
 2455              		.loc 1 893 17 is_stmt 1 view .LVU783
 893:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->StateMachine |= SMBUS_SMS_TRANSMIT;
 2456              		.loc 1 893 45 is_stmt 0 view .LVU784
 2457 01f0 1023     		movs	r3, #16
 2458 01f2 0800     		movs	r0, r1
 2459 01f4 9843     		bics	r0, r3
 2460 01f6 2060     		str	r0, [r4]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 88


 894:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->Byte_count = size;
 2461              		.loc 1 894 17 is_stmt 1 view .LVU785
 894:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 pStackContext->Byte_count = size;
 2462              		.loc 1 894 45 is_stmt 0 view .LVU786
 2463 01f8 0E3B     		subs	r3, r3, #14
 2464 01fa 1843     		orrs	r0, r3
 2465 01fc 2060     		str	r0, [r4]
 895:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 if (( pStackContext->StateMachine & SMBUS_SMS_RCV_BYTE_LMT ) == SMBUS_SMS_RCV_BYTE_
 2466              		.loc 1 895 17 is_stmt 1 view .LVU787
 895:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 if (( pStackContext->StateMachine & SMBUS_SMS_RCV_BYTE_LMT ) == SMBUS_SMS_RCV_BYTE_
 2467              		.loc 1 895 43 is_stmt 0 view .LVU788
 2468 01fe A283     		strh	r2, [r4, #28]
 896:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2469              		.loc 1 896 17 is_stmt 1 view .LVU789
 896:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 {
 2470              		.loc 1 896 20 is_stmt 0 view .LVU790
 2471 0200 8901     		lsls	r1, r1, #6
 2472 0202 10D5     		bpl	.L162
 902:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(response), size,
 2473              		.loc 1 902 19 is_stmt 1 view .LVU791
 902:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(response), size,
 2474              		.loc 1 902 43 is_stmt 0 view .LVU792
 2475 0204 2033     		adds	r3, r3, #32
 2476 0206 E05C     		ldrb	r0, [r4, r3]
 902:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                   HAL_SMBUS_Slave_Transmit_IT( hsmbus, &(response), size,
 2477              		.loc 1 902 28 view .LVU793
 2478 0208 6B46     		mov	r3, sp
 2479 020a D91D     		adds	r1, r3, #7
 2480 020c 8023     		movs	r3, #128
 2481 020e 5B42     		rsbs	r3, r3, #0
 2482 0210 0343     		orrs	r3, r0
 2483 0212 0B70     		strb	r3, [r1]
 903:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                                SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext-
 2484              		.loc 1 903 19 is_stmt 1 view .LVU794
 2485 0214 8023     		movs	r3, #128
 2486 0216 9B04     		lsls	r3, r3, #18
 2487 0218 2B43     		orrs	r3, r5
 2488 021a 3000     		movs	r0, r6
 2489 021c FFF7FEFF 		bl	HAL_SMBUS_Slave_Transmit_IT
 2490              	.LVL205:
 903:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                                SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext-
 2491              		.loc 1 903 19 is_stmt 0 view .LVU795
 2492 0220 7BE7     		b	.L142
 2493              	.LVL206:
 2494              	.L163:
 891:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                 }
 2495              		.loc 1 891 24 view .LVU796
 2496 0222 0222     		movs	r2, #2
 2497 0224 E4E7     		b	.L161
 2498              	.LVL207:
 2499              	.L162:
 912:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                                SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext-
 2500              		.loc 1 912 19 is_stmt 1 view .LVU797
 2501 0226 8023     		movs	r3, #128
 2502 0228 9B04     		lsls	r3, r3, #18
 2503 022a 2B43     		orrs	r3, r5
 2504 022c 2100     		movs	r1, r4
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 89


 2505 022e 2231     		adds	r1, r1, #34
 2506 0230 3000     		movs	r0, r6
 2507 0232 FFF7FEFF 		bl	HAL_SMBUS_Slave_Transmit_IT
 2508              	.LVL208:
 912:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                                SMBUS_FIRST_AND_LAST_FRAME_NO_PEC | ( pStackContext-
 2509              		.loc 1 912 19 is_stmt 0 view .LVU798
 2510 0236 70E7     		b	.L142
 2511              	.LVL209:
 2512              	.L147:
 923:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2513              		.loc 1 923 9 is_stmt 1 view .LVU799
 923:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2514              		.loc 1 923 22 is_stmt 0 view .LVU800
 2515 0238 2368     		ldr	r3, [r4]
 923:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2516              		.loc 1 923 37 view .LVU801
 2517 023a 2022     		movs	r2, #32
 2518 023c 1900     		movs	r1, r3
 2519 023e 9143     		bics	r1, r2
 2520 0240 2160     		str	r1, [r4]
 925:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2521              		.loc 1 925 9 is_stmt 1 view .LVU802
 925:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2522              		.loc 1 925 12 is_stmt 0 view .LVU803
 2523 0242 DA07     		lsls	r2, r3, #31
 2524 0244 00D4     		bmi	.LCB2339
 2525 0246 68E7     		b	.L142	@long jump
 2526              	.LCB2339:
 930:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 2527              		.loc 1 930 11 is_stmt 1 view .LVU804
 930:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 2528              		.loc 1 930 39 is_stmt 0 view .LVU805
 2529 0248 2122     		movs	r2, #33
 2530 024a 9343     		bics	r3, r2
 2531 024c 2360     		str	r3, [r4]
 931:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->CurrentCommand = NULL;
 2532              		.loc 1 931 11 is_stmt 1 view .LVU806
 931:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->CurrentCommand = NULL;
 2533              		.loc 1 931 39 is_stmt 0 view .LVU807
 2534 024e 1D3A     		subs	r2, r2, #29
 2535 0250 1343     		orrs	r3, r2
 2536 0252 2360     		str	r3, [r4]
 932:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->Byte_count = 1U;
 2537              		.loc 1 932 11 is_stmt 1 view .LVU808
 932:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->Byte_count = 1U;
 2538              		.loc 1 932 41 is_stmt 0 view .LVU809
 2539 0254 0023     		movs	r3, #0
 2540 0256 E360     		str	r3, [r4, #12]
 933:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_Slave_Receive_IT( hsmbus, pStackContext->Buffer, 1U, SMBUS_NEXT_FRAME);
 2541              		.loc 1 933 11 is_stmt 1 view .LVU810
 933:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_Slave_Receive_IT( hsmbus, pStackContext->Buffer, 1U, SMBUS_NEXT_FRAME);
 2542              		.loc 1 933 37 is_stmt 0 view .LVU811
 2543 0258 0133     		adds	r3, r3, #1
 2544 025a A383     		strh	r3, [r4, #28]
 934:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 2545              		.loc 1 934 11 is_stmt 1 view .LVU812
 934:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 90


 2546              		.loc 1 934 60 is_stmt 0 view .LVU813
 2547 025c 2100     		movs	r1, r4
 2548 025e 2331     		adds	r1, r1, #35
 934:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 2549              		.loc 1 934 11 view .LVU814
 2550 0260 7F33     		adds	r3, r3, #127
 2551 0262 5B04     		lsls	r3, r3, #17
 2552 0264 033A     		subs	r2, r2, #3
 2553 0266 3000     		movs	r0, r6
 2554 0268 FFF7FEFF 		bl	HAL_SMBUS_Slave_Receive_IT
 2555              	.LVL210:
 939:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2556              		.loc 1 939 1 view .LVU815
 2557 026c 55E7     		b	.L142
 2558              	.L179:
 2559 026e C046     		.align	2
 2560              	.L178:
 2561 0270 FFCFFFFF 		.word	-12289
 2562 0274 DFFFFFBF 		.word	-1073741857
 2563 0278 FECFFFFF 		.word	-12290
 2564 027c 00000000 		.word	HOST_NOTIFY_PROTOCOL
 2565 0280 FFFFBFFF 		.word	-4194305
 2566              		.cfi_endproc
 2567              	.LFE45:
 2569              		.section	.text.HAL_SMBUS_ListenCpltCallback,"ax",%progbits
 2570              		.align	1
 2571              		.global	HAL_SMBUS_ListenCpltCallback
 2572              		.syntax unified
 2573              		.code	16
 2574              		.thumb_func
 2576              	HAL_SMBUS_ListenCpltCallback:
 2577              	.LVL211:
 2578              	.LFB46:
 948:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 2579              		.loc 1 948 1 is_stmt 1 view -0
 2580              		.cfi_startproc
 2581              		@ args = 0, pretend = 0, frame = 0
 2582              		@ frame_needed = 0, uses_anonymous_args = 0
 948:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 2583              		.loc 1 948 1 is_stmt 0 view .LVU817
 2584 0000 70B5     		push	{r4, r5, r6, lr}
 2585              		.cfi_def_cfa_offset 16
 2586              		.cfi_offset 4, -16
 2587              		.cfi_offset 5, -12
 2588              		.cfi_offset 6, -8
 2589              		.cfi_offset 14, -4
 2590 0002 0500     		movs	r5, r0
 949:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2591              		.loc 1 949 3 is_stmt 1 view .LVU818
 954:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2592              		.loc 1 954 3 view .LVU819
 954:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2593              		.loc 1 954 19 is_stmt 0 view .LVU820
 2594 0004 FFF7FEFF 		bl	STACK_SMBUS_ResolveContext
 2595              	.LVL212:
 954:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2596              		.loc 1 954 19 view .LVU821
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 91


 2597 0008 0400     		movs	r4, r0
 2598              	.LVL213:
 959:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2599              		.loc 1 959 3 is_stmt 1 view .LVU822
 959:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2600              		.loc 1 959 21 is_stmt 0 view .LVU823
 2601 000a C368     		ldr	r3, [r0, #12]
 959:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2602              		.loc 1 959 6 view .LVU824
 2603 000c 002B     		cmp	r3, #0
 2604 000e 24D0     		beq	.L189
 977:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2605              		.loc 1 977 8 is_stmt 1 view .LVU825
 977:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2606              		.loc 1 977 27 is_stmt 0 view .LVU826
 2607 0010 0368     		ldr	r3, [r0]
 977:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2608              		.loc 1 977 11 view .LVU827
 2609 0012 DA06     		lsls	r2, r3, #27
 2610 0014 03D4     		bmi	.L183
 982:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2611              		.loc 1 982 5 is_stmt 1 view .LVU828
 982:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2612              		.loc 1 982 8 is_stmt 0 view .LVU829
 2613 0016 5B00     		lsls	r3, r3, #1
 2614 0018 2DD5     		bpl	.L184
 984:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2615              		.loc 1 984 7 is_stmt 1 view .LVU830
 2616 001a FFF7FEFF 		bl	STACK_SMBUS_ExecuteCommandARP
 2617              	.LVL214:
 2618              	.L183:
 995:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine &= ~( SMBUS_SMS_RESPONSE_READY | SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM
 2619              		.loc 1 995 3 view .LVU831
 995:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine &= ~( SMBUS_SMS_RESPONSE_READY | SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM
 2620              		.loc 1 995 16 is_stmt 0 view .LVU832
 2621 001e 2368     		ldr	r3, [r4]
 995:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   pStackContext->StateMachine &= ~( SMBUS_SMS_RESPONSE_READY | SMBUS_SMS_IGNORED | SMBUS_SMS_ARP_AM
 2622              		.loc 1 995 31 view .LVU833
 2623 0020 0122     		movs	r2, #1
 2624 0022 1900     		movs	r1, r3
 2625 0024 1143     		orrs	r1, r2
 2626 0026 2160     		str	r1, [r4]
 996:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                     | SMBUS_SMS_ZONE_READ);
 2627              		.loc 1 996 3 is_stmt 1 view .LVU834
 996:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                     | SMBUS_SMS_ZONE_READ);
 2628              		.loc 1 996 31 is_stmt 0 view .LVU835
 2629 0028 1449     		ldr	r1, .L191
 2630 002a 0B40     		ands	r3, r1
 2631 002c 1343     		orrs	r3, r2
 2632 002e 2360     		str	r3, [r4]
 998:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2633              		.loc 1 998 3 is_stmt 1 view .LVU836
 998:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2634              		.loc 1 998 33 is_stmt 0 view .LVU837
 2635 0030 0023     		movs	r3, #0
 2636 0032 E360     		str	r3, [r4, #12]
1001:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 92


 2637              		.loc 1 1001 3 is_stmt 1 view .LVU838
1001:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2638              		.loc 1 1001 15 is_stmt 0 view .LVU839
 2639 0034 2A68     		ldr	r2, [r5]
1001:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2640              		.loc 1 1001 25 view .LVU840
 2641 0036 9369     		ldr	r3, [r2, #24]
1001:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2642              		.loc 1 1001 6 view .LVU841
 2643 0038 5B07     		lsls	r3, r3, #29
 2644 003a 04D5     		bpl	.L185
1003:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2645              		.loc 1 1003 5 is_stmt 1 view .LVU842
1003:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2646              		.loc 1 1003 55 is_stmt 0 view .LVU843
 2647 003c 526A     		ldr	r2, [r2, #36]
1003:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2648              		.loc 1 1003 13 view .LVU844
 2649 003e 6B6B     		ldr	r3, [r5, #52]
1003:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2650              		.loc 1 1003 23 view .LVU845
 2651 0040 591C     		adds	r1, r3, #1
 2652 0042 6963     		str	r1, [r5, #52]
1003:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   }
 2653              		.loc 1 1003 27 view .LVU846
 2654 0044 1A70     		strb	r2, [r3]
 2655              	.L185:
1009:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2656              		.loc 1 1009 3 is_stmt 1 view .LVU847
 2657 0046 2800     		movs	r0, r5
 2658 0048 FFF7FEFF 		bl	HAL_SMBUS_EnableListen_IT
 2659              	.LVL215:
1012:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #endif /* PMBUS13 */
 2660              		.loc 1 1012 3 view .LVU848
 2661 004c 2A68     		ldr	r2, [r5]
 2662 004e D168     		ldr	r1, [r2, #12]
 2663 0050 8023     		movs	r3, #128
 2664 0052 1B02     		lsls	r3, r3, #8
 2665 0054 0B43     		orrs	r3, r1
 2666 0056 D360     		str	r3, [r2, #12]
1014:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2667              		.loc 1 1014 1 is_stmt 0 view .LVU849
 2668              		@ sp needed
 2669              	.LVL216:
 2670              	.LVL217:
1014:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2671              		.loc 1 1014 1 view .LVU850
 2672 0058 70BD     		pop	{r4, r5, r6, pc}
 2673              	.LVL218:
 2674              	.L189:
 961:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2675              		.loc 1 961 5 is_stmt 1 view .LVU851
 961:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2676              		.loc 1 961 23 is_stmt 0 view .LVU852
 2677 005a 0368     		ldr	r3, [r0]
 961:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2678              		.loc 1 961 8 view .LVU853
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 93


 2679 005c 5A07     		lsls	r2, r3, #29
 2680 005e 04D4     		bmi	.L190
 969:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2681              		.loc 1 969 10 is_stmt 1 view .LVU854
 969:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2682              		.loc 1 969 13 is_stmt 0 view .LVU855
 2683 0060 9B04     		lsls	r3, r3, #18
 2684 0062 DCD5     		bpl	.L183
 974:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2685              		.loc 1 974 7 is_stmt 1 view .LVU856
 2686 0064 FFF7FEFF 		bl	STACK_SMBUS_ExecuteCommand
 2687              	.LVL219:
 974:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2688              		.loc 1 974 7 is_stmt 0 view .LVU857
 2689 0068 D9E7     		b	.L183
 2690              	.LVL220:
 2691              	.L190:
 966:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ExecuteCommand( pStackContext );
 2692              		.loc 1 966 7 is_stmt 1 view .LVU858
 966:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       STACK_SMBUS_ExecuteCommand( pStackContext );
 2693              		.loc 1 966 35 is_stmt 0 view .LVU859
 2694 006a 054A     		ldr	r2, .L191+4
 2695 006c 1343     		orrs	r3, r2
 2696 006e 0360     		str	r3, [r0]
 967:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2697              		.loc 1 967 7 is_stmt 1 view .LVU860
 2698 0070 FFF7FEFF 		bl	STACK_SMBUS_ExecuteCommand
 2699              	.LVL221:
 967:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2700              		.loc 1 967 7 is_stmt 0 view .LVU861
 2701 0074 D3E7     		b	.L183
 2702              	.LVL222:
 2703              	.L184:
 988:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2704              		.loc 1 988 7 is_stmt 1 view .LVU862
 2705 0076 FFF7FEFF 		bl	STACK_SMBUS_ExecuteCommand
 2706              	.LVL223:
 988:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2707              		.loc 1 988 7 is_stmt 0 view .LVU863
 2708 007a D0E7     		b	.L183
 2709              	.L192:
 2710              		.align	2
 2711              	.L191:
 2712 007c C7FEFFBF 		.word	-1073742137
 2713 0080 01100000 		.word	4097
 2714              		.cfi_endproc
 2715              	.LFE46:
 2717              		.section	.text.STACK_SMBUS_ExtendCommand,"ax",%progbits
 2718              		.align	1
 2719              		.weak	STACK_SMBUS_ExtendCommand
 2720              		.syntax unified
 2721              		.code	16
 2722              		.thumb_func
 2724              	STACK_SMBUS_ExtendCommand:
 2725              	.LVL224:
 2726              	.LFB60:
1901:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 94


1902:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** /**
1903:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @brief  Callback function notifying application about command extension.
1904:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @param  pStackContext : Pointer to a SMBUS_StackHandleTypeDef structure that contains
1905:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   *                the context information for the specified SMBUS stack.
1906:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   * @retval HAL_StatusTypeDef response code. STACK_OK if success, any other value means problem
1907:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   */
1908:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** __weak HAL_StatusTypeDef STACK_SMBUS_ExtendCommand( SMBUS_StackHandleTypeDef *pStackContext )
1909:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** {
 2727              		.loc 1 1909 1 is_stmt 1 view -0
 2728              		.cfi_startproc
 2729              		@ args = 0, pretend = 0, frame = 0
 2730              		@ frame_needed = 0, uses_anonymous_args = 0
 2731              		@ link register save eliminated.
1910:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1911:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Host should implement here it's reaction to Host notify protocol and ARP Host notify.
1912:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Regular devices implement all the commands they support.
1913:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1914:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
1915:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   /*
1916:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     Returning zero means no problem with execution, if reply is expected, then it is correctly plac
1917:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****    */
1918:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   return STACK_OK;
 2732              		.loc 1 1918 3 view .LVU865
1919:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** }
 2733              		.loc 1 1919 1 is_stmt 0 view .LVU866
 2734 0000 0020     		movs	r0, #0
 2735              	.LVL225:
 2736              		.loc 1 1919 1 view .LVU867
 2737              		@ sp needed
 2738 0002 7047     		bx	lr
 2739              		.cfi_endproc
 2740              	.LFE60:
 2742              		.section	.text.HAL_SMBUS_SlaveRxCpltCallback,"ax",%progbits
 2743              		.align	1
 2744              		.global	HAL_SMBUS_SlaveRxCpltCallback
 2745              		.syntax unified
 2746              		.code	16
 2747              		.thumb_func
 2749              	HAL_SMBUS_SlaveRxCpltCallback:
 2750              	.LVL226:
 2751              	.LFB44:
 369:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 2752              		.loc 1 369 1 is_stmt 1 view -0
 2753              		.cfi_startproc
 2754              		@ args = 0, pretend = 0, frame = 0
 2755              		@ frame_needed = 0, uses_anonymous_args = 0
 369:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   SMBUS_StackHandleTypeDef *pStackContext;
 2756              		.loc 1 369 1 is_stmt 0 view .LVU869
 2757 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2758              		.cfi_def_cfa_offset 24
 2759              		.cfi_offset 3, -24
 2760              		.cfi_offset 4, -20
 2761              		.cfi_offset 5, -16
 2762              		.cfi_offset 6, -12
 2763              		.cfi_offset 7, -8
 2764              		.cfi_offset 14, -4
 2765 0002 0500     		movs	r5, r0
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 95


 370:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t       size;
 2766              		.loc 1 370 3 is_stmt 1 view .LVU870
 371:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   uint32_t       xFerOptions = SMBUS_NEXT_FRAME;
 2767              		.loc 1 371 3 view .LVU871
 372:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2768              		.loc 1 372 3 view .LVU872
 2769              	.LVL227:
 377:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2770              		.loc 1 377 3 view .LVU873
 377:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2771              		.loc 1 377 19 is_stmt 0 view .LVU874
 2772 0004 FFF7FEFF 		bl	STACK_SMBUS_ResolveContext
 2773              	.LVL228:
 377:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2774              		.loc 1 377 19 view .LVU875
 2775 0008 0400     		movs	r4, r0
 2776              	.LVL229:
 379:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2777              		.loc 1 379 3 is_stmt 1 view .LVU876
 379:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2778              		.loc 1 379 22 is_stmt 0 view .LVU877
 2779 000a 0168     		ldr	r1, [r0]
 379:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2780              		.loc 1 379 37 view .LVU878
 2781 000c 2023     		movs	r3, #32
 2782 000e 1E00     		movs	r6, r3
 2783 0010 0E40     		ands	r6, r1
 379:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****   {
 2784              		.loc 1 379 6 view .LVU879
 2785 0012 0B42     		tst	r3, r1
 2786 0014 0FD0     		beq	.L195
 381:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     /* TCR may still stretch the SCL */
 2787              		.loc 1 381 5 is_stmt 1 view .LVU880
 2788 0016 2A68     		ldr	r2, [r5]
 2789 0018 5168     		ldr	r1, [r2, #4]
 2790 001a 8023     		movs	r3, #128
 2791 001c 1B02     		lsls	r3, r3, #8
 2792 001e 0B43     		orrs	r3, r1
 2793 0020 5360     		str	r3, [r2, #4]
 383:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2794              		.loc 1 383 5 view .LVU881
 383:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2795              		.loc 1 383 17 is_stmt 0 view .LVU882
 2796 0022 2B68     		ldr	r3, [r5]
 383:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2797              		.loc 1 383 27 view .LVU883
 2798 0024 9A69     		ldr	r2, [r3, #24]
 383:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2799              		.loc 1 383 8 view .LVU884
 2800 0026 1206     		lsls	r2, r2, #24
 2801 0028 04D5     		bpl	.L194
 385:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2802              		.loc 1 385 7 is_stmt 1 view .LVU885
 385:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
 2803              		.loc 1 385 23 is_stmt 0 view .LVU886
 2804 002a 5968     		ldr	r1, [r3, #4]
 385:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 96


 2805              		.loc 1 385 29 view .LVU887
 2806 002c 8022     		movs	r2, #128
 2807 002e 5202     		lsls	r2, r2, #9
 2808 0030 0A43     		orrs	r2, r1
 2809 0032 5A60     		str	r2, [r3, #4]
 2810              	.LVL230:
 2811              	.L194:
 642:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2812              		.loc 1 642 1 view .LVU888
 2813              		@ sp needed
 2814              	.LVL231:
 2815              	.LVL232:
 642:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2816              		.loc 1 642 1 view .LVU889
 2817 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2818              	.LVL233:
 2819              	.L195:
 393:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2820              		.loc 1 393 5 is_stmt 1 view .LVU890
 393:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2821              		.loc 1 393 23 is_stmt 0 view .LVU891
 2822 0036 C068     		ldr	r0, [r0, #12]
 2823              	.LVL234:
 393:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****     {
 2824              		.loc 1 393 8 view .LVU892
 2825 0038 0028     		cmp	r0, #0
 2826 003a 0BD0     		beq	.L217
 522:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2827              		.loc 1 522 7 is_stmt 1 view .LVU893
 522:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2828              		.loc 1 522 10 is_stmt 0 view .LVU894
 2829 003c 0B07     		lsls	r3, r1, #28
 2830 003e 00D4     		bmi	.LCB2602
 2831 0040 ABE0     		b	.L209	@long jump
 2832              	.LCB2602:
 585:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if ( size > STACK_NBYTE_SIZE )
 2833              		.loc 1 585 11 is_stmt 1 view .LVU895
 585:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           if ( size > STACK_NBYTE_SIZE )
 2834              		.loc 1 585 39 is_stmt 0 view .LVU896
 2835 0042 2423     		movs	r3, #36
 2836 0044 E65C     		ldrb	r6, [r4, r3]
 2837              	.LVL235:
 586:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2838              		.loc 1 586 11 is_stmt 1 view .LVU897
 586:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2839              		.loc 1 586 14 is_stmt 0 view .LVU898
 2840 0046 282E     		cmp	r6, #40
 2841 0048 00D9     		bls	.LCB2609
 2842 004a 7DE0     		b	.L214	@long jump
 2843              	.LCB2609:
 594:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2844              		.loc 1 594 11 is_stmt 1 view .LVU899
 594:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2845              		.loc 1 594 14 is_stmt 0 view .LVU900
 2846 004c 002E     		cmp	r6, #0
 2847 004e 00D1     		bne	.LCB2613
 2848 0050 90E0     		b	.L211	@long jump
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 97


 2849              	.LCB2613:
 2850 0052 7AE0     		b	.L210
 2851              	.LVL236:
 2852              	.L217:
 395:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2853              		.loc 1 395 7 is_stmt 1 view .LVU901
 395:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 2854              		.loc 1 395 35 is_stmt 0 view .LVU902
 2855 0054 0423     		movs	r3, #4
 2856 0056 9943     		bics	r1, r3
 2857 0058 2160     		str	r1, [r4]
 405:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2858              		.loc 1 405 7 is_stmt 1 view .LVU903
 405:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2859              		.loc 1 405 24 is_stmt 0 view .LVU904
 2860 005a E38B     		ldrh	r3, [r4, #30]
 405:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2861              		.loc 1 405 10 view .LVU905
 2862 005c 502B     		cmp	r3, #80
 2863 005e 0ED1     		bne	.L198
 410:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2864              		.loc 1 410 9 is_stmt 1 view .LVU906
 410:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2865              		.loc 1 410 36 is_stmt 0 view .LVU907
 2866 0060 227E     		ldrb	r2, [r4, #24]
 410:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2867              		.loc 1 410 71 view .LVU908
 2868 0062 A37E     		ldrb	r3, [r4, #26]
 410:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2869              		.loc 1 410 12 view .LVU909
 2870 0064 9A42     		cmp	r2, r3
 2871 0066 07D0     		beq	.L218
 418:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_ZONE_READ;
 2872              		.loc 1 418 11 is_stmt 1 view .LVU910
 418:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_ZONE_READ;
 2873              		.loc 1 418 39 is_stmt 0 view .LVU911
 2874 0068 2023     		movs	r3, #32
 2875 006a 0B43     		orrs	r3, r1
 2876 006c 2360     		str	r3, [r4]
 419:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 2877              		.loc 1 419 11 is_stmt 1 view .LVU912
 419:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 2878              		.loc 1 419 39 is_stmt 0 view .LVU913
 2879 006e 9023     		movs	r3, #144
 2880 0070 5B00     		lsls	r3, r3, #1
 2881 0072 0B43     		orrs	r3, r1
 2882 0074 2360     		str	r3, [r4]
 2883 0076 05E0     		b	.L200
 2884              	.L218:
 413:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 2885              		.loc 1 413 11 is_stmt 1 view .LVU914
 413:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 2886              		.loc 1 413 41 is_stmt 0 view .LVU915
 2887 0078 534B     		ldr	r3, .L223
 2888 007a E360     		str	r3, [r4, #12]
 2889 007c 02E0     		b	.L200
 2890              	.L198:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 98


 425:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 2891              		.loc 1 425 9 is_stmt 1 view .LVU916
 2892 007e 2000     		movs	r0, r4
 2893 0080 FFF7FEFF 		bl	STACK_SMBUS_LocateCommand
 2894              	.LVL237:
 2895              	.L200:
 433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2896              		.loc 1 433 7 view .LVU917
 433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2897              		.loc 1 433 25 is_stmt 0 view .LVU918
 2898 0084 E368     		ldr	r3, [r4, #12]
 433:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 2899              		.loc 1 433 10 view .LVU919
 2900 0086 002B     		cmp	r3, #0
 2901 0088 25D0     		beq	.L219
 451:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->CurrentCommand->cmnd_query & BLOCK_WRITE ) == BLOCK_WRITE ) ||
 2902              		.loc 1 451 9 is_stmt 1 view .LVU920
 452:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( pStackContext->CurrentCommand->cmnd_query == BLK_PRC_CALL )
 2903              		.loc 1 452 43 is_stmt 0 view .LVU921
 2904 008a 5978     		ldrb	r1, [r3, #1]
 451:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           (( pStackContext->CurrentCommand->cmnd_query & BLOCK_WRITE ) == BLOCK_WRITE ) ||
 2905              		.loc 1 451 12 view .LVU922
 2906 008c 5022     		movs	r2, #80
 2907 008e 0A40     		ands	r2, r1
 2908 0090 502A     		cmp	r2, #80
 2909 0092 34D0     		beq	.L202
 452:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           ( pStackContext->CurrentCommand->cmnd_query == BLK_PRC_CALL )
 2910              		.loc 1 452 89 view .LVU923
 2911 0094 9029     		cmp	r1, #144
 2912 0096 32D0     		beq	.L202
 469:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2913              		.loc 1 469 11 is_stmt 1 view .LVU924
 469:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2914              		.loc 1 469 14 is_stmt 0 view .LVU925
 2915 0098 4906     		lsls	r1, r1, #25
 2916 009a 40D5     		bpl	.L204
 474:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 2917              		.loc 1 474 13 is_stmt 1 view .LVU926
 474:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             if ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE )
 2918              		.loc 1 474 49 is_stmt 0 view .LVU927
 2919 009c 9A78     		ldrb	r2, [r3, #2]
 2920              	.LVL238:
 475:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2921              		.loc 1 475 13 is_stmt 1 view .LVU928
 475:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2922              		.loc 1 475 31 is_stmt 0 view .LVU929
 2923 009e 2068     		ldr	r0, [r4]
 475:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2924              		.loc 1 475 46 view .LVU930
 2925 00a0 8021     		movs	r1, #128
 2926 00a2 C904     		lsls	r1, r1, #19
 2927 00a4 0700     		movs	r7, r0
 2928 00a6 0F40     		ands	r7, r1
 475:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             {
 2929              		.loc 1 475 16 view .LVU931
 2930 00a8 0842     		tst	r0, r1
 2931 00aa 00D0     		beq	.L205
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 99


 477:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2932              		.loc 1 477 15 is_stmt 1 view .LVU932
 477:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             }
 2933              		.loc 1 477 20 is_stmt 0 view .LVU933
 2934 00ac 0132     		adds	r2, r2, #1
 2935              	.LVL239:
 2936              	.L205:
 479:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2937              		.loc 1 479 13 is_stmt 1 view .LVU934
 479:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2938              		.loc 1 479 25 is_stmt 0 view .LVU935
 2939 00ae 8021     		movs	r1, #128
 2940 00b0 8904     		lsls	r1, r1, #18
 2941 00b2 3943     		orrs	r1, r7
 2942              	.LVL240:
 2943              	.L206:
 490:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             (pStackContext->CurrentCommand->cmnd_code == SMBUS_COMMAND_EXT ) ||
 2944              		.loc 1 490 11 is_stmt 1 view .LVU936
 491:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             (pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 2945              		.loc 1 491 43 is_stmt 0 view .LVU937
 2946 00b4 1B78     		ldrb	r3, [r3]
 490:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             (pStackContext->CurrentCommand->cmnd_code == SMBUS_COMMAND_EXT ) ||
 2947              		.loc 1 490 14 view .LVU938
 2948 00b6 FF2B     		cmp	r3, #255
 2949 00b8 03D0     		beq	.L207
 492:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           )
 2950              		.loc 1 492 27 view .LVU939
 2951 00ba E38B     		ldrh	r3, [r4, #30]
 491:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             (pStackContext->SlaveAddress == SMBUS_ADDR_ZONE_READ )
 2952              		.loc 1 491 78 view .LVU940
 2953 00bc 502B     		cmp	r3, #80
 2954 00be 00D0     		beq	.L207
 2955 00c0 0E00     		movs	r6, r1
 2956              	.L207:
 2957              	.LVL241:
 500:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2958              		.loc 1 500 11 is_stmt 1 view .LVU941
 500:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           {
 2959              		.loc 1 500 14 is_stmt 0 view .LVU942
 2960 00c2 012A     		cmp	r2, #1
 2961 00c4 2FD8     		bhi	.L220
 512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2962              		.loc 1 512 13 is_stmt 1 view .LVU943
 512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2963              		.loc 1 512 26 is_stmt 0 view .LVU944
 2964 00c6 6368     		ldr	r3, [r4, #4]
 512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2965              		.loc 1 512 34 view .LVU945
 2966 00c8 1A68     		ldr	r2, [r3]
 2967              	.LVL242:
 512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2968              		.loc 1 512 44 view .LVU946
 2969 00ca 5168     		ldr	r1, [r2, #4]
 512:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 2970              		.loc 1 512 50 view .LVU947
 2971 00cc 8023     		movs	r3, #128
 2972 00ce 5B01     		lsls	r3, r3, #5
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 100


 2973 00d0 0B43     		orrs	r3, r1
 2974 00d2 5360     		str	r3, [r2, #4]
 2975 00d4 AEE7     		b	.L194
 2976              	.LVL243:
 2977              	.L219:
 435:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         __HAL_SMBUS_GENERATE_NACK( hsmbus );
 2978              		.loc 1 435 9 is_stmt 1 view .LVU948
 435:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         __HAL_SMBUS_GENERATE_NACK( hsmbus );
 2979              		.loc 1 435 22 is_stmt 0 view .LVU949
 2980 00d6 2368     		ldr	r3, [r4]
 435:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         __HAL_SMBUS_GENERATE_NACK( hsmbus );
 2981              		.loc 1 435 37 view .LVU950
 2982 00d8 2022     		movs	r2, #32
 2983 00da 1343     		orrs	r3, r2
 2984 00dc 2360     		str	r3, [r4]
 436:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         /* TCR may still stretch the SCL */
 2985              		.loc 1 436 9 is_stmt 1 view .LVU951
 2986 00de 2A68     		ldr	r2, [r5]
 2987 00e0 5168     		ldr	r1, [r2, #4]
 2988 00e2 8023     		movs	r3, #128
 2989 00e4 1B02     		lsls	r3, r3, #8
 2990 00e6 0B43     		orrs	r3, r1
 2991 00e8 5360     		str	r3, [r2, #4]
 438:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2992              		.loc 1 438 9 view .LVU952
 438:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2993              		.loc 1 438 21 is_stmt 0 view .LVU953
 2994 00ea 2A68     		ldr	r2, [r5]
 438:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2995              		.loc 1 438 31 view .LVU954
 2996 00ec 9369     		ldr	r3, [r2, #24]
 438:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 2997              		.loc 1 438 12 view .LVU955
 2998 00ee 1B06     		lsls	r3, r3, #24
 2999 00f0 A0D5     		bpl	.L194
 440:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 3000              		.loc 1 440 11 is_stmt 1 view .LVU956
 440:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 3001              		.loc 1 440 27 is_stmt 0 view .LVU957
 3002 00f2 5168     		ldr	r1, [r2, #4]
 440:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 3003              		.loc 1 440 33 view .LVU958
 3004 00f4 8023     		movs	r3, #128
 3005 00f6 5B02     		lsls	r3, r3, #9
 3006 00f8 0B43     		orrs	r3, r1
 3007 00fa 5360     		str	r3, [r2, #4]
 3008 00fc 9AE7     		b	.L194
 3009              	.L202:
 459:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING;
 3010              		.loc 1 459 11 is_stmt 1 view .LVU959
 459:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING;
 3011              		.loc 1 459 24 is_stmt 0 view .LVU960
 3012 00fe A38B     		ldrh	r3, [r4, #28]
 459:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           pStackContext->StateMachine |= SMBUS_SMS_RECEIVE | SMBUS_SMS_PROCESSING;
 3013              		.loc 1 459 36 view .LVU961
 3014 0100 0133     		adds	r3, r3, #1
 3015 0102 A383     		strh	r3, [r4, #28]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 101


 460:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), 1U, xFerOptions );
 3016              		.loc 1 460 11 is_stmt 1 view .LVU962
 460:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), 1U, xFerOptions );
 3017              		.loc 1 460 24 is_stmt 0 view .LVU963
 3018 0104 2368     		ldr	r3, [r4]
 460:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), 1U, xFerOptions );
 3019              		.loc 1 460 39 view .LVU964
 3020 0106 0C22     		movs	r2, #12
 3021 0108 1343     		orrs	r3, r2
 3022 010a 2360     		str	r3, [r4]
 461:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 3023              		.loc 1 461 11 is_stmt 1 view .LVU965
 3024 010c 8023     		movs	r3, #128
 3025 010e 2100     		movs	r1, r4
 3026 0110 2431     		adds	r1, r1, #36
 3027 0112 5B04     		lsls	r3, r3, #17
 3028 0114 0B3A     		subs	r2, r2, #11
 3029 0116 2800     		movs	r0, r5
 3030 0118 FFF7FEFF 		bl	HAL_SMBUS_Slave_Receive_IT
 3031              	.LVL244:
 3032 011c 8AE7     		b	.L194
 3033              	.L204:
 486:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 3034              		.loc 1 486 13 view .LVU966
 486:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 3035              		.loc 1 486 49 is_stmt 0 view .LVU967
 3036 011e 9A78     		ldrb	r2, [r3, #2]
 3037              	.LVL245:
 372:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 3038              		.loc 1 372 18 view .LVU968
 3039 0120 8021     		movs	r1, #128
 3040 0122 4904     		lsls	r1, r1, #17
 3041 0124 C6E7     		b	.L206
 3042              	.LVL246:
 3043              	.L220:
 502:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 3044              		.loc 1 502 13 is_stmt 1 view .LVU969
 502:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 3045              		.loc 1 502 26 is_stmt 0 view .LVU970
 3046 0126 A38B     		ldrh	r3, [r4, #28]
 502:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             pStackContext->StateMachine |= SMBUS_SMS_RECEIVE;
 3047              		.loc 1 502 39 view .LVU971
 3048 0128 D318     		adds	r3, r2, r3
 3049 012a 013B     		subs	r3, r3, #1
 3050 012c A383     		strh	r3, [r4, #28]
 503:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), (uint16_t)size - 1U, x
 3051              		.loc 1 503 13 is_stmt 1 view .LVU972
 503:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), (uint16_t)size - 1U, x
 3052              		.loc 1 503 26 is_stmt 0 view .LVU973
 3053 012e 2368     		ldr	r3, [r4]
 503:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[1]), (uint16_t)size - 1U, x
 3054              		.loc 1 503 41 view .LVU974
 3055 0130 0421     		movs	r1, #4
 3056 0132 0B43     		orrs	r3, r1
 3057 0134 2360     		str	r3, [r4]
 504:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 3058              		.loc 1 504 13 is_stmt 1 view .LVU975
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 102


 3059 0136 013A     		subs	r2, r2, #1
 3060              	.LVL247:
 504:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 3061              		.loc 1 504 13 is_stmt 0 view .LVU976
 3062 0138 92B2     		uxth	r2, r2
 3063              	.LVL248:
 504:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             /*
 3064              		.loc 1 504 13 view .LVU977
 3065 013a 2100     		movs	r1, r4
 3066 013c 2431     		adds	r1, r1, #36
 3067 013e 3300     		movs	r3, r6
 3068 0140 2800     		movs	r0, r5
 3069 0142 FFF7FEFF 		bl	HAL_SMBUS_Slave_Receive_IT
 3070              	.LVL249:
 3071 0146 75E7     		b	.L194
 3072              	.LVL250:
 3073              	.L214:
 588:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           }
 3074              		.loc 1 588 18 view .LVU978
 3075 0148 2826     		movs	r6, #40
 3076              	.LVL251:
 3077              	.L210:
 600:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE) &&
 3078              		.loc 1 600 13 is_stmt 1 view .LVU979
 601:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               ((pStackContext->CurrentCommand->cmnd_query & PROCESS_CALL) == 0U )
 3079              		.loc 1 601 45 is_stmt 0 view .LVU980
 3080 014a 8022     		movs	r2, #128
 3081 014c D204     		lsls	r2, r2, #19
 3082 014e 0B00     		movs	r3, r1
 3083 0150 1340     		ands	r3, r2
 600:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               ((pStackContext->StateMachine & SMBUS_SMS_PEC_ACTIVE ) == SMBUS_SMS_PEC_ACTIVE) &&
 3084              		.loc 1 600 16 view .LVU981
 3085 0152 1142     		tst	r1, r2
 3086 0154 03D0     		beq	.L212
 602:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****             )
 3087              		.loc 1 602 75 view .LVU982
 3088 0156 0122     		movs	r2, #1
 3089 0158 8256     		ldrsb	r2, [r0, r2]
 601:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               ((pStackContext->CurrentCommand->cmnd_query & PROCESS_CALL) == 0U )
 3090              		.loc 1 601 95 view .LVU983
 3091 015a 002A     		cmp	r2, #0
 3092 015c 0FDA     		bge	.L221
 3093              	.L212:
 612:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3094              		.loc 1 612 15 is_stmt 1 view .LVU984
 612:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3095              		.loc 1 612 28 is_stmt 0 view .LVU985
 3096 015e A38B     		ldrh	r3, [r4, #28]
 612:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3097              		.loc 1 612 44 view .LVU986
 3098 0160 B2B2     		uxth	r2, r6
 612:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3099              		.loc 1 612 41 view .LVU987
 3100 0162 F618     		adds	r6, r6, r3
 3101 0164 A683     		strh	r6, [r4, #28]
 613:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                           SMBUS_LAST_FRAME_NO_PEC );
 3102              		.loc 1 613 15 is_stmt 1 view .LVU988
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 103


 3103 0166 8023     		movs	r3, #128
 3104 0168 9B04     		lsls	r3, r3, #18
 3105 016a 2100     		movs	r1, r4
 3106 016c 2531     		adds	r1, r1, #37
 3107 016e 2800     		movs	r0, r5
 3108 0170 FFF7FEFF 		bl	HAL_SMBUS_Slave_Receive_IT
 3109              	.LVL252:
 3110              	.L211:
 618:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 3111              		.loc 1 618 11 view .LVU989
 618:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 3112              		.loc 1 618 24 is_stmt 0 view .LVU990
 3113 0174 2368     		ldr	r3, [r4]
 618:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****           /*
 3114              		.loc 1 618 39 view .LVU991
 3115 0176 0C22     		movs	r2, #12
 3116 0178 9343     		bics	r3, r2
 3117 017a 2360     		str	r3, [r4]
 3118 017c 5AE7     		b	.L194
 3119              	.L221:
 605:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               pStackContext->Byte_count += (uint16_t)size;
 3120              		.loc 1 605 15 is_stmt 1 view .LVU992
 3121              	.LVL253:
 606:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3122              		.loc 1 606 15 view .LVU993
 606:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3123              		.loc 1 606 28 is_stmt 0 view .LVU994
 3124 017e A18B     		ldrh	r1, [r4, #28]
 606:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3125              		.loc 1 606 44 view .LVU995
 3126 0180 721C     		adds	r2, r6, #1
 3127              	.LVL254:
 606:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****               HAL_SMBUS_Slave_Receive_IT( hsmbus, &(pStackContext->Buffer[2]), (uint16_t)size,
 3128              		.loc 1 606 41 view .LVU996
 3129 0182 8918     		adds	r1, r1, r2
 3130 0184 A183     		strh	r1, [r4, #28]
 607:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                           SMBUS_LAST_FRAME_NO_PEC + (pStackContext->StateMachine & 
 3131              		.loc 1 607 15 is_stmt 1 view .LVU997
 3132 0186 8021     		movs	r1, #128
 3133 0188 8904     		lsls	r1, r1, #18
 3134 018a 8C46     		mov	ip, r1
 3135 018c 6344     		add	r3, r3, ip
 3136 018e 2100     		movs	r1, r4
 3137 0190 2531     		adds	r1, r1, #37
 3138 0192 2800     		movs	r0, r5
 3139 0194 FFF7FEFF 		bl	HAL_SMBUS_Slave_Receive_IT
 3140              	.LVL255:
 607:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****                                           SMBUS_LAST_FRAME_NO_PEC + (pStackContext->StateMachine & 
 3141              		.loc 1 607 15 is_stmt 0 view .LVU998
 3142 0198 ECE7     		b	.L211
 3143              	.LVL256:
 3144              	.L209:
 625:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 3145              		.loc 1 625 12 is_stmt 1 view .LVU999
 625:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 3146              		.loc 1 625 45 is_stmt 0 view .LVU1000
 3147 019a 0378     		ldrb	r3, [r0]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 104


 625:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       {
 3148              		.loc 1 625 15 view .LVU1001
 3149 019c FF2B     		cmp	r3, #255
 3150 019e 0BD0     		beq	.L222
 632:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 3151              		.loc 1 632 9 is_stmt 1 view .LVU1002
 632:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** #ifdef PMBUS13
 3152              		.loc 1 632 37 is_stmt 0 view .LVU1003
 3153 01a0 0423     		movs	r3, #4
 3154 01a2 9943     		bics	r1, r3
 3155 01a4 2160     		str	r1, [r4]
 634:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 3156              		.loc 1 634 9 is_stmt 1 view .LVU1004
 634:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 3157              		.loc 1 634 26 is_stmt 0 view .LVU1005
 3158 01a6 E38B     		ldrh	r3, [r4, #30]
 634:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         {
 3159              		.loc 1 634 12 view .LVU1006
 3160 01a8 502B     		cmp	r3, #80
 3161 01aa 00D0     		beq	.LCB2916
 3162 01ac 42E7     		b	.L194	@long jump
 3163              	.LCB2916:
 636:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         }
 3164              		.loc 1 636 11 is_stmt 1 view .LVU1007
 3165 01ae 0121     		movs	r1, #1
 3166 01b0 2000     		movs	r0, r4
 3167 01b2 FFF7FEFF 		bl	STACK_PMBUS_ZoneReadCallback
 3168              	.LVL257:
 642:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c **** 
 3169              		.loc 1 642 1 is_stmt 0 view .LVU1008
 3170 01b6 3DE7     		b	.L194
 3171              	.L222:
 627:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         STACK_SMBUS_ExtendCommand( pStackContext );
 3172              		.loc 1 627 9 is_stmt 1 view .LVU1009
 627:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****         STACK_SMBUS_ExtendCommand( pStackContext );
 3173              		.loc 1 627 37 is_stmt 0 view .LVU1010
 3174 01b8 FB3B     		subs	r3, r3, #251
 3175 01ba 9943     		bics	r1, r3
 3176 01bc 2160     		str	r1, [r4]
 628:Middlewares/ST/STM32_SMBus_Stack/src/stm32_SMBUS_stack.c ****       }
 3177              		.loc 1 628 9 is_stmt 1 view .LVU1011
 3178 01be 2000     		movs	r0, r4
 3179 01c0 FFF7FEFF 		bl	STACK_SMBUS_ExtendCommand
 3180              	.LVL258:
 3181 01c4 36E7     		b	.L194
 3182              	.L224:
 3183 01c6 C046     		.align	2
 3184              	.L223:
 3185 01c8 00000000 		.word	ZONE_READ_COMMAND
 3186              		.cfi_endproc
 3187              	.LFE44:
 3189              		.global	SMBUSInstancesList
 3190              		.section	.bss.SMBUSInstancesList,"aw",%nobits
 3191              		.align	2
 3194              	SMBUSInstancesList:
 3195 0000 00000000 		.space	8
 3195      00000000 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 105


 3196              		.global	PMBUS_COMMANDS_ARP
 3197              		.section	.data.PMBUS_COMMANDS_ARP,"aw"
 3198              		.align	2
 3201              	PMBUS_COMMANDS_ARP:
 3202 0000 01       		.byte	1
 3203 0001 40       		.byte	64
 3204 0002 01       		.byte	1
 3205 0003 00       		.byte	0
 3206 0004 02       		.byte	2
 3207 0005 40       		.byte	64
 3208 0006 01       		.byte	1
 3209 0007 00       		.byte	0
 3210 0008 03       		.byte	3
 3211 0009 30       		.byte	48
 3212 000a 01       		.byte	1
 3213 000b 12       		.byte	18
 3214 000c 04       		.byte	4
 3215 000d 50       		.byte	80
 3216 000e 12       		.byte	18
 3217 000f 00       		.byte	0
 3218              		.global	HOST_NOTIFY_PROTOCOL
 3219              		.section	.data.HOST_NOTIFY_PROTOCOL,"aw"
 3220              		.align	2
 3223              	HOST_NOTIFY_PROTOCOL:
 3224 0000 00       		.byte	0
 3225 0001 40       		.byte	64
 3226 0002 03       		.byte	3
 3227 0003 00       		.byte	0
 3228              		.global	ALERT_RESPONSE
 3229              		.section	.data.ALERT_RESPONSE,"aw"
 3230              		.align	2
 3233              	ALERT_RESPONSE:
 3234 0000 00       		.byte	0
 3235 0001 20       		.byte	32
 3236 0002 00       		.byte	0
 3237 0003 01       		.byte	1
 3238              		.global	ZERO_ZONE
 3239              		.section	.rodata.ZERO_ZONE,"a"
 3240              		.align	2
 3243              	ZERO_ZONE:
 3244 0000 00000000 		.space	4
 3245              		.text
 3246              	.Letext0:
 3247              		.file 2 "c:\\users\\daniel\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 3248              		.file 3 "c:\\users\\daniel\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 3249              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 3250              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 3251              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 3252              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_smbus.h"
 3253              		.file 8 "Middlewares/ST/STM32_SMBus_Stack/inc/stm32_SMBUS_stack.h"
 3254              		.file 9 "Middlewares/ST/STM32_SMBus_Stack/inc/stm32_PMBUS_stack.h"
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 106


DEFINED SYMBOLS
                            *ABS*:00000000 stm32_SMBUS_stack.c
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:19     .text.STACK_SMBUS_ResolveContext:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:25     .text.STACK_SMBUS_ResolveContext:00000000 STACK_SMBUS_ResolveContext
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:80     .text.STACK_SMBUS_ResolveContext:00000020 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3194   .bss.SMBUSInstancesList:00000000 SMBUSInstancesList
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:85     .text.HAL_SMBUS_SlaveTxCpltCallback:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:91     .text.HAL_SMBUS_SlaveTxCpltCallback:00000000 HAL_SMBUS_SlaveTxCpltCallback
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:149    .text.HAL_SMBUS_SlaveTxCpltCallback:00000030 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:154    .text.STACK_SMBUS_SendAlert:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:160    .text.STACK_SMBUS_SendAlert:00000000 STACK_SMBUS_SendAlert
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:194    .text.STACK_SMBUS_AddrAccpt:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:200    .text.STACK_SMBUS_AddrAccpt:00000000 STACK_SMBUS_AddrAccpt
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:268    .text.STACK_SMBUS_ExecuteCommandARP:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:274    .text.STACK_SMBUS_ExecuteCommandARP:00000000 STACK_SMBUS_ExecuteCommandARP
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:294    .text.STACK_SMBUS_LocateCommand:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:300    .text.STACK_SMBUS_LocateCommand:00000000 STACK_SMBUS_LocateCommand
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:392    .text.STACK_SMBUS_AlertClbk:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:398    .text.STACK_SMBUS_AlertClbk:00000000 STACK_SMBUS_AlertClbk
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:414    .text.STACK_SMBUS_Init:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:420    .text.STACK_SMBUS_Init:00000000 STACK_SMBUS_Init
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:496    .text.STACK_SMBUS_Init:00000034 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:501    .text.STACK_SMBUS_GetBuffer:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:507    .text.STACK_SMBUS_GetBuffer:00000000 STACK_SMBUS_GetBuffer
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:550    .text.STACK_SMBUS_HostCommand:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:556    .text.STACK_SMBUS_HostCommand:00000000 STACK_SMBUS_HostCommand
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:841    .text.STACK_SMBUS_NotifyHost:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:847    .text.STACK_SMBUS_NotifyHost:00000000 STACK_SMBUS_NotifyHost
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:973    .text.STACK_SMBUS_NotifyHost:00000078 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3223   .data.HOST_NOTIFY_PROTOCOL:00000000 HOST_NOTIFY_PROTOCOL
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:978    .text.STACK_SMBUS_HostRead:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:984    .text.STACK_SMBUS_HostRead:00000000 STACK_SMBUS_HostRead
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1112   .text.STACK_SMBUS_ReadyIfNoAlert:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1118   .text.STACK_SMBUS_ReadyIfNoAlert:00000000 STACK_SMBUS_ReadyIfNoAlert
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1202   .text.STACK_SMBUS_ReadyIfNoAlert:0000004c $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3233   .data.ALERT_RESPONSE:00000000 ALERT_RESPONSE
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1207   .text.HAL_SMBUS_MasterTxCpltCallback:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1213   .text.HAL_SMBUS_MasterTxCpltCallback:00000000 HAL_SMBUS_MasterTxCpltCallback
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1374   .text.HAL_SMBUS_MasterRxCpltCallback:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1380   .text.HAL_SMBUS_MasterRxCpltCallback:00000000 HAL_SMBUS_MasterRxCpltCallback
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1555   .text.HAL_SMBUS_ErrorCallback:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1561   .text.HAL_SMBUS_ErrorCallback:00000000 HAL_SMBUS_ErrorCallback
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1934   .text.HAL_SMBUS_ErrorCallback:0000017c $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1941   .text.STACK_SMBUS_ExecuteCommand:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1947   .text.STACK_SMBUS_ExecuteCommand:00000000 STACK_SMBUS_ExecuteCommand
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1966   .text.HAL_SMBUS_AddrCallback:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:1972   .text.HAL_SMBUS_AddrCallback:00000000 HAL_SMBUS_AddrCallback
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2561   .text.HAL_SMBUS_AddrCallback:00000270 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2570   .text.HAL_SMBUS_ListenCpltCallback:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2576   .text.HAL_SMBUS_ListenCpltCallback:00000000 HAL_SMBUS_ListenCpltCallback
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2712   .text.HAL_SMBUS_ListenCpltCallback:0000007c $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2718   .text.STACK_SMBUS_ExtendCommand:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2724   .text.STACK_SMBUS_ExtendCommand:00000000 STACK_SMBUS_ExtendCommand
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2743   .text.HAL_SMBUS_SlaveRxCpltCallback:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:2749   .text.HAL_SMBUS_SlaveRxCpltCallback:00000000 HAL_SMBUS_SlaveRxCpltCallback
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3185   .text.HAL_SMBUS_SlaveRxCpltCallback:000001c8 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3191   .bss.SMBUSInstancesList:00000000 $d
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s 			page 107


C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3201   .data.PMBUS_COMMANDS_ARP:00000000 PMBUS_COMMANDS_ARP
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3198   .data.PMBUS_COMMANDS_ARP:00000000 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3220   .data.HOST_NOTIFY_PROTOCOL:00000000 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3230   .data.ALERT_RESPONSE:00000000 $d
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3243   .rodata.ZERO_ZONE:00000000 ZERO_ZONE
C:\Users\Daniel\AppData\Local\Temp\ccx2aWaG.s:3240   .rodata.ZERO_ZONE:00000000 $d

UNDEFINED SYMBOLS
HAL_SMBUS_EnableListen_IT
HAL_SMBUS_DisableListen_IT
HAL_SMBUS_Master_Transmit_IT
HAL_SMBUS_Master_Receive_IT
STACK_PMBUS_MasterZoneReadStatusCont
HAL_SMBUS_DeInit
HAL_SMBUS_Init
HAL_SMBUS_Master_Abort_IT
HAL_SMBUS_Slave_Receive_IT
HAL_SMBUS_Slave_Transmit_IT
STACK_PMBUS_ZoneReadCallback
ZONE_READ_COMMAND
