<stg><name>Bert_layer_Pipeline_l_bias_i10_l_j8</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i16 0, i16 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i12 0, i12 %j8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i51:0 %indvar_flatten34_load = load i16 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i51:1 %icmp_ln274 = icmp_eq  i16 %indvar_flatten34_load, i16 36864

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i51:2 %add_ln274_1 = add i16 %indvar_flatten34_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln274_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i51:3 %br_ln274 = br i1 %icmp_ln274, void %for.inc9.i54, void %_Z16Linear_layer_ds1PA768_fS0_PfPA3072_f.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc9.i54:0 %j8_load = load i12 %j8

]]></Node>
<StgValue><ssdm name="j8_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc9.i54:1 %i10_load = load i4 %i10

]]></Node>
<StgValue><ssdm name="i10_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc9.i54:2 %add_ln274 = add i4 %i10_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln274"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc9.i54:5 %icmp_ln275 = icmp_eq  i12 %j8_load, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln275"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc9.i54:6 %select_ln274 = select i1 %icmp_ln275, i12 0, i12 %j8_load

]]></Node>
<StgValue><ssdm name="select_ln274"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc9.i54:7 %select_ln274_1 = select i1 %icmp_ln275, i4 %add_ln274, i4 %i10_load

]]></Node>
<StgValue><ssdm name="select_ln274_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="12">
<![CDATA[
for.inc9.i54:8 %zext_ln275 = zext i12 %select_ln274

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:11 %v219_addr = getelementptr i32 %v219, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v219_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
for.inc9.i54:12 %v219_load = load i12 %v219_addr

]]></Node>
<StgValue><ssdm name="v219_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc9.i54:26 %switch_ln278 = switch i4 %select_ln274_1, void %arrayidx81.i4891.case.11, i4 0, void %arrayidx81.i4891.case.0, i4 1, void %arrayidx81.i4891.case.1, i4 2, void %arrayidx81.i4891.case.2, i4 3, void %arrayidx81.i4891.case.3, i4 4, void %arrayidx81.i4891.case.4, i4 5, void %arrayidx81.i4891.case.5, i4 6, void %arrayidx81.i4891.case.6, i4 7, void %arrayidx81.i4891.case.7, i4 8, void %arrayidx81.i4891.case.8, i4 9, void %arrayidx81.i4891.case.9, i4 10, void %arrayidx81.i4891.case.10

]]></Node>
<StgValue><ssdm name="switch_ln278"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.exit:0 %add_ln275 = add i12 %select_ln274, i12 1

]]></Node>
<StgValue><ssdm name="add_ln275"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx81.i4891.exit:1 %store_ln275 = store i16 %add_ln274_1, i16 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx81.i4891.exit:2 %store_ln275 = store i4 %select_ln274_1, i4 %i10

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx81.i4891.exit:3 %store_ln275 = store i12 %add_ln275, i12 %j8

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.exit:4 %br_ln275 = br void %for.inc.i51

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
_Z16Linear_layer_ds1PA768_fS0_PfPA3072_f.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i54:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i10_l_j8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i54:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.i54:9 %specpipeline_ln276 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31

]]></Node>
<StgValue><ssdm name="specpipeline_ln276"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i54:10 %specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln275"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
for.inc9.i54:12 %v219_load = load i12 %v219_addr

]]></Node>
<StgValue><ssdm name="v219_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc9.i54:13 %v160 = bitcast i32 %v219_load

]]></Node>
<StgValue><ssdm name="v160"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:14 %v234_addr = getelementptr i32 %v234, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:15 %v234_1_addr = getelementptr i32 %v234_1, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:16 %v234_2_addr = getelementptr i32 %v234_2, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:17 %v234_3_addr = getelementptr i32 %v234_3, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:18 %v234_4_addr = getelementptr i32 %v234_4, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:19 %v234_5_addr = getelementptr i32 %v234_5, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:20 %v234_6_addr = getelementptr i32 %v234_6, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_6_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:21 %v234_7_addr = getelementptr i32 %v234_7, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_7_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:22 %v234_8_addr = getelementptr i32 %v234_8, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_8_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:23 %v234_9_addr = getelementptr i32 %v234_9, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_9_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:24 %v234_10_addr = getelementptr i32 %v234_10, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_10_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i54:25 %v234_11_addr = getelementptr i32 %v234_11, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="v234_11_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.10:0 %store_ln278 = store i32 %v160, i12 %v234_10_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.10:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.9:0 %store_ln278 = store i32 %v160, i12 %v234_9_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.9:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.8:0 %store_ln278 = store i32 %v160, i12 %v234_8_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.8:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.7:0 %store_ln278 = store i32 %v160, i12 %v234_7_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.7:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.6:0 %store_ln278 = store i32 %v160, i12 %v234_6_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.6:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.5:0 %store_ln278 = store i32 %v160, i12 %v234_5_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.5:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.4:0 %store_ln278 = store i32 %v160, i12 %v234_4_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.4:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.3:0 %store_ln278 = store i32 %v160, i12 %v234_3_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.3:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.2:0 %store_ln278 = store i32 %v160, i12 %v234_2_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.2:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.1:0 %store_ln278 = store i32 %v160, i12 %v234_1_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.1:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.0:0 %store_ln278 = store i32 %v160, i12 %v234_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.0:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx81.i4891.case.11:0 %store_ln278 = store i32 %v160, i12 %v234_11_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln274_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln274_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i4891.case.11:1 %br_ln278 = br void %arrayidx81.i4891.exit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
