Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov  5 14:34:33 2025
| Host         : FSO-A running 64-bit major release  (build 9200)
| Command      : report_utilization -file ibert_ultrascale_gth_0_utilization_synth.rpt -pb ibert_ultrascale_gth_0_utilization_synth.pb
| Design       : ibert_ultrascale_gth_0
| Device       : xczu15eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  |  9459 |     0 |          0 |    341280 |  2.77 |
|   LUT as Logic             |  9073 |     0 |          0 |    341280 |  2.66 |
|   LUT as Memory            |   386 |     0 |          0 |    184320 |  0.21 |
|     LUT as Distributed RAM |   176 |     0 |            |           |       |
|     LUT as Shift Register  |   210 |     0 |            |           |       |
| CLB Registers              | 17672 |     0 |          0 |    682560 |  2.59 |
|   Register as Flip Flop    | 17672 |     0 |          0 |    682560 |  2.59 |
|   Register as Latch        |     0 |     0 |          0 |    682560 |  0.00 |
| CARRY8                     |   157 |     0 |          0 |     42660 |  0.37 |
| F7 Muxes                   |   588 |     0 |          0 |    170640 |  0.34 |
| F8 Muxes                   |    64 |     0 |          0 |     85320 |  0.08 |
| F9 Muxes                   |     0 |     0 |          0 |     42660 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 272   |          Yes |           - |          Set |
| 452   |          Yes |           - |        Reset |
| 273   |          Yes |         Set |            - |
| 16675 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   20 |     0 |          0 |       744 |  2.69 |
|   RAMB36/FIFO*    |   20 |     0 |          0 |       744 |  2.69 |
|     RAMB36E2 only |   20 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1488 |  0.00 |
| URAM              |    0 |     0 |          0 |       112 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    8 |     0 |          0 |      3528 |  0.23 |
|   DSP48E2 only |    8 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       328 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       116 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |   20 |     0 |          0 |       168 | 11.90 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    4 |     0 |          0 |        24 | 16.67 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 | 16.67 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 16675 |            Register |
| LUT6          |  3713 |                 CLB |
| LUT5          |  2027 |                 CLB |
| LUT4          |  2000 |                 CLB |
| LUT2          |  1814 |                 CLB |
| LUT3          |  1073 |                 CLB |
| MUXF7         |   588 |                 CLB |
| FDCE          |   452 |            Register |
| FDSE          |   273 |            Register |
| FDPE          |   272 |            Register |
| SRL16E        |   210 |                 CLB |
| LUT1          |   204 |                 CLB |
| RAMD32        |   200 |                 CLB |
| CARRY8        |   157 |                 CLB |
| MUXF8         |    64 |                 CLB |
| RAMB36E2      |    20 |            BLOCKRAM |
| BUFG_GT       |    20 |               Clock |
| BUFG_GT_SYNC  |    12 |               Clock |
| RAMS32        |     8 |                 CLB |
| DSP48E2       |     8 |          Arithmetic |
| GTHE4_CHANNEL |     4 |            Advanced |
| GTHE4_COMMON  |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


