
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122720                       # Number of seconds simulated
sim_ticks                                122720408860                       # Number of ticks simulated
final_tick                               1177286935951                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93637                       # Simulator instruction rate (inst/s)
host_op_rate                                   121464                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3586402                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911632                       # Number of bytes of host memory used
host_seconds                                 34218.26                       # Real time elapsed on the host
sim_insts                                  3204111967                       # Number of instructions simulated
sim_ops                                    4156298093                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1133952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2260096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1639424                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5038208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1580544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1580544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8859                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17657                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12808                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39361                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12348                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12348                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9240126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18416627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14602                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13359017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41054361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14602                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12879227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12879227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12879227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9240126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18416627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14602                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13359017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53933588                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147323421                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22803137                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18800836                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029179                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9032943                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8711672                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2382052                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        88672                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110880993                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125324304                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22803137                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11093724                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26158432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6049286                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3452351                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12862766                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1680873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144478084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.064965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.486010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118319652     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1349804      0.93%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1917752      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2519849      1.74%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2832944      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2110000      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1201720      0.83%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1783701      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12442662      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144478084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154783                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.850675                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109652217                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5091263                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25687503                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61043                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3986052                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3639961                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     151199733                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1340                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3986052                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110411443                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1089154                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2631372                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24992055                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1368003                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150203676                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1127                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274182                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566530                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          885                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209444086                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    701708619                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    701708619                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38695049                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39505                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22836                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4139263                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14275052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7411842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122557                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1615464                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146038358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39472                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136468777                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26985                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21352519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     50584287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144478084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944564                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505429                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86769015     60.06%     60.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23216720     16.07%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12861054      8.90%     85.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8320466      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7643905      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3042283      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1844493      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526626      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253522      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144478084                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65599     22.38%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        101027     34.46%     56.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126515     43.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114580321     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088203      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12430164      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7353420      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136468777                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.926321                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             293141                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002148                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417735761                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    167430685                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133872756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136761918                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       332061                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3007124                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          129                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189398                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3986052                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         826868                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111425                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146077831                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1338053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14275052                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7411842                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22804                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1161065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2344488                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134630581                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12260519                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1838193                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19612317                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18855364                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7351798                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913844                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133872999                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133872756                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78433053                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213177708                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908700                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367923                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23180727                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2062403                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140492032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.874814                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90676453     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23957737     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9402403      6.69%     88.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4832452      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4227828      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2023961      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1764214      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827749      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779235      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140492032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779235                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283797947                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296156419                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2845337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.473234                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.473234                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.678779                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.678779                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606597980                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185738589                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141633056                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147323421                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23667146                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19498285                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1965927                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9280489                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8827926                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2481320                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89250                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106365817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130646885                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23667146                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11309246                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27730635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6348390                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5900262                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12324490                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1600209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144349031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116618396     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2840410      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2423292      1.68%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2418556      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2298046      1.59%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1131624      0.78%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          789417      0.55%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2028255      1.41%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13801035      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144349031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160648                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.886803                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105192292                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7322558                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27374429                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       114019                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4345731                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3805949                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6586                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157590186                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        52162                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4345731                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105720779                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4796725                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1335861                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26947060                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1202873                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156124194                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1001                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        424079                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       632172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         8912                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218454207                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    727592012                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    727592012                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171834952                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46619255                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33369                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17008                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3922520                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15475957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8063634                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       319096                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1769936                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152142203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141966482                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       106974                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25584592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58384672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144349031                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582751                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85854580     59.48%     59.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24186164     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12161828      8.43%     84.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7964987      5.52%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7053146      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2759058      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3129334      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1141649      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        98285      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144349031                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         997930     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159741     11.98%     86.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176070     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117254620     82.59%     82.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2047897      1.44%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16361      0.01%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14635254     10.31%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8012350      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141966482                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963638                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1333741                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009395                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    429722710                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177760871                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137778765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143300223                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201726                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2994903                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          902                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       150694                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          608                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4345731                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4075406                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       279329                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152175570                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1215782                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15475957                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8063634                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17007                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        226851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13481                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1166159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1106544                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2272703                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139550123                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14386073                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2416359                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22397010                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19682171                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8010937                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947237                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137784753                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137778765                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83097437                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225590657                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935213                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368355                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102137227                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125035571                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27149615                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1988929                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140003300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.893090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89866877     64.19%     64.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22984068     16.42%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11025077      7.87%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4919218      3.51%     91.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3851699      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1569297      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1595759      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1114580      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3076725      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140003300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102137227                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125035571                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20393994                       # Number of memory references committed
system.switch_cpus1.commit.loads             12481054                       # Number of loads committed
system.switch_cpus1.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17948175                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112497346                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2464348                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3076725                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           289111761                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308716421                       # The number of ROB writes
system.switch_cpus1.timesIdled                  54341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2974390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102137227                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125035571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102137227                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.442407                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.442407                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693286                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693286                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       630551736                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190103528                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148779893                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32720                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147323421                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21683036                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19004601                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1688759                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10761903                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10471665                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1507101                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52882                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    114390391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120542124                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21683036                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11978766                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24516961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5522399                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1977389                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13037383                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1064790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144708511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120191550     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1231165      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2254793      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1892226      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3477815      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3759931      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          816923      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          642255      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10441853      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144708511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147180                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818214                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113500235                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3053530                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24311952                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24051                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3818739                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2325652                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5033                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     136002762                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3818739                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113954975                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1477645                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       766631                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23869856                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       820655                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     135046867                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         85542                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       496565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    179313897                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    612709014                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    612709014                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    144702082                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34611800                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        19256                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9635                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2599020                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22511763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4360511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        79701                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       972242                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         133477278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        19257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        125420251                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       101051                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22106958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47426036                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144708511                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866710                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477842                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     92507996     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21257756     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10669534      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7004741      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7302358      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3776360      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1690304      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       419548      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        79914      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144708511                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         313084     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        131342     25.13%     85.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        78322     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     98981030     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1048907      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9621      0.01%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     21051731     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4328962      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     125420251                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851326                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             522748                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004168                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    396172810                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    155603788                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    122585120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     125942999                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       233136                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4067478                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       135166                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3818739                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1000075                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50128                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    133496535                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22511763                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4360511                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9635                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32958                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       815717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1004234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1819951                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    124075040                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20727493                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1345209                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            25056240                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19115620                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4328747                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842195                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             122696095                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            122585120                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70801778                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        167994745                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.832082                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421452                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97250267                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110448401                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23049100                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        19244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1693372                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140889772                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.783935                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     99877182     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15909110     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11506151      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2572750      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2926714      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1038120      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4346069      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       874539      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1839137      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140889772                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97250267                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110448401                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22669627                       # Number of memory references committed
system.switch_cpus2.commit.loads             18444282                       # Number of loads committed
system.switch_cpus2.commit.membars               9622                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17298512                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         96407593                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1490834                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1839137                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272548136                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          270813818                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2614910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97250267                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110448401                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97250267                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.514890                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.514890                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660114                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660114                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       574077150                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      161004519                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142721836                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         19244                       # number of misc regfile writes
system.l20.replacements                          8872                       # number of replacements
system.l20.tagsinuse                     10239.969494                       # Cycle average of tags in use
system.l20.total_refs                          554647                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19112                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.020877                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          564.970476                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.901126                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3793.561530                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5873.536362                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055173                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370465                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573588                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43629                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43629                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25542                       # number of Writeback hits
system.l20.Writeback_hits::total                25542                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43629                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43629                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43629                       # number of overall hits
system.l20.overall_hits::total                  43629                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8853                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8866                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8859                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8872                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8859                       # number of overall misses
system.l20.overall_misses::total                 8872                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3176152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2444093591                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2447269743                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1329253                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1329253                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3176152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2445422844                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2448598996                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3176152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2445422844                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2448598996                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52482                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52495                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25542                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25542                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52488                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52501                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52488                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52501                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168686                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.168892                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168781                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.168987                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168781                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.168987                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 276075.182537                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 276028.619783                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 221542.166667                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 221542.166667                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 276038.248561                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 275991.771416                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 276038.248561                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 275991.771416                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5942                       # number of writebacks
system.l20.writebacks::total                     5942                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8853                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8866                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8859                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8872                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8859                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8872                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1895754139                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1898126448                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       957539                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       957539                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1896711678                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1899083987                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1896711678                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1899083987                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168686                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.168892                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168781                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.168987                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168781                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.168987                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214136.918446                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 214090.508459                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159589.833333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159589.833333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 214099.974941                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 214053.650473                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 214099.974941                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 214053.650473                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17667                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          678398                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27907                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.309241                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.912847                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.082602                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5942.970803                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4279.033747                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001359                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000399                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.580368                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.417874                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        82231                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  82231                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18498                       # number of Writeback hits
system.l21.Writeback_hits::total                18498                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        82231                       # number of demand (read+write) hits
system.l21.demand_hits::total                   82231                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        82231                       # number of overall hits
system.l21.overall_hits::total                  82231                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17657                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17667                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17657                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17667                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17657                       # number of overall misses
system.l21.overall_misses::total                17667                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2639746                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5050528079                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5053167825                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2639746                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5050528079                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5053167825                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2639746                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5050528079                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5053167825                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        99888                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              99898                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18498                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18498                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        99888                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               99898                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        99888                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              99898                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176768                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176850                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176768                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176850                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176768                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176850                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 263974.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 286035.457835                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 286022.970793                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 263974.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 286035.457835                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 286022.970793                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 263974.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 286035.457835                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 286022.970793                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4341                       # number of writebacks
system.l21.writebacks::total                     4341                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17657                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17667                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17657                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17667                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17657                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17667                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2020961                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3957315889                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3959336850                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2020961                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3957315889                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3959336850                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2020961                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3957315889                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3959336850                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176768                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176850                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176768                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176850                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176768                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176850                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 202096.100000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224121.645183                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 224109.178129                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 202096.100000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 224121.645183                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 224109.178129                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 202096.100000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 224121.645183                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 224109.178129                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12822                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          199446                       # Total number of references to valid blocks.
system.l22.sampled_refs                         25110                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.942891                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          419.767211                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.248757                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5633.924344                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6226.059687                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034161                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000671                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.458490                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.506678                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35243                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35243                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9919                       # number of Writeback hits
system.l22.Writeback_hits::total                 9919                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35243                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35243                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35243                       # number of overall hits
system.l22.overall_hits::total                  35243                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12808                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12822                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12808                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12822                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12808                       # number of overall misses
system.l22.overall_misses::total                12822                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3501350                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3566542770                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3570044120                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3501350                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3566542770                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3570044120                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3501350                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3566542770                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3570044120                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        48051                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              48065                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9919                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9919                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        48051                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               48065                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        48051                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              48065                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266550                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266764                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266550                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266764                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266550                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266764                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 250096.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 278462.115084                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 278431.143347                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 250096.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 278462.115084                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 278431.143347                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 250096.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 278462.115084                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 278431.143347                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2065                       # number of writebacks
system.l22.writebacks::total                     2065                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12808                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12822                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12808                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12822                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12808                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12822                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2633803                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2773234506                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2775868309                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2633803                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2773234506                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2775868309                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2633803                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2773234506                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2775868309                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266550                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266764                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266550                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266764                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266550                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266764                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 188128.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216523.618520                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 216492.614959                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 188128.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 216523.618520                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 216492.614959                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 188128.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 216523.618520                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 216492.614959                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995324                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012870364                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042077.346774                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995324                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12862747                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12862747                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12862747                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12862747                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12862747                       # number of overall hits
system.cpu0.icache.overall_hits::total       12862747                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4296213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4296213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12862766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12862766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12862766                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12862766                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12862766                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12862766                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52488                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172324111                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52744                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3267.179414                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.287370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.712630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911279                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088721                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9131791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9131791                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184907                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17575                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17575                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16316698                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16316698                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16316698                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16316698                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       150217                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150217                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3195                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3195                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153412                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153412                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18482092901                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18482092901                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    684016380                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    684016380                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19166109281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19166109281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19166109281                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19166109281                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9282008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9282008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16470110                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16470110                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16470110                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16470110                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016184                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000444                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000444                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009315                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009315                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009315                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009315                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123035.960650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123035.960650                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 214089.633803                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 214089.633803                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124932.269190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124932.269190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124932.269190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124932.269190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1270242                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 158780.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25542                       # number of writebacks
system.cpu0.dcache.writebacks::total            25542                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97735                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97735                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3189                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3189                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       100924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       100924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       100924                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       100924                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52482                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52482                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52488                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52488                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52488                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52488                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5373514601                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5373514601                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1379053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1379053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5374893654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5374893654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5374893654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5374893654                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003187                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003187                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003187                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003187                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102387.763443                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102387.763443                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 229842.166667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 229842.166667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102402.332990                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102402.332990                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102402.332990                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102402.332990                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.785190                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009102805                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834732.372727                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.785190                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015681                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881066                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12324480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12324480                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12324480                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12324480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12324480                       # number of overall hits
system.cpu1.icache.overall_hits::total       12324480                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2843003                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2843003                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2843003                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2843003                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2843003                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2843003                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12324490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12324490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12324490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12324490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12324490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12324490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 284300.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 284300.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 284300.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 284300.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 284300.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 284300.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2738003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2738003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2738003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2738003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2738003                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2738003                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 273800.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 273800.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 273800.300000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 273800.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 273800.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 273800.300000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 99888                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191088112                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                100144                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1908.133408                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.584028                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.415972                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11168394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11168394                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7880014                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7880014                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16822                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16822                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19048408                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19048408                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19048408                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19048408                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       418617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       418617                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       418717                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        418717                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       418717                       # number of overall misses
system.cpu1.dcache.overall_misses::total       418717                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  46342491101                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46342491101                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16287115                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16287115                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  46358778216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46358778216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  46358778216                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46358778216                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11587011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11587011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7880114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7880114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19467125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19467125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19467125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19467125                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036128                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021509                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021509                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021509                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021509                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110703.796313                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110703.796313                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 162871.150000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 162871.150000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110716.255170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110716.255170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110716.255170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110716.255170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18498                       # number of writebacks
system.cpu1.dcache.writebacks::total            18498                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       318729                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       318729                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       318829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       318829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       318829                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       318829                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        99888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        99888                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        99888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        99888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        99888                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        99888                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10689500643                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10689500643                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10689500643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10689500643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10689500643                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10689500643                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008621                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008621                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005131                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005131                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107014.863077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107014.863077                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 107014.863077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107014.863077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 107014.863077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107014.863077                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.992634                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921023289                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702446.005545                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.992634                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022424                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13037367                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13037367                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13037367                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13037367                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13037367                       # number of overall hits
system.cpu2.icache.overall_hits::total       13037367                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4192984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4192984                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4192984                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4192984                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4192984                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4192984                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13037383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13037383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13037383                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13037383                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13037383                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13037383                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 262061.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 262061.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 262061.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 262061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 262061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 262061.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3617550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3617550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3617550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3617550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3617550                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3617550                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 258396.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 258396.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 48051                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227288788                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48307                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4705.090111                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.289374                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.710626                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833162                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166838                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18760989                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18760989                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4206086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4206086                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9638                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9638                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9622                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9622                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22967075                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22967075                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22967075                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22967075                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       178072                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       178072                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       178072                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        178072                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       178072                       # number of overall misses
system.cpu2.dcache.overall_misses::total       178072                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  26901339614                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  26901339614                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  26901339614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26901339614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  26901339614                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26901339614                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18939061                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18939061                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4206086                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4206086                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9622                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9622                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     23145147                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     23145147                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     23145147                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     23145147                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009402                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009402                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007694                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007694                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007694                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007694                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 151070.014455                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 151070.014455                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 151070.014455                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 151070.014455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 151070.014455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 151070.014455                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9919                       # number of writebacks
system.cpu2.dcache.writebacks::total             9919                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       130021                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       130021                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       130021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       130021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       130021                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       130021                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        48051                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        48051                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        48051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        48051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        48051                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        48051                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5968262425                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5968262425                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5968262425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5968262425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5968262425                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5968262425                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002076                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002076                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124206.830763                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124206.830763                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124206.830763                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124206.830763                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124206.830763                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124206.830763                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
