<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_ddi.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_ddi.c<span style="font-size: 80%;"> (source / <a href="intel_ddi.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1478</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">76</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2012 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *    Eugeni Dodonov &lt;eugeni.dodonov@intel.com&gt;
<span class="lineNum">      25 </span>            :  *
<span class="lineNum">      26 </span>            :  */
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : struct ddi_buf_trans {
<span class="lineNum">      32 </span>            :         u32 trans1;     /* balance leg enable, de-emph level */
<span class="lineNum">      33 </span>            :         u32 trans2;     /* vref sel, vswing */
<span class="lineNum">      34 </span>            :         u8 i_boost;     /* SKL: I_boost; valid: 0x0, 0x1, 0x3, 0x7 */
<span class="lineNum">      35 </span>            : };
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : /* HDMI/DVI modes ignore everything but the last 2 items. So we share
<span class="lineNum">      38 </span>            :  * them for both DP and FDI transports, allowing those ports to
<span class="lineNum">      39 </span>            :  * automatically adapt to HDMI connections as well
<span class="lineNum">      40 </span>            :  */
<span class="lineNum">      41 </span>            : static const struct ddi_buf_trans hsw_ddi_translations_dp[] = {
<span class="lineNum">      42 </span>            :         { 0x00FFFFFF, 0x0006000E, 0x0 },
<span class="lineNum">      43 </span>            :         { 0x00D75FFF, 0x0005000A, 0x0 },
<span class="lineNum">      44 </span>            :         { 0x00C30FFF, 0x00040006, 0x0 },
<span class="lineNum">      45 </span>            :         { 0x80AAAFFF, 0x000B0000, 0x0 },
<span class="lineNum">      46 </span>            :         { 0x00FFFFFF, 0x0005000A, 0x0 },
<span class="lineNum">      47 </span>            :         { 0x00D75FFF, 0x000C0004, 0x0 },
<span class="lineNum">      48 </span>            :         { 0x80C30FFF, 0x000B0000, 0x0 },
<span class="lineNum">      49 </span>            :         { 0x00FFFFFF, 0x00040006, 0x0 },
<span class="lineNum">      50 </span>            :         { 0x80D75FFF, 0x000B0000, 0x0 },
<span class="lineNum">      51 </span>            : };
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span>            : static const struct ddi_buf_trans hsw_ddi_translations_fdi[] = {
<span class="lineNum">      54 </span>            :         { 0x00FFFFFF, 0x0007000E, 0x0 },
<span class="lineNum">      55 </span>            :         { 0x00D75FFF, 0x000F000A, 0x0 },
<span class="lineNum">      56 </span>            :         { 0x00C30FFF, 0x00060006, 0x0 },
<span class="lineNum">      57 </span>            :         { 0x00AAAFFF, 0x001E0000, 0x0 },
<span class="lineNum">      58 </span>            :         { 0x00FFFFFF, 0x000F000A, 0x0 },
<span class="lineNum">      59 </span>            :         { 0x00D75FFF, 0x00160004, 0x0 },
<span class="lineNum">      60 </span>            :         { 0x00C30FFF, 0x001E0000, 0x0 },
<span class="lineNum">      61 </span>            :         { 0x00FFFFFF, 0x00060006, 0x0 },
<span class="lineNum">      62 </span>            :         { 0x00D75FFF, 0x001E0000, 0x0 },
<span class="lineNum">      63 </span>            : };
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            : static const struct ddi_buf_trans hsw_ddi_translations_hdmi[] = {
<span class="lineNum">      66 </span>            :                                         /* Idx  NT mV d T mV d  db      */
<span class="lineNum">      67 </span>            :         { 0x00FFFFFF, 0x0006000E, 0x0 },/* 0:   400     400     0       */
<span class="lineNum">      68 </span>            :         { 0x00E79FFF, 0x000E000C, 0x0 },/* 1:   400     500     2       */
<span class="lineNum">      69 </span>            :         { 0x00D75FFF, 0x0005000A, 0x0 },/* 2:   400     600     3.5     */
<span class="lineNum">      70 </span>            :         { 0x00FFFFFF, 0x0005000A, 0x0 },/* 3:   600     600     0       */
<span class="lineNum">      71 </span>            :         { 0x00E79FFF, 0x001D0007, 0x0 },/* 4:   600     750     2       */
<span class="lineNum">      72 </span>            :         { 0x00D75FFF, 0x000C0004, 0x0 },/* 5:   600     900     3.5     */
<span class="lineNum">      73 </span>            :         { 0x00FFFFFF, 0x00040006, 0x0 },/* 6:   800     800     0       */
<span class="lineNum">      74 </span>            :         { 0x80E79FFF, 0x00030002, 0x0 },/* 7:   800     1000    2       */
<span class="lineNum">      75 </span>            :         { 0x00FFFFFF, 0x00140005, 0x0 },/* 8:   850     850     0       */
<span class="lineNum">      76 </span>            :         { 0x00FFFFFF, 0x000C0004, 0x0 },/* 9:   900     900     0       */
<span class="lineNum">      77 </span>            :         { 0x00FFFFFF, 0x001C0003, 0x0 },/* 10:  950     950     0       */
<span class="lineNum">      78 </span>            :         { 0x80FFFFFF, 0x00030002, 0x0 },/* 11:  1000    1000    0       */
<span class="lineNum">      79 </span>            : };
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span>            : static const struct ddi_buf_trans bdw_ddi_translations_edp[] = {
<span class="lineNum">      82 </span>            :         { 0x00FFFFFF, 0x00000012, 0x0 },
<span class="lineNum">      83 </span>            :         { 0x00EBAFFF, 0x00020011, 0x0 },
<span class="lineNum">      84 </span>            :         { 0x00C71FFF, 0x0006000F, 0x0 },
<span class="lineNum">      85 </span>            :         { 0x00AAAFFF, 0x000E000A, 0x0 },
<span class="lineNum">      86 </span>            :         { 0x00FFFFFF, 0x00020011, 0x0 },
<span class="lineNum">      87 </span>            :         { 0x00DB6FFF, 0x0005000F, 0x0 },
<span class="lineNum">      88 </span>            :         { 0x00BEEFFF, 0x000A000C, 0x0 },
<span class="lineNum">      89 </span>            :         { 0x00FFFFFF, 0x0005000F, 0x0 },
<span class="lineNum">      90 </span>            :         { 0x00DB6FFF, 0x000A000C, 0x0 },
<span class="lineNum">      91 </span>            : };
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span>            : static const struct ddi_buf_trans bdw_ddi_translations_dp[] = {
<span class="lineNum">      94 </span>            :         { 0x00FFFFFF, 0x0007000E, 0x0 },
<span class="lineNum">      95 </span>            :         { 0x00D75FFF, 0x000E000A, 0x0 },
<span class="lineNum">      96 </span>            :         { 0x00BEFFFF, 0x00140006, 0x0 },
<span class="lineNum">      97 </span>            :         { 0x80B2CFFF, 0x001B0002, 0x0 },
<span class="lineNum">      98 </span>            :         { 0x00FFFFFF, 0x000E000A, 0x0 },
<span class="lineNum">      99 </span>            :         { 0x00DB6FFF, 0x00160005, 0x0 },
<span class="lineNum">     100 </span>            :         { 0x80C71FFF, 0x001A0002, 0x0 },
<span class="lineNum">     101 </span>            :         { 0x00F7DFFF, 0x00180004, 0x0 },
<span class="lineNum">     102 </span>            :         { 0x80D75FFF, 0x001B0002, 0x0 },
<span class="lineNum">     103 </span>            : };
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span>            : static const struct ddi_buf_trans bdw_ddi_translations_fdi[] = {
<span class="lineNum">     106 </span>            :         { 0x00FFFFFF, 0x0001000E, 0x0 },
<span class="lineNum">     107 </span>            :         { 0x00D75FFF, 0x0004000A, 0x0 },
<span class="lineNum">     108 </span>            :         { 0x00C30FFF, 0x00070006, 0x0 },
<span class="lineNum">     109 </span>            :         { 0x00AAAFFF, 0x000C0000, 0x0 },
<span class="lineNum">     110 </span>            :         { 0x00FFFFFF, 0x0004000A, 0x0 },
<span class="lineNum">     111 </span>            :         { 0x00D75FFF, 0x00090004, 0x0 },
<span class="lineNum">     112 </span>            :         { 0x00C30FFF, 0x000C0000, 0x0 },
<span class="lineNum">     113 </span>            :         { 0x00FFFFFF, 0x00070006, 0x0 },
<span class="lineNum">     114 </span>            :         { 0x00D75FFF, 0x000C0000, 0x0 },
<span class="lineNum">     115 </span>            : };
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            : static const struct ddi_buf_trans bdw_ddi_translations_hdmi[] = {
<span class="lineNum">     118 </span>            :                                         /* Idx  NT mV d T mV df db      */
<span class="lineNum">     119 </span>            :         { 0x00FFFFFF, 0x0007000E, 0x0 },/* 0:   400     400     0       */
<span class="lineNum">     120 </span>            :         { 0x00D75FFF, 0x000E000A, 0x0 },/* 1:   400     600     3.5     */
<span class="lineNum">     121 </span>            :         { 0x00BEFFFF, 0x00140006, 0x0 },/* 2:   400     800     6       */
<span class="lineNum">     122 </span>            :         { 0x00FFFFFF, 0x0009000D, 0x0 },/* 3:   450     450     0       */
<span class="lineNum">     123 </span>            :         { 0x00FFFFFF, 0x000E000A, 0x0 },/* 4:   600     600     0       */
<span class="lineNum">     124 </span>            :         { 0x00D7FFFF, 0x00140006, 0x0 },/* 5:   600     800     2.5     */
<span class="lineNum">     125 </span>            :         { 0x80CB2FFF, 0x001B0002, 0x0 },/* 6:   600     1000    4.5     */
<span class="lineNum">     126 </span>            :         { 0x00FFFFFF, 0x00140006, 0x0 },/* 7:   800     800     0       */
<span class="lineNum">     127 </span>            :         { 0x80E79FFF, 0x001B0002, 0x0 },/* 8:   800     1000    2       */
<span class="lineNum">     128 </span>            :         { 0x80FFFFFF, 0x001B0002, 0x0 },/* 9:   1000    1000    0       */
<span class="lineNum">     129 </span>            : };
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            : /* Skylake H and S */
<span class="lineNum">     132 </span>            : static const struct ddi_buf_trans skl_ddi_translations_dp[] = {
<span class="lineNum">     133 </span>            :         { 0x00002016, 0x000000A0, 0x0 },
<span class="lineNum">     134 </span>            :         { 0x00005012, 0x0000009B, 0x0 },
<span class="lineNum">     135 </span>            :         { 0x00007011, 0x00000088, 0x0 },
<span class="lineNum">     136 </span>            :         { 0x00009010, 0x000000C7, 0x0 },
<span class="lineNum">     137 </span>            :         { 0x00002016, 0x0000009B, 0x0 },
<span class="lineNum">     138 </span>            :         { 0x00005012, 0x00000088, 0x0 },
<span class="lineNum">     139 </span>            :         { 0x00007011, 0x000000C7, 0x0 },
<span class="lineNum">     140 </span>            :         { 0x00002016, 0x000000DF, 0x0 },
<span class="lineNum">     141 </span>            :         { 0x00005012, 0x000000C7, 0x0 },
<span class="lineNum">     142 </span>            : };
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span>            : /* Skylake U */
<span class="lineNum">     145 </span>            : static const struct ddi_buf_trans skl_u_ddi_translations_dp[] = {
<span class="lineNum">     146 </span>            :         { 0x0000201B, 0x000000A2, 0x0 },
<span class="lineNum">     147 </span>            :         { 0x00005012, 0x00000088, 0x0 },
<span class="lineNum">     148 </span>            :         { 0x00007011, 0x00000087, 0x0 },
<span class="lineNum">     149 </span>            :         { 0x80009010, 0x000000C7, 0x1 },        /* Uses I_boost level 0x1 */
<span class="lineNum">     150 </span>            :         { 0x0000201B, 0x0000009D, 0x0 },
<span class="lineNum">     151 </span>            :         { 0x00005012, 0x000000C7, 0x0 },
<span class="lineNum">     152 </span>            :         { 0x00007011, 0x000000C7, 0x0 },
<span class="lineNum">     153 </span>            :         { 0x00002016, 0x00000088, 0x0 },
<span class="lineNum">     154 </span>            :         { 0x00005012, 0x000000C7, 0x0 },
<span class="lineNum">     155 </span>            : };
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span>            : /* Skylake Y */
<span class="lineNum">     158 </span>            : static const struct ddi_buf_trans skl_y_ddi_translations_dp[] = {
<span class="lineNum">     159 </span>            :         { 0x00000018, 0x000000A2, 0x0 },
<span class="lineNum">     160 </span>            :         { 0x00005012, 0x00000088, 0x0 },
<span class="lineNum">     161 </span>            :         { 0x00007011, 0x00000087, 0x0 },
<span class="lineNum">     162 </span>            :         { 0x80009010, 0x000000C7, 0x3 },        /* Uses I_boost level 0x3 */
<span class="lineNum">     163 </span>            :         { 0x00000018, 0x0000009D, 0x0 },
<span class="lineNum">     164 </span>            :         { 0x00005012, 0x000000C7, 0x0 },
<span class="lineNum">     165 </span>            :         { 0x00007011, 0x000000C7, 0x0 },
<span class="lineNum">     166 </span>            :         { 0x00000018, 0x00000088, 0x0 },
<span class="lineNum">     167 </span>            :         { 0x00005012, 0x000000C7, 0x0 },
<span class="lineNum">     168 </span>            : };
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            : /*
<span class="lineNum">     171 </span>            :  * Skylake H and S
<span class="lineNum">     172 </span>            :  * eDP 1.4 low vswing translation parameters
<span class="lineNum">     173 </span>            :  */
<span class="lineNum">     174 </span>            : static const struct ddi_buf_trans skl_ddi_translations_edp[] = {
<span class="lineNum">     175 </span>            :         { 0x00000018, 0x000000A8, 0x0 },
<span class="lineNum">     176 </span>            :         { 0x00004013, 0x000000A9, 0x0 },
<span class="lineNum">     177 </span>            :         { 0x00007011, 0x000000A2, 0x0 },
<span class="lineNum">     178 </span>            :         { 0x00009010, 0x0000009C, 0x0 },
<span class="lineNum">     179 </span>            :         { 0x00000018, 0x000000A9, 0x0 },
<span class="lineNum">     180 </span>            :         { 0x00006013, 0x000000A2, 0x0 },
<span class="lineNum">     181 </span>            :         { 0x00007011, 0x000000A6, 0x0 },
<span class="lineNum">     182 </span>            :         { 0x00000018, 0x000000AB, 0x0 },
<span class="lineNum">     183 </span>            :         { 0x00007013, 0x0000009F, 0x0 },
<span class="lineNum">     184 </span>            :         { 0x00000018, 0x000000DF, 0x0 },
<span class="lineNum">     185 </span>            : };
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span>            : /*
<span class="lineNum">     188 </span>            :  * Skylake U
<span class="lineNum">     189 </span>            :  * eDP 1.4 low vswing translation parameters
<span class="lineNum">     190 </span>            :  */
<span class="lineNum">     191 </span>            : static const struct ddi_buf_trans skl_u_ddi_translations_edp[] = {
<span class="lineNum">     192 </span>            :         { 0x00000018, 0x000000A8, 0x0 },
<span class="lineNum">     193 </span>            :         { 0x00004013, 0x000000A9, 0x0 },
<span class="lineNum">     194 </span>            :         { 0x00007011, 0x000000A2, 0x0 },
<span class="lineNum">     195 </span>            :         { 0x00009010, 0x0000009C, 0x0 },
<span class="lineNum">     196 </span>            :         { 0x00000018, 0x000000A9, 0x0 },
<span class="lineNum">     197 </span>            :         { 0x00006013, 0x000000A2, 0x0 },
<span class="lineNum">     198 </span>            :         { 0x00007011, 0x000000A6, 0x0 },
<span class="lineNum">     199 </span>            :         { 0x00002016, 0x000000AB, 0x0 },
<span class="lineNum">     200 </span>            :         { 0x00005013, 0x0000009F, 0x0 },
<span class="lineNum">     201 </span>            :         { 0x00000018, 0x000000DF, 0x0 },
<span class="lineNum">     202 </span>            : };
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span>            : /*
<span class="lineNum">     205 </span>            :  * Skylake Y
<span class="lineNum">     206 </span>            :  * eDP 1.4 low vswing translation parameters
<span class="lineNum">     207 </span>            :  */
<span class="lineNum">     208 </span>            : static const struct ddi_buf_trans skl_y_ddi_translations_edp[] = {
<span class="lineNum">     209 </span>            :         { 0x00000018, 0x000000A8, 0x0 },
<span class="lineNum">     210 </span>            :         { 0x00004013, 0x000000AB, 0x0 },
<span class="lineNum">     211 </span>            :         { 0x00007011, 0x000000A4, 0x0 },
<span class="lineNum">     212 </span>            :         { 0x00009010, 0x000000DF, 0x0 },
<span class="lineNum">     213 </span>            :         { 0x00000018, 0x000000AA, 0x0 },
<span class="lineNum">     214 </span>            :         { 0x00006013, 0x000000A4, 0x0 },
<span class="lineNum">     215 </span>            :         { 0x00007011, 0x0000009D, 0x0 },
<span class="lineNum">     216 </span>            :         { 0x00000018, 0x000000A0, 0x0 },
<span class="lineNum">     217 </span>            :         { 0x00006012, 0x000000DF, 0x0 },
<span class="lineNum">     218 </span>            :         { 0x00000018, 0x0000008A, 0x0 },
<span class="lineNum">     219 </span>            : };
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span>            : /* Skylake U, H and S */
<span class="lineNum">     222 </span>            : static const struct ddi_buf_trans skl_ddi_translations_hdmi[] = {
<span class="lineNum">     223 </span>            :         { 0x00000018, 0x000000AC, 0x0 },
<span class="lineNum">     224 </span>            :         { 0x00005012, 0x0000009D, 0x0 },
<span class="lineNum">     225 </span>            :         { 0x00007011, 0x00000088, 0x0 },
<span class="lineNum">     226 </span>            :         { 0x00000018, 0x000000A1, 0x0 },
<span class="lineNum">     227 </span>            :         { 0x00000018, 0x00000098, 0x0 },
<span class="lineNum">     228 </span>            :         { 0x00004013, 0x00000088, 0x0 },
<span class="lineNum">     229 </span>            :         { 0x00006012, 0x00000087, 0x0 },
<span class="lineNum">     230 </span>            :         { 0x00000018, 0x000000DF, 0x0 },
<span class="lineNum">     231 </span>            :         { 0x00003015, 0x00000087, 0x0 },        /* Default */
<span class="lineNum">     232 </span>            :         { 0x00003015, 0x000000C7, 0x0 },
<span class="lineNum">     233 </span>            :         { 0x00000018, 0x000000C7, 0x0 },
<span class="lineNum">     234 </span>            : };
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span>            : /* Skylake Y */
<span class="lineNum">     237 </span>            : static const struct ddi_buf_trans skl_y_ddi_translations_hdmi[] = {
<span class="lineNum">     238 </span>            :         { 0x00000018, 0x000000A1, 0x0 },
<span class="lineNum">     239 </span>            :         { 0x00005012, 0x000000DF, 0x0 },
<span class="lineNum">     240 </span>            :         { 0x00007011, 0x00000084, 0x0 },
<span class="lineNum">     241 </span>            :         { 0x00000018, 0x000000A4, 0x0 },
<span class="lineNum">     242 </span>            :         { 0x00000018, 0x0000009D, 0x0 },
<span class="lineNum">     243 </span>            :         { 0x00004013, 0x00000080, 0x0 },
<span class="lineNum">     244 </span>            :         { 0x00006013, 0x000000C7, 0x0 },
<span class="lineNum">     245 </span>            :         { 0x00000018, 0x0000008A, 0x0 },
<span class="lineNum">     246 </span>            :         { 0x00003015, 0x000000C7, 0x0 },        /* Default */
<span class="lineNum">     247 </span>            :         { 0x80003015, 0x000000C7, 0x7 },        /* Uses I_boost level 0x7 */
<span class="lineNum">     248 </span>            :         { 0x00000018, 0x000000C7, 0x0 },
<span class="lineNum">     249 </span>            : };
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            : struct bxt_ddi_buf_trans {
<span class="lineNum">     252 </span>            :         u32 margin;     /* swing value */
<span class="lineNum">     253 </span>            :         u32 scale;      /* scale value */
<span class="lineNum">     254 </span>            :         u32 enable;     /* scale enable */
<span class="lineNum">     255 </span>            :         u32 deemphasis;
<span class="lineNum">     256 </span>            :         bool default_index; /* true if the entry represents default value */
<span class="lineNum">     257 </span>            : };
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span>            : static const struct bxt_ddi_buf_trans bxt_ddi_translations_dp[] = {
<span class="lineNum">     260 </span>            :                                         /* Idx  NT mV diff      db  */
<span class="lineNum">     261 </span>            :         { 52,  0x9A, 0, 128, true  },   /* 0:   400             0   */
<span class="lineNum">     262 </span>            :         { 78,  0x9A, 0, 85,  false },   /* 1:   400             3.5 */
<span class="lineNum">     263 </span>            :         { 104, 0x9A, 0, 64,  false },   /* 2:   400             6   */
<span class="lineNum">     264 </span>            :         { 154, 0x9A, 0, 43,  false },   /* 3:   400             9.5 */
<span class="lineNum">     265 </span>            :         { 77,  0x9A, 0, 128, false },   /* 4:   600             0   */
<span class="lineNum">     266 </span>            :         { 116, 0x9A, 0, 85,  false },   /* 5:   600             3.5 */
<span class="lineNum">     267 </span>            :         { 154, 0x9A, 0, 64,  false },   /* 6:   600             6   */
<span class="lineNum">     268 </span>            :         { 102, 0x9A, 0, 128, false },   /* 7:   800             0   */
<span class="lineNum">     269 </span>            :         { 154, 0x9A, 0, 85,  false },   /* 8:   800             3.5 */
<span class="lineNum">     270 </span>            :         { 154, 0x9A, 1, 128, false },   /* 9:   1200            0   */
<span class="lineNum">     271 </span>            : };
<span class="lineNum">     272 </span>            : 
<span class="lineNum">     273 </span>            : static const struct bxt_ddi_buf_trans bxt_ddi_translations_edp[] = {
<span class="lineNum">     274 </span>            :                                         /* Idx  NT mV diff      db  */
<span class="lineNum">     275 </span>            :         { 26, 0, 0, 128, false },       /* 0:   200             0   */
<span class="lineNum">     276 </span>            :         { 38, 0, 0, 112, false },       /* 1:   200             1.5 */
<span class="lineNum">     277 </span>            :         { 48, 0, 0, 96,  false },       /* 2:   200             4   */
<span class="lineNum">     278 </span>            :         { 54, 0, 0, 69,  false },       /* 3:   200             6   */
<span class="lineNum">     279 </span>            :         { 32, 0, 0, 128, false },       /* 4:   250             0   */
<span class="lineNum">     280 </span>            :         { 48, 0, 0, 104, false },       /* 5:   250             1.5 */
<span class="lineNum">     281 </span>            :         { 54, 0, 0, 85,  false },       /* 6:   250             4   */
<span class="lineNum">     282 </span>            :         { 43, 0, 0, 128, false },       /* 7:   300             0   */
<span class="lineNum">     283 </span>            :         { 54, 0, 0, 101, false },       /* 8:   300             1.5 */
<span class="lineNum">     284 </span>            :         { 48, 0, 0, 128, false },       /* 9:   300             0   */
<span class="lineNum">     285 </span>            : };
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span>            : /* BSpec has 2 recommended values - entries 0 and 8.
<span class="lineNum">     288 </span>            :  * Using the entry with higher vswing.
<span class="lineNum">     289 </span>            :  */
<span class="lineNum">     290 </span>            : static const struct bxt_ddi_buf_trans bxt_ddi_translations_hdmi[] = {
<span class="lineNum">     291 </span>            :                                         /* Idx  NT mV diff      db  */
<span class="lineNum">     292 </span>            :         { 52,  0x9A, 0, 128, false },   /* 0:   400             0   */
<span class="lineNum">     293 </span>            :         { 52,  0x9A, 0, 85,  false },   /* 1:   400             3.5 */
<span class="lineNum">     294 </span>            :         { 52,  0x9A, 0, 64,  false },   /* 2:   400             6   */
<span class="lineNum">     295 </span>            :         { 42,  0x9A, 0, 43,  false },   /* 3:   400             9.5 */
<span class="lineNum">     296 </span>            :         { 77,  0x9A, 0, 128, false },   /* 4:   600             0   */
<span class="lineNum">     297 </span>            :         { 77,  0x9A, 0, 85,  false },   /* 5:   600             3.5 */
<span class="lineNum">     298 </span>            :         { 77,  0x9A, 0, 64,  false },   /* 6:   600             6   */
<span class="lineNum">     299 </span>            :         { 102, 0x9A, 0, 128, false },   /* 7:   800             0   */
<span class="lineNum">     300 </span>            :         { 102, 0x9A, 0, 85,  false },   /* 8:   800             3.5 */
<span class="lineNum">     301 </span>            :         { 154, 0x9A, 1, 128, true },    /* 9:   1200            0   */
<span class="lineNum">     302 </span>            : };
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span>            : static void bxt_ddi_vswing_sequence(struct drm_device *dev, u32 level,
<a name="305"><span class="lineNum">     305 </span>            :                                     enum port port, int type);</a>
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span><span class="lineNoCov">          0 : static void ddi_get_encoder_port(struct intel_encoder *intel_encoder,</span>
<span class="lineNum">     308 </span>            :                                  struct intel_digital_port **dig_port,
<span class="lineNum">     309 </span>            :                                  enum port *port)
<span class="lineNum">     310 </span>            : {
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">     312 </span>            : 
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         switch (intel_encoder-&gt;type) {</span>
<span class="lineNum">     314 </span>            :         case INTEL_OUTPUT_DP_MST:
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 *dig_port = enc_to_mst(encoder)-&gt;primary;</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                 *port = (*dig_port)-&gt;port;</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     318 </span>            :         case INTEL_OUTPUT_DISPLAYPORT:
<span class="lineNum">     319 </span>            :         case INTEL_OUTPUT_EDP:
<span class="lineNum">     320 </span>            :         case INTEL_OUTPUT_HDMI:
<span class="lineNum">     321 </span>            :         case INTEL_OUTPUT_UNKNOWN:
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 *dig_port = enc_to_dig_port(encoder);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 *port = (*dig_port)-&gt;port;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     325 </span>            :         case INTEL_OUTPUT_ANALOG:
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 *dig_port = NULL;</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                 *port = PORT_E;</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     329 </span>            :         default:
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Invalid DDI encoder type %d\n&quot;, intel_encoder-&gt;type);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     332 </span>            :         }
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span><span class="lineNoCov">          0 : enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder)</span>
<span class="lineNum">     336 </span>            : {
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dig_port;</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         enum port port;</span>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         ddi_get_encoder_port(intel_encoder, &amp;dig_port, &amp;port);</span>
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         return port;</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 : }</span>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<span class="lineNum">     345 </span>            : static bool
<span class="lineNum">     346 </span><span class="lineNoCov">          0 : intel_dig_port_supports_hdmi(const struct intel_digital_port *intel_dig_port)</span>
<span class="lineNum">     347 </span>            : {
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         return intel_dig_port-&gt;hdmi.hdmi_reg;</span>
<a name="349"><span class="lineNum">     349 </span>            : }</a>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 : static const struct ddi_buf_trans *skl_get_buf_trans_dp(struct drm_device *dev,</span>
<span class="lineNum">     352 </span>            :                                                         int *n_entries)
<span class="lineNum">     353 </span>            : {
<span class="lineNum">     354 </span>            :         const struct ddi_buf_trans *ddi_translations;
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         if (IS_SKL_ULX(dev) || IS_KBL_ULX(dev)) {</span>
<span class="lineNum">     357 </span>            :                 ddi_translations = skl_y_ddi_translations_dp;
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 *n_entries = ARRAY_SIZE(skl_y_ddi_translations_dp);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         } else if (IS_SKL_ULT(dev) || IS_KBL_ULT(dev)) {</span>
<span class="lineNum">     360 </span>            :                 ddi_translations = skl_u_ddi_translations_dp;
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 *n_entries = ARRAY_SIZE(skl_u_ddi_translations_dp);</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     363 </span>            :                 ddi_translations = skl_ddi_translations_dp;
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 *n_entries = ARRAY_SIZE(skl_ddi_translations_dp);</span>
<span class="lineNum">     365 </span>            :         }
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         return ddi_translations;</span>
<a name="368"><span class="lineNum">     368 </span>            : }</a>
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span><span class="lineNoCov">          0 : static const struct ddi_buf_trans *skl_get_buf_trans_edp(struct drm_device *dev,</span>
<span class="lineNum">     371 </span>            :                                                          int *n_entries)
<span class="lineNum">     372 </span>            : {
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     374 </span>            :         const struct ddi_buf_trans *ddi_translations;
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         if (IS_SKL_ULX(dev) || IS_KBL_ULX(dev)) {</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;edp_low_vswing) {</span>
<span class="lineNum">     378 </span>            :                         ddi_translations = skl_y_ddi_translations_edp;
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                         *n_entries = ARRAY_SIZE(skl_y_ddi_translations_edp);</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     381 </span>            :                         ddi_translations = skl_y_ddi_translations_dp;
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                         *n_entries = ARRAY_SIZE(skl_y_ddi_translations_dp);</span>
<span class="lineNum">     383 </span>            :                 }
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         } else if (IS_SKL_ULT(dev) || IS_KBL_ULT(dev)) {</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;edp_low_vswing) {</span>
<span class="lineNum">     386 </span>            :                         ddi_translations = skl_u_ddi_translations_edp;
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                         *n_entries = ARRAY_SIZE(skl_u_ddi_translations_edp);</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     389 </span>            :                         ddi_translations = skl_u_ddi_translations_dp;
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                         *n_entries = ARRAY_SIZE(skl_u_ddi_translations_dp);</span>
<span class="lineNum">     391 </span>            :                 }
<span class="lineNum">     392 </span>            :         } else {
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;edp_low_vswing) {</span>
<span class="lineNum">     394 </span>            :                         ddi_translations = skl_ddi_translations_edp;
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                         *n_entries = ARRAY_SIZE(skl_ddi_translations_edp);</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     397 </span>            :                         ddi_translations = skl_ddi_translations_dp;
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                         *n_entries = ARRAY_SIZE(skl_ddi_translations_dp);</span>
<span class="lineNum">     399 </span>            :                 }
<span class="lineNum">     400 </span>            :         }
<span class="lineNum">     401 </span>            : 
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         return ddi_translations;</span>
<span class="lineNum">     403 </span>            : }
<a name="404"><span class="lineNum">     404 </span>            : </a>
<span class="lineNum">     405 </span>            : static const struct ddi_buf_trans *
<span class="lineNum">     406 </span><span class="lineNoCov">          0 : skl_get_buf_trans_hdmi(struct drm_device *dev,</span>
<span class="lineNum">     407 </span>            :                        int *n_entries)
<span class="lineNum">     408 </span>            : {
<span class="lineNum">     409 </span>            :         const struct ddi_buf_trans *ddi_translations;
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         if (IS_SKL_ULX(dev) || IS_KBL_ULX(dev)) {</span>
<span class="lineNum">     412 </span>            :                 ddi_translations = skl_y_ddi_translations_hdmi;
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 *n_entries = ARRAY_SIZE(skl_y_ddi_translations_hdmi);</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     415 </span>            :                 ddi_translations = skl_ddi_translations_hdmi;
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 *n_entries = ARRAY_SIZE(skl_ddi_translations_hdmi);</span>
<span class="lineNum">     417 </span>            :         }
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :         return ddi_translations;</span>
<span class="lineNum">     420 </span>            : }
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span>            : /*
<span class="lineNum">     423 </span>            :  * Starting with Haswell, DDI port buffers must be programmed with correct
<span class="lineNum">     424 </span>            :  * values in advance. The buffer values are different for FDI and DP modes,
<span class="lineNum">     425 </span>            :  * but the HDMI/DVI fields are shared among those. So we program the DDI
<span class="lineNum">     426 </span>            :  * in either FDI or DP modes only, as HDMI connections will work with both
<a name="427"><span class="lineNum">     427 </span>            :  * of those</a>
<span class="lineNum">     428 </span>            :  */
<span class="lineNum">     429 </span><span class="lineNoCov">          0 : static void intel_prepare_ddi_buffers(struct drm_device *dev, enum port port,</span>
<span class="lineNum">     430 </span>            :                                       bool supports_hdmi)
<span class="lineNum">     431 </span>            : {
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     433 </span>            :         u32 iboost_bit = 0;
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         int i, n_hdmi_entries, n_dp_entries, n_edp_entries, hdmi_default_entry,</span>
<span class="lineNum">     435 </span>            :             size;
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         int hdmi_level = dev_priv-&gt;vbt.ddi_port_info[port].hdmi_level_shift;</span>
<span class="lineNum">     437 </span>            :         const struct ddi_buf_trans *ddi_translations_fdi;
<span class="lineNum">     438 </span>            :         const struct ddi_buf_trans *ddi_translations_dp;
<span class="lineNum">     439 </span>            :         const struct ddi_buf_trans *ddi_translations_edp;
<span class="lineNum">     440 </span>            :         const struct ddi_buf_trans *ddi_translations_hdmi;
<span class="lineNum">     441 </span>            :         const struct ddi_buf_trans *ddi_translations;
<span class="lineNum">     442 </span>            : 
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev)) {</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 if (!supports_hdmi)</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span>            :                 /* Vswing programming for HDMI */
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                 bxt_ddi_vswing_sequence(dev, hdmi_level, port,</span>
<span class="lineNum">     449 </span>            :                                         INTEL_OUTPUT_HDMI);
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         } else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">     452 </span>            :                 ddi_translations_fdi = NULL;
<span class="lineNum">     453 </span>            :                 ddi_translations_dp =
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                                 skl_get_buf_trans_dp(dev, &amp;n_dp_entries);</span>
<span class="lineNum">     455 </span>            :                 ddi_translations_edp =
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                                 skl_get_buf_trans_edp(dev, &amp;n_edp_entries);</span>
<span class="lineNum">     457 </span>            :                 ddi_translations_hdmi =
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                                 skl_get_buf_trans_hdmi(dev, &amp;n_hdmi_entries);</span>
<span class="lineNum">     459 </span>            :                 hdmi_default_entry = 8;
<span class="lineNum">     460 </span>            :                 /* If we're boosting the current, set bit 31 of trans1 */
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;vbt.ddi_port_info[port].hdmi_boost_level ||</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                     dev_priv-&gt;vbt.ddi_port_info[port].dp_boost_level)</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                         iboost_bit = 1&lt;&lt;31;</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         } else if (IS_BROADWELL(dev)) {</span>
<span class="lineNum">     465 </span>            :                 ddi_translations_fdi = bdw_ddi_translations_fdi;
<span class="lineNum">     466 </span>            :                 ddi_translations_dp = bdw_ddi_translations_dp;
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;edp_low_vswing) {</span>
<span class="lineNum">     469 </span>            :                         ddi_translations_edp = bdw_ddi_translations_edp;
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :                         n_edp_entries = ARRAY_SIZE(bdw_ddi_translations_edp);</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     472 </span>            :                         ddi_translations_edp = bdw_ddi_translations_dp;
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                         n_edp_entries = ARRAY_SIZE(bdw_ddi_translations_dp);</span>
<span class="lineNum">     474 </span>            :                 }
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :                 ddi_translations_hdmi = bdw_ddi_translations_hdmi;
<span class="lineNum">     477 </span>            : 
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 n_dp_entries = ARRAY_SIZE(bdw_ddi_translations_dp);</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 n_hdmi_entries = ARRAY_SIZE(bdw_ddi_translations_hdmi);</span>
<span class="lineNum">     480 </span>            :                 hdmi_default_entry = 7;
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         } else if (IS_HASWELL(dev)) {</span>
<span class="lineNum">     482 </span>            :                 ddi_translations_fdi = hsw_ddi_translations_fdi;
<span class="lineNum">     483 </span>            :                 ddi_translations_dp = hsw_ddi_translations_dp;
<span class="lineNum">     484 </span>            :                 ddi_translations_edp = hsw_ddi_translations_dp;
<span class="lineNum">     485 </span>            :                 ddi_translations_hdmi = hsw_ddi_translations_hdmi;
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                 n_dp_entries = n_edp_entries = ARRAY_SIZE(hsw_ddi_translations_dp);</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 n_hdmi_entries = ARRAY_SIZE(hsw_ddi_translations_hdmi);</span>
<span class="lineNum">     488 </span>            :                 hdmi_default_entry = 6;
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;ddi translation table missing\n&quot;);</span>
<span class="lineNum">     491 </span>            :                 ddi_translations_edp = bdw_ddi_translations_dp;
<span class="lineNum">     492 </span>            :                 ddi_translations_fdi = bdw_ddi_translations_fdi;
<span class="lineNum">     493 </span>            :                 ddi_translations_dp = bdw_ddi_translations_dp;
<span class="lineNum">     494 </span>            :                 ddi_translations_hdmi = bdw_ddi_translations_hdmi;
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 n_edp_entries = ARRAY_SIZE(bdw_ddi_translations_edp);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 n_dp_entries = ARRAY_SIZE(bdw_ddi_translations_dp);</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 n_hdmi_entries = ARRAY_SIZE(bdw_ddi_translations_hdmi);</span>
<span class="lineNum">     498 </span>            :                 hdmi_default_entry = 7;
<span class="lineNum">     499 </span>            :         }
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         switch (port) {</span>
<span class="lineNum">     502 </span>            :         case PORT_A:
<span class="lineNum">     503 </span>            :                 ddi_translations = ddi_translations_edp;
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 size = n_edp_entries;</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     506 </span>            :         case PORT_B:
<span class="lineNum">     507 </span>            :         case PORT_C:
<span class="lineNum">     508 </span>            :                 ddi_translations = ddi_translations_dp;
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 size = n_dp_entries;</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     511 </span>            :         case PORT_D:
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 if (intel_dp_is_edp(dev, PORT_D)) {</span>
<span class="lineNum">     513 </span>            :                         ddi_translations = ddi_translations_edp;
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                         size = n_edp_entries;</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     516 </span>            :                         ddi_translations = ddi_translations_dp;
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                         size = n_dp_entries;</span>
<span class="lineNum">     518 </span>            :                 }
<span class="lineNum">     519 </span>            :                 break;
<span class="lineNum">     520 </span>            :         case PORT_E:
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 if (ddi_translations_fdi)</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                         ddi_translations = ddi_translations_fdi;</span>
<span class="lineNum">     523 </span>            :                 else
<span class="lineNum">     524 </span>            :                         ddi_translations = ddi_translations_dp;
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 size = n_dp_entries;</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     527 </span>            :         default:
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">     529 </span>            :         }
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; size; i++) {</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 I915_WRITE(DDI_BUF_TRANS_LO(port, i),</span>
<span class="lineNum">     533 </span>            :                            ddi_translations[i].trans1 | iboost_bit);
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 I915_WRITE(DDI_BUF_TRANS_HI(port, i),</span>
<span class="lineNum">     535 </span>            :                            ddi_translations[i].trans2);
<span class="lineNum">     536 </span>            :         }
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         if (!supports_hdmi)</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span>            :         /* Choose a good default if VBT is badly populated */
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         if (hdmi_level == HDMI_LEVEL_SHIFT_UNKNOWN ||</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :             hdmi_level &gt;= n_hdmi_entries)</span>
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 hdmi_level = hdmi_default_entry;</span>
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span>            :         /* Entry 9 is for HDMI: */
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :         I915_WRITE(DDI_BUF_TRANS_LO(port, i),</span>
<span class="lineNum">     548 </span>            :                    ddi_translations_hdmi[hdmi_level].trans1 | iboost_bit);
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         I915_WRITE(DDI_BUF_TRANS_HI(port, i),</span>
<span class="lineNum">     550 </span>            :                    ddi_translations_hdmi[hdmi_level].trans2);
<span class="lineNum">     551 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span>            : /* Program DDI buffers translations for DP. By default, program ports A-D in DP
<a name="554"><span class="lineNum">     554 </span>            :  * mode and port E for FDI.</a>
<span class="lineNum">     555 </span>            :  */
<span class="lineNum">     556 </span><span class="lineNoCov">          0 : void intel_prepare_ddi(struct drm_device *dev)</span>
<span class="lineNum">     557 </span>            : {
<span class="lineNum">     558 </span>            :         struct intel_encoder *intel_encoder;
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         bool visited[I915_MAX_PORTS] = { 0, };</span>
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if (!HAS_DDI(dev))</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     563 </span>            : 
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         for_each_intel_encoder(dev, intel_encoder) {</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 struct intel_digital_port *intel_dig_port;</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                 enum port port;</span>
<span class="lineNum">     567 </span>            :                 bool supports_hdmi;
<span class="lineNum">     568 </span>            : 
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 if (intel_encoder-&gt;type == INTEL_OUTPUT_DSI)</span>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     571 </span>            : 
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 ddi_get_encoder_port(intel_encoder, &amp;intel_dig_port, &amp;port);</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 if (visited[port])</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 supports_hdmi = intel_dig_port &amp;&amp;</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                                 intel_dig_port_supports_hdmi(intel_dig_port);</span>
<span class="lineNum">     578 </span>            : 
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                 intel_prepare_ddi_buffers(dev, port, supports_hdmi);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 visited[port] = true;</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :         }</span>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     583 </span>            : 
<span class="lineNum">     584 </span><span class="lineNoCov">          0 : static void intel_wait_ddi_buf_idle(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     585 </span>            :                                     enum port port)
<span class="lineNum">     586 </span>            : {
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         uint32_t reg = DDI_BUF_CTL(port);</span>
<span class="lineNum">     588 </span>            :         int i;
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 if (I915_READ(reg) &amp; DDI_BUF_IS_IDLE)</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     594 </span>            :         }
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;Timeout waiting for DDI BUF %c idle bit\n&quot;, port_name(port));</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span>            : /* Starting with Haswell, different DDI ports can work in FDI mode for
<span class="lineNum">     599 </span>            :  * connection to the PCH-located connectors. For this, it is necessary to train
<span class="lineNum">     600 </span>            :  * both the DDI port and PCH receiver for the desired DDI buffer settings.
<span class="lineNum">     601 </span>            :  *
<span class="lineNum">     602 </span>            :  * The recommended port to work in FDI mode is DDI E, which we use here. Also,
<span class="lineNum">     603 </span>            :  * please note that when FDI mode is active on DDI E, it shares 2 lines with
<span class="lineNum">     604 </span>            :  * DDI A (which is used for eDP)
<a name="605"><span class="lineNum">     605 </span>            :  */</a>
<span class="lineNum">     606 </span>            : 
<span class="lineNum">     607 </span><span class="lineNoCov">          0 : void hsw_fdi_link_train(struct drm_crtc *crtc)</span>
<span class="lineNum">     608 </span>            : {
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">     612 </span>            :         u32 temp, i, rx_ctl_val;
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span>            :         /* Set the FDI_RX_MISC pwrdn lanes and the 2 workarounds listed at the
<span class="lineNum">     615 </span>            :          * mode set &quot;sequence for CRT port&quot; document:
<span class="lineNum">     616 </span>            :          * - TP1 to TP2 time with the default value
<span class="lineNum">     617 </span>            :          * - FDI delay to 90h
<span class="lineNum">     618 </span>            :          *
<span class="lineNum">     619 </span>            :          * WaFDIAutoLinkSetTimingOverrride:hsw
<span class="lineNum">     620 </span>            :          */
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_MISC(PIPE_A), FDI_RX_PWRDN_LANE1_VAL(2) |</span>
<span class="lineNum">     622 </span>            :                                   FDI_RX_PWRDN_LANE0_VAL(2) |
<span class="lineNum">     623 </span>            :                                   FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
<span class="lineNum">     624 </span>            : 
<span class="lineNum">     625 </span>            :         /* Enable the PCH Receiver FDI PLL */
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         rx_ctl_val = dev_priv-&gt;fdi_rx_config | FDI_RX_ENHANCE_FRAME_ENABLE |</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                      FDI_RX_PLL_ENABLE |</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                      FDI_DP_PORT_WIDTH(intel_crtc-&gt;config-&gt;fdi_lanes);</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_CTL(PIPE_A), rx_ctl_val);</span>
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         POSTING_READ(FDI_RX_CTL(PIPE_A));</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         udelay(220);</span>
<span class="lineNum">     632 </span>            : 
<span class="lineNum">     633 </span>            :         /* Switch from Rawclk to PCDclk */
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :         rx_ctl_val |= FDI_PCDCLK;</span>
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_CTL(PIPE_A), rx_ctl_val);</span>
<span class="lineNum">     636 </span>            : 
<span class="lineNum">     637 </span>            :         /* Configure Port Clock Select */
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :         I915_WRITE(PORT_CLK_SEL(PORT_E), intel_crtc-&gt;config-&gt;ddi_pll_sel);</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         WARN_ON(intel_crtc-&gt;config-&gt;ddi_pll_sel != PORT_CLK_SEL_SPLL);</span>
<span class="lineNum">     640 </span>            : 
<span class="lineNum">     641 </span>            :         /* Start the training iterating through available voltages and emphasis,
<span class="lineNum">     642 </span>            :          * testing each value twice. */
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(hsw_ddi_translations_fdi) * 2; i++) {</span>
<span class="lineNum">     644 </span>            :                 /* Configure DP_TP_CTL with auto-training */
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 I915_WRITE(DP_TP_CTL(PORT_E),</span>
<span class="lineNum">     646 </span>            :                                         DP_TP_CTL_FDI_AUTOTRAIN |
<span class="lineNum">     647 </span>            :                                         DP_TP_CTL_ENHANCED_FRAME_ENABLE |
<span class="lineNum">     648 </span>            :                                         DP_TP_CTL_LINK_TRAIN_PAT1 |
<span class="lineNum">     649 </span>            :                                         DP_TP_CTL_ENABLE);
<span class="lineNum">     650 </span>            : 
<span class="lineNum">     651 </span>            :                 /* Configure and enable DDI_BUF_CTL for DDI E with next voltage.
<span class="lineNum">     652 </span>            :                  * DDI E does not support port reversal, the functionality is
<span class="lineNum">     653 </span>            :                  * achieved on the PCH side in FDI_RX_CTL, so no need to set the
<span class="lineNum">     654 </span>            :                  * port reversal bit */
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 I915_WRITE(DDI_BUF_CTL(PORT_E),</span>
<span class="lineNum">     656 </span>            :                            DDI_BUF_CTL_ENABLE |
<span class="lineNum">     657 </span>            :                            ((intel_crtc-&gt;config-&gt;fdi_lanes - 1) &lt;&lt; 1) |
<span class="lineNum">     658 </span>            :                            DDI_BUF_TRANS_SELECT(i / 2));
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 POSTING_READ(DDI_BUF_CTL(PORT_E));</span>
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 udelay(600);</span>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span>            :                 /* Program PCH FDI Receiver TU */
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 I915_WRITE(FDI_RX_TUSIZE1(PIPE_A), TU_SIZE(64));</span>
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span>            :                 /* Enable PCH FDI Receiver with auto-training */
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 rx_ctl_val |= FDI_RX_ENABLE | FDI_LINK_TRAIN_AUTO;</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 I915_WRITE(FDI_RX_CTL(PIPE_A), rx_ctl_val);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 POSTING_READ(FDI_RX_CTL(PIPE_A));</span>
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span>            :                 /* Wait for FDI receiver lane calibration */
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 udelay(30);</span>
<span class="lineNum">     673 </span>            : 
<span class="lineNum">     674 </span>            :                 /* Unset FDI_RX_MISC pwrdn lanes */
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 temp = I915_READ(FDI_RX_MISC(PIPE_A));</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(FDI_RX_PWRDN_LANE1_MASK | FDI_RX_PWRDN_LANE0_MASK);</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 I915_WRITE(FDI_RX_MISC(PIPE_A), temp);</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 POSTING_READ(FDI_RX_MISC(PIPE_A));</span>
<span class="lineNum">     679 </span>            : 
<span class="lineNum">     680 </span>            :                 /* Wait for FDI auto training time */
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                 udelay(5);</span>
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 temp = I915_READ(DP_TP_STATUS(PORT_E));</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 if (temp &amp; DP_TP_STATUS_AUTOTRAIN_DONE) {</span>
<span class="lineNum">     685 </span>            :                         DRM_DEBUG_KMS(&quot;FDI link training done on step %d\n&quot;, i);
<span class="lineNum">     686 </span>            : 
<span class="lineNum">     687 </span>            :                         /* Enable normal pixel sending for FDI */
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :                         I915_WRITE(DP_TP_CTL(PORT_E),</span>
<span class="lineNum">     689 </span>            :                                    DP_TP_CTL_FDI_AUTOTRAIN |
<span class="lineNum">     690 </span>            :                                    DP_TP_CTL_LINK_TRAIN_NORMAL |
<span class="lineNum">     691 </span>            :                                    DP_TP_CTL_ENHANCED_FRAME_ENABLE |
<span class="lineNum">     692 </span>            :                                    DP_TP_CTL_ENABLE);
<span class="lineNum">     693 </span>            : 
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     695 </span>            :                 }
<span class="lineNum">     696 </span>            : 
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 temp = I915_READ(DDI_BUF_CTL(PORT_E));</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 temp &amp;= ~DDI_BUF_CTL_ENABLE;</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 I915_WRITE(DDI_BUF_CTL(PORT_E), temp);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                 POSTING_READ(DDI_BUF_CTL(PORT_E));</span>
<span class="lineNum">     701 </span>            : 
<span class="lineNum">     702 </span>            :                 /* Disable DP_TP_CTL and FDI_RX_CTL and retry */
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 temp = I915_READ(DP_TP_CTL(PORT_E));</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_MASK);</span>
<span class="lineNum">     705 </span>            :                 temp |= DP_TP_CTL_LINK_TRAIN_PAT1;
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 I915_WRITE(DP_TP_CTL(PORT_E), temp);</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 POSTING_READ(DP_TP_CTL(PORT_E));</span>
<span class="lineNum">     708 </span>            : 
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 intel_wait_ddi_buf_idle(dev_priv, PORT_E);</span>
<span class="lineNum">     710 </span>            : 
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 rx_ctl_val &amp;= ~FDI_RX_ENABLE;</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 I915_WRITE(FDI_RX_CTL(PIPE_A), rx_ctl_val);</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 POSTING_READ(FDI_RX_CTL(PIPE_A));</span>
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span>            :                 /* Reset FDI_RX_MISC pwrdn lanes */
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 temp = I915_READ(FDI_RX_MISC(PIPE_A));</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(FDI_RX_PWRDN_LANE1_MASK | FDI_RX_PWRDN_LANE0_MASK);</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 temp |= FDI_RX_PWRDN_LANE1_VAL(2) | FDI_RX_PWRDN_LANE0_VAL(2);</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 I915_WRITE(FDI_RX_MISC(PIPE_A), temp);</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 POSTING_READ(FDI_RX_MISC(PIPE_A));</span>
<span class="lineNum">     721 </span>            :         }
<span class="lineNum">     722 </span>            : 
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;FDI link training failed!\n&quot;);</span>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineNoCov">          0 : void intel_ddi_init_dp_buf_reg(struct intel_encoder *encoder)</span>
<span class="lineNum">     727 </span>            : {
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         struct intel_dp *intel_dp = enc_to_intel_dp(&amp;encoder-&gt;base);</span>
<span class="lineNum">     729 </span>            :         struct intel_digital_port *intel_dig_port =
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 enc_to_dig_port(&amp;encoder-&gt;base);</span>
<span class="lineNum">     731 </span>            : 
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         intel_dp-&gt;DP = intel_dig_port-&gt;saved_port_bits |</span>
<span class="lineNum">     733 </span>            :                 DDI_BUF_CTL_ENABLE | DDI_BUF_TRANS_SELECT(0);
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         intel_dp-&gt;DP |= DDI_PORT_WIDTH(intel_dp-&gt;lane_count);</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 : }</span>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<span class="lineNum">     737 </span>            : static struct intel_encoder *
<span class="lineNum">     738 </span><span class="lineNoCov">          0 : intel_ddi_get_crtc_encoder(struct drm_crtc *crtc)</span>
<span class="lineNum">     739 </span>            : {
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">     742 </span>            :         struct intel_encoder *intel_encoder, *ret = NULL;
<span class="lineNum">     743 </span>            :         int num_encoders = 0;
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         for_each_encoder_on_crtc(dev, crtc, intel_encoder) {</span>
<span class="lineNum">     746 </span>            :                 ret = intel_encoder;
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 num_encoders++;</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     749 </span>            : 
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         if (num_encoders != 1)</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;%d encoders on crtc for pipe %c\n&quot;, num_encoders,</span>
<span class="lineNum">     752 </span>            :                      pipe_name(intel_crtc-&gt;pipe));
<span class="lineNum">     753 </span>            : 
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         BUG_ON(ret == NULL);</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     756 </span>            : }
<a name="757"><span class="lineNum">     757 </span>            : </a>
<span class="lineNum">     758 </span>            : struct intel_encoder *
<span class="lineNum">     759 </span><span class="lineNoCov">          0 : intel_ddi_get_crtc_new_encoder(struct intel_crtc_state *crtc_state)</span>
<span class="lineNum">     760 </span>            : {
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = to_intel_crtc(crtc_state-&gt;base.crtc);</span>
<span class="lineNum">     762 </span>            :         struct intel_encoder *ret = NULL;
<span class="lineNum">     763 </span>            :         struct drm_atomic_state *state;
<span class="lineNum">     764 </span>            :         struct drm_connector *connector;
<span class="lineNum">     765 </span>            :         struct drm_connector_state *connector_state;
<span class="lineNum">     766 </span>            :         int num_encoders = 0;
<span class="lineNum">     767 </span>            :         int i;
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         state = crtc_state-&gt;base.state;</span>
<span class="lineNum">     770 </span>            : 
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         for_each_connector_in_state(state, connector, connector_state, i) {</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                 if (connector_state-&gt;crtc != crtc_state-&gt;base.crtc)</span>
<span class="lineNum">     773 </span>            :                         continue;
<span class="lineNum">     774 </span>            : 
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 ret = to_intel_encoder(connector_state-&gt;best_encoder);</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 num_encoders++;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     778 </span>            : 
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         WARN(num_encoders != 1, &quot;%d encoders on crtc for pipe %c\n&quot;, num_encoders,</span>
<span class="lineNum">     780 </span>            :              pipe_name(crtc-&gt;pipe));
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         BUG_ON(ret == NULL);</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     784 </span>            : }
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span>            : #define LC_FREQ 2700
<span class="lineNum">     787 </span>            : #define LC_FREQ_2K U64_C(LC_FREQ * 2000)
<span class="lineNum">     788 </span>            : 
<span class="lineNum">     789 </span>            : #define P_MIN 2
<span class="lineNum">     790 </span>            : #define P_MAX 64
<span class="lineNum">     791 </span>            : #define P_INC 2
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span>            : /* Constraints for PLL good behavior */
<span class="lineNum">     794 </span>            : #define REF_MIN 48
<span class="lineNum">     795 </span>            : #define REF_MAX 400
<span class="lineNum">     796 </span>            : #define VCO_MIN 2400
<span class="lineNum">     797 </span>            : #define VCO_MAX 4800
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span>            : #define abs_diff(a, b) ({                       \
<span class="lineNum">     800 </span>            :         typeof(a) __a = (a);                    \
<span class="lineNum">     801 </span>            :         typeof(b) __b = (b);                    \
<span class="lineNum">     802 </span>            :         (void) (&amp;__a == &amp;__b);                  \
<span class="lineNum">     803 </span>            :         __a &gt; __b ? (__a - __b) : (__b - __a); })
<span class="lineNum">     804 </span>            : 
<span class="lineNum">     805 </span>            : struct hsw_wrpll_rnp {
<span class="lineNum">     806 </span>            :         unsigned p, n2, r2;
<a name="807"><span class="lineNum">     807 </span>            : };</a>
<span class="lineNum">     808 </span>            : 
<span class="lineNum">     809 </span><span class="lineNoCov">          0 : static unsigned hsw_wrpll_get_budget_for_freq(int clock)</span>
<span class="lineNum">     810 </span>            : {
<span class="lineNum">     811 </span>            :         unsigned budget;
<span class="lineNum">     812 </span>            : 
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         switch (clock) {</span>
<span class="lineNum">     814 </span>            :         case 25175000:
<span class="lineNum">     815 </span>            :         case 25200000:
<span class="lineNum">     816 </span>            :         case 27000000:
<span class="lineNum">     817 </span>            :         case 27027000:
<span class="lineNum">     818 </span>            :         case 37762500:
<span class="lineNum">     819 </span>            :         case 37800000:
<span class="lineNum">     820 </span>            :         case 40500000:
<span class="lineNum">     821 </span>            :         case 40541000:
<span class="lineNum">     822 </span>            :         case 54000000:
<span class="lineNum">     823 </span>            :         case 54054000:
<span class="lineNum">     824 </span>            :         case 59341000:
<span class="lineNum">     825 </span>            :         case 59400000:
<span class="lineNum">     826 </span>            :         case 72000000:
<span class="lineNum">     827 </span>            :         case 74176000:
<span class="lineNum">     828 </span>            :         case 74250000:
<span class="lineNum">     829 </span>            :         case 81000000:
<span class="lineNum">     830 </span>            :         case 81081000:
<span class="lineNum">     831 </span>            :         case 89012000:
<span class="lineNum">     832 </span>            :         case 89100000:
<span class="lineNum">     833 </span>            :         case 108000000:
<span class="lineNum">     834 </span>            :         case 108108000:
<span class="lineNum">     835 </span>            :         case 111264000:
<span class="lineNum">     836 </span>            :         case 111375000:
<span class="lineNum">     837 </span>            :         case 148352000:
<span class="lineNum">     838 </span>            :         case 148500000:
<span class="lineNum">     839 </span>            :         case 162000000:
<span class="lineNum">     840 </span>            :         case 162162000:
<span class="lineNum">     841 </span>            :         case 222525000:
<span class="lineNum">     842 </span>            :         case 222750000:
<span class="lineNum">     843 </span>            :         case 296703000:
<span class="lineNum">     844 </span>            :         case 297000000:
<span class="lineNum">     845 </span>            :                 budget = 0;
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     847 </span>            :         case 233500000:
<span class="lineNum">     848 </span>            :         case 245250000:
<span class="lineNum">     849 </span>            :         case 247750000:
<span class="lineNum">     850 </span>            :         case 253250000:
<span class="lineNum">     851 </span>            :         case 298000000:
<span class="lineNum">     852 </span>            :                 budget = 1500;
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     854 </span>            :         case 169128000:
<span class="lineNum">     855 </span>            :         case 169500000:
<span class="lineNum">     856 </span>            :         case 179500000:
<span class="lineNum">     857 </span>            :         case 202000000:
<span class="lineNum">     858 </span>            :                 budget = 2000;
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     860 </span>            :         case 256250000:
<span class="lineNum">     861 </span>            :         case 262500000:
<span class="lineNum">     862 </span>            :         case 270000000:
<span class="lineNum">     863 </span>            :         case 272500000:
<span class="lineNum">     864 </span>            :         case 273750000:
<span class="lineNum">     865 </span>            :         case 280750000:
<span class="lineNum">     866 </span>            :         case 281250000:
<span class="lineNum">     867 </span>            :         case 286000000:
<span class="lineNum">     868 </span>            :         case 291750000:
<span class="lineNum">     869 </span>            :                 budget = 4000;
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     871 </span>            :         case 267250000:
<span class="lineNum">     872 </span>            :         case 268500000:
<span class="lineNum">     873 </span>            :                 budget = 5000;
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     875 </span>            :         default:
<span class="lineNum">     876 </span>            :                 budget = 1000;
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     878 </span>            :         }
<span class="lineNum">     879 </span>            : 
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         return budget;</span>
<a name="881"><span class="lineNum">     881 </span>            : }</a>
<span class="lineNum">     882 </span>            : 
<span class="lineNum">     883 </span><span class="lineNoCov">          0 : static void hsw_wrpll_update_rnp(uint64_t freq2k, unsigned budget,</span>
<span class="lineNum">     884 </span>            :                                  unsigned r2, unsigned n2, unsigned p,
<span class="lineNum">     885 </span>            :                                  struct hsw_wrpll_rnp *best)
<span class="lineNum">     886 </span>            : {
<span class="lineNum">     887 </span>            :         uint64_t a, b, c, d, diff, diff_best;
<span class="lineNum">     888 </span>            : 
<span class="lineNum">     889 </span>            :         /* No best (r,n,p) yet */
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :         if (best-&gt;p == 0) {</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                 best-&gt;p = p;</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 best-&gt;n2 = n2;</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                 best-&gt;r2 = r2;</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     895 </span>            :         }
<span class="lineNum">     896 </span>            : 
<span class="lineNum">     897 </span>            :         /*
<span class="lineNum">     898 </span>            :          * Output clock is (LC_FREQ_2K / 2000) * N / (P * R), which compares to
<span class="lineNum">     899 </span>            :          * freq2k.
<span class="lineNum">     900 </span>            :          *
<span class="lineNum">     901 </span>            :          * delta = 1e6 *
<span class="lineNum">     902 </span>            :          *         abs(freq2k - (LC_FREQ_2K * n2/(p * r2))) /
<span class="lineNum">     903 </span>            :          *         freq2k;
<span class="lineNum">     904 </span>            :          *
<span class="lineNum">     905 </span>            :          * and we would like delta &lt;= budget.
<span class="lineNum">     906 </span>            :          *
<span class="lineNum">     907 </span>            :          * If the discrepancy is above the PPM-based budget, always prefer to
<span class="lineNum">     908 </span>            :          * improve upon the previous solution.  However, if you're within the
<span class="lineNum">     909 </span>            :          * budget, try to maximize Ref * VCO, that is N / (P * R^2).
<span class="lineNum">     910 </span>            :          */
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :         a = freq2k * budget * p * r2;</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         b = freq2k * budget * best-&gt;p * best-&gt;r2;</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :         diff = abs_diff(freq2k * p * r2, LC_FREQ_2K * n2);</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :         diff_best = abs_diff(freq2k * best-&gt;p * best-&gt;r2,</span>
<span class="lineNum">     915 </span>            :                              LC_FREQ_2K * best-&gt;n2);
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :         c = 1000000 * diff;</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         d = 1000000 * diff_best;</span>
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :         if (a &lt; c &amp;&amp; b &lt; d) {</span>
<span class="lineNum">     920 </span>            :                 /* If both are above the budget, pick the closer */
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                 if (best-&gt;p * best-&gt;r2 * diff &lt; p * r2 * diff_best) {</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                         best-&gt;p = p;</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                         best-&gt;n2 = n2;</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         best-&gt;r2 = r2;</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :         } else if (a &gt;= c &amp;&amp; b &lt; d) {</span>
<span class="lineNum">     927 </span>            :                 /* If A is below the threshold but B is above it?  Update. */
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :                 best-&gt;p = p;</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 best-&gt;n2 = n2;</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 best-&gt;r2 = r2;</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :         } else if (a &gt;= c &amp;&amp; b &gt;= d) {</span>
<span class="lineNum">     932 </span>            :                 /* Both are below the limit, so pick the higher n2/(r2*r2) */
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                 if (n2 * best-&gt;r2 * best-&gt;r2 &gt; best-&gt;n2 * r2 * r2) {</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                         best-&gt;p = p;</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                         best-&gt;n2 = n2;</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                         best-&gt;r2 = r2;</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     938 </span>            :         }
<span class="lineNum">     939 </span>            :         /* Otherwise a &lt; c &amp;&amp; b &gt;= d, do nothing */
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     941 </span>            : 
<span class="lineNum">     942 </span><span class="lineNoCov">          0 : static int hsw_ddi_calc_wrpll_link(struct drm_i915_private *dev_priv, int reg)</span>
<span class="lineNum">     943 </span>            : {
<span class="lineNum">     944 </span>            :         int refclk = LC_FREQ;
<span class="lineNum">     945 </span>            :         int n, p, r;
<span class="lineNum">     946 </span>            :         u32 wrpll;
<span class="lineNum">     947 </span>            : 
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         wrpll = I915_READ(reg);</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         switch (wrpll &amp; WRPLL_PLL_REF_MASK) {</span>
<span class="lineNum">     950 </span>            :         case WRPLL_PLL_SSC:
<span class="lineNum">     951 </span>            :         case WRPLL_PLL_NON_SSC:
<span class="lineNum">     952 </span>            :                 /*
<span class="lineNum">     953 </span>            :                  * We could calculate spread here, but our checking
<span class="lineNum">     954 </span>            :                  * code only cares about 5% accuracy, and spread is a max of
<span class="lineNum">     955 </span>            :                  * 0.5% downspread.
<span class="lineNum">     956 </span>            :                  */
<span class="lineNum">     957 </span>            :                 refclk = 135;
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     959 </span>            :         case WRPLL_PLL_LCPLL:
<span class="lineNum">     960 </span>            :                 refclk = LC_FREQ;
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     962 </span>            :         default:
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;bad wrpll refclk\n&quot;);</span>
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     965 </span>            :         }
<span class="lineNum">     966 </span>            : 
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :         r = wrpll &amp; WRPLL_DIVIDER_REF_MASK;</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :         p = (wrpll &amp; WRPLL_DIVIDER_POST_MASK) &gt;&gt; WRPLL_DIVIDER_POST_SHIFT;</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :         n = (wrpll &amp; WRPLL_DIVIDER_FB_MASK) &gt;&gt; WRPLL_DIVIDER_FB_SHIFT;</span>
<span class="lineNum">     970 </span>            : 
<span class="lineNum">     971 </span>            :         /* Convert to KHz, p &amp; r have a fixed point portion */
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :         return (refclk * n * 100) / (p * r);</span>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     974 </span>            : 
<span class="lineNum">     975 </span><span class="lineNoCov">          0 : static int skl_calc_wrpll_link(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     976 </span>            :                                uint32_t dpll)
<span class="lineNum">     977 </span>            : {
<span class="lineNum">     978 </span>            :         uint32_t cfgcr1_reg, cfgcr2_reg;
<span class="lineNum">     979 </span>            :         uint32_t cfgcr1_val, cfgcr2_val;
<span class="lineNum">     980 </span>            :         uint32_t p0, p1, p2, dco_freq;
<span class="lineNum">     981 </span>            : 
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         cfgcr1_reg = DPLL_CFGCR1(dpll);</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         cfgcr2_reg = DPLL_CFGCR2(dpll);</span>
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :         cfgcr1_val = I915_READ(cfgcr1_reg);</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :         cfgcr2_val = I915_READ(cfgcr2_reg);</span>
<span class="lineNum">     987 </span>            : 
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         p0 = cfgcr2_val &amp; DPLL_CFGCR2_PDIV_MASK;</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         p2 = cfgcr2_val &amp; DPLL_CFGCR2_KDIV_MASK;</span>
<span class="lineNum">     990 </span>            : 
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :         if (cfgcr2_val &amp;  DPLL_CFGCR2_QDIV_MODE(1))</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 p1 = (cfgcr2_val &amp; DPLL_CFGCR2_QDIV_RATIO_MASK) &gt;&gt; 8;</span>
<span class="lineNum">     993 </span>            :         else
<span class="lineNum">     994 </span>            :                 p1 = 1;
<span class="lineNum">     995 </span>            : 
<span class="lineNum">     996 </span>            : 
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :         switch (p0) {</span>
<span class="lineNum">     998 </span>            :         case DPLL_CFGCR2_PDIV_1:
<span class="lineNum">     999 </span>            :                 p0 = 1;
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1001 </span>            :         case DPLL_CFGCR2_PDIV_2:
<span class="lineNum">    1002 </span>            :                 p0 = 2;
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1004 </span>            :         case DPLL_CFGCR2_PDIV_3:
<span class="lineNum">    1005 </span>            :                 p0 = 3;
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1007 </span>            :         case DPLL_CFGCR2_PDIV_7:
<span class="lineNum">    1008 </span>            :                 p0 = 7;
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1010 </span>            :         }
<span class="lineNum">    1011 </span>            : 
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         switch (p2) {</span>
<span class="lineNum">    1013 </span>            :         case DPLL_CFGCR2_KDIV_5:
<span class="lineNum">    1014 </span>            :                 p2 = 5;
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1016 </span>            :         case DPLL_CFGCR2_KDIV_2:
<span class="lineNum">    1017 </span>            :                 p2 = 2;
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1019 </span>            :         case DPLL_CFGCR2_KDIV_3:
<span class="lineNum">    1020 </span>            :                 p2 = 3;
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1022 </span>            :         case DPLL_CFGCR2_KDIV_1:
<span class="lineNum">    1023 </span>            :                 p2 = 1;
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1025 </span>            :         }
<span class="lineNum">    1026 </span>            : 
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         dco_freq = (cfgcr1_val &amp; DPLL_CFGCR1_DCO_INTEGER_MASK) * 24 * 1000;</span>
<span class="lineNum">    1028 </span>            : 
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         dco_freq += (((cfgcr1_val &amp; DPLL_CFGCR1_DCO_FRACTION_MASK) &gt;&gt; 9) * 24 *</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 1000) / 0x8000;</span>
<span class="lineNum">    1031 </span>            : 
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         return dco_freq / (p0 * p1 * p2 * 5);</span>
<a name="1033"><span class="lineNum">    1033 </span>            : }</a>
<span class="lineNum">    1034 </span>            : 
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 : static void ddi_dotclock_get(struct intel_crtc_state *pipe_config)</span>
<span class="lineNum">    1036 </span>            : {
<span class="lineNum">    1037 </span>            :         int dotclock;
<span class="lineNum">    1038 </span>            : 
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;has_pch_encoder)</span>
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                 dotclock = intel_dotclock_calculate(pipe_config-&gt;port_clock,</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                                                     &amp;pipe_config-&gt;fdi_m_n);</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :         else if (pipe_config-&gt;has_dp_encoder)</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 dotclock = intel_dotclock_calculate(pipe_config-&gt;port_clock,</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                                                     &amp;pipe_config-&gt;dp_m_n);</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         else if (pipe_config-&gt;has_hdmi_sink &amp;&amp; pipe_config-&gt;pipe_bpp == 36)</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 dotclock = pipe_config-&gt;port_clock * 2 / 3;</span>
<span class="lineNum">    1047 </span>            :         else
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 dotclock = pipe_config-&gt;port_clock;</span>
<span class="lineNum">    1049 </span>            : 
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :         if (pipe_config-&gt;pixel_multiplier)</span>
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                 dotclock /= pipe_config-&gt;pixel_multiplier;</span>
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.crtc_clock = dotclock;</span>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1055 </span>            : 
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 : static void skl_ddi_clock_get(struct intel_encoder *encoder,</span>
<span class="lineNum">    1057 </span>            :                                 struct intel_crtc_state *pipe_config)
<span class="lineNum">    1058 </span>            : {
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    1060 </span>            :         int link_clock = 0;
<span class="lineNum">    1061 </span>            :         uint32_t dpll_ctl1, dpll;
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :         dpll = pipe_config-&gt;ddi_pll_sel;</span>
<span class="lineNum">    1064 </span>            : 
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         dpll_ctl1 = I915_READ(DPLL_CTRL1);</span>
<span class="lineNum">    1066 </span>            : 
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         if (dpll_ctl1 &amp; DPLL_CTRL1_HDMI_MODE(dpll)) {</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                 link_clock = skl_calc_wrpll_link(dev_priv, dpll);</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 link_clock = dpll_ctl1 &amp; DPLL_CTRL1_LINK_RATE_MASK(dpll);</span>
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                 link_clock &gt;&gt;= DPLL_CTRL1_LINK_RATE_SHIFT(dpll);</span>
<span class="lineNum">    1072 </span>            : 
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 switch (link_clock) {</span>
<span class="lineNum">    1074 </span>            :                 case DPLL_CTRL1_LINK_RATE_810:
<span class="lineNum">    1075 </span>            :                         link_clock = 81000;
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1077 </span>            :                 case DPLL_CTRL1_LINK_RATE_1080:
<span class="lineNum">    1078 </span>            :                         link_clock = 108000;
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1080 </span>            :                 case DPLL_CTRL1_LINK_RATE_1350:
<span class="lineNum">    1081 </span>            :                         link_clock = 135000;
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1083 </span>            :                 case DPLL_CTRL1_LINK_RATE_1620:
<span class="lineNum">    1084 </span>            :                         link_clock = 162000;
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1086 </span>            :                 case DPLL_CTRL1_LINK_RATE_2160:
<span class="lineNum">    1087 </span>            :                         link_clock = 216000;
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1089 </span>            :                 case DPLL_CTRL1_LINK_RATE_2700:
<span class="lineNum">    1090 </span>            :                         link_clock = 270000;
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1092 </span>            :                 default:
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;Unsupported link rate\n&quot;);</span>
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1095 </span>            :                 }
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 link_clock *= 2;</span>
<span class="lineNum">    1097 </span>            :         }
<span class="lineNum">    1098 </span>            : 
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         pipe_config-&gt;port_clock = link_clock;</span>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         ddi_dotclock_get(pipe_config);</span>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1103 </span>            : 
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 : static void hsw_ddi_clock_get(struct intel_encoder *encoder,</span>
<span class="lineNum">    1105 </span>            :                               struct intel_crtc_state *pipe_config)
<span class="lineNum">    1106 </span>            : {
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    1108 </span>            :         int link_clock = 0;
<span class="lineNum">    1109 </span>            :         u32 val, pll;
<span class="lineNum">    1110 </span>            : 
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         val = pipe_config-&gt;ddi_pll_sel;</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         switch (val &amp; PORT_CLK_SEL_MASK) {</span>
<span class="lineNum">    1113 </span>            :         case PORT_CLK_SEL_LCPLL_810:
<span class="lineNum">    1114 </span>            :                 link_clock = 81000;
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1116 </span>            :         case PORT_CLK_SEL_LCPLL_1350:
<span class="lineNum">    1117 </span>            :                 link_clock = 135000;
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1119 </span>            :         case PORT_CLK_SEL_LCPLL_2700:
<span class="lineNum">    1120 </span>            :                 link_clock = 270000;
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1122 </span>            :         case PORT_CLK_SEL_WRPLL1:
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 link_clock = hsw_ddi_calc_wrpll_link(dev_priv, WRPLL_CTL1);</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1125 </span>            :         case PORT_CLK_SEL_WRPLL2:
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                 link_clock = hsw_ddi_calc_wrpll_link(dev_priv, WRPLL_CTL2);</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1128 </span>            :         case PORT_CLK_SEL_SPLL:
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 pll = I915_READ(SPLL_CTL) &amp; SPLL_PLL_FREQ_MASK;</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                 if (pll == SPLL_PLL_FREQ_810MHz)</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                         link_clock = 81000;</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 else if (pll == SPLL_PLL_FREQ_1350MHz)</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                         link_clock = 135000;</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                 else if (pll == SPLL_PLL_FREQ_2700MHz)</span>
<span class="lineNum">    1135 </span>            :                         link_clock = 270000;
<span class="lineNum">    1136 </span>            :                 else {
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;bad spll freq\n&quot;);</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    1139 </span>            :                 }
<span class="lineNum">    1140 </span>            :                 break;
<span class="lineNum">    1141 </span>            :         default:
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;bad port clock sel\n&quot;);</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1144 </span>            :         }
<span class="lineNum">    1145 </span>            : 
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         pipe_config-&gt;port_clock = link_clock * 2;</span>
<span class="lineNum">    1147 </span>            : 
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         ddi_dotclock_get(pipe_config);</span>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1150 </span>            : 
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 : static int bxt_calc_pll_link(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1152 </span>            :                                 enum intel_dpll_id dpll)
<span class="lineNum">    1153 </span>            : {
<span class="lineNum">    1154 </span>            :         struct intel_shared_dpll *pll;
<span class="lineNum">    1155 </span>            :         struct intel_dpll_hw_state *state;
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         intel_clock_t clock;</span>
<span class="lineNum">    1157 </span>            : 
<span class="lineNum">    1158 </span>            :         /* For DDI ports we always use a shared PLL. */
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         if (WARN_ON(dpll == DPLL_ID_PRIVATE))</span>
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1161 </span>            : 
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         pll = &amp;dev_priv-&gt;shared_dplls[dpll];</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         state = &amp;pll-&gt;config.hw_state;</span>
<span class="lineNum">    1164 </span>            : 
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         clock.m1 = 2;</span>
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         clock.m2 = (state-&gt;pll0 &amp; PORT_PLL_M2_MASK) &lt;&lt; 22;</span>
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         if (state-&gt;pll3 &amp; PORT_PLL_M2_FRAC_ENABLE)</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :                 clock.m2 |= state-&gt;pll2 &amp; PORT_PLL_M2_FRAC_MASK;</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         clock.n = (state-&gt;pll1 &amp; PORT_PLL_N_MASK) &gt;&gt; PORT_PLL_N_SHIFT;</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         clock.p1 = (state-&gt;ebb0 &amp; PORT_PLL_P1_MASK) &gt;&gt; PORT_PLL_P1_SHIFT;</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         clock.p2 = (state-&gt;ebb0 &amp; PORT_PLL_P2_MASK) &gt;&gt; PORT_PLL_P2_SHIFT;</span>
<span class="lineNum">    1172 </span>            : 
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         return chv_calc_dpll_params(100000, &amp;clock);</span>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1175 </span>            : 
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 : static void bxt_ddi_clock_get(struct intel_encoder *encoder,</span>
<span class="lineNum">    1177 </span>            :                                 struct intel_crtc_state *pipe_config)
<span class="lineNum">    1178 </span>            : {
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(encoder);</span>
<span class="lineNum">    1181 </span>            :         uint32_t dpll = port;
<span class="lineNum">    1182 </span>            : 
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         pipe_config-&gt;port_clock = bxt_calc_pll_link(dev_priv, dpll);</span>
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         ddi_dotclock_get(pipe_config);</span>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1187 </span>            : 
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 : void intel_ddi_clock_get(struct intel_encoder *encoder,</span>
<span class="lineNum">    1189 </span>            :                          struct intel_crtc_state *pipe_config)
<span class="lineNum">    1190 </span>            : {
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">    1192 </span>            : 
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt;= 8)</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                 hsw_ddi_clock_get(encoder, pipe_config);</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 skl_ddi_clock_get(encoder, pipe_config);</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 bxt_ddi_clock_get(encoder, pipe_config);</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 : }</span>
<a name="1200"><span class="lineNum">    1200 </span>            : </a>
<span class="lineNum">    1201 </span>            : static void
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 : hsw_ddi_calculate_wrpll(int clock /* in Hz */,</span>
<span class="lineNum">    1203 </span>            :                         unsigned *r2_out, unsigned *n2_out, unsigned *p_out)
<span class="lineNum">    1204 </span>            : {
<span class="lineNum">    1205 </span>            :         uint64_t freq2k;
<span class="lineNum">    1206 </span>            :         unsigned p, n2, r2;
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :         struct hsw_wrpll_rnp best = { 0, 0, 0 };</span>
<span class="lineNum">    1208 </span>            :         unsigned budget;
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         freq2k = clock / 100;</span>
<span class="lineNum">    1211 </span>            : 
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         budget = hsw_wrpll_get_budget_for_freq(clock);</span>
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span>            :         /* Special case handling for 540 pixel clock: bypass WR PLL entirely
<span class="lineNum">    1215 </span>            :          * and directly pass the LC PLL to it. */
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         if (freq2k == 5400000) {</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 *n2_out = 2;</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                 *p_out = 1;</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                 *r2_out = 2;</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1221 </span>            :         }
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span>            :         /*
<span class="lineNum">    1224 </span>            :          * Ref = LC_FREQ / R, where Ref is the actual reference input seen by
<span class="lineNum">    1225 </span>            :          * the WR PLL.
<span class="lineNum">    1226 </span>            :          *
<span class="lineNum">    1227 </span>            :          * We want R so that REF_MIN &lt;= Ref &lt;= REF_MAX.
<span class="lineNum">    1228 </span>            :          * Injecting R2 = 2 * R gives:
<span class="lineNum">    1229 </span>            :          *   REF_MAX * r2 &gt; LC_FREQ * 2 and
<span class="lineNum">    1230 </span>            :          *   REF_MIN * r2 &lt; LC_FREQ * 2
<span class="lineNum">    1231 </span>            :          *
<span class="lineNum">    1232 </span>            :          * Which means the desired boundaries for r2 are:
<span class="lineNum">    1233 </span>            :          *  LC_FREQ * 2 / REF_MAX &lt; r2 &lt; LC_FREQ * 2 / REF_MIN
<span class="lineNum">    1234 </span>            :          *
<span class="lineNum">    1235 </span>            :          */
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         for (r2 = LC_FREQ * 2 / REF_MAX + 1;</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :              r2 &lt;= LC_FREQ * 2 / REF_MIN;</span>
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :              r2++) {</span>
<span class="lineNum">    1239 </span>            : 
<span class="lineNum">    1240 </span>            :                 /*
<span class="lineNum">    1241 </span>            :                  * VCO = N * Ref, that is: VCO = N * LC_FREQ / R
<span class="lineNum">    1242 </span>            :                  *
<span class="lineNum">    1243 </span>            :                  * Once again we want VCO_MIN &lt;= VCO &lt;= VCO_MAX.
<span class="lineNum">    1244 </span>            :                  * Injecting R2 = 2 * R and N2 = 2 * N, we get:
<span class="lineNum">    1245 </span>            :                  *   VCO_MAX * r2 &gt; n2 * LC_FREQ and
<span class="lineNum">    1246 </span>            :                  *   VCO_MIN * r2 &lt; n2 * LC_FREQ)
<span class="lineNum">    1247 </span>            :                  *
<span class="lineNum">    1248 </span>            :                  * Which means the desired boundaries for n2 are:
<span class="lineNum">    1249 </span>            :                  * VCO_MIN * r2 / LC_FREQ &lt; n2 &lt; VCO_MAX * r2 / LC_FREQ
<span class="lineNum">    1250 </span>            :                  */
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 for (n2 = VCO_MIN * r2 / LC_FREQ + 1;</span>
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                      n2 &lt;= VCO_MAX * r2 / LC_FREQ;</span>
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                      n2++) {</span>
<span class="lineNum">    1254 </span>            : 
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                         for (p = P_MIN; p &lt;= P_MAX; p += P_INC)</span>
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                                 hsw_wrpll_update_rnp(freq2k, budget,</span>
<span class="lineNum">    1257 </span>            :                                                      r2, n2, p, &amp;best);
<span class="lineNum">    1258 </span>            :                 }
<span class="lineNum">    1259 </span>            :         }
<span class="lineNum">    1260 </span>            : 
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         *n2_out = best.n2;</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         *p_out = best.p;</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         *r2_out = best.r2;</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 : }</span>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<span class="lineNum">    1266 </span>            : static bool
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 : hsw_ddi_pll_select(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    1268 </span>            :                    struct intel_crtc_state *crtc_state,
<span class="lineNum">    1269 </span>            :                    struct intel_encoder *intel_encoder)
<span class="lineNum">    1270 </span>            : {
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         int clock = crtc_state-&gt;port_clock;</span>
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         if (intel_encoder-&gt;type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    1274 </span>            :                 struct intel_shared_dpll *pll;
<span class="lineNum">    1275 </span>            :                 uint32_t val;
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                 unsigned p, n2, r2;</span>
<span class="lineNum">    1277 </span>            : 
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                 hsw_ddi_calculate_wrpll(clock * 1000, &amp;r2, &amp;n2, &amp;p);</span>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 val = WRPLL_PLL_ENABLE | WRPLL_PLL_LCPLL |</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                       WRPLL_DIVIDER_REFERENCE(r2) | WRPLL_DIVIDER_FEEDBACK(n2) |</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                       WRPLL_DIVIDER_POST(p);</span>
<span class="lineNum">    1283 </span>            : 
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                 memset(&amp;crtc_state-&gt;dpll_hw_state, 0,</span>
<span class="lineNum">    1285 </span>            :                        sizeof(crtc_state-&gt;dpll_hw_state));
<span class="lineNum">    1286 </span>            : 
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll_hw_state.wrpll = val;</span>
<span class="lineNum">    1288 </span>            : 
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 pll = intel_get_shared_dpll(intel_crtc, crtc_state);</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                 if (pll == NULL) {</span>
<span class="lineNum">    1291 </span>            :                         DRM_DEBUG_DRIVER(&quot;failed to find PLL for pipe %c\n&quot;,
<span class="lineNum">    1292 </span>            :                                          pipe_name(intel_crtc-&gt;pipe));
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1294 </span>            :                 }
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;ddi_pll_sel = PORT_CLK_SEL_WRPLL(pll-&gt;id);</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         } else if (crtc_state-&gt;ddi_pll_sel == PORT_CLK_SEL_SPLL) {</span>
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                 struct drm_atomic_state *state = crtc_state-&gt;base.state;</span>
<span class="lineNum">    1299 </span>            :                 struct intel_shared_dpll_config *spll =
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                         &amp;intel_atomic_get_shared_dpll_state(state)[DPLL_ID_SPLL];</span>
<span class="lineNum">    1301 </span>            : 
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                 if (spll-&gt;crtc_mask &amp;&amp;</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                     WARN_ON(spll-&gt;hw_state.spll != crtc_state-&gt;dpll_hw_state.spll))</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1305 </span>            : 
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;shared_dpll = DPLL_ID_SPLL;</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                 spll-&gt;hw_state.spll = crtc_state-&gt;dpll_hw_state.spll;</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                 spll-&gt;crtc_mask |= 1 &lt;&lt; intel_crtc-&gt;pipe;</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1310 </span>            : 
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1313 </span>            : 
<span class="lineNum">    1314 </span>            : struct skl_wrpll_context {
<span class="lineNum">    1315 </span>            :         uint64_t min_deviation;         /* current minimal deviation */
<span class="lineNum">    1316 </span>            :         uint64_t central_freq;          /* chosen central freq */
<span class="lineNum">    1317 </span>            :         uint64_t dco_freq;              /* chosen dco freq */
<span class="lineNum">    1318 </span>            :         unsigned int p;                 /* chosen divider */
<a name="1319"><span class="lineNum">    1319 </span>            : };</a>
<span class="lineNum">    1320 </span>            : 
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 : static void skl_wrpll_context_init(struct skl_wrpll_context *ctx)</span>
<span class="lineNum">    1322 </span>            : {
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :         memset(ctx, 0, sizeof(*ctx));</span>
<span class="lineNum">    1324 </span>            : 
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         ctx-&gt;min_deviation = U64_MAX;</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1327 </span>            : 
<span class="lineNum">    1328 </span>            : /* DCO freq must be within +1%/-6%  of the DCO central freq */
<span class="lineNum">    1329 </span>            : #define SKL_DCO_MAX_PDEVIATION  100
<a name="1330"><span class="lineNum">    1330 </span>            : #define SKL_DCO_MAX_NDEVIATION  600</a>
<span class="lineNum">    1331 </span>            : 
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 : static void skl_wrpll_try_divider(struct skl_wrpll_context *ctx,</span>
<span class="lineNum">    1333 </span>            :                                   uint64_t central_freq,
<span class="lineNum">    1334 </span>            :                                   uint64_t dco_freq,
<span class="lineNum">    1335 </span>            :                                   unsigned int divider)
<span class="lineNum">    1336 </span>            : {
<span class="lineNum">    1337 </span>            :         uint64_t deviation;
<span class="lineNum">    1338 </span>            : 
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         deviation = div64_u64(10000 * abs_diff(dco_freq, central_freq),</span>
<span class="lineNum">    1340 </span>            :                               central_freq);
<span class="lineNum">    1341 </span>            : 
<span class="lineNum">    1342 </span>            :         /* positive deviation */
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         if (dco_freq &gt;= central_freq) {</span>
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 if (deviation &lt; SKL_DCO_MAX_PDEVIATION &amp;&amp;</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                     deviation &lt; ctx-&gt;min_deviation) {</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                         ctx-&gt;min_deviation = deviation;</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                         ctx-&gt;central_freq = central_freq;</span>
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                         ctx-&gt;dco_freq = dco_freq;</span>
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                         ctx-&gt;p = divider;</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1351 </span>            :         /* negative deviation */
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         } else if (deviation &lt; SKL_DCO_MAX_NDEVIATION &amp;&amp;</span>
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                    deviation &lt; ctx-&gt;min_deviation) {</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                 ctx-&gt;min_deviation = deviation;</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                 ctx-&gt;central_freq = central_freq;</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                 ctx-&gt;dco_freq = dco_freq;</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                 ctx-&gt;p = divider;</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         }</span>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1360 </span>            : 
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 : static void skl_wrpll_get_multipliers(unsigned int p,</span>
<span class="lineNum">    1362 </span>            :                                       unsigned int *p0 /* out */,
<span class="lineNum">    1363 </span>            :                                       unsigned int *p1 /* out */,
<span class="lineNum">    1364 </span>            :                                       unsigned int *p2 /* out */)
<span class="lineNum">    1365 </span>            : {
<span class="lineNum">    1366 </span>            :         /* even dividers */
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         if (p % 2 == 0) {</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                 unsigned int half = p / 2;</span>
<span class="lineNum">    1369 </span>            : 
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :                 if (half == 1 || half == 2 || half == 3 || half == 5) {</span>
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                         *p0 = 2;</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                         *p1 = 1;</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :                         *p2 = half;</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 } else if (half % 2 == 0) {</span>
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 :                         *p0 = 2;</span>
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :                         *p1 = half / 2;</span>
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :                         *p2 = 2;</span>
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                 } else if (half % 3 == 0) {</span>
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :                         *p0 = 3;</span>
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :                         *p1 = half / 3;</span>
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                         *p2 = 2;</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                 } else if (half % 7 == 0) {</span>
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :                         *p0 = 7;</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                         *p1 = half / 7;</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                         *p2 = 2;</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         } else if (p == 3 || p == 9) {  /* 3, 5, 7, 9, 15, 21, 35 */</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :                 *p0 = 3;</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                 *p1 = 1;</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                 *p2 = p / 3;</span>
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         } else if (p == 5 || p == 7) {</span>
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                 *p0 = p;</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                 *p1 = 1;</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                 *p2 = 1;</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         } else if (p == 15) {</span>
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 *p0 = 3;</span>
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                 *p1 = 1;</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 *p2 = 5;</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         } else if (p == 21) {</span>
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                 *p0 = 7;</span>
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                 *p1 = 1;</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                 *p2 = 3;</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         } else if (p == 35) {</span>
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                 *p0 = 7;</span>
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 *p1 = 1;</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :                 *p2 = 5;</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1409 </span>            : 
<span class="lineNum">    1410 </span>            : struct skl_wrpll_params {
<span class="lineNum">    1411 </span>            :         uint32_t        dco_fraction;
<span class="lineNum">    1412 </span>            :         uint32_t        dco_integer;
<span class="lineNum">    1413 </span>            :         uint32_t        qdiv_ratio;
<span class="lineNum">    1414 </span>            :         uint32_t        qdiv_mode;
<span class="lineNum">    1415 </span>            :         uint32_t        kdiv;
<span class="lineNum">    1416 </span>            :         uint32_t        pdiv;
<span class="lineNum">    1417 </span>            :         uint32_t        central_freq;
<a name="1418"><span class="lineNum">    1418 </span>            : };</a>
<span class="lineNum">    1419 </span>            : 
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 : static void skl_wrpll_params_populate(struct skl_wrpll_params *params,</span>
<span class="lineNum">    1421 </span>            :                                       uint64_t afe_clock,
<span class="lineNum">    1422 </span>            :                                       uint64_t central_freq,
<span class="lineNum">    1423 </span>            :                                       uint32_t p0, uint32_t p1, uint32_t p2)
<span class="lineNum">    1424 </span>            : {
<span class="lineNum">    1425 </span>            :         uint64_t dco_freq;
<span class="lineNum">    1426 </span>            : 
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         switch (central_freq) {</span>
<span class="lineNum">    1428 </span>            :         case 9600000000ULL:
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 params-&gt;central_freq = 0;</span>
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1431 </span>            :         case 9000000000ULL:
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                 params-&gt;central_freq = 1;</span>
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1434 </span>            :         case 8400000000ULL:
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 params-&gt;central_freq = 3;</span>
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1437 </span>            : 
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         switch (p0) {</span>
<span class="lineNum">    1439 </span>            :         case 1:
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 params-&gt;pdiv = 0;</span>
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1442 </span>            :         case 2:
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 params-&gt;pdiv = 1;</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1445 </span>            :         case 3:
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :                 params-&gt;pdiv = 2;</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1448 </span>            :         case 7:
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                 params-&gt;pdiv = 4;</span>
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1451 </span>            :         default:
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Incorrect PDiv\n&quot;);</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1454 </span>            : 
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         switch (p2) {</span>
<span class="lineNum">    1456 </span>            :         case 5:
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                 params-&gt;kdiv = 0;</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1459 </span>            :         case 2:
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                 params-&gt;kdiv = 1;</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1462 </span>            :         case 3:
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                 params-&gt;kdiv = 2;</span>
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1465 </span>            :         case 1:
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                 params-&gt;kdiv = 3;</span>
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1468 </span>            :         default:
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Incorrect KDiv\n&quot;);</span>
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1471 </span>            : 
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         params-&gt;qdiv_ratio = p1;</span>
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :         params-&gt;qdiv_mode = (params-&gt;qdiv_ratio == 1) ? 0 : 1;</span>
<span class="lineNum">    1474 </span>            : 
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :         dco_freq = p0 * p1 * p2 * afe_clock;</span>
<span class="lineNum">    1476 </span>            : 
<span class="lineNum">    1477 </span>            :         /*
<span class="lineNum">    1478 </span>            :          * Intermediate values are in Hz.
<span class="lineNum">    1479 </span>            :          * Divide by MHz to match bsepc
<span class="lineNum">    1480 </span>            :          */
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :         params-&gt;dco_integer = div_u64(dco_freq, 24 * MHz(1));</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :         params-&gt;dco_fraction =</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                 div_u64((div_u64(dco_freq, 24) -</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                          params-&gt;dco_integer * MHz(1)) * 0x8000, MHz(1));</span>
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 : }</span>
<a name="1486"><span class="lineNum">    1486 </span>            : </a>
<span class="lineNum">    1487 </span>            : static bool
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 : skl_ddi_calculate_wrpll(int clock /* in Hz */,</span>
<span class="lineNum">    1489 </span>            :                         struct skl_wrpll_params *wrpll_params)
<span class="lineNum">    1490 </span>            : {
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         uint64_t afe_clock = clock * 5; /* AFE Clock is 5x Pixel clock */</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :         uint64_t dco_central_freq[3] = {8400000000ULL,</span>
<span class="lineNum">    1493 </span>            :                                         9000000000ULL,
<span class="lineNum">    1494 </span>            :                                         9600000000ULL};
<span class="lineNum">    1495 </span>            :         static const int even_dividers[] = {  4,  6,  8, 10, 12, 14, 16, 18, 20,
<span class="lineNum">    1496 </span>            :                                              24, 28, 30, 32, 36, 40, 42, 44,
<span class="lineNum">    1497 </span>            :                                              48, 52, 54, 56, 60, 64, 66, 68,
<span class="lineNum">    1498 </span>            :                                              70, 72, 76, 78, 80, 84, 88, 90,
<span class="lineNum">    1499 </span>            :                                              92, 96, 98 };
<span class="lineNum">    1500 </span>            :         static const int odd_dividers[] = { 3, 5, 7, 9, 15, 21, 35 };
<span class="lineNum">    1501 </span>            :         static const struct {
<span class="lineNum">    1502 </span>            :                 const int *list;
<span class="lineNum">    1503 </span>            :                 int n_dividers;
<span class="lineNum">    1504 </span>            :         } dividers[] = {
<span class="lineNum">    1505 </span>            :                 { even_dividers, ARRAY_SIZE(even_dividers) },
<span class="lineNum">    1506 </span>            :                 { odd_dividers, ARRAY_SIZE(odd_dividers) },
<span class="lineNum">    1507 </span>            :         };
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         struct skl_wrpll_context ctx;</span>
<span class="lineNum">    1509 </span>            :         unsigned int dco, d, i;
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :         unsigned int p0, p1, p2;</span>
<span class="lineNum">    1511 </span>            : 
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         skl_wrpll_context_init(&amp;ctx);</span>
<span class="lineNum">    1513 </span>            : 
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         for (d = 0; d &lt; ARRAY_SIZE(dividers); d++) {</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 for (dco = 0; dco &lt; ARRAY_SIZE(dco_central_freq); dco++) {</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; dividers[d].n_dividers; i++) {</span>
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                                 unsigned int p = dividers[d].list[i];</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                                 uint64_t dco_freq = p * afe_clock;</span>
<span class="lineNum">    1519 </span>            : 
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                                 skl_wrpll_try_divider(&amp;ctx,</span>
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                                                       dco_central_freq[dco],</span>
<span class="lineNum">    1522 </span>            :                                                       dco_freq,
<span class="lineNum">    1523 </span>            :                                                       p);
<span class="lineNum">    1524 </span>            :                                 /*
<span class="lineNum">    1525 </span>            :                                  * Skip the remaining dividers if we're sure to
<span class="lineNum">    1526 </span>            :                                  * have found the definitive divider, we can't
<span class="lineNum">    1527 </span>            :                                  * improve a 0 deviation.
<span class="lineNum">    1528 </span>            :                                  */
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                                 if (ctx.min_deviation == 0)</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                                         goto skip_remaining_dividers;</span>
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1532 </span>            :                 }
<span class="lineNum">    1533 </span>            : 
<span class="lineNum">    1534 </span>            : skip_remaining_dividers:
<span class="lineNum">    1535 </span>            :                 /*
<span class="lineNum">    1536 </span>            :                  * If a solution is found with an even divider, prefer
<span class="lineNum">    1537 </span>            :                  * this one.
<span class="lineNum">    1538 </span>            :                  */
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :                 if (d == 0 &amp;&amp; ctx.p)</span>
<span class="lineNum">    1540 </span>            :                         break;
<span class="lineNum">    1541 </span>            :         }
<span class="lineNum">    1542 </span>            : 
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :         if (!ctx.p) {</span>
<span class="lineNum">    1544 </span>            :                 DRM_DEBUG_DRIVER(&quot;No valid divider found for %dHz\n&quot;, clock);
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1546 </span>            :         }
<span class="lineNum">    1547 </span>            : 
<span class="lineNum">    1548 </span>            :         /*
<span class="lineNum">    1549 </span>            :          * gcc incorrectly analyses that these can be used without being
<span class="lineNum">    1550 </span>            :          * initialized. To be fair, it's hard to guess.
<span class="lineNum">    1551 </span>            :          */
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         p0 = p1 = p2 = 0;</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         skl_wrpll_get_multipliers(ctx.p, &amp;p0, &amp;p1, &amp;p2);</span>
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         skl_wrpll_params_populate(wrpll_params, afe_clock, ctx.central_freq,</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                                   p0, p1, p2);</span>
<span class="lineNum">    1556 </span>            : 
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 : }</span>
<a name="1559"><span class="lineNum">    1559 </span>            : </a>
<span class="lineNum">    1560 </span>            : static bool
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 : skl_ddi_pll_select(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    1562 </span>            :                    struct intel_crtc_state *crtc_state,
<span class="lineNum">    1563 </span>            :                    struct intel_encoder *intel_encoder)
<span class="lineNum">    1564 </span>            : {
<span class="lineNum">    1565 </span>            :         struct intel_shared_dpll *pll;
<span class="lineNum">    1566 </span>            :         uint32_t ctrl1, cfgcr1, cfgcr2;
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         int clock = crtc_state-&gt;port_clock;</span>
<span class="lineNum">    1568 </span>            : 
<span class="lineNum">    1569 </span>            :         /*
<span class="lineNum">    1570 </span>            :          * See comment in intel_dpll_hw_state to understand why we always use 0
<span class="lineNum">    1571 </span>            :          * as the DPLL id in this function.
<span class="lineNum">    1572 </span>            :          */
<span class="lineNum">    1573 </span>            : 
<span class="lineNum">    1574 </span>            :         ctrl1 = DPLL_CTRL1_OVERRIDE(0);
<span class="lineNum">    1575 </span>            : 
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :         if (intel_encoder-&gt;type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    1577 </span><span class="lineNoCov">          0 :                 struct skl_wrpll_params wrpll_params = { 0, };</span>
<span class="lineNum">    1578 </span>            : 
<span class="lineNum">    1579 </span>            :                 ctrl1 |= DPLL_CTRL1_HDMI_MODE(0);
<span class="lineNum">    1580 </span>            : 
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 if (!skl_ddi_calculate_wrpll(clock * 1000, &amp;wrpll_params))</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1583 </span>            : 
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 cfgcr1 = DPLL_CFGCR1_FREQ_ENABLE |</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                          DPLL_CFGCR1_DCO_FRACTION(wrpll_params.dco_fraction) |</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :                          wrpll_params.dco_integer;</span>
<span class="lineNum">    1587 </span>            : 
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                 cfgcr2 = DPLL_CFGCR2_QDIV_RATIO(wrpll_params.qdiv_ratio) |</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                          DPLL_CFGCR2_QDIV_MODE(wrpll_params.qdiv_mode) |</span>
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                          DPLL_CFGCR2_KDIV(wrpll_params.kdiv) |</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                          DPLL_CFGCR2_PDIV(wrpll_params.pdiv) |</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                          wrpll_params.central_freq;</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         } else if (intel_encoder-&gt;type == INTEL_OUTPUT_DISPLAYPORT ||</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :                    intel_encoder-&gt;type == INTEL_OUTPUT_DP_MST) {</span>
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :                 switch (crtc_state-&gt;port_clock / 2) {</span>
<span class="lineNum">    1596 </span>            :                 case 81000:
<span class="lineNum">    1597 </span>            :                         ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, 0);
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1599 </span>            :                 case 135000:
<span class="lineNum">    1600 </span>            :                         ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1350, 0);
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1602 </span>            :                 case 270000:
<span class="lineNum">    1603 </span>            :                         ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2700, 0);
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1605 </span>            :                 }
<span class="lineNum">    1606 </span>            : 
<span class="lineNum">    1607 </span>            :                 cfgcr1 = cfgcr2 = 0;
<span class="lineNum">    1608 </span>            :         } else /* eDP */
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    1610 </span>            : 
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         memset(&amp;crtc_state-&gt;dpll_hw_state, 0,</span>
<span class="lineNum">    1612 </span>            :                sizeof(crtc_state-&gt;dpll_hw_state));
<span class="lineNum">    1613 </span>            : 
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.ctrl1 = ctrl1;</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.cfgcr1 = cfgcr1;</span>
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.cfgcr2 = cfgcr2;</span>
<span class="lineNum">    1617 </span>            : 
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         pll = intel_get_shared_dpll(intel_crtc, crtc_state);</span>
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         if (pll == NULL) {</span>
<span class="lineNum">    1620 </span>            :                 DRM_DEBUG_DRIVER(&quot;failed to find PLL for pipe %c\n&quot;,
<span class="lineNum">    1621 </span>            :                                  pipe_name(intel_crtc-&gt;pipe));
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1623 </span>            :         }
<span class="lineNum">    1624 </span>            : 
<span class="lineNum">    1625 </span>            :         /* shared DPLL id 0 is DPLL 1 */
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         crtc_state-&gt;ddi_pll_sel = pll-&gt;id + 1;</span>
<span class="lineNum">    1627 </span>            : 
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1630 </span>            : 
<span class="lineNum">    1631 </span>            : /* bxt clock parameters */
<span class="lineNum">    1632 </span>            : struct bxt_clk_div {
<span class="lineNum">    1633 </span>            :         int clock;
<span class="lineNum">    1634 </span>            :         uint32_t p1;
<span class="lineNum">    1635 </span>            :         uint32_t p2;
<span class="lineNum">    1636 </span>            :         uint32_t m2_int;
<span class="lineNum">    1637 </span>            :         uint32_t m2_frac;
<span class="lineNum">    1638 </span>            :         bool m2_frac_en;
<span class="lineNum">    1639 </span>            :         uint32_t n;
<span class="lineNum">    1640 </span>            : };
<span class="lineNum">    1641 </span>            : 
<span class="lineNum">    1642 </span>            : /* pre-calculated values for DP linkrates */
<span class="lineNum">    1643 </span>            : static const struct bxt_clk_div bxt_dp_clk_val[] = {
<span class="lineNum">    1644 </span>            :         {162000, 4, 2, 32, 1677722, 1, 1},
<span class="lineNum">    1645 </span>            :         {270000, 4, 1, 27,       0, 0, 1},
<span class="lineNum">    1646 </span>            :         {540000, 2, 1, 27,       0, 0, 1},
<span class="lineNum">    1647 </span>            :         {216000, 3, 2, 32, 1677722, 1, 1},
<span class="lineNum">    1648 </span>            :         {243000, 4, 1, 24, 1258291, 1, 1},
<span class="lineNum">    1649 </span>            :         {324000, 4, 1, 32, 1677722, 1, 1},
<span class="lineNum">    1650 </span>            :         {432000, 3, 1, 32, 1677722, 1, 1}
<span class="lineNum">    1651 </span>            : };
<a name="1652"><span class="lineNum">    1652 </span>            : </a>
<span class="lineNum">    1653 </span>            : static bool
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 : bxt_ddi_pll_select(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    1655 </span>            :                    struct intel_crtc_state *crtc_state,
<span class="lineNum">    1656 </span>            :                    struct intel_encoder *intel_encoder)
<span class="lineNum">    1657 </span>            : {
<span class="lineNum">    1658 </span>            :         struct intel_shared_dpll *pll;
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         struct bxt_clk_div clk_div = {0};</span>
<span class="lineNum">    1660 </span>            :         int vco = 0;
<span class="lineNum">    1661 </span>            :         uint32_t prop_coef, int_coef, gain_ctl, targ_cnt;
<span class="lineNum">    1662 </span>            :         uint32_t lanestagger;
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :         int clock = crtc_state-&gt;port_clock;</span>
<span class="lineNum">    1664 </span>            : 
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 :         if (intel_encoder-&gt;type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 intel_clock_t best_clock;</span>
<span class="lineNum">    1667 </span>            : 
<span class="lineNum">    1668 </span>            :                 /* Calculate HDMI div */
<span class="lineNum">    1669 </span>            :                 /*
<span class="lineNum">    1670 </span>            :                  * FIXME: tie the following calculation into
<span class="lineNum">    1671 </span>            :                  * i9xx_crtc_compute_clock
<span class="lineNum">    1672 </span>            :                  */
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                 if (!bxt_find_best_dpll(crtc_state, clock, &amp;best_clock)) {</span>
<span class="lineNum">    1674 </span>            :                         DRM_DEBUG_DRIVER(&quot;no PLL dividers found for clock %d pipe %c\n&quot;,
<span class="lineNum">    1675 </span>            :                                          clock, pipe_name(intel_crtc-&gt;pipe));
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1677 </span>            :                 }
<span class="lineNum">    1678 </span>            : 
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :                 clk_div.p1 = best_clock.p1;</span>
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                 clk_div.p2 = best_clock.p2;</span>
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :                 WARN_ON(best_clock.m1 != 2);</span>
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :                 clk_div.n = best_clock.n;</span>
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :                 clk_div.m2_int = best_clock.m2 &gt;&gt; 22;</span>
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :                 clk_div.m2_frac = best_clock.m2 &amp; ((1 &lt;&lt; 22) - 1);</span>
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :                 clk_div.m2_frac_en = clk_div.m2_frac != 0;</span>
<span class="lineNum">    1686 </span>            : 
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :                 vco = best_clock.vco;</span>
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         } else if (intel_encoder-&gt;type == INTEL_OUTPUT_DISPLAYPORT ||</span>
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :                         intel_encoder-&gt;type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    1690 </span>            :                 int i;
<span class="lineNum">    1691 </span>            : 
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :                 clk_div = bxt_dp_clk_val[0];</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ARRAY_SIZE(bxt_dp_clk_val); ++i) {</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                         if (bxt_dp_clk_val[i].clock == clock) {</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                                 clk_div = bxt_dp_clk_val[i];</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1697 </span>            :                         }
<span class="lineNum">    1698 </span>            :                 }
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 vco = clock * 10 / 2 * clk_div.p1 * clk_div.p2;</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1701 </span>            : 
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         if (vco &gt;= 6200000 &amp;&amp; vco &lt;= 6700000) {</span>
<span class="lineNum">    1703 </span>            :                 prop_coef = 4;
<span class="lineNum">    1704 </span>            :                 int_coef = 9;
<span class="lineNum">    1705 </span>            :                 gain_ctl = 3;
<span class="lineNum">    1706 </span>            :                 targ_cnt = 8;
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         } else if ((vco &gt; 5400000 &amp;&amp; vco &lt; 6200000) ||</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                         (vco &gt;= 4800000 &amp;&amp; vco &lt; 5400000)) {</span>
<span class="lineNum">    1709 </span>            :                 prop_coef = 5;
<span class="lineNum">    1710 </span>            :                 int_coef = 11;
<span class="lineNum">    1711 </span>            :                 gain_ctl = 3;
<span class="lineNum">    1712 </span>            :                 targ_cnt = 9;
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :         } else if (vco == 5400000) {</span>
<span class="lineNum">    1714 </span>            :                 prop_coef = 3;
<span class="lineNum">    1715 </span>            :                 int_coef = 8;
<span class="lineNum">    1716 </span>            :                 gain_ctl = 1;
<span class="lineNum">    1717 </span>            :                 targ_cnt = 9;
<span class="lineNum">    1718 </span>            :         } else {
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid VCO\n&quot;);</span>
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1721 </span>            :         }
<span class="lineNum">    1722 </span>            : 
<span class="lineNum">    1723 </span><span class="lineNoCov">          0 :         memset(&amp;crtc_state-&gt;dpll_hw_state, 0,</span>
<span class="lineNum">    1724 </span>            :                sizeof(crtc_state-&gt;dpll_hw_state));
<span class="lineNum">    1725 </span>            : 
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :         if (clock &gt; 270000)</span>
<span class="lineNum">    1727 </span><span class="lineNoCov">          0 :                 lanestagger = 0x18;</span>
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         else if (clock &gt; 135000)</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                 lanestagger = 0x0d;</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :         else if (clock &gt; 67000)</span>
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :                 lanestagger = 0x07;</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         else if (clock &gt; 33000)</span>
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :                 lanestagger = 0x04;</span>
<span class="lineNum">    1734 </span>            :         else
<span class="lineNum">    1735 </span>            :                 lanestagger = 0x02;
<span class="lineNum">    1736 </span>            : 
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.ebb0 =</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                 PORT_PLL_P1(clk_div.p1) | PORT_PLL_P2(clk_div.p2);</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll0 = clk_div.m2_int;</span>
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll1 = PORT_PLL_N(clk_div.n);</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll2 = clk_div.m2_frac;</span>
<span class="lineNum">    1742 </span>            : 
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         if (clk_div.m2_frac_en)</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                 crtc_state-&gt;dpll_hw_state.pll3 =</span>
<span class="lineNum">    1745 </span>            :                         PORT_PLL_M2_FRAC_ENABLE;
<span class="lineNum">    1746 </span>            : 
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll6 =</span>
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :                 prop_coef | PORT_PLL_INT_COEFF(int_coef);</span>
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll6 |=</span>
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :                 PORT_PLL_GAIN_CTL(gain_ctl);</span>
<span class="lineNum">    1751 </span>            : 
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll8 = targ_cnt;</span>
<span class="lineNum">    1753 </span>            : 
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll9 = 5 &lt;&lt; PORT_PLL_LOCK_THRESHOLD_SHIFT;</span>
<span class="lineNum">    1755 </span>            : 
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pll10 =</span>
<span class="lineNum">    1757 </span>            :                 PORT_PLL_DCO_AMP(PORT_PLL_DCO_AMP_DEFAULT)
<span class="lineNum">    1758 </span>            :                 | PORT_PLL_DCO_AMP_OVR_EN_H;
<span class="lineNum">    1759 </span>            : 
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.ebb4 = PORT_PLL_10BIT_CLK_ENABLE;</span>
<span class="lineNum">    1761 </span>            : 
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         crtc_state-&gt;dpll_hw_state.pcsdw12 =</span>
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :                 LANESTAGGER_STRAP_OVRD | lanestagger;</span>
<span class="lineNum">    1764 </span>            : 
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         pll = intel_get_shared_dpll(intel_crtc, crtc_state);</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         if (pll == NULL) {</span>
<span class="lineNum">    1767 </span>            :                 DRM_DEBUG_DRIVER(&quot;failed to find PLL for pipe %c\n&quot;,
<span class="lineNum">    1768 </span>            :                         pipe_name(intel_crtc-&gt;pipe));
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1770 </span>            :         }
<span class="lineNum">    1771 </span>            : 
<span class="lineNum">    1772 </span>            :         /* shared DPLL id 0 is DPLL A */
<span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         crtc_state-&gt;ddi_pll_sel = pll-&gt;id;</span>
<span class="lineNum">    1774 </span>            : 
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1777 </span>            : 
<span class="lineNum">    1778 </span>            : /*
<span class="lineNum">    1779 </span>            :  * Tries to find a *shared* PLL for the CRTC and store it in
<span class="lineNum">    1780 </span>            :  * intel_crtc-&gt;ddi_pll_sel.
<span class="lineNum">    1781 </span>            :  *
<span class="lineNum">    1782 </span>            :  * For private DPLLs, compute_config() should do the selection for us. This
<a name="1783"><span class="lineNum">    1783 </span>            :  * function should be folded into compute_config() eventually.</a>
<span class="lineNum">    1784 </span>            :  */
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 : bool intel_ddi_pll_select(struct intel_crtc *intel_crtc,</span>
<span class="lineNum">    1786 </span>            :                           struct intel_crtc_state *crtc_state)
<span class="lineNum">    1787 </span>            : {
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_crtc-&gt;base.dev;</span>
<span class="lineNum">    1789 </span>            :         struct intel_encoder *intel_encoder =
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 intel_ddi_get_crtc_new_encoder(crtc_state);</span>
<span class="lineNum">    1791 </span>            : 
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 return skl_ddi_pll_select(intel_crtc, crtc_state,</span>
<span class="lineNum">    1794 </span>            :                                           intel_encoder);
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 return bxt_ddi_pll_select(intel_crtc, crtc_state,</span>
<span class="lineNum">    1797 </span>            :                                           intel_encoder);
<span class="lineNum">    1798 </span>            :         else
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                 return hsw_ddi_pll_select(intel_crtc, crtc_state,</span>
<span class="lineNum">    1800 </span>            :                                           intel_encoder);
<a name="1801"><span class="lineNum">    1801 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1802 </span>            : 
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 : void intel_ddi_set_pipe_settings(struct drm_crtc *crtc)</span>
<span class="lineNum">    1804 </span>            : {
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :         struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);</span>
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         int type = intel_encoder-&gt;type;</span>
<span class="lineNum">    1810 </span>            :         uint32_t temp;
<span class="lineNum">    1811 </span>            : 
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP || type == INTEL_OUTPUT_DP_MST) {</span>
<span class="lineNum">    1813 </span>            :                 temp = TRANS_MSA_SYNC_CLK;
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 switch (intel_crtc-&gt;config-&gt;pipe_bpp) {</span>
<span class="lineNum">    1815 </span>            :                 case 18:
<span class="lineNum">    1816 </span>            :                         temp |= TRANS_MSA_6_BPC;
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1818 </span>            :                 case 24:
<span class="lineNum">    1819 </span>            :                         temp |= TRANS_MSA_8_BPC;
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1821 </span>            :                 case 30:
<span class="lineNum">    1822 </span>            :                         temp |= TRANS_MSA_10_BPC;
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1824 </span>            :                 case 36:
<span class="lineNum">    1825 </span>            :                         temp |= TRANS_MSA_12_BPC;
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1827 </span>            :                 default:
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                         BUG();</span>
<span class="lineNum">    1829 </span>            :                 }
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :                 I915_WRITE(TRANS_MSA_MISC(cpu_transcoder), temp);</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :         }</span>
<a name="1832"><span class="lineNum">    1832 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1833 </span>            : 
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 : void intel_ddi_set_vc_payload_alloc(struct drm_crtc *crtc, bool state)</span>
<span class="lineNum">    1835 </span>            : {
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1838 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    1840 </span>            :         uint32_t temp;
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         if (state == true)</span>
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DDI_DP_VC_PAYLOAD_ALLOC;</span>
<span class="lineNum">    1844 </span>            :         else
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :                 temp &amp;= ~TRANS_DDI_DP_VC_PAYLOAD_ALLOC;</span>
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         I915_WRITE(TRANS_DDI_FUNC_CTL(cpu_transcoder), temp);</span>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1848 </span>            : 
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 : void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc)</span>
<span class="lineNum">    1850 </span>            : {
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :         struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);</span>
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         enum pipe pipe = intel_crtc-&gt;pipe;</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(intel_encoder);</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         int type = intel_encoder-&gt;type;</span>
<span class="lineNum">    1860 </span>            :         uint32_t temp;
<span class="lineNum">    1861 </span>            : 
<span class="lineNum">    1862 </span>            :         /* Enable TRANS_DDI_FUNC_CTL for the pipe to work in HDMI mode */
<span class="lineNum">    1863 </span>            :         temp = TRANS_DDI_FUNC_ENABLE;
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         temp |= TRANS_DDI_SELECT_PORT(port);</span>
<span class="lineNum">    1865 </span>            : 
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         switch (intel_crtc-&gt;config-&gt;pipe_bpp) {</span>
<span class="lineNum">    1867 </span>            :         case 18:
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DDI_BPC_6;</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1870 </span>            :         case 24:
<span class="lineNum">    1871 </span>            :                 temp |= TRANS_DDI_BPC_8;
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1873 </span>            :         case 30:
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DDI_BPC_10;</span>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1876 </span>            :         case 36:
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DDI_BPC_12;</span>
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1879 </span>            :         default:
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :                 BUG();</span>
<span class="lineNum">    1881 </span>            :         }
<span class="lineNum">    1882 </span>            : 
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;base.adjusted_mode.flags &amp; DRM_MODE_FLAG_PVSYNC)</span>
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DDI_PVSYNC;</span>
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;base.adjusted_mode.flags &amp; DRM_MODE_FLAG_PHSYNC)</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DDI_PHSYNC;</span>
<span class="lineNum">    1887 </span>            : 
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         if (cpu_transcoder == TRANSCODER_EDP) {</span>
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 switch (pipe) {</span>
<span class="lineNum">    1890 </span>            :                 case PIPE_A:
<span class="lineNum">    1891 </span>            :                         /* On Haswell, can only use the always-on power well for
<span class="lineNum">    1892 </span>            :                          * eDP when not using the panel fitter, and when not
<span class="lineNum">    1893 </span>            :                          * using motion blur mitigation (which we don't
<span class="lineNum">    1894 </span>            :                          * support). */
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                         if (IS_HASWELL(dev) &amp;&amp;</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :                             (intel_crtc-&gt;config-&gt;pch_pfit.enabled ||</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :                              intel_crtc-&gt;config-&gt;pch_pfit.force_thru))</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                                 temp |= TRANS_DDI_EDP_INPUT_A_ONOFF;</span>
<span class="lineNum">    1899 </span>            :                         else
<span class="lineNum">    1900 </span>            :                                 temp |= TRANS_DDI_EDP_INPUT_A_ON;
<span class="lineNum">    1901 </span>            :                         break;
<span class="lineNum">    1902 </span>            :                 case PIPE_B:
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_EDP_INPUT_B_ONOFF;</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1905 </span>            :                 case PIPE_C:
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_EDP_INPUT_C_ONOFF;</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1908 </span>            :                 default:
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :                         BUG();</span>
<span class="lineNum">    1910 </span>            :                         break;
<span class="lineNum">    1911 </span>            :                 }
<span class="lineNum">    1912 </span>            :         }
<span class="lineNum">    1913 </span>            : 
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :                 if (intel_crtc-&gt;config-&gt;has_hdmi_sink)</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_MODE_SELECT_HDMI;</span>
<span class="lineNum">    1917 </span>            :                 else
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_MODE_SELECT_DVI;</span>
<span class="lineNum">    1919 </span>            : 
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_ANALOG) {</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 temp |= TRANS_DDI_MODE_SELECT_FDI;</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                 temp |= (intel_crtc-&gt;config-&gt;fdi_lanes - 1) &lt;&lt; 1;</span>
<span class="lineNum">    1923 </span>            : 
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_DISPLAYPORT ||</span>
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                    type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);</span>
<span class="lineNum">    1927 </span>            : 
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                 if (intel_dp-&gt;is_mst) {</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_MODE_SELECT_DP_MST;</span>
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_MODE_SELECT_DP_SST;</span>
<span class="lineNum">    1932 </span>            : 
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 temp |= DDI_PORT_WIDTH(intel_crtc-&gt;config-&gt;lane_count);</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_DP_MST) {</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                 struct intel_dp *intel_dp = &amp;enc_to_mst(encoder)-&gt;primary-&gt;dp;</span>
<span class="lineNum">    1936 </span>            : 
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :                 if (intel_dp-&gt;is_mst) {</span>
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_MODE_SELECT_DP_MST;</span>
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :                         temp |= TRANS_DDI_MODE_SELECT_DP_SST;</span>
<span class="lineNum">    1941 </span>            : 
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                 temp |= DDI_PORT_WIDTH(intel_crtc-&gt;config-&gt;lane_count);</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Invalid encoder type %d for pipe %c\n&quot;,</span>
<span class="lineNum">    1945 </span>            :                      intel_encoder-&gt;type, pipe_name(pipe));
<span class="lineNum">    1946 </span>            :         }
<span class="lineNum">    1947 </span>            : 
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :         I915_WRITE(TRANS_DDI_FUNC_CTL(cpu_transcoder), temp);</span>
<a name="1949"><span class="lineNum">    1949 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1950 </span>            : 
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 : void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1952 </span>            :                                        enum transcoder cpu_transcoder)
<span class="lineNum">    1953 </span>            : {
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         uint32_t reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :         uint32_t val = I915_READ(reg);</span>
<span class="lineNum">    1956 </span>            : 
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         val &amp;= ~(TRANS_DDI_FUNC_ENABLE | TRANS_DDI_PORT_MASK | TRANS_DDI_DP_VC_PAYLOAD_ALLOC);</span>
<span class="lineNum">    1958 </span>            :         val |= TRANS_DDI_PORT_NONE;
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :         I915_WRITE(reg, val);</span>
<a name="1960"><span class="lineNum">    1960 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1961 </span>            : 
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 : bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector)</span>
<span class="lineNum">    1963 </span>            : {
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :         struct drm_device *dev = intel_connector-&gt;base.dev;</span>
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         struct intel_encoder *intel_encoder = intel_connector-&gt;encoder;</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         int type = intel_connector-&gt;base.connector_type;</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(intel_encoder);</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :         enum pipe pipe = 0;</span>
<span class="lineNum">    1970 </span>            :         enum transcoder cpu_transcoder;
<span class="lineNum">    1971 </span>            :         enum intel_display_power_domain power_domain;
<span class="lineNum">    1972 </span>            :         uint32_t tmp;
<span class="lineNum">    1973 </span>            : 
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :         power_domain = intel_display_port_power_domain(intel_encoder);</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, power_domain))</span>
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :         if (!intel_encoder-&gt;get_hw_state(intel_encoder, &amp;pipe))</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1980 </span>            : 
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         if (port == PORT_A)</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                 cpu_transcoder = TRANSCODER_EDP;</span>
<span class="lineNum">    1983 </span>            :         else
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :                 cpu_transcoder = (enum transcoder) pipe;</span>
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         tmp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));</span>
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         switch (tmp &amp; TRANS_DDI_MODE_SELECT_MASK) {</span>
<span class="lineNum">    1989 </span>            :         case TRANS_DDI_MODE_SELECT_HDMI:
<span class="lineNum">    1990 </span>            :         case TRANS_DDI_MODE_SELECT_DVI:
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 return (type == DRM_MODE_CONNECTOR_HDMIA);</span>
<span class="lineNum">    1992 </span>            : 
<span class="lineNum">    1993 </span>            :         case TRANS_DDI_MODE_SELECT_DP_SST:
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 if (type == DRM_MODE_CONNECTOR_eDP)</span>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :                 return (type == DRM_MODE_CONNECTOR_DisplayPort);</span>
<span class="lineNum">    1997 </span>            :         case TRANS_DDI_MODE_SELECT_DP_MST:
<span class="lineNum">    1998 </span>            :                 /* if the transcoder is in MST state then
<span class="lineNum">    1999 </span>            :                  * connector isn't connected */
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2001 </span>            : 
<span class="lineNum">    2002 </span>            :         case TRANS_DDI_MODE_SELECT_FDI:
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :                 return (type == DRM_MODE_CONNECTOR_VGA);</span>
<span class="lineNum">    2004 </span>            : 
<span class="lineNum">    2005 </span>            :         default:
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2007 </span>            :         }
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2009 </span>            : 
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 : bool intel_ddi_get_hw_state(struct intel_encoder *encoder,</span>
<span class="lineNum">    2011 </span>            :                             enum pipe *pipe)
<span class="lineNum">    2012 </span>            : {
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(encoder);</span>
<span class="lineNum">    2016 </span>            :         enum intel_display_power_domain power_domain;
<span class="lineNum">    2017 </span>            :         u32 tmp;
<span class="lineNum">    2018 </span>            :         int i;
<span class="lineNum">    2019 </span>            : 
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :         power_domain = intel_display_port_power_domain(encoder);</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, power_domain))</span>
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2023 </span>            : 
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         tmp = I915_READ(DDI_BUF_CTL(port));</span>
<span class="lineNum">    2025 </span>            : 
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; DDI_BUF_CTL_ENABLE))</span>
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2028 </span>            : 
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :         if (port == PORT_A) {</span>
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :                 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));</span>
<span class="lineNum">    2031 </span>            : 
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :                 switch (tmp &amp; TRANS_DDI_EDP_INPUT_MASK) {</span>
<span class="lineNum">    2033 </span>            :                 case TRANS_DDI_EDP_INPUT_A_ON:
<span class="lineNum">    2034 </span>            :                 case TRANS_DDI_EDP_INPUT_A_ONOFF:
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                         *pipe = PIPE_A;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2037 </span>            :                 case TRANS_DDI_EDP_INPUT_B_ONOFF:
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                         *pipe = PIPE_B;</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2040 </span>            :                 case TRANS_DDI_EDP_INPUT_C_ONOFF:
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                         *pipe = PIPE_C;</span>
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2043 </span>            :                 }
<span class="lineNum">    2044 </span>            : 
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    2046 </span>            :         } else {
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                 for (i = TRANSCODER_A; i &lt;= TRANSCODER_C; i++) {</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                         tmp = I915_READ(TRANS_DDI_FUNC_CTL(i));</span>
<span class="lineNum">    2049 </span>            : 
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                         if ((tmp &amp; TRANS_DDI_PORT_MASK)</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                             == TRANS_DDI_SELECT_PORT(port)) {</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                                 if ((tmp &amp; TRANS_DDI_MODE_SELECT_MASK) == TRANS_DDI_MODE_SELECT_DP_MST)</span>
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :                                         return false;</span>
<span class="lineNum">    2054 </span>            : 
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :                                 *pipe = i;</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :                                 return true;</span>
<span class="lineNum">    2057 </span>            :                         }
<span class="lineNum">    2058 </span>            :                 }
<span class="lineNum">    2059 </span>            :         }
<span class="lineNum">    2060 </span>            : 
<span class="lineNum">    2061 </span>            :         DRM_DEBUG_KMS(&quot;No pipe for ddi port %c found\n&quot;, port_name(port));
<span class="lineNum">    2062 </span>            : 
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="2064"><span class="lineNum">    2064 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2065 </span>            : 
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 : void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    2067 </span>            : {
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = &amp;intel_crtc-&gt;base;</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(intel_encoder);</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    2074 </span>            : 
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         if (cpu_transcoder != TRANSCODER_EDP)</span>
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :                 I915_WRITE(TRANS_CLK_SEL(cpu_transcoder),</span>
<span class="lineNum">    2077 </span>            :                            TRANS_CLK_SEL_PORT(port));
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2079 </span>            : 
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 : void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc)</span>
<span class="lineNum">    2081 </span>            : {
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = intel_crtc-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = intel_crtc-&gt;config-&gt;cpu_transcoder;</span>
<span class="lineNum">    2084 </span>            : 
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         if (cpu_transcoder != TRANSCODER_EDP)</span>
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                 I915_WRITE(TRANS_CLK_SEL(cpu_transcoder),</span>
<span class="lineNum">    2087 </span>            :                            TRANS_CLK_SEL_DISABLED);
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2089 </span>            : 
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 : static void skl_ddi_set_iboost(struct drm_device *dev, u32 level,</span>
<span class="lineNum">    2091 </span>            :                                enum port port, int type)
<span class="lineNum">    2092 </span>            : {
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2094 </span>            :         const struct ddi_buf_trans *ddi_translations;
<span class="lineNum">    2095 </span>            :         uint8_t iboost;
<span class="lineNum">    2096 </span>            :         uint8_t dp_iboost, hdmi_iboost;
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         int n_entries;</span>
<span class="lineNum">    2098 </span>            :         u32 reg;
<span class="lineNum">    2099 </span>            : 
<span class="lineNum">    2100 </span>            :         /* VBT may override standard boost values */
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         dp_iboost = dev_priv-&gt;vbt.ddi_port_info[port].dp_boost_level;</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         hdmi_iboost = dev_priv-&gt;vbt.ddi_port_info[port].hdmi_boost_level;</span>
<span class="lineNum">    2103 </span>            : 
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_DISPLAYPORT) {</span>
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                 if (dp_iboost) {</span>
<span class="lineNum">    2106 </span>            :                         iboost = dp_iboost;
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :                         ddi_translations = skl_get_buf_trans_dp(dev, &amp;n_entries);</span>
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :                         iboost = ddi_translations[port].i_boost;</span>
<span class="lineNum">    2110 </span>            :                 }
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                 if (dp_iboost) {</span>
<span class="lineNum">    2113 </span>            :                         iboost = dp_iboost;
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :                         ddi_translations = skl_get_buf_trans_edp(dev, &amp;n_entries);</span>
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :                         iboost = ddi_translations[port].i_boost;</span>
<span class="lineNum">    2117 </span>            :                 }
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :                 if (hdmi_iboost) {</span>
<span class="lineNum">    2120 </span>            :                         iboost = hdmi_iboost;
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                         ddi_translations = skl_get_buf_trans_hdmi(dev, &amp;n_entries);</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                         iboost = ddi_translations[port].i_boost;</span>
<span class="lineNum">    2124 </span>            :                 }
<span class="lineNum">    2125 </span>            :         } else {
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2127 </span>            :         }
<span class="lineNum">    2128 </span>            : 
<span class="lineNum">    2129 </span>            :         /* Make sure that the requested I_boost is valid */
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :         if (iboost &amp;&amp; iboost != 0x1 &amp;&amp; iboost != 0x3 &amp;&amp; iboost != 0x7) {</span>
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid I_boost value %u\n&quot;, iboost);</span>
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2133 </span>            :         }
<span class="lineNum">    2134 </span>            : 
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :         reg = I915_READ(DISPIO_CR_TX_BMU_CR0);</span>
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :         reg &amp;= ~BALANCE_LEG_MASK(port);</span>
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :         reg &amp;= ~(1 &lt;&lt; (BALANCE_LEG_DISABLE_SHIFT + port));</span>
<span class="lineNum">    2138 </span>            : 
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         if (iboost)</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                 reg |= iboost &lt;&lt; BALANCE_LEG_SHIFT(port);</span>
<span class="lineNum">    2141 </span>            :         else
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                 reg |= 1 &lt;&lt; (BALANCE_LEG_DISABLE_SHIFT + port);</span>
<span class="lineNum">    2143 </span>            : 
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :         I915_WRITE(DISPIO_CR_TX_BMU_CR0, reg);</span>
<a name="2145"><span class="lineNum">    2145 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2146 </span>            : 
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 : static void bxt_ddi_vswing_sequence(struct drm_device *dev, u32 level,</span>
<span class="lineNum">    2148 </span>            :                                     enum port port, int type)
<span class="lineNum">    2149 </span>            : {
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2151 </span>            :         const struct bxt_ddi_buf_trans *ddi_translations;
<span class="lineNum">    2152 </span>            :         u32 n_entries, i;
<span class="lineNum">    2153 </span>            :         uint32_t val;
<span class="lineNum">    2154 </span>            : 
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_EDP &amp;&amp; dev_priv-&gt;edp_low_vswing) {</span>
<span class="lineNum">    2156 </span>            :                 n_entries = ARRAY_SIZE(bxt_ddi_translations_edp);
<span class="lineNum">    2157 </span>            :                 ddi_translations = bxt_ddi_translations_edp;
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_DISPLAYPORT</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                         || type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2160 </span>            :                 n_entries = ARRAY_SIZE(bxt_ddi_translations_dp);
<span class="lineNum">    2161 </span>            :                 ddi_translations = bxt_ddi_translations_dp;
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    2163 </span>            :                 n_entries = ARRAY_SIZE(bxt_ddi_translations_hdmi);
<span class="lineNum">    2164 </span>            :                 ddi_translations = bxt_ddi_translations_hdmi;
<span class="lineNum">    2165 </span>            :         } else {
<span class="lineNum">    2166 </span>            :                 DRM_DEBUG_KMS(&quot;Vswing programming not done for encoder %d\n&quot;,
<span class="lineNum">    2167 </span>            :                                 type);
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2169 </span>            :         }
<span class="lineNum">    2170 </span>            : 
<span class="lineNum">    2171 </span>            :         /* Check if default value has to be used */
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :         if (level &gt;= n_entries ||</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :             (type == INTEL_OUTPUT_HDMI &amp;&amp; level == HDMI_LEVEL_SHIFT_UNKNOWN)) {</span>
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; n_entries; i++) {</span>
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                         if (ddi_translations[i].default_index) {</span>
<span class="lineNum">    2176 </span>            :                                 level = i;
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2178 </span>            :                         }
<span class="lineNum">    2179 </span>            :                 }
<span class="lineNum">    2180 </span>            :         }
<span class="lineNum">    2181 </span>            : 
<span class="lineNum">    2182 </span>            :         /*
<span class="lineNum">    2183 </span>            :          * While we write to the group register to program all lanes at once we
<span class="lineNum">    2184 </span>            :          * can read only lane registers and we pick lanes 0/1 for that.
<span class="lineNum">    2185 </span>            :          */
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_PCS_DW10_LN01(port));</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :         val &amp;= ~(TX2_SWING_CALC_INIT | TX1_SWING_CALC_INIT);</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PCS_DW10_GRP(port), val);</span>
<span class="lineNum">    2189 </span>            : 
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_TX_DW2_LN0(port));</span>
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :         val &amp;= ~(MARGIN_000 | UNIQ_TRANS_SCALE);</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         val |= ddi_translations[level].margin &lt;&lt; MARGIN_000_SHIFT |</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                ddi_translations[level].scale &lt;&lt; UNIQ_TRANS_SCALE_SHIFT;</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_TX_DW2_GRP(port), val);</span>
<span class="lineNum">    2195 </span>            : 
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_TX_DW3_LN0(port));</span>
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :         val &amp;= ~SCALE_DCOMP_METHOD;</span>
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :         if (ddi_translations[level].enable)</span>
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :                 val |= SCALE_DCOMP_METHOD;</span>
<span class="lineNum">    2200 </span>            : 
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         if ((val &amp; UNIQUE_TRANGE_EN_METHOD) &amp;&amp; !(val &amp; SCALE_DCOMP_METHOD))</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Disabled scaling while ouniqetrangenmethod was set&quot;);</span>
<span class="lineNum">    2203 </span>            : 
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_TX_DW3_GRP(port), val);</span>
<span class="lineNum">    2205 </span>            : 
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_TX_DW4_LN0(port));</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :         val &amp;= ~DE_EMPHASIS;</span>
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :         val |= ddi_translations[level].deemphasis &lt;&lt; DEEMPH_SHIFT;</span>
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_TX_DW4_GRP(port), val);</span>
<span class="lineNum">    2210 </span>            : 
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_PCS_DW10_LN01(port));</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :         val |= TX2_SWING_CALC_INIT | TX1_SWING_CALC_INIT;</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PCS_DW10_GRP(port), val);</span>
<a name="2214"><span class="lineNum">    2214 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2215 </span>            : 
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 : static uint32_t translate_signal_level(int signal_levels)</span>
<span class="lineNum">    2217 </span>            : {
<span class="lineNum">    2218 </span>            :         uint32_t level;
<span class="lineNum">    2219 </span>            : 
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         switch (signal_levels) {</span>
<span class="lineNum">    2221 </span>            :         default:
<span class="lineNum">    2222 </span>            :                 DRM_DEBUG_KMS(&quot;Unsupported voltage swing/pre-emphasis level: 0x%x\n&quot;,
<span class="lineNum">    2223 </span>            :                               signal_levels);
<span class="lineNum">    2224 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0:
<span class="lineNum">    2225 </span>            :                 level = 0;
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2227 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1:
<span class="lineNum">    2228 </span>            :                 level = 1;
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2230 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2:
<span class="lineNum">    2231 </span>            :                 level = 2;
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2233 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_3:
<span class="lineNum">    2234 </span>            :                 level = 3;
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2236 </span>            : 
<span class="lineNum">    2237 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0:
<span class="lineNum">    2238 </span>            :                 level = 4;
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2240 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1:
<span class="lineNum">    2241 </span>            :                 level = 5;
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2243 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_2:
<span class="lineNum">    2244 </span>            :                 level = 6;
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2246 </span>            : 
<span class="lineNum">    2247 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0:
<span class="lineNum">    2248 </span>            :                 level = 7;
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2250 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1:
<span class="lineNum">    2251 </span>            :                 level = 8;
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2253 </span>            : 
<span class="lineNum">    2254 </span>            :         case DP_TRAIN_VOLTAGE_SWING_LEVEL_3 | DP_TRAIN_PRE_EMPH_LEVEL_0:
<span class="lineNum">    2255 </span>            :                 level = 9;
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2257 </span>            :         }
<span class="lineNum">    2258 </span>            : 
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :         return level;</span>
<a name="2260"><span class="lineNum">    2260 </span>            : }</a>
<span class="lineNum">    2261 </span>            : 
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 : uint32_t ddi_signal_levels(struct intel_dp *intel_dp)</span>
<span class="lineNum">    2263 </span>            : {
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         struct intel_digital_port *dport = dp_to_dig_port(intel_dp);</span>
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dport-&gt;base.base.dev;</span>
<span class="lineNum">    2266 </span>            :         struct intel_encoder *encoder = &amp;dport-&gt;base;
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :         uint8_t train_set = intel_dp-&gt;train_set[0];</span>
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :         int signal_levels = train_set &amp; (DP_TRAIN_VOLTAGE_SWING_MASK |</span>
<span class="lineNum">    2269 </span>            :                                          DP_TRAIN_PRE_EMPHASIS_MASK);
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :         enum port port = dport-&gt;port;</span>
<span class="lineNum">    2271 </span>            :         uint32_t level;
<span class="lineNum">    2272 </span>            : 
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         level = translate_signal_level(signal_levels);</span>
<span class="lineNum">    2274 </span>            : 
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :                 skl_ddi_set_iboost(dev, level, port, encoder-&gt;type);</span>
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                 bxt_ddi_vswing_sequence(dev, level, port, encoder-&gt;type);</span>
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         return DDI_BUF_TRANS_SELECT(level);</span>
<a name="2281"><span class="lineNum">    2281 </span>            : }</a>
<span class="lineNum">    2282 </span>            : 
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 : static void intel_ddi_pre_enable(struct intel_encoder *intel_encoder)</span>
<span class="lineNum">    2284 </span>            : {
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :         struct intel_crtc *crtc = to_intel_crtc(encoder-&gt;crtc);</span>
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(intel_encoder);</span>
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :         int type = intel_encoder-&gt;type;</span>
<span class="lineNum">    2291 </span>            :         int hdmi_level;
<span class="lineNum">    2292 </span>            : 
<span class="lineNum">    2293 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                 intel_edp_panel_on(intel_dp);</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2297 </span>            : 
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :                 uint32_t dpll = crtc-&gt;config-&gt;ddi_pll_sel;</span>
<span class="lineNum">    2300 </span>            :                 uint32_t val;
<span class="lineNum">    2301 </span>            : 
<span class="lineNum">    2302 </span>            :                 /*
<span class="lineNum">    2303 </span>            :                  * DPLL0 is used for eDP and is the only &quot;private&quot; DPLL (as
<span class="lineNum">    2304 </span>            :                  * opposed to shared) on SKL
<span class="lineNum">    2305 </span>            :                  */
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                 if (type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                         WARN_ON(dpll != SKL_DPLL0);</span>
<span class="lineNum">    2308 </span>            : 
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                         val = I915_READ(DPLL_CTRL1);</span>
<span class="lineNum">    2310 </span>            : 
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                         val &amp;= ~(DPLL_CTRL1_HDMI_MODE(dpll) |</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                                  DPLL_CTRL1_SSC(dpll) |</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                                  DPLL_CTRL1_LINK_RATE_MASK(dpll));</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                         val |= crtc-&gt;config-&gt;dpll_hw_state.ctrl1 &lt;&lt; (dpll * 6);</span>
<span class="lineNum">    2315 </span>            : 
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                         I915_WRITE(DPLL_CTRL1, val);</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                         POSTING_READ(DPLL_CTRL1);</span>
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2319 </span>            : 
<span class="lineNum">    2320 </span>            :                 /* DDI -&gt; PLL mapping  */
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :                 val = I915_READ(DPLL_CTRL2);</span>
<span class="lineNum">    2322 </span>            : 
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                 val &amp;= ~(DPLL_CTRL2_DDI_CLK_OFF(port) |</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                         DPLL_CTRL2_DDI_CLK_SEL_MASK(port));</span>
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                 val |= (DPLL_CTRL2_DDI_CLK_SEL(dpll, port) |</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                         DPLL_CTRL2_DDI_SEL_OVERRIDE(port));</span>
<span class="lineNum">    2327 </span>            : 
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                 I915_WRITE(DPLL_CTRL2, val);</span>
<span class="lineNum">    2329 </span>            : 
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &lt; 9) {</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                 WARN_ON(crtc-&gt;config-&gt;ddi_pll_sel == PORT_CLK_SEL_NONE);</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                 I915_WRITE(PORT_CLK_SEL(port), crtc-&gt;config-&gt;ddi_pll_sel);</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2334 </span>            : 
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);</span>
<span class="lineNum">    2337 </span>            : 
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                 intel_dp_set_link_params(intel_dp, crtc-&gt;config);</span>
<span class="lineNum">    2339 </span>            : 
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 intel_ddi_init_dp_buf_reg(intel_encoder);</span>
<span class="lineNum">    2341 </span>            : 
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);</span>
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                 intel_dp_start_link_train(intel_dp);</span>
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 :                 if (port != PORT_A || INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                         intel_dp_stop_link_train(intel_dp);</span>
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                 struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder);</span>
<span class="lineNum">    2348 </span>            : 
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                 if (IS_BROXTON(dev)) {</span>
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                         hdmi_level = dev_priv-&gt;vbt.</span>
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                                 ddi_port_info[port].hdmi_level_shift;</span>
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                         bxt_ddi_vswing_sequence(dev, hdmi_level, port,</span>
<span class="lineNum">    2353 </span>            :                                         INTEL_OUTPUT_HDMI);
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                 intel_hdmi-&gt;set_infoframes(encoder,</span>
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                                            crtc-&gt;config-&gt;has_hdmi_sink,</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                                            &amp;crtc-&gt;config-&gt;base.adjusted_mode);</span>
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :         }</span>
<a name="2359"><span class="lineNum">    2359 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2360 </span>            : 
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 : static void intel_ddi_post_disable(struct intel_encoder *intel_encoder)</span>
<span class="lineNum">    2362 </span>            : {
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(intel_encoder);</span>
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :         int type = intel_encoder-&gt;type;</span>
<span class="lineNum">    2368 </span>            :         uint32_t val;
<span class="lineNum">    2369 </span>            :         bool wait = false;
<span class="lineNum">    2370 </span>            : 
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :         val = I915_READ(DDI_BUF_CTL(port));</span>
<span class="lineNum">    2372 </span><span class="lineNoCov">          0 :         if (val &amp; DDI_BUF_CTL_ENABLE) {</span>
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :                 val &amp;= ~DDI_BUF_CTL_ENABLE;</span>
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :                 I915_WRITE(DDI_BUF_CTL(port), val);</span>
<span class="lineNum">    2375 </span>            :                 wait = true;
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2377 </span>            : 
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :         val = I915_READ(DP_TP_CTL(port));</span>
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 :         val &amp;= ~(DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_MASK);</span>
<span class="lineNum">    2380 </span>            :         val |= DP_TP_CTL_LINK_TRAIN_PAT1;
<span class="lineNum">    2381 </span><span class="lineNoCov">          0 :         I915_WRITE(DP_TP_CTL(port), val);</span>
<span class="lineNum">    2382 </span>            : 
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         if (wait)</span>
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                 intel_wait_ddi_buf_idle(dev_priv, port);</span>
<span class="lineNum">    2385 </span>            : 
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_DISPLAYPORT || type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :                 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);</span>
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :                 intel_edp_panel_vdd_on(intel_dp);</span>
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                 intel_edp_panel_off(intel_dp);</span>
<span class="lineNum">    2391 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2392 </span>            : 
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">    2394 </span><span class="lineNoCov">          0 :                 I915_WRITE(DPLL_CTRL2, (I915_READ(DPLL_CTRL2) |</span>
<span class="lineNum">    2395 </span>            :                                         DPLL_CTRL2_DDI_CLK_OFF(port)));
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &lt; 9)</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                 I915_WRITE(PORT_CLK_SEL(port), PORT_CLK_SEL_NONE);</span>
<a name="2398"><span class="lineNum">    2398 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2399 </span>            : 
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 : static void intel_enable_ddi(struct intel_encoder *intel_encoder)</span>
<span class="lineNum">    2401 </span>            : {
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = encoder-&gt;crtc;</span>
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :         enum port port = intel_ddi_get_encoder_port(intel_encoder);</span>
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :         int type = intel_encoder-&gt;type;</span>
<span class="lineNum">    2409 </span>            : 
<span class="lineNum">    2410 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_HDMI) {</span>
<span class="lineNum">    2411 </span>            :                 struct intel_digital_port *intel_dig_port =
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :                         enc_to_dig_port(encoder);</span>
<span class="lineNum">    2413 </span>            : 
<span class="lineNum">    2414 </span>            :                 /* In HDMI/DVI mode, the port width, and swing/emphasis values
<span class="lineNum">    2415 </span>            :                  * are ignored so nothing special needs to be done besides
<span class="lineNum">    2416 </span>            :                  * enabling the port.
<span class="lineNum">    2417 </span>            :                  */
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                 I915_WRITE(DDI_BUF_CTL(port),</span>
<span class="lineNum">    2419 </span>            :                            intel_dig_port-&gt;saved_port_bits |
<span class="lineNum">    2420 </span>            :                            DDI_BUF_CTL_ENABLE);
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :         } else if (type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);</span>
<span class="lineNum">    2423 </span>            : 
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                 if (port == PORT_A &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 9)</span>
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 :                         intel_dp_stop_link_train(intel_dp);</span>
<span class="lineNum">    2426 </span>            : 
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :                 intel_edp_backlight_on(intel_dp);</span>
<span class="lineNum">    2428 </span><span class="lineNoCov">          0 :                 intel_psr_enable(intel_dp);</span>
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                 intel_edp_drrs_enable(intel_dp);</span>
<span class="lineNum">    2430 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2431 </span>            : 
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_audio) {</span>
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :                 intel_display_power_get(dev_priv, POWER_DOMAIN_AUDIO);</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :                 intel_audio_codec_enable(intel_encoder);</span>
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :         }</span>
<a name="2436"><span class="lineNum">    2436 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2437 </span>            : 
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 : static void intel_disable_ddi(struct intel_encoder *intel_encoder)</span>
<span class="lineNum">    2439 </span>            : {
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :         struct drm_crtc *crtc = encoder-&gt;crtc;</span>
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);</span>
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :         int type = intel_encoder-&gt;type;</span>
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2446 </span>            : 
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :         if (intel_crtc-&gt;config-&gt;has_audio) {</span>
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :                 intel_audio_codec_disable(intel_encoder);</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :                 intel_display_power_put(dev_priv, POWER_DOMAIN_AUDIO);</span>
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2451 </span>            : 
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_EDP) {</span>
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 :                 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);</span>
<span class="lineNum">    2454 </span>            : 
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                 intel_edp_drrs_disable(intel_dp);</span>
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :                 intel_psr_disable(intel_dp);</span>
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :                 intel_edp_backlight_off(intel_dp);</span>
<span class="lineNum">    2458 </span><span class="lineNoCov">          0 :         }</span>
<a name="2459"><span class="lineNum">    2459 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2460 </span>            : 
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 : static void hsw_ddi_wrpll_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2462 </span>            :                                struct intel_shared_dpll *pll)
<span class="lineNum">    2463 </span>            : {
<span class="lineNum">    2464 </span><span class="lineNoCov">          0 :         I915_WRITE(WRPLL_CTL(pll-&gt;id), pll-&gt;config.hw_state.wrpll);</span>
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 :         POSTING_READ(WRPLL_CTL(pll-&gt;id));</span>
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         udelay(20);</span>
<a name="2467"><span class="lineNum">    2467 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2468 </span>            : 
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 : static void hsw_ddi_spll_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2470 </span>            :                                 struct intel_shared_dpll *pll)
<span class="lineNum">    2471 </span>            : {
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :         I915_WRITE(SPLL_CTL, pll-&gt;config.hw_state.spll);</span>
<span class="lineNum">    2473 </span><span class="lineNoCov">          0 :         POSTING_READ(SPLL_CTL);</span>
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :         udelay(20);</span>
<a name="2475"><span class="lineNum">    2475 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2476 </span>            : 
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 : static void hsw_ddi_wrpll_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2478 </span>            :                                   struct intel_shared_dpll *pll)
<span class="lineNum">    2479 </span>            : {
<span class="lineNum">    2480 </span>            :         uint32_t val;
<span class="lineNum">    2481 </span>            : 
<span class="lineNum">    2482 </span><span class="lineNoCov">          0 :         val = I915_READ(WRPLL_CTL(pll-&gt;id));</span>
<span class="lineNum">    2483 </span><span class="lineNoCov">          0 :         I915_WRITE(WRPLL_CTL(pll-&gt;id), val &amp; ~WRPLL_PLL_ENABLE);</span>
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         POSTING_READ(WRPLL_CTL(pll-&gt;id));</span>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2486 </span>            : 
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 : static void hsw_ddi_spll_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2488 </span>            :                                  struct intel_shared_dpll *pll)
<span class="lineNum">    2489 </span>            : {
<span class="lineNum">    2490 </span>            :         uint32_t val;
<span class="lineNum">    2491 </span>            : 
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :         val = I915_READ(SPLL_CTL);</span>
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :         I915_WRITE(SPLL_CTL, val &amp; ~SPLL_PLL_ENABLE);</span>
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         POSTING_READ(SPLL_CTL);</span>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2496 </span>            : 
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 : static bool hsw_ddi_wrpll_get_hw_state(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2498 </span>            :                                        struct intel_shared_dpll *pll,
<span class="lineNum">    2499 </span>            :                                        struct intel_dpll_hw_state *hw_state)
<span class="lineNum">    2500 </span>            : {
<span class="lineNum">    2501 </span>            :         uint32_t val;
<span class="lineNum">    2502 </span>            : 
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS))</span>
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2505 </span>            : 
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :         val = I915_READ(WRPLL_CTL(pll-&gt;id));</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :         hw_state-&gt;wrpll = val;</span>
<span class="lineNum">    2508 </span>            : 
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :         return val &amp; WRPLL_PLL_ENABLE;</span>
<a name="2510"><span class="lineNum">    2510 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2511 </span>            : 
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 : static bool hsw_ddi_spll_get_hw_state(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2513 </span>            :                                       struct intel_shared_dpll *pll,
<span class="lineNum">    2514 </span>            :                                       struct intel_dpll_hw_state *hw_state)
<span class="lineNum">    2515 </span>            : {
<span class="lineNum">    2516 </span>            :         uint32_t val;
<span class="lineNum">    2517 </span>            : 
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS))</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2520 </span>            : 
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :         val = I915_READ(SPLL_CTL);</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         hw_state-&gt;spll = val;</span>
<span class="lineNum">    2523 </span>            : 
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :         return val &amp; SPLL_PLL_ENABLE;</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2526 </span>            : 
<span class="lineNum">    2527 </span>            : 
<span class="lineNum">    2528 </span>            : static const char * const hsw_ddi_pll_names[] = {
<span class="lineNum">    2529 </span>            :         &quot;WRPLL 1&quot;,
<span class="lineNum">    2530 </span>            :         &quot;WRPLL 2&quot;,
<span class="lineNum">    2531 </span>            :         &quot;SPLL&quot;
<a name="2532"><span class="lineNum">    2532 </span>            : };</a>
<span class="lineNum">    2533 </span>            : 
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 : static void hsw_shared_dplls_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2535 </span>            : {
<span class="lineNum">    2536 </span>            :         int i;
<span class="lineNum">    2537 </span>            : 
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         dev_priv-&gt;num_shared_dpll = 3;</span>
<span class="lineNum">    2539 </span>            : 
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">    2541 </span>            :                 dev_priv-&gt;shared_dplls[i].id = i;
<span class="lineNum">    2542 </span>            :                 dev_priv-&gt;shared_dplls[i].name = hsw_ddi_pll_names[i];
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].disable = hsw_ddi_wrpll_disable;</span>
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].enable = hsw_ddi_wrpll_enable;</span>
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].get_hw_state =</span>
<span class="lineNum">    2546 </span>            :                         hsw_ddi_wrpll_get_hw_state;
<span class="lineNum">    2547 </span>            :         }
<span class="lineNum">    2548 </span>            : 
<span class="lineNum">    2549 </span>            :         /* SPLL is special, but needs to be initialized anyway.. */
<span class="lineNum">    2550 </span>            :         dev_priv-&gt;shared_dplls[i].id = i;
<span class="lineNum">    2551 </span>            :         dev_priv-&gt;shared_dplls[i].name = hsw_ddi_pll_names[i];
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :         dev_priv-&gt;shared_dplls[i].disable = hsw_ddi_spll_disable;</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :         dev_priv-&gt;shared_dplls[i].enable = hsw_ddi_spll_enable;</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :         dev_priv-&gt;shared_dplls[i].get_hw_state = hsw_ddi_spll_get_hw_state;</span>
<span class="lineNum">    2555 </span>            : 
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2557 </span>            : 
<span class="lineNum">    2558 </span>            : static const char * const skl_ddi_pll_names[] = {
<span class="lineNum">    2559 </span>            :         &quot;DPLL 1&quot;,
<span class="lineNum">    2560 </span>            :         &quot;DPLL 2&quot;,
<span class="lineNum">    2561 </span>            :         &quot;DPLL 3&quot;,
<span class="lineNum">    2562 </span>            : };
<span class="lineNum">    2563 </span>            : 
<span class="lineNum">    2564 </span>            : struct skl_dpll_regs {
<span class="lineNum">    2565 </span>            :         u32 ctl, cfgcr1, cfgcr2;
<span class="lineNum">    2566 </span>            : };
<span class="lineNum">    2567 </span>            : 
<span class="lineNum">    2568 </span>            : /* this array is indexed by the *shared* pll id */
<span class="lineNum">    2569 </span>            : static const struct skl_dpll_regs skl_dpll_regs[3] = {
<span class="lineNum">    2570 </span>            :         {
<span class="lineNum">    2571 </span>            :                 /* DPLL 1 */
<span class="lineNum">    2572 </span>            :                 .ctl = LCPLL2_CTL,
<span class="lineNum">    2573 </span>            :                 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL1),
<span class="lineNum">    2574 </span>            :                 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL1),
<span class="lineNum">    2575 </span>            :         },
<span class="lineNum">    2576 </span>            :         {
<span class="lineNum">    2577 </span>            :                 /* DPLL 2 */
<span class="lineNum">    2578 </span>            :                 .ctl = WRPLL_CTL1,
<span class="lineNum">    2579 </span>            :                 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL2),
<span class="lineNum">    2580 </span>            :                 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL2),
<span class="lineNum">    2581 </span>            :         },
<span class="lineNum">    2582 </span>            :         {
<span class="lineNum">    2583 </span>            :                 /* DPLL 3 */
<span class="lineNum">    2584 </span>            :                 .ctl = WRPLL_CTL2,
<span class="lineNum">    2585 </span>            :                 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL3),
<span class="lineNum">    2586 </span>            :                 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL3),
<span class="lineNum">    2587 </span>            :         },
<a name="2588"><span class="lineNum">    2588 </span>            : };</a>
<span class="lineNum">    2589 </span>            : 
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 : static void skl_ddi_pll_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2591 </span>            :                                struct intel_shared_dpll *pll)
<span class="lineNum">    2592 </span>            : {
<span class="lineNum">    2593 </span>            :         uint32_t val;
<span class="lineNum">    2594 </span>            :         unsigned int dpll;
<span class="lineNum">    2595 </span>            :         const struct skl_dpll_regs *regs = skl_dpll_regs;
<span class="lineNum">    2596 </span>            : 
<span class="lineNum">    2597 </span>            :         /* DPLL0 is not part of the shared DPLLs, so pll-&gt;id is 0 for DPLL1 */
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :         dpll = pll-&gt;id + 1;</span>
<span class="lineNum">    2599 </span>            : 
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         val = I915_READ(DPLL_CTRL1);</span>
<span class="lineNum">    2601 </span>            : 
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         val &amp;= ~(DPLL_CTRL1_HDMI_MODE(dpll) | DPLL_CTRL1_SSC(dpll) |</span>
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                  DPLL_CTRL1_LINK_RATE_MASK(dpll));</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :         val |= pll-&gt;config.hw_state.ctrl1 &lt;&lt; (dpll * 6);</span>
<span class="lineNum">    2605 </span>            : 
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :         I915_WRITE(DPLL_CTRL1, val);</span>
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :         POSTING_READ(DPLL_CTRL1);</span>
<span class="lineNum">    2608 </span>            : 
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         I915_WRITE(regs[pll-&gt;id].cfgcr1, pll-&gt;config.hw_state.cfgcr1);</span>
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 :         I915_WRITE(regs[pll-&gt;id].cfgcr2, pll-&gt;config.hw_state.cfgcr2);</span>
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :         POSTING_READ(regs[pll-&gt;id].cfgcr1);</span>
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :         POSTING_READ(regs[pll-&gt;id].cfgcr2);</span>
<span class="lineNum">    2613 </span>            : 
<span class="lineNum">    2614 </span>            :         /* the enable bit is always bit 31 */
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :         I915_WRITE(regs[pll-&gt;id].ctl,</span>
<span class="lineNum">    2616 </span>            :                    I915_READ(regs[pll-&gt;id].ctl) | LCPLL_PLL_ENABLE);
<span class="lineNum">    2617 </span>            : 
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(DPLL_STATUS) &amp; DPLL_LOCK(dpll), 5))</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DPLL %d not locked\n&quot;, dpll);</span>
<a name="2620"><span class="lineNum">    2620 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2621 </span>            : 
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 : static void skl_ddi_pll_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2623 </span>            :                                 struct intel_shared_dpll *pll)
<span class="lineNum">    2624 </span>            : {
<span class="lineNum">    2625 </span>            :         const struct skl_dpll_regs *regs = skl_dpll_regs;
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span>            :         /* the enable bit is always bit 31 */
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :         I915_WRITE(regs[pll-&gt;id].ctl,</span>
<span class="lineNum">    2629 </span>            :                    I915_READ(regs[pll-&gt;id].ctl) &amp; ~LCPLL_PLL_ENABLE);
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :         POSTING_READ(regs[pll-&gt;id].ctl);</span>
<a name="2631"><span class="lineNum">    2631 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2632 </span>            : 
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 : static bool skl_ddi_pll_get_hw_state(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2634 </span>            :                                      struct intel_shared_dpll *pll,
<span class="lineNum">    2635 </span>            :                                      struct intel_dpll_hw_state *hw_state)
<span class="lineNum">    2636 </span>            : {
<span class="lineNum">    2637 </span>            :         uint32_t val;
<span class="lineNum">    2638 </span>            :         unsigned int dpll;
<span class="lineNum">    2639 </span>            :         const struct skl_dpll_regs *regs = skl_dpll_regs;
<span class="lineNum">    2640 </span>            : 
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS))</span>
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2643 </span>            : 
<span class="lineNum">    2644 </span>            :         /* DPLL0 is not part of the shared DPLLs, so pll-&gt;id is 0 for DPLL1 */
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :         dpll = pll-&gt;id + 1;</span>
<span class="lineNum">    2646 </span>            : 
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :         val = I915_READ(regs[pll-&gt;id].ctl);</span>
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :         if (!(val &amp; LCPLL_PLL_ENABLE))</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2650 </span>            : 
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :         val = I915_READ(DPLL_CTRL1);</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :         hw_state-&gt;ctrl1 = (val &gt;&gt; (dpll * 6)) &amp; 0x3f;</span>
<span class="lineNum">    2653 </span>            : 
<span class="lineNum">    2654 </span>            :         /* avoid reading back stale values if HDMI mode is not enabled */
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :         if (val &amp; DPLL_CTRL1_HDMI_MODE(dpll)) {</span>
<span class="lineNum">    2656 </span><span class="lineNoCov">          0 :                 hw_state-&gt;cfgcr1 = I915_READ(regs[pll-&gt;id].cfgcr1);</span>
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                 hw_state-&gt;cfgcr2 = I915_READ(regs[pll-&gt;id].cfgcr2);</span>
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2659 </span>            : 
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="2661"><span class="lineNum">    2661 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2662 </span>            : 
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 : static void skl_shared_dplls_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2664 </span>            : {
<span class="lineNum">    2665 </span>            :         int i;
<span class="lineNum">    2666 </span>            : 
<span class="lineNum">    2667 </span><span class="lineNoCov">          0 :         dev_priv-&gt;num_shared_dpll = 3;</span>
<span class="lineNum">    2668 </span>            : 
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].id = i;</span>
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].name = skl_ddi_pll_names[i];</span>
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].disable = skl_ddi_pll_disable;</span>
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].enable = skl_ddi_pll_enable;</span>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].get_hw_state =</span>
<span class="lineNum">    2675 </span>            :                         skl_ddi_pll_get_hw_state;
<span class="lineNum">    2676 </span>            :         }
<a name="2677"><span class="lineNum">    2677 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2678 </span>            : 
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 : static void broxton_phy_init(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2680 </span>            :                              enum dpio_phy phy)
<span class="lineNum">    2681 </span>            : {
<span class="lineNum">    2682 </span>            :         enum port port;
<span class="lineNum">    2683 </span>            :         uint32_t val;
<span class="lineNum">    2684 </span>            : 
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_P_CR_GT_DISP_PWRON);</span>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :         val |= GT_DISPLAY_POWER_ON(phy);</span>
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_P_CR_GT_DISP_PWRON, val);</span>
<span class="lineNum">    2688 </span>            : 
<span class="lineNum">    2689 </span>            :         /* Considering 10ms timeout until BSpec is updated */
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(BXT_PORT_CL1CM_DW0(phy)) &amp; PHY_POWER_GOOD, 10))</span>
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout during PHY%d power on\n&quot;, phy);</span>
<span class="lineNum">    2692 </span>            : 
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :         for (port =  (phy == DPIO_PHY0 ? PORT_B : PORT_A);</span>
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :              port &lt;= (phy == DPIO_PHY0 ? PORT_C : PORT_A); port++) {</span>
<span class="lineNum">    2695 </span>            :                 int lane;
<span class="lineNum">    2696 </span>            : 
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :                 for (lane = 0; lane &lt; 4; lane++) {</span>
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :                         val = I915_READ(BXT_PORT_TX_DW14_LN(port, lane));</span>
<span class="lineNum">    2699 </span>            :                         /*
<span class="lineNum">    2700 </span>            :                          * Note that on CHV this flag is called UPAR, but has
<span class="lineNum">    2701 </span>            :                          * the same function.
<span class="lineNum">    2702 </span>            :                          */
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :                         val &amp;= ~LATENCY_OPTIM;</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :                         if (lane != 1)</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :                                 val |= LATENCY_OPTIM;</span>
<span class="lineNum">    2706 </span>            : 
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :                         I915_WRITE(BXT_PORT_TX_DW14_LN(port, lane), val);</span>
<span class="lineNum">    2708 </span>            :                 }
<span class="lineNum">    2709 </span>            :         }
<span class="lineNum">    2710 </span>            : 
<span class="lineNum">    2711 </span>            :         /* Program PLL Rcomp code offset */
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_CL1CM_DW9(phy));</span>
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :         val &amp;= ~IREF0RC_OFFSET_MASK;</span>
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :         val |= 0xE4 &lt;&lt; IREF0RC_OFFSET_SHIFT;</span>
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_CL1CM_DW9(phy), val);</span>
<span class="lineNum">    2716 </span>            : 
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_CL1CM_DW10(phy));</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :         val &amp;= ~IREF1RC_OFFSET_MASK;</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         val |= 0xE4 &lt;&lt; IREF1RC_OFFSET_SHIFT;</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_CL1CM_DW10(phy), val);</span>
<span class="lineNum">    2721 </span>            : 
<span class="lineNum">    2722 </span>            :         /* Program power gating */
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_CL1CM_DW28(phy));</span>
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :         val |= OCL1_POWER_DOWN_EN | DW28_OLDO_DYN_PWR_DOWN_EN |</span>
<span class="lineNum">    2725 </span>            :                 SUS_CLK_CONFIG;
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_CL1CM_DW28(phy), val);</span>
<span class="lineNum">    2727 </span>            : 
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :         if (phy == DPIO_PHY0) {</span>
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                 val = I915_READ(BXT_PORT_CL2CM_DW6_BC);</span>
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :                 val |= DW6_OLDO_DYN_PWR_DOWN_EN;</span>
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :                 I915_WRITE(BXT_PORT_CL2CM_DW6_BC, val);</span>
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2733 </span>            : 
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_CL1CM_DW30(phy));</span>
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :         val &amp;= ~OCL2_LDOFUSE_PWR_DIS;</span>
<span class="lineNum">    2736 </span>            :         /*
<span class="lineNum">    2737 </span>            :          * On PHY1 disable power on the second channel, since no port is
<span class="lineNum">    2738 </span>            :          * connected there. On PHY0 both channels have a port, so leave it
<span class="lineNum">    2739 </span>            :          * enabled.
<span class="lineNum">    2740 </span>            :          * TODO: port C is only connected on BXT-P, so on BXT0/1 we should
<span class="lineNum">    2741 </span>            :          * power down the second channel on PHY0 as well.
<span class="lineNum">    2742 </span>            :          */
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         if (phy == DPIO_PHY1)</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :                 val |= OCL2_LDOFUSE_PWR_DIS;</span>
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_CL1CM_DW30(phy), val);</span>
<span class="lineNum">    2746 </span>            : 
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         if (phy == DPIO_PHY0) {</span>
<span class="lineNum">    2748 </span>            :                 uint32_t grc_code;
<span class="lineNum">    2749 </span>            :                 /*
<span class="lineNum">    2750 </span>            :                  * PHY0 isn't connected to an RCOMP resistor so copy over
<span class="lineNum">    2751 </span>            :                  * the corresponding calibrated value from PHY1, and disable
<span class="lineNum">    2752 </span>            :                  * the automatic calibration on PHY0.
<span class="lineNum">    2753 </span>            :                  */
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :                 if (wait_for(I915_READ(BXT_PORT_REF_DW3(DPIO_PHY1)) &amp; GRC_DONE,</span>
<span class="lineNum">    2755 </span>            :                              10))
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;timeout waiting for PHY1 GRC\n&quot;);</span>
<span class="lineNum">    2757 </span>            : 
<span class="lineNum">    2758 </span><span class="lineNoCov">          0 :                 val = I915_READ(BXT_PORT_REF_DW6(DPIO_PHY1));</span>
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                 val = (val &amp; GRC_CODE_MASK) &gt;&gt; GRC_CODE_SHIFT;</span>
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :                 grc_code = val &lt;&lt; GRC_CODE_FAST_SHIFT |</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :                            val &lt;&lt; GRC_CODE_SLOW_SHIFT |</span>
<span class="lineNum">    2762 </span>            :                            val;
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :                 I915_WRITE(BXT_PORT_REF_DW6(DPIO_PHY0), grc_code);</span>
<span class="lineNum">    2764 </span>            : 
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :                 val = I915_READ(BXT_PORT_REF_DW8(DPIO_PHY0));</span>
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :                 val |= GRC_DIS | GRC_RDY_OVRD;</span>
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 I915_WRITE(BXT_PORT_REF_DW8(DPIO_PHY0), val);</span>
<span class="lineNum">    2768 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2769 </span>            : 
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PHY_CTL_FAMILY(phy));</span>
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :         val |= COMMON_RESET_DIS;</span>
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PHY_CTL_FAMILY(phy), val);</span>
<a name="2773"><span class="lineNum">    2773 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2774 </span>            : 
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 : void broxton_ddi_phy_init(struct drm_device *dev)</span>
<span class="lineNum">    2776 </span>            : {
<span class="lineNum">    2777 </span>            :         /* Enable PHY1 first since it provides Rcomp for PHY0 */
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :         broxton_phy_init(dev-&gt;dev_private, DPIO_PHY1);</span>
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         broxton_phy_init(dev-&gt;dev_private, DPIO_PHY0);</span>
<a name="2780"><span class="lineNum">    2780 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2781 </span>            : 
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 : static void broxton_phy_uninit(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2783 </span>            :                                enum dpio_phy phy)
<span class="lineNum">    2784 </span>            : {
<span class="lineNum">    2785 </span>            :         uint32_t val;
<span class="lineNum">    2786 </span>            : 
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PHY_CTL_FAMILY(phy));</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :         val &amp;= ~COMMON_RESET_DIS;</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PHY_CTL_FAMILY(phy), val);</span>
<a name="2790"><span class="lineNum">    2790 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2791 </span>            : 
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 : void broxton_ddi_phy_uninit(struct drm_device *dev)</span>
<span class="lineNum">    2793 </span>            : {
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2795 </span>            : 
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :         broxton_phy_uninit(dev_priv, DPIO_PHY1);</span>
<span class="lineNum">    2797 </span><span class="lineNoCov">          0 :         broxton_phy_uninit(dev_priv, DPIO_PHY0);</span>
<span class="lineNum">    2798 </span>            : 
<span class="lineNum">    2799 </span>            :         /* FIXME: do this in broxton_phy_uninit per phy */
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_P_CR_GT_DISP_PWRON, 0);</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2802 </span>            : 
<span class="lineNum">    2803 </span>            : static const char * const bxt_ddi_pll_names[] = {
<span class="lineNum">    2804 </span>            :         &quot;PORT PLL A&quot;,
<span class="lineNum">    2805 </span>            :         &quot;PORT PLL B&quot;,
<span class="lineNum">    2806 </span>            :         &quot;PORT PLL C&quot;,
<a name="2807"><span class="lineNum">    2807 </span>            : };</a>
<span class="lineNum">    2808 </span>            : 
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 : static void bxt_ddi_pll_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2810 </span>            :                                 struct intel_shared_dpll *pll)
<span class="lineNum">    2811 </span>            : {
<span class="lineNum">    2812 </span>            :         uint32_t temp;
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :         enum port port = (enum port)pll-&gt;id; /* 1:1 port-&gt;PLL mapping */</span>
<span class="lineNum">    2814 </span>            : 
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL_ENABLE(port));</span>
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_REF_SEL;</span>
<span class="lineNum">    2817 </span>            :         /* Non-SSC reference */
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL_ENABLE(port), temp);</span>
<span class="lineNum">    2819 </span>            : 
<span class="lineNum">    2820 </span>            :         /* Disable 10 bit clock */
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL_EBB_4(port));</span>
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_10BIT_CLK_ENABLE;</span>
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL_EBB_4(port), temp);</span>
<span class="lineNum">    2824 </span>            : 
<span class="lineNum">    2825 </span>            :         /* Write P1 &amp; P2 */
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL_EBB_0(port));</span>
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :         temp &amp;= ~(PORT_PLL_P1_MASK | PORT_PLL_P2_MASK);</span>
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.ebb0;</span>
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL_EBB_0(port), temp);</span>
<span class="lineNum">    2830 </span>            : 
<span class="lineNum">    2831 </span>            :         /* Write M2 integer */
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 0));</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_M2_MASK;</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll0;</span>
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 0), temp);</span>
<span class="lineNum">    2836 </span>            : 
<span class="lineNum">    2837 </span>            :         /* Write N */
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 1));</span>
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_N_MASK;</span>
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll1;</span>
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 1), temp);</span>
<span class="lineNum">    2842 </span>            : 
<span class="lineNum">    2843 </span>            :         /* Write M2 fraction */
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 2));</span>
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_M2_FRAC_MASK;</span>
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll2;</span>
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 2), temp);</span>
<span class="lineNum">    2848 </span>            : 
<span class="lineNum">    2849 </span>            :         /* Write M2 fraction enable */
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 3));</span>
<span class="lineNum">    2851 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_M2_FRAC_ENABLE;</span>
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll3;</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 3), temp);</span>
<span class="lineNum">    2854 </span>            : 
<span class="lineNum">    2855 </span>            :         /* Write coeff */
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 6));</span>
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_PROP_COEFF_MASK;</span>
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_INT_COEFF_MASK;</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_GAIN_CTL_MASK;</span>
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll6;</span>
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 6), temp);</span>
<span class="lineNum">    2862 </span>            : 
<span class="lineNum">    2863 </span>            :         /* Write calibration val */
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 8));</span>
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_TARGET_CNT_MASK;</span>
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll8;</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 8), temp);</span>
<span class="lineNum">    2868 </span>            : 
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 9));</span>
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_LOCK_THRESHOLD_MASK;</span>
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll9;</span>
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 9), temp);</span>
<span class="lineNum">    2873 </span>            : 
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL(port, 10));</span>
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_DCO_AMP_OVR_EN_H;</span>
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_DCO_AMP_MASK;</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pll10;</span>
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL(port, 10), temp);</span>
<span class="lineNum">    2879 </span>            : 
<span class="lineNum">    2880 </span>            :         /* Recalibrate with new settings */
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL_EBB_4(port));</span>
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :         temp |= PORT_PLL_RECALIBRATE;</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL_EBB_4(port), temp);</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_10BIT_CLK_ENABLE;</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.ebb4;</span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL_EBB_4(port), temp);</span>
<span class="lineNum">    2887 </span>            : 
<span class="lineNum">    2888 </span>            :         /* Enable PLL */
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL_ENABLE(port));</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         temp |= PORT_PLL_ENABLE;</span>
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL_ENABLE(port), temp);</span>
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :         POSTING_READ(BXT_PORT_PLL_ENABLE(port));</span>
<span class="lineNum">    2893 </span>            : 
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :         if (wait_for_atomic_us((I915_READ(BXT_PORT_PLL_ENABLE(port)) &amp;</span>
<span class="lineNum">    2895 </span>            :                         PORT_PLL_LOCK), 200))
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;PLL %d not locked\n&quot;, port);</span>
<span class="lineNum">    2897 </span>            : 
<span class="lineNum">    2898 </span>            :         /*
<span class="lineNum">    2899 </span>            :          * While we write to the group register to program all lanes at once we
<span class="lineNum">    2900 </span>            :          * can read only lane registers and we pick lanes 0/1 for that.
<span class="lineNum">    2901 </span>            :          */
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PCS_DW12_LN01(port));</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         temp &amp;= ~LANE_STAGGER_MASK;</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :         temp &amp;= ~LANESTAGGER_STRAP_OVRD;</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :         temp |= pll-&gt;config.hw_state.pcsdw12;</span>
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PCS_DW12_GRP(port), temp);</span>
<a name="2907"><span class="lineNum">    2907 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2908 </span>            : 
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 : static void bxt_ddi_pll_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2910 </span>            :                                         struct intel_shared_dpll *pll)
<span class="lineNum">    2911 </span>            : {
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :         enum port port = (enum port)pll-&gt;id; /* 1:1 port-&gt;PLL mapping */</span>
<span class="lineNum">    2913 </span>            :         uint32_t temp;
<span class="lineNum">    2914 </span>            : 
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :         temp = I915_READ(BXT_PORT_PLL_ENABLE(port));</span>
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :         temp &amp;= ~PORT_PLL_ENABLE;</span>
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_PORT_PLL_ENABLE(port), temp);</span>
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :         POSTING_READ(BXT_PORT_PLL_ENABLE(port));</span>
<a name="2919"><span class="lineNum">    2919 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2920 </span>            : 
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 : static bool bxt_ddi_pll_get_hw_state(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    2922 </span>            :                                         struct intel_shared_dpll *pll,
<span class="lineNum">    2923 </span>            :                                         struct intel_dpll_hw_state *hw_state)
<span class="lineNum">    2924 </span>            : {
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :         enum port port = (enum port)pll-&gt;id; /* 1:1 port-&gt;PLL mapping */</span>
<span class="lineNum">    2926 </span>            :         uint32_t val;
<span class="lineNum">    2927 </span>            : 
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :         if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS))</span>
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2930 </span>            : 
<span class="lineNum">    2931 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_PORT_PLL_ENABLE(port));</span>
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :         if (!(val &amp; PORT_PLL_ENABLE))</span>
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2934 </span>            : 
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :         hw_state-&gt;ebb0 = I915_READ(BXT_PORT_PLL_EBB_0(port));</span>
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 :         hw_state-&gt;ebb0 &amp;= PORT_PLL_P1_MASK | PORT_PLL_P2_MASK;</span>
<span class="lineNum">    2937 </span>            : 
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :         hw_state-&gt;ebb4 = I915_READ(BXT_PORT_PLL_EBB_4(port));</span>
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :         hw_state-&gt;ebb4 &amp;= PORT_PLL_10BIT_CLK_ENABLE;</span>
<span class="lineNum">    2940 </span>            : 
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll0 = I915_READ(BXT_PORT_PLL(port, 0));</span>
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll0 &amp;= PORT_PLL_M2_MASK;</span>
<span class="lineNum">    2943 </span>            : 
<span class="lineNum">    2944 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll1 = I915_READ(BXT_PORT_PLL(port, 1));</span>
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll1 &amp;= PORT_PLL_N_MASK;</span>
<span class="lineNum">    2946 </span>            : 
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll2 = I915_READ(BXT_PORT_PLL(port, 2));</span>
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll2 &amp;= PORT_PLL_M2_FRAC_MASK;</span>
<span class="lineNum">    2949 </span>            : 
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll3 = I915_READ(BXT_PORT_PLL(port, 3));</span>
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll3 &amp;= PORT_PLL_M2_FRAC_ENABLE;</span>
<span class="lineNum">    2952 </span>            : 
<span class="lineNum">    2953 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll6 = I915_READ(BXT_PORT_PLL(port, 6));</span>
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll6 &amp;= PORT_PLL_PROP_COEFF_MASK |</span>
<span class="lineNum">    2955 </span>            :                           PORT_PLL_INT_COEFF_MASK |
<span class="lineNum">    2956 </span>            :                           PORT_PLL_GAIN_CTL_MASK;
<span class="lineNum">    2957 </span>            : 
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll8 = I915_READ(BXT_PORT_PLL(port, 8));</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll8 &amp;= PORT_PLL_TARGET_CNT_MASK;</span>
<span class="lineNum">    2960 </span>            : 
<span class="lineNum">    2961 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll9 = I915_READ(BXT_PORT_PLL(port, 9));</span>
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll9 &amp;= PORT_PLL_LOCK_THRESHOLD_MASK;</span>
<span class="lineNum">    2963 </span>            : 
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll10 = I915_READ(BXT_PORT_PLL(port, 10));</span>
<span class="lineNum">    2965 </span><span class="lineNoCov">          0 :         hw_state-&gt;pll10 &amp;= PORT_PLL_DCO_AMP_OVR_EN_H |</span>
<span class="lineNum">    2966 </span>            :                            PORT_PLL_DCO_AMP_MASK;
<span class="lineNum">    2967 </span>            : 
<span class="lineNum">    2968 </span>            :         /*
<span class="lineNum">    2969 </span>            :          * While we write to the group register to program all lanes at once we
<span class="lineNum">    2970 </span>            :          * can read only lane registers. We configure all lanes the same way, so
<span class="lineNum">    2971 </span>            :          * here just read out lanes 0/1 and output a note if lanes 2/3 differ.
<span class="lineNum">    2972 </span>            :          */
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :         hw_state-&gt;pcsdw12 = I915_READ(BXT_PORT_PCS_DW12_LN01(port));</span>
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 :         if (I915_READ(BXT_PORT_PCS_DW12_LN23(port)) != hw_state-&gt;pcsdw12)</span>
<span class="lineNum">    2975 </span>            :                 DRM_DEBUG_DRIVER(&quot;lane stagger config different for lane 01 (%08x) and 23 (%08x)\n&quot;,
<span class="lineNum">    2976 </span>            :                                  hw_state-&gt;pcsdw12,
<span class="lineNum">    2977 </span>            :                                  I915_READ(BXT_PORT_PCS_DW12_LN23(port)));
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :         hw_state-&gt;pcsdw12 &amp;= LANE_STAGGER_MASK | LANESTAGGER_STRAP_OVRD;</span>
<span class="lineNum">    2979 </span>            : 
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="2981"><span class="lineNum">    2981 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2982 </span>            : 
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 : static void bxt_shared_dplls_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2984 </span>            : {
<span class="lineNum">    2985 </span>            :         int i;
<span class="lineNum">    2986 </span>            : 
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :         dev_priv-&gt;num_shared_dpll = 3;</span>
<span class="lineNum">    2988 </span>            : 
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_shared_dpll; i++) {</span>
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].id = i;</span>
<span class="lineNum">    2991 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].name = bxt_ddi_pll_names[i];</span>
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].disable = bxt_ddi_pll_disable;</span>
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].enable = bxt_ddi_pll_enable;</span>
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;shared_dplls[i].get_hw_state =</span>
<span class="lineNum">    2995 </span>            :                         bxt_ddi_pll_get_hw_state;
<span class="lineNum">    2996 </span>            :         }
<a name="2997"><span class="lineNum">    2997 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2998 </span>            : 
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 : void intel_ddi_pll_init(struct drm_device *dev)</span>
<span class="lineNum">    3000 </span>            : {
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :         uint32_t val = I915_READ(LCPLL_CTL);</span>
<span class="lineNum">    3003 </span>            : 
<span class="lineNum">    3004 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))</span>
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :                 skl_shared_dplls_init(dev_priv);</span>
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :                 bxt_shared_dplls_init(dev_priv);</span>
<span class="lineNum">    3008 </span>            :         else
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :                 hsw_shared_dplls_init(dev_priv);</span>
<span class="lineNum">    3010 </span>            : 
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">    3012 </span>            :                 int cdclk_freq;
<span class="lineNum">    3013 </span>            : 
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :                 cdclk_freq = dev_priv-&gt;display.get_display_clock_speed(dev);</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;skl_boot_cdclk = cdclk_freq;</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :                 if (!(I915_READ(LCPLL1_CTL) &amp; LCPLL_PLL_ENABLE))</span>
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;LCPLL1 is disabled\n&quot;);</span>
<span class="lineNum">    3018 </span>            :                 else
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :                         intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);</span>
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :         } else if (IS_BROXTON(dev)) {</span>
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 :                 broxton_init_cdclk(dev);</span>
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :                 broxton_ddi_phy_init(dev);</span>
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3024 </span>            :                 /*
<span class="lineNum">    3025 </span>            :                  * The LCPLL register should be turned on by the BIOS. For now
<span class="lineNum">    3026 </span>            :                  * let's just check its state and print errors in case
<span class="lineNum">    3027 </span>            :                  * something is wrong.  Don't even try to turn it on.
<span class="lineNum">    3028 </span>            :                  */
<span class="lineNum">    3029 </span>            : 
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :                 if (val &amp; LCPLL_CD_SOURCE_FCLK)</span>
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;CDCLK source is not LCPLL\n&quot;);</span>
<span class="lineNum">    3032 </span>            : 
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :                 if (val &amp; LCPLL_PLL_DISABLE)</span>
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;LCPLL is disabled\n&quot;);</span>
<span class="lineNum">    3035 </span>            :         }
<a name="3036"><span class="lineNum">    3036 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3037 </span>            : 
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 : void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder)</span>
<span class="lineNum">    3039 </span>            : {
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 :         struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder);</span>
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :         struct intel_dp *intel_dp = &amp;intel_dig_port-&gt;dp;</span>
<span class="lineNum">    3042 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :         enum port port = intel_dig_port-&gt;port;</span>
<span class="lineNum">    3044 </span>            :         uint32_t val;
<span class="lineNum">    3045 </span>            :         bool wait = false;
<span class="lineNum">    3046 </span>            : 
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         if (I915_READ(DP_TP_CTL(port)) &amp; DP_TP_CTL_ENABLE) {</span>
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :                 val = I915_READ(DDI_BUF_CTL(port));</span>
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :                 if (val &amp; DDI_BUF_CTL_ENABLE) {</span>
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :                         val &amp;= ~DDI_BUF_CTL_ENABLE;</span>
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :                         I915_WRITE(DDI_BUF_CTL(port), val);</span>
<span class="lineNum">    3052 </span>            :                         wait = true;
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3054 </span>            : 
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :                 val = I915_READ(DP_TP_CTL(port));</span>
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :                 val &amp;= ~(DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_MASK);</span>
<span class="lineNum">    3057 </span>            :                 val |= DP_TP_CTL_LINK_TRAIN_PAT1;
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :                 I915_WRITE(DP_TP_CTL(port), val);</span>
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :                 POSTING_READ(DP_TP_CTL(port));</span>
<span class="lineNum">    3060 </span>            : 
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 if (wait)</span>
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :                         intel_wait_ddi_buf_idle(dev_priv, port);</span>
<span class="lineNum">    3063 </span>            :         }
<span class="lineNum">    3064 </span>            : 
<span class="lineNum">    3065 </span>            :         val = DP_TP_CTL_ENABLE |
<span class="lineNum">    3066 </span>            :               DP_TP_CTL_LINK_TRAIN_PAT1 | DP_TP_CTL_SCRAMBLE_DISABLE;
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :         if (intel_dp-&gt;is_mst)</span>
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :                 val |= DP_TP_CTL_MODE_MST;</span>
<span class="lineNum">    3069 </span>            :         else {
<span class="lineNum">    3070 </span>            :                 val |= DP_TP_CTL_MODE_SST;
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :                 if (drm_dp_enhanced_frame_cap(intel_dp-&gt;dpcd))</span>
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :                         val |= DP_TP_CTL_ENHANCED_FRAME_ENABLE;</span>
<span class="lineNum">    3073 </span>            :         }
<span class="lineNum">    3074 </span><span class="lineNoCov">          0 :         I915_WRITE(DP_TP_CTL(port), val);</span>
<span class="lineNum">    3075 </span><span class="lineNoCov">          0 :         POSTING_READ(DP_TP_CTL(port));</span>
<span class="lineNum">    3076 </span>            : 
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :         intel_dp-&gt;DP |= DDI_BUF_CTL_ENABLE;</span>
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :         I915_WRITE(DDI_BUF_CTL(port), intel_dp-&gt;DP);</span>
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :         POSTING_READ(DDI_BUF_CTL(port));</span>
<span class="lineNum">    3080 </span>            : 
<span class="lineNum">    3081 </span><span class="lineNoCov">          0 :         udelay(600);</span>
<a name="3082"><span class="lineNum">    3082 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3083 </span>            : 
<span class="lineNum">    3084 </span><span class="lineNoCov">          0 : void intel_ddi_fdi_disable(struct drm_crtc *crtc)</span>
<span class="lineNum">    3085 </span>            : {
<span class="lineNum">    3086 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = crtc-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :         struct intel_encoder *intel_encoder = intel_ddi_get_crtc_encoder(crtc);</span>
<span class="lineNum">    3088 </span>            :         uint32_t val;
<span class="lineNum">    3089 </span>            : 
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :         intel_ddi_post_disable(intel_encoder);</span>
<span class="lineNum">    3091 </span>            : 
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :         val = I915_READ(FDI_RX_CTL(PIPE_A));</span>
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :         val &amp;= ~FDI_RX_ENABLE;</span>
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_CTL(PIPE_A), val);</span>
<span class="lineNum">    3095 </span>            : 
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :         val = I915_READ(FDI_RX_MISC(PIPE_A));</span>
<span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         val &amp;= ~(FDI_RX_PWRDN_LANE1_MASK | FDI_RX_PWRDN_LANE0_MASK);</span>
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :         val |= FDI_RX_PWRDN_LANE1_VAL(2) | FDI_RX_PWRDN_LANE0_VAL(2);</span>
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_MISC(PIPE_A), val);</span>
<span class="lineNum">    3100 </span>            : 
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :         val = I915_READ(FDI_RX_CTL(PIPE_A));</span>
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :         val &amp;= ~FDI_PCDCLK;</span>
<span class="lineNum">    3103 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_CTL(PIPE_A), val);</span>
<span class="lineNum">    3104 </span>            : 
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :         val = I915_READ(FDI_RX_CTL(PIPE_A));</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :         val &amp;= ~FDI_RX_PLL_ENABLE;</span>
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :         I915_WRITE(FDI_RX_CTL(PIPE_A), val);</span>
<a name="3108"><span class="lineNum">    3108 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3109 </span>            : 
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 : void intel_ddi_get_config(struct intel_encoder *encoder,</span>
<span class="lineNum">    3111 </span>            :                           struct intel_crtc_state *pipe_config)
<span class="lineNum">    3112 </span>            : {
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :         struct intel_crtc *intel_crtc = to_intel_crtc(encoder-&gt;base.crtc);</span>
<span class="lineNum">    3115 </span><span class="lineNoCov">          0 :         enum transcoder cpu_transcoder = pipe_config-&gt;cpu_transcoder;</span>
<span class="lineNum">    3116 </span>            :         struct intel_hdmi *intel_hdmi;
<span class="lineNum">    3117 </span>            :         u32 temp, flags = 0;
<span class="lineNum">    3118 </span>            : 
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :         temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));</span>
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :         if (temp &amp; TRANS_DDI_PHSYNC)</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                 flags |= DRM_MODE_FLAG_PHSYNC;</span>
<span class="lineNum">    3122 </span>            :         else
<span class="lineNum">    3123 </span>            :                 flags |= DRM_MODE_FLAG_NHSYNC;
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :         if (temp &amp; TRANS_DDI_PVSYNC)</span>
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :                 flags |= DRM_MODE_FLAG_PVSYNC;</span>
<span class="lineNum">    3126 </span>            :         else
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :                 flags |= DRM_MODE_FLAG_NVSYNC;</span>
<span class="lineNum">    3128 </span>            : 
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :         pipe_config-&gt;base.adjusted_mode.flags |= flags;</span>
<span class="lineNum">    3130 </span>            : 
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :         switch (temp &amp; TRANS_DDI_BPC_MASK) {</span>
<span class="lineNum">    3132 </span>            :         case TRANS_DDI_BPC_6:
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 18;</span>
<span class="lineNum">    3134 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3135 </span>            :         case TRANS_DDI_BPC_8:
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 24;</span>
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3138 </span>            :         case TRANS_DDI_BPC_10:
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 30;</span>
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3141 </span>            :         case TRANS_DDI_BPC_12:
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;pipe_bpp = 36;</span>
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3144 </span>            :         default:
<span class="lineNum">    3145 </span>            :                 break;
<span class="lineNum">    3146 </span>            :         }
<span class="lineNum">    3147 </span>            : 
<span class="lineNum">    3148 </span><span class="lineNoCov">          0 :         switch (temp &amp; TRANS_DDI_MODE_SELECT_MASK) {</span>
<span class="lineNum">    3149 </span>            :         case TRANS_DDI_MODE_SELECT_HDMI:
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;has_hdmi_sink = true;</span>
<span class="lineNum">    3151 </span><span class="lineNoCov">          0 :                 intel_hdmi = enc_to_intel_hdmi(&amp;encoder-&gt;base);</span>
<span class="lineNum">    3152 </span>            : 
<span class="lineNum">    3153 </span><span class="lineNoCov">          0 :                 if (intel_hdmi-&gt;infoframe_enabled(&amp;encoder-&gt;base))</span>
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;has_infoframe = true;</span>
<span class="lineNum">    3155 </span>            :                 break;
<span class="lineNum">    3156 </span>            :         case TRANS_DDI_MODE_SELECT_DVI:
<span class="lineNum">    3157 </span>            :         case TRANS_DDI_MODE_SELECT_FDI:
<span class="lineNum">    3158 </span>            :                 break;
<span class="lineNum">    3159 </span>            :         case TRANS_DDI_MODE_SELECT_DP_SST:
<span class="lineNum">    3160 </span>            :         case TRANS_DDI_MODE_SELECT_DP_MST:
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;has_dp_encoder = true;</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;lane_count =</span>
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :                         ((temp &amp; DDI_PORT_WIDTH_MASK) &gt;&gt; DDI_PORT_WIDTH_SHIFT) + 1;</span>
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :                 intel_dp_get_m_n(intel_crtc, pipe_config);</span>
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3166 </span>            :         default:
<span class="lineNum">    3167 </span>            :                 break;
<span class="lineNum">    3168 </span>            :         }
<span class="lineNum">    3169 </span>            : 
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         if (intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_AUDIO)) {</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :                 temp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD);</span>
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :                 if (temp &amp; AUDIO_OUTPUT_ENABLE(intel_crtc-&gt;pipe))</span>
<span class="lineNum">    3173 </span><span class="lineNoCov">          0 :                         pipe_config-&gt;has_audio = true;</span>
<span class="lineNum">    3174 </span>            :         }
<span class="lineNum">    3175 </span>            : 
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :         if (encoder-&gt;type == INTEL_OUTPUT_EDP &amp;&amp; dev_priv-&gt;vbt.edp_bpp &amp;&amp;</span>
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :             pipe_config-&gt;pipe_bpp &gt; dev_priv-&gt;vbt.edp_bpp) {</span>
<span class="lineNum">    3178 </span>            :                 /*
<span class="lineNum">    3179 </span>            :                  * This is a big fat ugly hack.
<span class="lineNum">    3180 </span>            :                  *
<span class="lineNum">    3181 </span>            :                  * Some machines in UEFI boot mode provide us a VBT that has 18
<span class="lineNum">    3182 </span>            :                  * bpp and 1.62 GHz link bandwidth for eDP, which for reasons
<span class="lineNum">    3183 </span>            :                  * unknown we fail to light up. Yet the same BIOS boots up with
<span class="lineNum">    3184 </span>            :                  * 24 bpp and 2.7 GHz link. Use the same bpp as the BIOS uses as
<span class="lineNum">    3185 </span>            :                  * max, not what it tells us to use.
<span class="lineNum">    3186 </span>            :                  *
<span class="lineNum">    3187 </span>            :                  * Note: This will still be broken if the eDP panel is not lit
<span class="lineNum">    3188 </span>            :                  * up by the BIOS, and thus we can't get the mode at module
<span class="lineNum">    3189 </span>            :                  * load.
<span class="lineNum">    3190 </span>            :                  */
<span class="lineNum">    3191 </span>            :                 DRM_DEBUG_KMS(&quot;pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp\n&quot;,
<span class="lineNum">    3192 </span>            :                               pipe_config-&gt;pipe_bpp, dev_priv-&gt;vbt.edp_bpp);
<span class="lineNum">    3193 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;vbt.edp_bpp = pipe_config-&gt;pipe_bpp;</span>
<span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3195 </span>            : 
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 :         intel_ddi_clock_get(encoder, pipe_config);</span>
<a name="3197"><span class="lineNum">    3197 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3198 </span>            : 
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 : static bool intel_ddi_compute_config(struct intel_encoder *encoder,</span>
<span class="lineNum">    3200 </span>            :                                      struct intel_crtc_state *pipe_config)
<span class="lineNum">    3201 </span>            : {
<span class="lineNum">    3202 </span><span class="lineNoCov">          0 :         int type = encoder-&gt;type;</span>
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         int port = intel_ddi_get_encoder_port(encoder);</span>
<span class="lineNum">    3204 </span>            : 
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         WARN(type == INTEL_OUTPUT_UNKNOWN, &quot;compute_config() on unknown output!\n&quot;);</span>
<span class="lineNum">    3206 </span>            : 
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :         if (port == PORT_A)</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :                 pipe_config-&gt;cpu_transcoder = TRANSCODER_EDP;</span>
<span class="lineNum">    3209 </span>            : 
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :         if (type == INTEL_OUTPUT_HDMI)</span>
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :                 return intel_hdmi_compute_config(encoder, pipe_config);</span>
<span class="lineNum">    3212 </span>            :         else
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :                 return intel_dp_compute_config(encoder, pipe_config);</span>
<span class="lineNum">    3214 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3215 </span>            : 
<span class="lineNum">    3216 </span>            : static const struct drm_encoder_funcs intel_ddi_funcs = {
<span class="lineNum">    3217 </span>            :         .reset = intel_dp_encoder_reset,
<span class="lineNum">    3218 </span>            :         .destroy = intel_dp_encoder_destroy,
<span class="lineNum">    3219 </span>            : };
<a name="3220"><span class="lineNum">    3220 </span>            : </a>
<span class="lineNum">    3221 </span>            : static struct intel_connector *
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 : intel_ddi_init_dp_connector(struct intel_digital_port *intel_dig_port)</span>
<span class="lineNum">    3223 </span>            : {
<span class="lineNum">    3224 </span>            :         struct intel_connector *connector;
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :         enum port port = intel_dig_port-&gt;port;</span>
<span class="lineNum">    3226 </span>            : 
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 :         connector = intel_connector_alloc();</span>
<span class="lineNum">    3228 </span><span class="lineNoCov">          0 :         if (!connector)</span>
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    3230 </span>            : 
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :         intel_dig_port-&gt;dp.output_reg = DDI_BUF_CTL(port);</span>
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :         if (!intel_dp_init_connector(intel_dig_port, connector)) {</span>
<span class="lineNum">    3233 </span><span class="lineNoCov">          0 :                 kfree(connector);</span>
<span class="lineNum">    3234 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    3235 </span>            :         }
<span class="lineNum">    3236 </span>            : 
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :         return connector;</span>
<span class="lineNum">    3238 </span><span class="lineNoCov">          0 : }</span>
<a name="3239"><span class="lineNum">    3239 </span>            : </a>
<span class="lineNum">    3240 </span>            : static struct intel_connector *
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 : intel_ddi_init_hdmi_connector(struct intel_digital_port *intel_dig_port)</span>
<span class="lineNum">    3242 </span>            : {
<span class="lineNum">    3243 </span>            :         struct intel_connector *connector;
<span class="lineNum">    3244 </span><span class="lineNoCov">          0 :         enum port port = intel_dig_port-&gt;port;</span>
<span class="lineNum">    3245 </span>            : 
<span class="lineNum">    3246 </span><span class="lineNoCov">          0 :         connector = intel_connector_alloc();</span>
<span class="lineNum">    3247 </span><span class="lineNoCov">          0 :         if (!connector)</span>
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    3249 </span>            : 
<span class="lineNum">    3250 </span><span class="lineNoCov">          0 :         intel_dig_port-&gt;hdmi.hdmi_reg = DDI_BUF_CTL(port);</span>
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :         intel_hdmi_init_connector(intel_dig_port, connector);</span>
<span class="lineNum">    3252 </span>            : 
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 :         return connector;</span>
<a name="3254"><span class="lineNum">    3254 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3255 </span>            : 
<span class="lineNum">    3256 </span><span class="lineNoCov">          0 : void intel_ddi_init(struct drm_device *dev, enum port port)</span>
<span class="lineNum">    3257 </span>            : {
<span class="lineNum">    3258 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3259 </span>            :         struct intel_digital_port *intel_dig_port;
<span class="lineNum">    3260 </span>            :         struct intel_encoder *intel_encoder;
<span class="lineNum">    3261 </span>            :         struct drm_encoder *encoder;
<span class="lineNum">    3262 </span>            :         bool init_hdmi, init_dp;
<span class="lineNum">    3263 </span>            : 
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :         init_hdmi = (dev_priv-&gt;vbt.ddi_port_info[port].supports_dvi ||</span>
<span class="lineNum">    3265 </span><span class="lineNoCov">          0 :                      dev_priv-&gt;vbt.ddi_port_info[port].supports_hdmi);</span>
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :         init_dp = dev_priv-&gt;vbt.ddi_port_info[port].supports_dp;</span>
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 :         if (!init_dp &amp;&amp; !init_hdmi) {</span>
<span class="lineNum">    3268 </span>            :                 DRM_DEBUG_KMS(&quot;VBT says port %c is not DVI/HDMI/DP compatible, respect it\n&quot;,
<span class="lineNum">    3269 </span>            :                               port_name(port));
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3271 </span>            :         }
<span class="lineNum">    3272 </span>            : 
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :         intel_dig_port = kzalloc(sizeof(*intel_dig_port), GFP_KERNEL);</span>
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :         if (!intel_dig_port)</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3276 </span>            : 
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :         intel_encoder = &amp;intel_dig_port-&gt;base;</span>
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :         encoder = &amp;intel_encoder-&gt;base;</span>
<span class="lineNum">    3279 </span>            : 
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :         drm_encoder_init(dev, encoder, &amp;intel_ddi_funcs,</span>
<span class="lineNum">    3281 </span>            :                          DRM_MODE_ENCODER_TMDS);
<span class="lineNum">    3282 </span>            : 
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;compute_config = intel_ddi_compute_config;</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;enable = intel_enable_ddi;</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;pre_enable = intel_ddi_pre_enable;</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;disable = intel_disable_ddi;</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;post_disable = intel_ddi_post_disable;</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;get_hw_state = intel_ddi_get_hw_state;</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;get_config = intel_ddi_get_config;</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;suspend = intel_dp_encoder_suspend;</span>
<span class="lineNum">    3291 </span>            : 
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :         intel_dig_port-&gt;port = port;</span>
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :         intel_dig_port-&gt;saved_port_bits = I915_READ(DDI_BUF_CTL(port)) &amp;</span>
<span class="lineNum">    3294 </span>            :                                           (DDI_BUF_PORT_REVERSAL |
<span class="lineNum">    3295 </span>            :                                            DDI_A_4_LANES);
<span class="lineNum">    3296 </span>            : 
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;type = INTEL_OUTPUT_UNKNOWN;</span>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;crtc_mask = (1 &lt;&lt; 0) | (1 &lt;&lt; 1) | (1 &lt;&lt; 2);</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :         intel_encoder-&gt;cloneable = 0;</span>
<span class="lineNum">    3300 </span>            : 
<span class="lineNum">    3301 </span><span class="lineNoCov">          0 :         if (init_dp) {</span>
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :                 if (!intel_ddi_init_dp_connector(intel_dig_port))</span>
<span class="lineNum">    3303 </span>            :                         goto err;
<span class="lineNum">    3304 </span>            : 
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :                 intel_dig_port-&gt;hpd_pulse = intel_dp_hpd_pulse;</span>
<span class="lineNum">    3306 </span>            :                 /*
<span class="lineNum">    3307 </span>            :                  * On BXT A0/A1, sw needs to activate DDIA HPD logic and
<span class="lineNum">    3308 </span>            :                  * interrupts to check the external panel connection.
<span class="lineNum">    3309 </span>            :                  */
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :                 if (IS_BXT_REVID(dev, 0, BXT_REVID_A1) &amp;&amp; port == PORT_B)</span>
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;hotplug.irq_port[PORT_A] = intel_dig_port;</span>
<span class="lineNum">    3312 </span>            :                 else
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;hotplug.irq_port[port] = intel_dig_port;</span>
<span class="lineNum">    3314 </span>            :         }
<span class="lineNum">    3315 </span>            : 
<span class="lineNum">    3316 </span>            :         /* In theory we don't need the encoder-&gt;type check, but leave it just in
<span class="lineNum">    3317 </span>            :          * case we have some really bad VBTs... */
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :         if (intel_encoder-&gt;type != INTEL_OUTPUT_EDP &amp;&amp; init_hdmi) {</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :                 if (!intel_ddi_init_hdmi_connector(intel_dig_port))</span>
<span class="lineNum">    3320 </span>            :                         goto err;
<span class="lineNum">    3321 </span>            :         }
<span class="lineNum">    3322 </span>            : 
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3324 </span>            : 
<span class="lineNum">    3325 </span>            : err:
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :         drm_encoder_cleanup(encoder);</span>
<span class="lineNum">    3327 </span><span class="lineNoCov">          0 :         kfree(intel_dig_port);</span>
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
