xpm_cdc.sv,systemverilog,xpm,E:/Programs/Xilinx_Vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../RISC-VProcessor.gen/sources_1/ip/bus_controller_ila/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,E:/Programs/Xilinx_Vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../RISC-VProcessor.gen/sources_1/ip/bus_controller_ila/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,E:/Programs/Xilinx_Vivado/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../RISC-VProcessor.gen/sources_1/ip/bus_controller_ila/hdl/verilog"
bus_controller_ila.vhd,vhdl,xil_defaultlib,../../../../RISC-V Processor.gen/sources_1/ip/bus_controller_ila/sim/bus_controller_ila.vhd,incdir="../../../../RISC-VProcessor.gen/sources_1/ip/bus_controller_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
