Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: lui x5,15
Expected:	Register Write to Reg: 0x05 Val: 0x0000F000
Got     :	Register Write to Reg: 0x05 Val: 0x0000000F
Incorrect write

Cycle: 1
RARS instruction number: 2	Instruction: addi x5,x5,240
Expected:	Register Write to Reg: 0x05 Val: 0x0000F0F0
Got     :	Register Write to Reg: 0x05 Val: 0x000000FF
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: andi x6,x5,255
Expected:	Register Write to Reg: 0x06 Val: 0x000000F0
Got     :	Register Write to Reg: 0x06 Val: 0x000000FF
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


