<profile>

<section name = "Vitis HLS Report for 'stencil3d'" level="0">
<item name = "Date">Mon Oct  6 00:17:23 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.259 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">55286, 55286, 0.553 ms, 0.553 ms, 55287, 55287, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_stencil3d_Pipeline_height_bound_row_fu_89">stencil3d_Pipeline_height_bound_row, 34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
<column name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_103">stencil3d_Pipeline_col_bound_height_col_bound_row, 1922, 1922, 19.220 us, 19.220 us, 1922, 1922, no</column>
<column name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_115">stencil3d_Pipeline_row_bound_height_row_bound_col, 1802, 1802, 18.020 us, 18.020 us, 1802, 1802, no</column>
<column name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127">stencil3d_Pipeline_loop_height_loop_col_loop_row, 50404, 50404, 0.504 ms, 0.504 ms, 50404, 50404, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- height_bound_col">1152, 1152, 36, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 11, 1183, 11695, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 419, -</column>
<column name="Register">-, -, 87, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_103">stencil3d_Pipeline_col_bound_height_col_bound_row, 0, 0, 240, 3283, 0</column>
<column name="grp_stencil3d_Pipeline_height_bound_row_fu_89">stencil3d_Pipeline_height_bound_row, 0, 0, 235, 969, 0</column>
<column name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127">stencil3d_Pipeline_loop_height_loop_col_loop_row, 0, 11, 578, 4283, 0</column>
<column name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_115">stencil3d_Pipeline_row_bound_height_row_bound_col, 0, 0, 130, 3160, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_fu_157_p2">+, 0, 0, 14, 6, 1</column>
<column name="icmp_ln15_fu_151_p2">icmp, 0, 0, 10, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 9, 1, 9</column>
<column name="j_fu_58">9, 2, 6, 12</column>
<column name="orig_0_address0">21, 5, 12, 60</column>
<column name="orig_0_address1">17, 4, 12, 48</column>
<column name="orig_0_ce0">21, 5, 1, 5</column>
<column name="orig_0_ce1">17, 4, 1, 4</column>
<column name="orig_1_address0">21, 5, 12, 60</column>
<column name="orig_1_address1">17, 4, 12, 48</column>
<column name="orig_1_ce0">21, 5, 1, 5</column>
<column name="orig_1_ce1">17, 4, 1, 4</column>
<column name="sol_0_address0">21, 5, 12, 60</column>
<column name="sol_0_ce0">21, 5, 1, 5</column>
<column name="sol_0_ce1">9, 2, 1, 2</column>
<column name="sol_0_d0">21, 5, 64, 320</column>
<column name="sol_0_we0">21, 5, 1, 5</column>
<column name="sol_0_we1">9, 2, 1, 2</column>
<column name="sol_1_address0">21, 5, 12, 60</column>
<column name="sol_1_address1">13, 3, 12, 36</column>
<column name="sol_1_ce0">21, 5, 1, 5</column>
<column name="sol_1_ce1">13, 3, 1, 3</column>
<column name="sol_1_d0">21, 5, 64, 320</column>
<column name="sol_1_we0">21, 5, 1, 5</column>
<column name="sol_1_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_load_1_reg_213">32, 0, 32, 0</column>
<column name="C_load_reg_208">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_103_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stencil3d_Pipeline_height_bound_row_fu_89_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_115_ap_start_reg">1, 0, 1, 0</column>
<column name="j_fu_58">6, 0, 6, 0</column>
<column name="tmp_s_reg_192">5, 0, 9, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="C_address0">out, 1, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="C_address1">out, 1, ap_memory, C, array</column>
<column name="C_ce1">out, 1, ap_memory, C, array</column>
<column name="C_q1">in, 32, ap_memory, C, array</column>
<column name="orig_0_address0">out, 12, ap_memory, orig_0, array</column>
<column name="orig_0_ce0">out, 1, ap_memory, orig_0, array</column>
<column name="orig_0_q0">in, 64, ap_memory, orig_0, array</column>
<column name="orig_0_address1">out, 12, ap_memory, orig_0, array</column>
<column name="orig_0_ce1">out, 1, ap_memory, orig_0, array</column>
<column name="orig_0_q1">in, 64, ap_memory, orig_0, array</column>
<column name="orig_1_address0">out, 12, ap_memory, orig_1, array</column>
<column name="orig_1_ce0">out, 1, ap_memory, orig_1, array</column>
<column name="orig_1_q0">in, 64, ap_memory, orig_1, array</column>
<column name="orig_1_address1">out, 12, ap_memory, orig_1, array</column>
<column name="orig_1_ce1">out, 1, ap_memory, orig_1, array</column>
<column name="orig_1_q1">in, 64, ap_memory, orig_1, array</column>
<column name="sol_0_address0">out, 12, ap_memory, sol_0, array</column>
<column name="sol_0_ce0">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_we0">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_d0">out, 64, ap_memory, sol_0, array</column>
<column name="sol_0_q0">in, 64, ap_memory, sol_0, array</column>
<column name="sol_0_address1">out, 12, ap_memory, sol_0, array</column>
<column name="sol_0_ce1">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_we1">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_d1">out, 64, ap_memory, sol_0, array</column>
<column name="sol_0_q1">in, 64, ap_memory, sol_0, array</column>
<column name="sol_1_address0">out, 12, ap_memory, sol_1, array</column>
<column name="sol_1_ce0">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_we0">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_d0">out, 64, ap_memory, sol_1, array</column>
<column name="sol_1_q0">in, 64, ap_memory, sol_1, array</column>
<column name="sol_1_address1">out, 12, ap_memory, sol_1, array</column>
<column name="sol_1_ce1">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_we1">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_d1">out, 64, ap_memory, sol_1, array</column>
<column name="sol_1_q1">in, 64, ap_memory, sol_1, array</column>
</table>
</item>
</section>
</profile>
