/*
 *  ast_pwm_fan.c
 *
 *  ASPEED PWM & Fan Tacho controller driver
 *
 *  Copyright (C) 2012-2020  ASPEED Technology Inc.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 *
 *  History:
 *    2012.08.06: Initial version [Ryan Chen]
 */
/* CLK sysfs
* 0 : enable
* 1 : clk_source */

/* PWM sysfs A~H (0~7)
*  0 - show/store enable
*  1 - show/store type
*  2 - show/store falling
*  3 - show/store rising */

/*PWM M/N/O Type sysfs
*  0 - show/store unit
*  1 - show/store division_l
*  2 - show/store division_h */

/* FAN sysfs (0~15)
*  - show/store enable
*  - show/store source
*  - show/store rpm
*  - show/store alarm
*  - show/store alarm_en */

/* Fan M/N/O Type sysfs 
*  0 - show/store enable
*  1 - show/store mode
*  2 - show/store unit
*  3 - show/store division
*  4 - show/store limit */

#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/timer.h>
#include <linux/mutex.h>
#include <linux/hwmon-sysfs.h>
#include <linux/hwmon.h>
#include <linux/workqueue.h>
#include <linux/sysfs.h>
#include <linux/err.h>
#include <linux/slab.h>

#include <asm/irq.h>
#include <asm/io.h>

#ifdef CONFIG_COLDFIRE
#include <asm/arch/regs-pwm_fan.h>
#include <asm/arch/ast_pwm_techo.h>
#else
#include <plat/regs-pwm_fan.h>
#include <mach/ast_pwm_techo.h>
#endif

//#define MCLK	1

struct ast_pwm_tacho_data {
	struct device			*hwmon_dev;
	void __iomem			*reg_base;			/* virtual */
	int 					irq;				
	struct ast_pwm_driver_data *ast_pwm_data;	
};

struct ast_pwm_tacho_data *ast_pwm_tacho;

static u8 ast_get_pwm_type(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch);
static u8 ast_get_pwm_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch);
static u8 ast_get_tacho_type_division(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type);
static u16 ast_get_tacho_type_unit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type);
static u8 ast_get_pwm_clock_division_h(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type);
static u8 ast_get_pwm_clock_division_l(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type);
static u8 ast_get_pwm_clock_unit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type);

static inline void
ast_pwm_tacho_write(struct ast_pwm_tacho_data *ast_pwm_tacho, u32 val, u32 reg)
{
//	printk("write offset: %x, val: %x \n",reg,val);
	writel(val, ast_pwm_tacho->reg_base+ reg);
}

static inline u32
ast_pwm_tacho_read(struct ast_pwm_tacho_data *ast_pwm_tacho, u32 reg)
{
	u32 val = readl(ast_pwm_tacho->reg_base + reg);
//	printk("read offset: %x, val: %x \n",reg,val);
	return val;
}

/////////////////////////////////////////
/*
//1. The PWM base clock = 24Mhz / (Clock_Division_H D[7:4] in PTCR04 * Clock_Division_L D[3:0] in PTCR04)
//2. The frequency of PWM = The PWM base clock / (PWM period D[15:8] in PTCR04 + 1)
//3. If you plan to output 25Khz PWM frequency and 10% step of duty cycle, we suggest to set 0x943 in PTCR04 register.
//   The PWM frequency = 24Mhz / (16 * 6 * (9 + 1)) = 25Khz
//   duty cycle settings in the PTCR08 register:
//   0x1e786008 D[15:0] = 0x0900, duty = 90%
//   0x1e786008 D[15:0] = 0x0902, duty = 70%
//   .
//   .
//   .
//   0x1e786008 D[15:0] = 0x0908, duty = 10%
//   0x1e786008 D[15:0] = 0x0909, duty = 100%
//   0x1e786008 D[15:0] = 0x0000, duty = 100%
	(falling) - (rising+1) /unit
*/

static void ast_pwm_taco_init(void)
{
	//Enable PWM TACH CLK **************************************************
	// Set M/N/O out is 25Khz
	//The PWM frequency = 24Mhz / (16 * 6 * (9 + 1)) = 25Khz
	ast_pwm_tacho_write(ast_pwm_tacho, 0x09430943, AST_PTCR_CLK_CTRL);
	ast_pwm_tacho_write(ast_pwm_tacho, 0x0943, AST_PTCR_CLK_EXT_CTRL);

	//FULL SPEED at initialize 100% pwm A~H
	ast_pwm_tacho_write(ast_pwm_tacho, 0x0, AST_PTCR_DUTY0_CTRL);
	ast_pwm_tacho_write(ast_pwm_tacho, 0x0, AST_PTCR_DUTY1_CTRL);
	ast_pwm_tacho_write(ast_pwm_tacho, 0x0, AST_PTCR_DUTY2_CTRL);
	ast_pwm_tacho_write(ast_pwm_tacho, 0x0, AST_PTCR_DUTY3_CTRL);

	//Set TACO M/N/O initial unit 0x1000, falling , divide 4 , Enable
	ast_pwm_tacho_write(ast_pwm_tacho, 0x10000001, AST_PTCR_TYPEM_CTRL0);
	ast_pwm_tacho_write(ast_pwm_tacho, 0x10000001, AST_PTCR_TYPEN_CTRL0);
#ifdef PWM_TYPE_O	
	ast_pwm_tacho_write(ast_pwm_tacho, 0x10000001, AST_PTCR_TYPEO_CTRL0);
#endif

	// TACO measure period = 24000000 / 2 / 2 / 256 / 4096 / 1 (only enable 1 TACHO) = 5.72Hz, it means that software needs to
	//	 wait at least 0.2 sec to get refreshed TACO value. If you will enable more TACO or require faster response, you have to
	//	 control the clock divisor and the period to be smaller

	//Full Range to do measure unit 0x1000
	ast_pwm_tacho_write(ast_pwm_tacho, 0x10000000, AST_PTCR_TYPEM_CTRL1);
	ast_pwm_tacho_write(ast_pwm_tacho, 0x10000000, AST_PTCR_TYPEN_CTRL1);
#ifdef PWM_TYPE_O	
	ast_pwm_tacho_write(ast_pwm_tacho, 0x10000000, AST_PTCR_TYPEO_CTRL1);
#endif

	//TACO Source Selection, PWMA for fan0~15 
	ast_pwm_tacho_write(ast_pwm_tacho, 0x0, AST_PTCR_TACH_SOURCE);
	ast_pwm_tacho_write(ast_pwm_tacho, 0x0, AST_PTCR_TACH_SOURCE_EXT);

	//PWM A~D -> Disable , type M, 
	//Tacho 0~15 Disable
	//CLK source 24Mhz
#ifdef MCLK
	ast_pwm_tacho_write(ast_pwm_tacho, AST_PTCR_CTRL_CLK_MCLK | AST_PTCR_CTRL_CLK_EN, AST_PTCR_CTRL);
#else
	ast_pwm_tacho_write(ast_pwm_tacho, AST_PTCR_CTRL_CLK_EN, AST_PTCR_CTRL);
#endif
	
}

/*index 0 : clk_en , 1: clk_source*/
static ssize_t 
ast_store_clk(struct device *dev, struct device_attribute *attr, const char *sysfsbuf, size_t count)
{
	u32 input_val;
	struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr);

	input_val = simple_strtoul(sysfsbuf, NULL, 10);

	if ((input_val > 1) || (input_val < 0)) 
		return -EINVAL;

	//sensor_attr->index : tacho#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr)	
	{
		case 0:	//clk_en
			if(input_val)
				ast_pwm_tacho_write(ast_pwm_tacho,
						ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) | AST_PTCR_CTRL_CLK_EN,
						AST_PTCR_CTRL);
			else
				ast_pwm_tacho_write(ast_pwm_tacho,
						ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & ~AST_PTCR_CTRL_CLK_EN,
						AST_PTCR_CTRL);
			break;
		case 1: //clk_source
			if(input_val) {
				ast_pwm_tacho_write(ast_pwm_tacho,
						ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) | AST_PTCR_CTRL_CLK_MCLK,
						AST_PTCR_CTRL);
			} else {
				ast_pwm_tacho_write(ast_pwm_tacho,
						ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & ~AST_PTCR_CTRL_CLK_MCLK,
						AST_PTCR_CTRL);
			}
			break;
		default:
			return -EINVAL;
			break;
	}

	return count;

}


static ssize_t 
ast_show_clk(struct device *dev, struct device_attribute *attr, char *sysfsbuf)
{
	struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr);

	//sensor_attr->index : fan#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr)	
	{
		case 0:	//clk_en
			if(AST_PTCR_CTRL_CLK_EN & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL))
				return sprintf(sysfsbuf, "1: Enable\n");
			else
				return sprintf(sysfsbuf, "0: Disable\n");
			break;
		case 1: //clk_source
			if(AST_PTCR_CTRL_CLK_MCLK & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL))
					return sprintf(sysfsbuf, "1: MCLK \n");
				else
					return sprintf(sysfsbuf, "0: 24Mhz\n");

			break;
		default:
			return sprintf(sysfsbuf, "ERROR CLK Index\n");
			break;
	}
}

static u32
ast_get_tacho_measure_period(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u32 clk,clk_unit,div_h,div_l,tacho_unit,tacho_div;
	//TODO ... 266
	if(AST_PTCR_CTRL_CLK_MCLK & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL)) {
		//TODO .....
		clk = ast_pwm_tacho->ast_pwm_data->get_pwm_clock();
	} else
		clk = 24*1000*1000;
	
	clk_unit = ast_get_pwm_clock_unit(ast_pwm_tacho,pwm_type);
	div_h = ast_get_pwm_clock_division_h(ast_pwm_tacho,pwm_type);
	div_h = 0x1 << div_h;
	div_l = ast_get_pwm_clock_division_l(ast_pwm_tacho,pwm_type);
//	div_l = (div_l) << 1;
	if(div_l == 0)
		div_l = 1;
	else
		div_l = div_l * 2; 
	
	tacho_unit = ast_get_tacho_type_unit(ast_pwm_tacho,pwm_type);
	tacho_div = ast_get_tacho_type_division(ast_pwm_tacho,pwm_type);

	tacho_div = 0x4 << (tacho_div*2);
//	printk("clk %d,clk_unit %d, div_h %d, div_l %d, tacho_unit %d, tacho_div %d\n",clk,clk_unit, div_h, div_l, tacho_unit, tacho_div);
	return clk/(clk_unit*div_h*div_l*tacho_div*tacho_unit);
}

static u8
ast_get_tacho_type_division(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u32 tmp = 0;
	switch(pwm_type) {
		case PWM_TYPE_M:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("error type !! \n");
			break;
			
	}

	return ((tmp & TYPE_CTRL0_CLK_DIVISION_MASK) >> TYPE_CTRL0_CLK_DIVISION);
}

static void
ast_set_tacho_type_division(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type, u32 division)
{
	u32 tmp = 0;
	if(division > 0x7)
		return;

	switch(pwm_type) {
		case PWM_TYPE_M:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}

	tmp &= ~TYPE_CTRL0_CLK_DIVISION_MASK;
	tmp |= (division << TYPE_CTRL0_CLK_DIVISION);

	switch(pwm_type) {
		case PWM_TYPE_M:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}
	
}

static u16
ast_get_tacho_type_unit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u32 tmp = 0;

	switch(pwm_type) {
		case PWM_TYPE_M:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}
	
	return ((tmp & TYPE_CTRL0_FAN_PERIOD_MASK) >> TYPE_CTRL0_FAN_PERIOD);
}

static void
ast_set_tacho_type_unit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type,u32 unit)
{
	u32 tmp = 0;

	if(unit > 0xffff)
		return;

	switch(pwm_type) {
		case PWM_TYPE_M:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	

	tmp &= ~TYPE_CTRL0_FAN_PERIOD_MASK;
	tmp |= (unit << TYPE_CTRL0_FAN_PERIOD);

	switch(pwm_type) {
		case PWM_TYPE_M:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	
	
}

static u32
ast_get_tacho_type_mode(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u32 tmp = 0;

	switch(pwm_type) {
		case PWM_TYPE_M:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	

	return ((tmp & TYPE_CTRL0_FAN_MODE_MASK) >> TYPE_CTRL0_FAN_MODE);
}

static void
ast_set_tacho_type_mode(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type,u32 mode)
{
	u32 tmp = 0;
	if(mode > 0x2)
		return;

	switch(pwm_type) {
		case PWM_TYPE_M:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	

	tmp &= ~TYPE_CTRL0_FAN_MODE_MASK;
	tmp |= (mode << TYPE_CTRL0_FAN_MODE);

	switch(pwm_type) {
		case PWM_TYPE_M:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEM_CTRL0);
			break;
		case PWM_TYPE_N:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEN_CTRL0);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_TYPEO_CTRL0);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	

}

static u8
ast_get_tacho_type_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u8 tmp;
	switch(pwm_type) {
		case PWM_TYPE_M:
			tmp = (TYPE_CTRL0_FAN_TYPE_EN & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0));
			break;
		case PWM_TYPE_N:
			tmp = (TYPE_CTRL0_FAN_TYPE_EN & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0));
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			tmp = (TYPE_CTRL0_FAN_TYPE_EN & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0));
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	

	return tmp;
}

static void
ast_set_tacho_type_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type,u32 enable)
{
	switch(pwm_type) {
		case PWM_TYPE_M:
			ast_pwm_tacho_write(ast_pwm_tacho, 
				ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_CTRL0) | enable, 
				AST_PTCR_TYPEM_CTRL0);

			break;
		case PWM_TYPE_N:
			ast_pwm_tacho_write(ast_pwm_tacho, 
			ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_CTRL0) | enable, 
			AST_PTCR_TYPEN_CTRL0);

			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			ast_pwm_tacho_write(ast_pwm_tacho,
			ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_CTRL0) | enable, 
			AST_PTCR_TYPEO_CTRL0);

			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	
}

static u32
ast_get_tacho_type_limit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	switch(pwm_type) {
		case PWM_TYPE_M:
			return (FAN_LIMIT_MASK & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEM_LIMIT));
			break;
		case PWM_TYPE_N:
			return (FAN_LIMIT_MASK & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEN_LIMIT));
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			return (FAN_LIMIT_MASK & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TYPEO_LIMIT));
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	
}

static void
ast_set_tacho_type_limit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type,u32 limit)
{
	if(limit > FAN_LIMIT_MASK)
		return;

	switch(pwm_type) {
		case PWM_TYPE_M:
			ast_pwm_tacho_write(ast_pwm_tacho, limit, AST_PTCR_TYPEM_LIMIT);
			break;
		case PWM_TYPE_N:
			ast_pwm_tacho_write(ast_pwm_tacho, limit, AST_PTCR_TYPEN_LIMIT);
			break;
#ifdef PWM_TYPE_O			
		case PWM_TYPE_O:
			ast_pwm_tacho_write(ast_pwm_tacho, limit, AST_PTCR_TYPEO_LIMIT);
			break;
#endif			
		default:
			printk("ERROR type !! \n");
			break;
	}	
	
}

static u8
ast_get_tacho_alarm_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch)
{
	//tacho source
	if(	ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_INTR_CTRL) & INTR_CTRL_EN_NUM(tacho_ch))
		return 1;
	else
		return 0;
}

static void
ast_set_tacho_alarm_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch, u8 enable)
{
	//tacho source 
	if(enable == 1)
		ast_pwm_tacho_write(ast_pwm_tacho,
			ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_INTR_CTRL) | INTR_CTRL_EN_NUM(tacho_ch), 
			AST_PTCR_INTR_CTRL);
	else
		ast_pwm_tacho_write(ast_pwm_tacho,
			ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_INTR_CTRL) & ~(INTR_CTRL_EN_NUM(tacho_ch)), 
			AST_PTCR_INTR_CTRL);
}

static u8
ast_get_tacho_alarm(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch)
{
	//tacho source 
	if(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_INTR_STS) & INTR_CTRL_NUM(tacho_ch))
		return 1;
	else
		return 0;
}

static u8 
ast_get_tacho_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch)
{
	if(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & AST_PTCR_CTRL_FAN_NUM_EN(tacho_ch))
		return 1;
	else 
		return 0;
}

static void 
ast_set_tacho_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch, u8 enable)
{
	//tacho number enable
	if(enable)
		ast_pwm_tacho_write(ast_pwm_tacho,
			ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) | AST_PTCR_CTRL_FAN_NUM_EN(tacho_ch),
			AST_PTCR_CTRL);
	else
		ast_pwm_tacho_write(ast_pwm_tacho,
			ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & ~(AST_PTCR_CTRL_FAN_NUM_EN(tacho_ch)),
			AST_PTCR_CTRL);		
}

static u8
ast_get_tacho_source(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch)
{
    u32 tmp1, tmp2;

	//tacho source 
    tmp1 = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TACH_SOURCE);
	tmp1 &= TACH_PWM_SOURCE_MASK_BIT01(tacho_ch);
	tmp1 = tmp1 >> (TACH_PWM_SOURCE_BIT01(tacho_ch));
	
	tmp2 = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TACH_SOURCE_EXT);
    tmp2 &= TACH_PWM_SOURCE_MASK_BIT2(tacho_ch);
	tmp2 = tmp2 >> (TACH_PWM_SOURCE_BIT2(tacho_ch));
	tmp2 = tmp2 << 2;

	return (tmp2 | tmp1);
}

static void
ast_set_tacho_source(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch, u8 tacho_source)
{
    u32 tmp1, tmp2;
	if(tacho_source > 7)
		return;
	
	//tacho source 
    tmp1 = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TACH_SOURCE);
	tmp1 &= ~(TACH_PWM_SOURCE_MASK_BIT01(tacho_ch));
	tmp1 |= ((tacho_source &0x3) << (TACH_PWM_SOURCE_BIT01(tacho_ch)));
	
	tmp2 = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_TACH_SOURCE_EXT);
    tmp2 &= ~(TACH_PWM_SOURCE_MASK_BIT2(tacho_ch));
	tmp2 |= (((tacho_source &0x4)>>2) << (TACH_PWM_SOURCE_BIT2(tacho_ch)));

	ast_pwm_tacho_write(ast_pwm_tacho, tmp1, AST_PTCR_TACH_SOURCE);
	ast_pwm_tacho_write(ast_pwm_tacho, tmp2, AST_PTCR_TACH_SOURCE_EXT);

}

static u32
ast_get_tacho_rpm(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 tacho_ch)
{
    u32 raw_data, rpm, tacho_clk_div, clk_source, timeout=0;
	u8 tacho_source, pwm_type,tacho_type_en;

	if(!(ast_get_tacho_en(ast_pwm_tacho,tacho_ch)))
		return 0;
	
	//write 0 
	ast_pwm_tacho_write(ast_pwm_tacho, 0, AST_PTCR_TRIGGER);

	//write 1
	ast_pwm_tacho_write(ast_pwm_tacho, 0x1 << tacho_ch, AST_PTCR_TRIGGER);

	tacho_source = ast_get_tacho_source(ast_pwm_tacho, tacho_ch);
	pwm_type = ast_get_pwm_type(ast_pwm_tacho, tacho_source);
	tacho_type_en = ast_get_tacho_type_en(ast_pwm_tacho, pwm_type);
	
//	printk("source: %d,type: %d,en: %d \n",tacho_source,pwm_type,tacho_type_en);

	//check pwm_type and get clock division
	if(!tacho_type_en)
		return 0;

	//Wait ready
	while(!(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_RESULT) & (0x1 << RESULT_STATUS))) {
		timeout++;
		if(timeout > 25)
			return 0;
	};

	raw_data = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_RESULT)& RESULT_VALUE_MASK;
	tacho_clk_div = ast_get_tacho_type_division(ast_pwm_tacho, pwm_type);

//	printk("raw div = %d \n",tacho_clk_div);
	
	tacho_clk_div = 0x4 << (tacho_clk_div*2);
//	printk("raw div = %d \n",tacho_clk_div);

	//TODO 166
	if(AST_PTCR_CTRL_CLK_MCLK & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL))
		clk_source = 166*1000*1000;
	else
		clk_source = 24*1000*1000;
	
	//	printk("raw_data %d, clk_source %d, tacho_clk_div %d \n",raw_data, clk_source, tacho_clk_div);
	rpm = (clk_source * 60) / (2 * raw_data * tacho_clk_div);
	
    return rpm; 
}

static u8 
ast_get_pwm_clock_division_h(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u8 tmp=0;

	switch (pwm_type) {
	case PWM_TYPE_M:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & AST_PTCR_CLK_CTRL_TYPEM_H_MASK) >> AST_PTCR_CLK_CTRL_TYPEM_H;
		break;
	case PWM_TYPE_N:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & AST_PTCR_CLK_CTRL_TYPEN_H_MASK) >> AST_PTCR_CLK_CTRL_TYPEN_H;
		break;
#ifdef PWM_TYPE_O
	case PWM_TYPE_O:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_EXT_CTRL) & AST_PTCR_CLK_CTRL_TYPEO_H_MASK) >> AST_PTCR_CLK_CTRL_TYPEO_H;		
		break;
#endif		
	default:
		printk("error channel ast_get_pwm_clock_division_h %d \n",pwm_type);
		break;
	}
	return tmp;
}

static void 
ast_set_pwm_clock_division_h(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type, u8 div_high)
{
	if(div_high > 0xf)
		return;
	switch (pwm_type) {
	case PWM_TYPE_M:
	 ast_pwm_tacho_write(ast_pwm_tacho,
	 	(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEM_H_MASK) | (div_high << AST_PTCR_CLK_CTRL_TYPEM_H),
	 	AST_PTCR_CLK_CTRL);
	 break;
	case PWM_TYPE_N:
	ast_pwm_tacho_write(ast_pwm_tacho,
	 	(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEN_H_MASK) | (div_high << AST_PTCR_CLK_CTRL_TYPEN_H),
	 	AST_PTCR_CLK_CTRL);
	 break;
#ifdef PWM_TYPE_O
	 case PWM_TYPE_O:
	 ast_pwm_tacho_write(ast_pwm_tacho,
		 (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_EXT_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEO_H_MASK) | (div_high << AST_PTCR_CLK_CTRL_TYPEO_H),
		 AST_PTCR_CLK_EXT_CTRL);
	  break;
#endif			 
	default:
	 printk("error channel ast_get_pwm_type %d \n",pwm_type);
	 break;
	}

}

static u8 
ast_get_pwm_clock_division_l(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u8 tmp=0;

	switch (pwm_type) {
	case PWM_TYPE_M:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & AST_PTCR_CLK_CTRL_TYPEM_L_MASK) >> AST_PTCR_CLK_CTRL_TYPEM_L;
		break;
	case PWM_TYPE_N:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & AST_PTCR_CLK_CTRL_TYPEN_L_MASK) >> AST_PTCR_CLK_CTRL_TYPEN_L;
		break;
#ifdef PWM_TYPE_O		
	case PWM_TYPE_O:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_EXT_CTRL) & AST_PTCR_CLK_CTRL_TYPEO_L_MASK) >> AST_PTCR_CLK_CTRL_TYPEO_L;
		break;
#endif		
	default:
		printk("error channel ast_get_pwm_clock_division_l %d \n",pwm_type);
		break;
	}
	return tmp;
}

static void 
ast_set_pwm_clock_division_l(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type, u8 div_low)
{
	if(div_low> 0xf)
		return;
	switch (pwm_type) {
	case PWM_TYPE_M:
	 ast_pwm_tacho_write(ast_pwm_tacho,
	 	(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEM_L_MASK) | (div_low << AST_PTCR_CLK_CTRL_TYPEM_L),
	 	AST_PTCR_CLK_CTRL);
	 break;
	case PWM_TYPE_N:
	ast_pwm_tacho_write(ast_pwm_tacho,
	 	(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEN_L_MASK) | (div_low << AST_PTCR_CLK_CTRL_TYPEN_L),
	 	AST_PTCR_CLK_CTRL);
	 break;
#ifdef PWM_TYPE_O			 
	case PWM_TYPE_O:
	ast_pwm_tacho_write(ast_pwm_tacho,
		(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_EXT_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEO_L_MASK) | (div_low << AST_PTCR_CLK_CTRL_TYPEO_L),
	 	AST_PTCR_CLK_EXT_CTRL);
	 break;
#endif	 
	default:
	 printk("error channel ast_get_pwm_type %d \n",pwm_type);
	 break;
	}
}

static u8 
ast_get_pwm_clock_unit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
    u8 tmp=0;

    switch (pwm_type) {
	case PWM_TYPE_M:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & AST_PTCR_CLK_CTRL_TYPEM_UNIT_MASK) >> AST_PTCR_CLK_CTRL_TYPEM_UNIT;
		break;
	case PWM_TYPE_N:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & AST_PTCR_CLK_CTRL_TYPEN_UNIT_MASK) >> AST_PTCR_CLK_CTRL_TYPEN_UNIT;
		break;
#ifdef PWM_TYPE_O			 		
	case PWM_TYPE_O:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_EXT_CTRL) & AST_PTCR_CLK_CTRL_TYPEO_UNIT_MASK) >> AST_PTCR_CLK_CTRL_TYPEO_UNIT;
		break;
#endif		
	default:
		printk("error channel ast_get_pwm_clock_unit %d \n",pwm_type);
		break;
    }
	return tmp;
}

static void 
ast_set_pwm_clock_unit(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type, u8 unit)
{
	if(unit > 0xff)
		return;
	switch (pwm_type) {
	case PWM_TYPE_M:
	 ast_pwm_tacho_write(ast_pwm_tacho,
	 	(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEM_UNIT_MASK) | (unit << AST_PTCR_CLK_CTRL_TYPEM_UNIT),
	 	AST_PTCR_CLK_CTRL);
	 break;
	case PWM_TYPE_N:
	ast_pwm_tacho_write(ast_pwm_tacho,
	 	(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEN_UNIT_MASK) | (unit << AST_PTCR_CLK_CTRL_TYPEN_UNIT),
	 	AST_PTCR_CLK_CTRL);
	 break;
#ifdef PWM_TYPE_O			 	 
	case PWM_TYPE_O:
	ast_pwm_tacho_write(ast_pwm_tacho,
		(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CLK_EXT_CTRL) & ~AST_PTCR_CLK_CTRL_TYPEO_UNIT_MASK) | (unit << AST_PTCR_CLK_CTRL_TYPEO_UNIT),
	 	AST_PTCR_CLK_EXT_CTRL);
	 break;
#endif	 
	default:
	 printk("error channel ast_get_pwm_type %d \n",pwm_type);
	 break;
	}
}

static u32
ast_get_pwm_clock(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_type)
{
	u32 unit, div_low, div_high, clk_source;
	
	unit = ast_get_pwm_clock_unit(ast_pwm_tacho,pwm_type);		

	div_high = ast_get_pwm_clock_division_h(ast_pwm_tacho,pwm_type);
	div_high = (0x1<<div_high);

	div_low = ast_get_pwm_clock_division_l(ast_pwm_tacho,pwm_type); 
	if(div_low == 0)
		div_low = 1;
	else
		div_low = div_low*2;
	//TODO 266

	if(AST_PTCR_CTRL_CLK_MCLK & ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL))
			clk_source = ast_pwm_tacho->ast_pwm_data->get_pwm_clock();
		else
			clk_source = 24*1000*1000;

//	printk("%d, %d, %d, %d \n",clk_source,div_high,div_low,unit);
	return (clk_source/(div_high*div_low*(unit+1)));
}

static u8 
ast_get_pwm_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch)
{
    u8 tmp=0;

    switch (pwm_ch) {
	case PWMA:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & AST_PTCR_CTRL_PMWA_EN) >> AST_PTCR_CTRL_PMWA;
		break;
	case PWMB:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & AST_PTCR_CTRL_PMWB_EN) >> AST_PTCR_CTRL_PMWB;
		break;
	case PWMC:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & AST_PTCR_CTRL_PMWC_EN) >> AST_PTCR_CTRL_PMWC;
		break;
	case PWMD:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & AST_PTCR_CTRL_PMWD_EN) >> AST_PTCR_CTRL_PMWD;
		break;
	case PWME:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & AST_PTCR_CTRL_PMWE_EN) >> AST_PTCR_CTRL_PMWE;
		break;
	case PWMF:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & AST_PTCR_CTRL_PMWF_EN) >> AST_PTCR_CTRL_PMWF;
		break;
	case PWMG:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & AST_PTCR_CTRL_PMWG_EN) >> AST_PTCR_CTRL_PMWG;
		break;
	case PWMH:
		tmp = (ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & AST_PTCR_CTRL_PMWH_EN) >> AST_PTCR_CTRL_PMWH;
		break;
	default:
		printk("error channel ast_get_pwm_type %d \n",pwm_ch);
		break;
    }

	return tmp;

}

static void 
ast_set_pwm_en(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch, u8 enable)
{
    switch (pwm_ch) {
	case PWMA:
		if(enable)
			ast_pwm_tacho_write(ast_pwm_tacho,
					ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) | AST_PTCR_CTRL_PMWA_EN, 
					AST_PTCR_CTRL);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,
					ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & ~AST_PTCR_CTRL_PMWA_EN, 
					AST_PTCR_CTRL);
			
		break;
	case PWMB:
		if(enable)		
			ast_pwm_tacho_write(ast_pwm_tacho,	
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) | AST_PTCR_CTRL_PMWB_EN),
					AST_PTCR_CTRL);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,	
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & ~AST_PTCR_CTRL_PMWB_EN),
					AST_PTCR_CTRL);			
		break;
	case PWMC:
		if(enable)
			ast_pwm_tacho_write(ast_pwm_tacho,	
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) | AST_PTCR_CTRL_PMWC_EN),
					AST_PTCR_CTRL);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,	
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & ~AST_PTCR_CTRL_PMWC_EN),
					AST_PTCR_CTRL);
			
		break;
	case PWMD:
		if(enable)
			ast_pwm_tacho_write(ast_pwm_tacho,	
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) | AST_PTCR_CTRL_PMWD_EN),
					AST_PTCR_CTRL);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,	
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL) & ~AST_PTCR_CTRL_PMWD_EN),
					AST_PTCR_CTRL);
			
		break;
	case PWME:
		if(enable)
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) | AST_PTCR_CTRL_PMWE_EN),
					AST_PTCR_CTRL_EXT);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & ~AST_PTCR_CTRL_PMWE_EN),
					AST_PTCR_CTRL_EXT);
			
		break;
	case PWMF:
		if(enable)
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) | AST_PTCR_CTRL_PMWF_EN),
					AST_PTCR_CTRL_EXT);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & ~AST_PTCR_CTRL_PMWF_EN),
					AST_PTCR_CTRL_EXT);
			
		break;
	case PWMG:
		if(enable)
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) | AST_PTCR_CTRL_PMWG_EN),
					AST_PTCR_CTRL_EXT);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & ~AST_PTCR_CTRL_PMWG_EN),
					AST_PTCR_CTRL_EXT);
			
		break;
	case PWMH:
		if(enable)
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) | AST_PTCR_CTRL_PMWH_EN),
					AST_PTCR_CTRL_EXT);
		else
			ast_pwm_tacho_write(ast_pwm_tacho,
					(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT) & ~AST_PTCR_CTRL_PMWH_EN),
					AST_PTCR_CTRL_EXT);

		break;
	default:
		printk("error channel ast_get_pwm_type %d \n",pwm_ch);
		break;
    }
}

static u8
ast_get_pwm_type(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch)
{
    u8 tmp=0;

    switch (pwm_ch) {
	case PWMA:
		tmp = AST_PTCR_CTRL_GET_PWMA_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL));
		break;
	case PWMB:
		tmp = AST_PTCR_CTRL_GET_PWMB_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL));
		break;
	case PWMC:
		tmp = AST_PTCR_CTRL_GET_PWMC_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL));
		break;
	case PWMD:
		tmp = AST_PTCR_CTRL_GET_PWMD_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL));
		break;
	case PWME:
		tmp = AST_PTCR_CTRL_GET_PWME_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT));
		break;
	case PWMF:
		tmp = AST_PTCR_CTRL_GET_PWMF_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT));
		break;
	case PWMG:
		tmp = AST_PTCR_CTRL_GET_PWMG_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT));
		break;
	case PWMH:
		tmp = AST_PTCR_CTRL_GET_PWMH_TYPE(ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT));
		break;
	default:
		printk("error channel ast_get_pwm_type %d \n",pwm_ch);
		break;
    }

	return tmp;
}

static void
ast_set_pwm_type(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch, u8 type)
{
    u32 tmp1,tmp2;

	if(type > 0x2)
		return;

	tmp1 = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL);
	tmp2 = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_CTRL_EXT);

    switch (pwm_ch) {
	case PWMA:
		tmp1 &= ~AST_PTCR_CTRL_SET_PWMA_TYPE_MASK;
		tmp1 |= AST_PTCR_CTRL_SET_PWMA_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp1, AST_PTCR_CTRL);
		break;
	case PWMB:
		tmp1 &= ~AST_PTCR_CTRL_SET_PWMB_TYPE_MASK;
		tmp1 |= AST_PTCR_CTRL_SET_PWMB_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp1, AST_PTCR_CTRL);
		break;
	case PWMC:
		tmp1 &= ~AST_PTCR_CTRL_SET_PWMC_TYPE_MASK;
		tmp1 |= AST_PTCR_CTRL_SET_PWMC_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp1, AST_PTCR_CTRL);
		break;
	case PWMD:
		tmp1 &= ~AST_PTCR_CTRL_SET_PWMD_TYPE_MASK;
		tmp1 |= AST_PTCR_CTRL_SET_PWMD_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp1, AST_PTCR_CTRL);
		break;
	case PWME:
		tmp2 &= ~AST_PTCR_CTRL_SET_PWME_TYPE_MASK;
		tmp2 |= AST_PTCR_CTRL_SET_PWME_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp2, AST_PTCR_CTRL_EXT);
		break;
	case PWMF:
		tmp2 &= ~AST_PTCR_CTRL_SET_PWMF_TYPE_MASK;
		tmp2 |= AST_PTCR_CTRL_SET_PWMF_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp2, AST_PTCR_CTRL_EXT);
		break;
	case PWMG:
		tmp2 &= ~AST_PTCR_CTRL_SET_PWMG_TYPE_MASK;
		tmp2 |= AST_PTCR_CTRL_SET_PWMG_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp2, AST_PTCR_CTRL_EXT);
		break;
	case PWMH:
		tmp2 &= ~AST_PTCR_CTRL_SET_PWMH_TYPE_MASK;
		tmp2 |= AST_PTCR_CTRL_SET_PWMH_TYPE(type);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp2, AST_PTCR_CTRL_EXT);
		break;
	default:
		printk("error channel %d \n",pwm_ch);
		break;
    }
}

// PWM DUTY 
static u8
ast_get_pwm_duty_rising(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch)
{
	u32 tmp=0;
    switch (pwm_ch) {
	case PWMA:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= DUTY_CTRL0_PWMA_RISE_POINT_MASK;
		break;
	case PWMB:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= DUTY_CTRL0_PWMB_RISE_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL0_PWMB_RISE_POINT);
		break;
	case PWMC:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= DUTY_CTRL1_PWMC_RISE_POINT_MASK;
		break;
	case PWMD:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= DUTY_CTRL1_PWMD_RISE_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL1_PWMD_RISE_POINT);
		break;
	case PWME:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= DUTY_CTRL2_PWME_RISE_POINT_MASK;
		break;
	case PWMF:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= DUTY_CTRL2_PWMF_RISE_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL2_PWMF_RISE_POINT);
		break;
	case PWMG:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= DUTY_CTRL3_PWMG_RISE_POINT_MASK;
		break;
	case PWMH:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= DUTY_CTRL3_PWMH_RISE_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL3_PWMH_RISE_POINT);
		break;			
	default:
	    printk("error pwm channel %d with duty R \n",pwm_ch);
		break;
    }
	
	return tmp;
}

static void
ast_set_pwm_duty_rising(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch, u8 rising)
{
	u32 tmp=0;
	u32 pwm_type = ast_get_pwm_type(ast_pwm_tacho,pwm_ch);
	
	if((rising > 0xff) || (rising > ast_get_pwm_clock_unit(ast_pwm_tacho,pwm_type)))
		return;
	
    switch (pwm_ch) {
	case PWMA:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= ~DUTY_CTRL0_PWMA_RISE_POINT_MASK;
		tmp |= rising;
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY0_CTRL);
		break;
	case PWMB:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= ~DUTY_CTRL0_PWMB_RISE_POINT_MASK;
		tmp |= (rising << DUTY_CTRL0_PWMB_RISE_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY0_CTRL);
		break;
	case PWMC:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= ~DUTY_CTRL1_PWMC_RISE_POINT_MASK;
		tmp |= rising;
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY1_CTRL);
		break;
	case PWMD:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= ~DUTY_CTRL1_PWMD_RISE_POINT_MASK;
		tmp |= (rising << DUTY_CTRL1_PWMD_RISE_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY1_CTRL);
		break;
	case PWME:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= ~DUTY_CTRL2_PWME_RISE_POINT_MASK;
		tmp |= rising;
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY2_CTRL);
		break;
	case PWMF:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= ~DUTY_CTRL2_PWMF_RISE_POINT_MASK;
		tmp |= (rising << DUTY_CTRL2_PWMF_RISE_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY2_CTRL);
		break;
	case PWMG:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= ~DUTY_CTRL3_PWMG_RISE_POINT_MASK;
		tmp |= rising;
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY3_CTRL);
		break;
	case PWMH:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= ~DUTY_CTRL3_PWMH_RISE_POINT_MASK;
		tmp |= (rising << DUTY_CTRL3_PWMH_RISE_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY3_CTRL);
		break;			

	default:
	    printk("error pwm channel %d with duty \n",pwm_ch);
		break;
    }
}

static u8
ast_get_pwm_duty_falling(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch)
{
	u32 tmp=0;
    switch (pwm_ch) {
	case PWMA:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= DUTY_CTRL0_PWMA_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL0_PWMA_FALL_POINT);
		break;
	case PWMB:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= DUTY_CTRL0_PWMB_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL0_PWMB_FALL_POINT);
		break;
	case PWMC:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= DUTY_CTRL1_PWMC_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL1_PWMC_FALL_POINT);
		break;
	case PWMD:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= DUTY_CTRL1_PWMD_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL1_PWMD_FALL_POINT);
		break;
	case PWME:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= DUTY_CTRL2_PWME_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL2_PWME_FALL_POINT);
		break;
	case PWMF:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= DUTY_CTRL2_PWMF_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL2_PWMF_FALL_POINT);
		break;
	case PWMG:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= DUTY_CTRL3_PWMG_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL3_PWMG_FALL_POINT);
		break;
	case PWMH:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= DUTY_CTRL3_PWMH_FALL_POINT_MASK;
		tmp = (tmp >> DUTY_CTRL3_PWMH_FALL_POINT);
		break;			

	default:
	    printk("error pwm channel %d with duty F \n",pwm_ch);
		break;
    }
	
	return tmp;
}

static void
ast_set_pwm_duty_falling(struct ast_pwm_tacho_data *ast_pwm_tacho, u8 pwm_ch, u8 falling)
{
	u32 tmp =0;
	u32 pwm_type = ast_get_pwm_type(ast_pwm_tacho,pwm_ch);
	
	if((falling > 0xff) || (falling > ast_get_pwm_clock_unit(ast_pwm_tacho,pwm_type)))
		return;
	
    switch (pwm_ch) {
	case PWMA:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= ~DUTY_CTRL0_PWMA_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL0_PWMA_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY0_CTRL);
		break;
	case PWMB:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY0_CTRL);
		tmp &= ~DUTY_CTRL0_PWMB_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL0_PWMB_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY0_CTRL);
		break;
	case PWMC:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= ~DUTY_CTRL1_PWMC_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL1_PWMC_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY1_CTRL);
		break;
	case PWMD:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY1_CTRL);
		tmp &= ~DUTY_CTRL1_PWMD_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL1_PWMD_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY1_CTRL);
		break;
	case PWME:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= ~DUTY_CTRL2_PWME_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL2_PWME_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY2_CTRL);
		break;
	case PWMF:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY2_CTRL);
		tmp &= ~DUTY_CTRL2_PWMF_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL2_PWMF_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY2_CTRL);
		break;
	case PWMG:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= ~DUTY_CTRL3_PWMG_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL3_PWMG_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY3_CTRL);
		break;
	case PWMH:
		tmp = ast_pwm_tacho_read(ast_pwm_tacho, AST_PTCR_DUTY3_CTRL);
		tmp &= ~DUTY_CTRL3_PWMH_FALL_POINT_MASK;
		tmp |= (falling << DUTY_CTRL3_PWMH_FALL_POINT);
		ast_pwm_tacho_write(ast_pwm_tacho, tmp, AST_PTCR_DUTY3_CTRL);
		break;			

	default:
	    printk("error pwm channel %d with duty \n",pwm_ch);
		break;
    }

}

/*PWM M/N/O Type sysfs*/
/* 
 * Macro defining SENSOR_DEVICE_ATTR for a pwm sysfs entries.
 *  0 - show/store unit
 *  1 - show/store division_l
 *  2 - show/store division_h 
 */

static ssize_t 
ast_show_pwm_type_clock(struct device *dev, struct device_attribute *attr, char *sysfsbuf)
{
	struct sensor_device_attribute_2 *sensor_attr =
						to_sensor_dev_attr_2(attr);


	//sensor_attr->index : M/N/O#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr) 
	{
		case 0: //unit : 0~256
			return sprintf(sysfsbuf, "%d (0~255)\n", ast_get_pwm_clock_unit(ast_pwm_tacho,sensor_attr->index));
			break;
		case 1: //division_l
			return sprintf(sysfsbuf, "%d (0~15) \n", ast_get_pwm_clock_division_l(ast_pwm_tacho,sensor_attr->index));
			break;
		case 2: //division_h
			return sprintf(sysfsbuf, "%d (0~15) \n", ast_get_pwm_clock_division_h(ast_pwm_tacho,sensor_attr->index));
			
			break;			
		case 3: //expect clock

			return sprintf(sysfsbuf, "%d  \n", ast_get_pwm_clock(ast_pwm_tacho,sensor_attr->index));
			
			break;			

		default:
			return -EINVAL;
			break;
	}

	return sprintf(sysfsbuf, "%d : %d\n", sensor_attr->nr,sensor_attr->index);


}

static ssize_t 
ast_store_pwm_type_clock(struct device *dev, struct device_attribute *attr, const char *sysfsbuf, size_t count)
{
	u32 input_val;
	struct sensor_device_attribute_2 *sensor_attr =
						to_sensor_dev_attr_2(attr);

	input_val = simple_strtoul(sysfsbuf, NULL, 10);

	switch(sensor_attr->nr) 
	{
		case 0: //unit : 0~256
			ast_set_pwm_clock_unit(ast_pwm_tacho, sensor_attr->index, input_val);
			break;
		case 1: //division_l
			ast_set_pwm_clock_division_l(ast_pwm_tacho, sensor_attr->index, input_val);
			break;
		case 2: //division_h
			ast_set_pwm_clock_division_h(ast_pwm_tacho, sensor_attr->index, input_val);
			break;			
		default:
			return -EINVAL;
			break;
	}

	return count;
}

/* attr
 *  0 - show/store enable
 *  1 - show/store type
 *  2 - show/store falling
 *  3 - show/store rising */
static ssize_t 
ast_show_pwm_speed(struct device *dev, struct device_attribute *attr, char *sysfsbuf)
{
	struct sensor_device_attribute_2 *sensor_attr = to_sensor_dev_attr_2(attr);

	//sensor_attr->index : pwm_ch#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr) 
	{
		case 0: //enable, disable
			return sprintf(sysfsbuf, "%d : %s\n", ast_get_pwm_en(ast_pwm_tacho,sensor_attr->index),ast_get_pwm_en(ast_pwm_tacho,sensor_attr->index) ? "Enable":"Disable");
			break;
		case 1: //pwm type M/N/O
			return sprintf(sysfsbuf, "%d (0:M/1:N/2:O)\n",ast_get_pwm_type(ast_pwm_tacho, sensor_attr->index));
			break;
		case 2: //rising
			return sprintf(sysfsbuf, "%x : unit limit (0~%d)\n",ast_get_pwm_duty_rising(ast_pwm_tacho, sensor_attr->index),
						ast_get_pwm_clock_unit(ast_pwm_tacho, ast_get_pwm_type(ast_pwm_tacho, sensor_attr->index)));
			break;						
		case 3: //falling
			return sprintf(sysfsbuf, "%x : unit limit (0~%d)\n",ast_get_pwm_duty_falling(ast_pwm_tacho, sensor_attr->index),
						ast_get_pwm_clock_unit(ast_pwm_tacho, ast_get_pwm_type(ast_pwm_tacho, sensor_attr->index)));			
			break;			
		default:
			return -EINVAL;
			break;
	}
}

static ssize_t 
ast_store_pwm_speed(struct device *dev, struct device_attribute *attr, const char *sysfsbuf, size_t count)
{
	u32 input_val;
	struct sensor_device_attribute_2 *sensor_attr =
						to_sensor_dev_attr_2(attr);

	input_val = simple_strtoul(sysfsbuf, NULL, 10);

	//sensor_attr->index : pwm_ch#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr) 
	{
		case 0: //enable, disable
			ast_set_pwm_en(ast_pwm_tacho, sensor_attr->index, input_val);
			break;
		case 1: //pwm type M/N/O
			ast_set_pwm_type(ast_pwm_tacho, sensor_attr->index, input_val);
			break;
		case 2: //rising
			ast_set_pwm_duty_rising(ast_pwm_tacho, sensor_attr->index, input_val);
			break;			
		case 3: //falling
			ast_set_pwm_duty_falling(ast_pwm_tacho, sensor_attr->index, input_val);
			break;			
		default:
			return -EINVAL;
			break;
	}

	return count;
}

/* Fan Type  */
/* Fan M/N/O Type sysfs 
 * Macro defining SENSOR_DEVICE_ATTR for a pwm sysfs entries.
 *  0 - show/store enable
 *  1 - show/store mode
 *  2 - show/store unit
 *  3 - show/store division
 *  4 - show/store limit
 */

static ssize_t 
ast_show_tacho_type(struct device *dev, struct device_attribute *attr, char *sysfsbuf)
{
	struct sensor_device_attribute_2 *sensor_attr =
						to_sensor_dev_attr_2(attr);

	//sensor_attr->index : M/N/O
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr) 
	{
		case 0: //enable, disable
			return sprintf(sysfsbuf, "%d : %s\n", ast_get_tacho_type_en(ast_pwm_tacho,sensor_attr->index),ast_get_tacho_type_en(ast_pwm_tacho,sensor_attr->index) ? "Enable":"Disable");
			break;
		case 1: //fan tacho mode
			if(ast_get_tacho_type_mode(ast_pwm_tacho, sensor_attr->index) == FALL_EDGE)
				return sprintf(sysfsbuf, "0: falling\n");
			else if(ast_get_tacho_type_mode(ast_pwm_tacho, sensor_attr->index) == RISE_EDGE)
				return sprintf(sysfsbuf, "1: rising\n");
			else if (ast_get_tacho_type_mode(ast_pwm_tacho, sensor_attr->index) == BOTH_EDGE) 
				return sprintf(sysfsbuf, "2: both\n");
			else 
				return sprintf(sysfsbuf, "3: unknown\n");
			break;
		case 2: //unit
			return sprintf(sysfsbuf, "%d (0~65535)\n",ast_get_tacho_type_unit(ast_pwm_tacho, sensor_attr->index));
			
			break;			
		case 3: //division
			return sprintf(sysfsbuf, "%d (0~7) \n",ast_get_tacho_type_division(ast_pwm_tacho, sensor_attr->index));
			break;			
		case 4: //limit
			return sprintf(sysfsbuf, "%d (0~1048575)\n",ast_get_tacho_type_limit(ast_pwm_tacho, sensor_attr->index));
			break;			
		case 5: //measure period
			return sprintf(sysfsbuf, "%d \n",ast_get_tacho_measure_period(ast_pwm_tacho, sensor_attr->index));
			break;			
		default:
			return -EINVAL;
			break;
	}
}

static ssize_t 
ast_store_tacho_type(struct device *dev, struct device_attribute *attr, const char *sysfsbuf, size_t count)
{
	u32 input_val;
	struct sensor_device_attribute_2 *sensor_attr =
						to_sensor_dev_attr_2(attr);

	input_val = simple_strtoul(sysfsbuf, NULL, 10);

	//sensor_attr->index : pwm_ch#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr) 
	{
		case 0: //enable, disable
			ast_set_tacho_type_en(ast_pwm_tacho,sensor_attr->index, input_val);
			break;
		case 1: //fan tacho mode
			ast_set_tacho_type_mode(ast_pwm_tacho, sensor_attr->index, input_val);
			break;
		case 2: //unit
			ast_set_tacho_type_unit(ast_pwm_tacho, sensor_attr->index, input_val);
			break;			
		case 3: //division
			ast_set_tacho_type_division(ast_pwm_tacho, sensor_attr->index, input_val);
			break;			
		case 4: //limit
			ast_set_tacho_type_limit(ast_pwm_tacho, sensor_attr->index, input_val);
			break;			
		default:
			return -EINVAL;
			break;
	}
	return count;

}

/* fan detect */
/* FAN sysfs
 * Macro defining SENSOR_DEVICE_ATTR for a tacho sysfs entries.
 *  - show/store enable
 *  - show/store source
 *  - show/store rpm
 *  - show/store alarm
 *  - show/store alarm_en 
*/
static ssize_t 
ast_show_tacho_speed(struct device *dev, struct device_attribute *attr, char *sysfsbuf)
{
	struct sensor_device_attribute_2 *sensor_attr =
						to_sensor_dev_attr_2(attr);

	//sensor_attr->index : pwm_ch#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr) 
	{
		case 0: //enable, disable
			return sprintf(sysfsbuf, "%d : %s\n", ast_get_tacho_en(ast_pwm_tacho,sensor_attr->index),ast_get_tacho_en(ast_pwm_tacho,sensor_attr->index) ? "Enable":"Disable");
			break;
		case 1: //tacho source PWMA~H - 0~7
			return sprintf(sysfsbuf, "PWM%d (0~7)\n", ast_get_tacho_source(ast_pwm_tacho,sensor_attr->index));
			break;
		case 2: //rpm
			return sprintf(sysfsbuf, "%d \n", ast_get_tacho_rpm(ast_pwm_tacho,sensor_attr->index));
			break;			
		case 3: //alarm
			return sprintf(sysfsbuf, "%d \n", ast_get_tacho_alarm(ast_pwm_tacho,sensor_attr->index));
			break;			
		case 4: //alarm_en
			return sprintf(sysfsbuf, "%d : %s\n", 
				ast_get_tacho_alarm_en(ast_pwm_tacho,sensor_attr->index),
				ast_get_tacho_alarm_en(ast_pwm_tacho,sensor_attr->index) ? "Enable":"Disable");
			break;			
		default:
			return -EINVAL;
			break;
	}

}

static ssize_t 
ast_store_tacho_speed(struct device *dev, struct device_attribute *attr, const char *sysfsbuf, size_t count)
{
	u32 input_val;
	struct sensor_device_attribute_2 *sensor_attr =
						to_sensor_dev_attr_2(attr);

	input_val = simple_strtoul(sysfsbuf, NULL, 10);


	//sensor_attr->index : tacho_ch#
	//sensor_attr->nr : attr#
	switch(sensor_attr->nr) 
	{
		case 0: //enable, disable
			ast_set_tacho_en(ast_pwm_tacho,sensor_attr->index,input_val);
			break;
		case 1: //tacho source PWMA~H - 0~7
			ast_set_tacho_source(ast_pwm_tacho,sensor_attr->index,input_val);
			break;
		case 2: //rpm
			return -EINVAL;
			break;			
		case 3: //alarm
			return -EINVAL;
			break;			
		case 4: //alarm_en
			ast_set_tacho_alarm_en(ast_pwm_tacho,sensor_attr->index,input_val);
			break;			
		default:
			return -EINVAL;
			break;
	}
	return count;
}

/*
 * sysfs attributes
 */
/* CLK sysfs*/
static SENSOR_DEVICE_ATTR_2(clk_en, S_IRUGO | S_IWUSR, ast_show_clk, ast_store_clk, 0, 0);
static SENSOR_DEVICE_ATTR_2(clk_source, S_IRUGO | S_IWUSR, ast_show_clk, ast_store_clk, 1, 0); 


static struct attribute *clk_attributes[] = { 
	&sensor_dev_attr_clk_source.dev_attr.attr, 
	&sensor_dev_attr_clk_en.dev_attr.attr, 
	NULL 
};

static const struct attribute_group clk_attribute_groups = {
	.attrs = clk_attributes,
};

/*PWM M/N/O Type sysfs*/
/* 
 * Macro defining SENSOR_DEVICE_ATTR for a pwm sysfs entries.
 *  0 - show/store unit
 *  1 - show/store division_l
 *  2 - show/store division_h 
 */

#define sysfs_pwm_type(type,index) \
static SENSOR_DEVICE_ATTR_2(pwm_type_##type##_unit, S_IRUGO | S_IWUSR, \
	ast_show_pwm_type_clock, ast_store_pwm_type_clock, 0, index); \
\
static SENSOR_DEVICE_ATTR_2(pwm_type_##type##_division_l, S_IRUGO | S_IWUSR, \
	ast_show_pwm_type_clock, ast_store_pwm_type_clock, 1, index); \
\
static SENSOR_DEVICE_ATTR_2(pwm_type_##type##_division_h, S_IRUGO | S_IWUSR, \
	ast_show_pwm_type_clock, ast_store_pwm_type_clock, 2, index); \
\
static SENSOR_DEVICE_ATTR_2(pwm_type_##type##_clk, S_IRUGO, \
	ast_show_pwm_type_clock, NULL, 3, index); \
\
static struct attribute *pwm_type_##type##_attributes[] = { \
	&sensor_dev_attr_pwm_type_##type##_unit.dev_attr.attr, \
	&sensor_dev_attr_pwm_type_##type##_division_l.dev_attr.attr, \
	&sensor_dev_attr_pwm_type_##type##_division_h.dev_attr.attr, \
	&sensor_dev_attr_pwm_type_##type##_clk.dev_attr.attr, \
	NULL \
};

/*
 * Create the needed functions for each pwm using the macro defined above
 * (4 pwms are supported)
 */
sysfs_pwm_type(m,0);
sysfs_pwm_type(n,1);
#ifdef PWM_TYPE_O
sysfs_pwm_type(o,2);
#endif

static const struct attribute_group pwm_type_attribute_groups[] = {
	{ .attrs = pwm_type_m_attributes },
	{ .attrs = pwm_type_n_attributes },
#ifdef PWM_TYPE_O	
	{ .attrs = pwm_type_o_attributes },
#endif
};

/* PWM sysfs
 * Macro defining SENSOR_DEVICE_ATTR for a pwm sysfs entries.
 *  0 - show/store enable
 *  1 - show/store type
 *  2 - show/store rising
 *  3 - show/store falling
 */

#define sysfs_pwm_speeds_num(index) \
static SENSOR_DEVICE_ATTR_2(pwm##index##_en, S_IRUGO | S_IWUSR, \
	ast_show_pwm_speed, ast_store_pwm_speed, 0, index); \
\
static SENSOR_DEVICE_ATTR_2(pwm##index##_type, S_IRUGO | S_IWUSR, \
	ast_show_pwm_speed, ast_store_pwm_speed, 1, index); \
\
static SENSOR_DEVICE_ATTR_2(pwm##index##_rising, S_IRUGO | S_IWUSR, \
	ast_show_pwm_speed, ast_store_pwm_speed, 2, index); \
\
static SENSOR_DEVICE_ATTR_2(pwm##index##_falling, S_IRUGO | S_IWUSR, \
	ast_show_pwm_speed, ast_store_pwm_speed, 3, index); \
\
static struct attribute *pwm##index##_attributes[] = { \
	&sensor_dev_attr_pwm##index##_en.dev_attr.attr, \
	&sensor_dev_attr_pwm##index##_type.dev_attr.attr, \
	&sensor_dev_attr_pwm##index##_rising.dev_attr.attr, \
	&sensor_dev_attr_pwm##index##_falling.dev_attr.attr, \
	NULL \
};

/*
 * Create the needed functions for each pwm using the macro defined above
 * (4 pwms are supported)
 */
sysfs_pwm_speeds_num(0);
sysfs_pwm_speeds_num(1);
sysfs_pwm_speeds_num(2);
sysfs_pwm_speeds_num(3);
sysfs_pwm_speeds_num(4);
sysfs_pwm_speeds_num(5);
sysfs_pwm_speeds_num(6);
sysfs_pwm_speeds_num(7);

static const struct attribute_group pwm_attribute_groups[] = {
	{ .attrs = pwm0_attributes },
	{ .attrs = pwm1_attributes },
	{ .attrs = pwm2_attributes },
	{ .attrs = pwm3_attributes },
	{ .attrs = pwm4_attributes },
	{ .attrs = pwm5_attributes },
	{ .attrs = pwm6_attributes },
	{ .attrs = pwm7_attributes },
};

/* Fan M/N/O Type sysfs 
 * Macro defining SENSOR_DEVICE_ATTR for a pwm sysfs entries.
 *  0 - show/store enable
 *  1 - show/store mode
 *  2 - show/store unit
 *  3 - show/store division
 *  4 - show/store limit
 */

#define sysfs_tacho_type(type,index) \
static SENSOR_DEVICE_ATTR_2(tacho_type_##type##_en, S_IRUGO | S_IWUSR, \
	ast_show_tacho_type, ast_store_tacho_type, 0, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho_type_##type##_mode, S_IRUGO | S_IWUSR, \
	ast_show_tacho_type, ast_store_tacho_type, 1, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho_type_##type##_unit, S_IRUGO | S_IWUSR, \
	ast_show_tacho_type, ast_store_tacho_type, 2, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho_type_##type##_division, S_IRUGO | S_IWUSR, \
	ast_show_tacho_type, ast_store_tacho_type, 3, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho_type_##type##_limit, S_IRUGO | S_IWUSR, \
	ast_show_tacho_type, ast_store_tacho_type, 4, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho_type_##type##_measure_period, S_IRUGO | S_IWUSR, \
	ast_show_tacho_type, ast_store_tacho_type, 5, index); \
\
static struct attribute *tacho_type_##type##_attributes[] = { \
	&sensor_dev_attr_tacho_type_##type##_en.dev_attr.attr, \
	&sensor_dev_attr_tacho_type_##type##_mode.dev_attr.attr, \
	&sensor_dev_attr_tacho_type_##type##_unit.dev_attr.attr, \
	&sensor_dev_attr_tacho_type_##type##_division.dev_attr.attr, \
	&sensor_dev_attr_tacho_type_##type##_limit.dev_attr.attr, \
	&sensor_dev_attr_tacho_type_##type##_measure_period.dev_attr.attr, \
	NULL \
};

/*
 * Create the needed functions for each pwm using the macro defined above
 * (4 pwms are supported)
 */
sysfs_tacho_type(m,0);
sysfs_tacho_type(n,1);
#ifdef PWM_TYPE_O
sysfs_tacho_type(o,2);
#endif

static const struct attribute_group tacho_type_attribute_groups[] = {
	{ .attrs = tacho_type_m_attributes },
	{ .attrs = tacho_type_n_attributes },
#ifdef PWM_TYPE_O	
	{ .attrs = tacho_type_o_attributes },
#endif
};

/* FAN sysfs
 * Macro defining SENSOR_DEVICE_ATTR for a tacho sysfs entries.
 *  - show/store enable
 *  - show/store source
 *  - show/store rpm
 *  - show/store alarm
 *  - show/store alarm_en 
 */
#define sysfs_tacho_speeds_num(index) \
static SENSOR_DEVICE_ATTR_2(tacho##index##_en, S_IRUGO | S_IWUSR, \
	ast_show_tacho_speed, ast_store_tacho_speed, 0, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho##index##_source, S_IRUGO | S_IWUSR, \
	ast_show_tacho_speed, ast_store_tacho_speed, 1, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho##index##_rpm, S_IRUGO, \
	ast_show_tacho_speed, NULL, 2, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho##index##_alarm, S_IRUGO, \
	ast_show_tacho_speed, ast_store_tacho_speed, 3, index); \
\
static SENSOR_DEVICE_ATTR_2(tacho##index##_alarm_en, S_IRUGO | S_IWUSR, \
	ast_show_tacho_speed, ast_store_tacho_speed, 4, index); \
\
static struct attribute *tacho##index##_attributes[] = { \
	&sensor_dev_attr_tacho##index##_en.dev_attr.attr, \
	&sensor_dev_attr_tacho##index##_source.dev_attr.attr, \
	&sensor_dev_attr_tacho##index##_rpm.dev_attr.attr, \
	&sensor_dev_attr_tacho##index##_alarm.dev_attr.attr, \
	&sensor_dev_attr_tacho##index##_alarm_en.dev_attr.attr, \
	NULL \
};

/*
 * Create the needed functions for each tacho using the macro defined above
 * (4 tachos are supported)
 */
sysfs_tacho_speeds_num(0);
sysfs_tacho_speeds_num(1);
sysfs_tacho_speeds_num(2);
sysfs_tacho_speeds_num(3);
sysfs_tacho_speeds_num(4);
sysfs_tacho_speeds_num(5);
sysfs_tacho_speeds_num(6);
sysfs_tacho_speeds_num(7);
sysfs_tacho_speeds_num(8);
sysfs_tacho_speeds_num(9);
sysfs_tacho_speeds_num(10);
sysfs_tacho_speeds_num(11);
sysfs_tacho_speeds_num(12);
sysfs_tacho_speeds_num(13);
sysfs_tacho_speeds_num(14);
sysfs_tacho_speeds_num(15);

static const struct attribute_group tacho_attribute_groups[] = {
	{ .attrs = tacho0_attributes },
	{ .attrs = tacho1_attributes },
	{ .attrs = tacho2_attributes },
	{ .attrs = tacho3_attributes },
	{ .attrs = tacho4_attributes },
	{ .attrs = tacho5_attributes },
	{ .attrs = tacho6_attributes },
	{ .attrs = tacho7_attributes },
	{ .attrs = tacho8_attributes },
	{ .attrs = tacho9_attributes },
	{ .attrs = tacho10_attributes },
	{ .attrs = tacho11_attributes },
	{ .attrs = tacho12_attributes },
	{ .attrs = tacho13_attributes },
	{ .attrs = tacho14_attributes },
	{ .attrs = tacho15_attributes },
};

static int 
ast_pwm_tacho_probe(struct platform_device *pdev)
{
	struct resource *res;
	int err;
	int ret=0;
	int i;

	dev_dbg(&pdev->dev, "ast_pwm_fan_probe \n");

	ast_pwm_tacho = kzalloc(sizeof(struct ast_pwm_tacho_data), GFP_KERNEL);
	if (!ast_pwm_tacho) {
		ret = -ENOMEM;
		goto out;
	}

	ast_pwm_tacho->ast_pwm_data = pdev->dev.platform_data;	

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (NULL == res) {
		dev_err(&pdev->dev, "cannot get IORESOURCE_MEM\n");
		ret = -ENOENT;
		goto out_mem;
	}

	if (!request_mem_region(res->start, resource_size(res), res->name)) {
		dev_err(&pdev->dev, "cannot reserved region\n");
		ret = -ENXIO;
		goto out_mem;
	}

	ast_pwm_tacho->reg_base = ioremap(res->start, resource_size(res));
	if (!ast_pwm_tacho->reg_base) {
		ret = -EIO;
		goto out_region;
	}

	ast_pwm_tacho->irq = platform_get_irq(pdev, 0);
	if (ast_pwm_tacho->irq < 0) {
		dev_err(&pdev->dev, "no irq specified\n");
		ret = -ENOENT;
		goto out_region;
	}

	/* Register sysfs hooks */
	err = sysfs_create_group(&pdev->dev.kobj, &clk_attribute_groups);
	if (err)
		goto out_region;

	ast_pwm_tacho->hwmon_dev = hwmon_device_register(&pdev->dev);
	if (IS_ERR(ast_pwm_tacho->hwmon_dev)) {
		ret = PTR_ERR(ast_pwm_tacho->hwmon_dev);
		goto out_sysfs0;
	}

	for(i=0; i< PWM_CH_NUM; i++) {
		err = sysfs_create_group(&pdev->dev.kobj, &pwm_attribute_groups[i]);
		if (err)
			goto out_sysfs0;
	}

	for(i=0; i< PWM_TYPE_NUM; i++) {
		err = sysfs_create_group(&pdev->dev.kobj, &pwm_type_attribute_groups[i]);
		if (err)
			goto out_sysfs1;
	}
	

	for(i=0; i< TACHO_NUM; i++) {
		err = sysfs_create_group(&pdev->dev.kobj, &tacho_attribute_groups[i]);
		if (err)
			goto out_sysfs2;
	}

	for(i=0; i< PWM_TYPE_NUM; i++) {
		err = sysfs_create_group(&pdev->dev.kobj, &tacho_type_attribute_groups[i]);
		if (err)
			goto out_sysfs3;
	}

	ast_pwm_taco_init();
	
	printk(KERN_INFO "ast_pwm_tacho: driver successfully loaded.\n");

	return 0;

out_sysfs3:
	for(i=0; i< TACHO_NUM; i++)
		sysfs_remove_group(&pdev->dev.kobj, &tacho_attribute_groups[i]);

out_sysfs2:
	for(i=0; i< PWM_TYPE_NUM; i++)
		sysfs_remove_group(&pdev->dev.kobj, &pwm_type_attribute_groups[i]);

out_sysfs1:
	for(i=0; i< PWM_CH_NUM; i++)
		sysfs_remove_group(&pdev->dev.kobj, &pwm_attribute_groups[i]);
out_sysfs0:
	sysfs_remove_group(&pdev->dev.kobj, &clk_attribute_groups);

//out_irq:
//	free_irq(ast_pwm_tacho->irq, NULL);
out_region:
	release_mem_region(res->start, res->end - res->start + 1);
out_mem:
	kfree(ast_pwm_tacho);
out:
	printk(KERN_WARNING "applesmc: driver init failed (ret=%d)!\n", ret);
	return ret;
}

static int 
ast_pwm_tacho_remove(struct platform_device *pdev)
{
	int i=0;
	struct ast_pwm_tacho_data *ast_pwm_tacho = platform_get_drvdata(pdev);
	struct resource *res;
	printk(KERN_INFO "ast_pwm_tacho: driver unloaded.\n");

    hwmon_device_unregister(ast_pwm_tacho->hwmon_dev);

	for(i=0; i<16; i++)
		sysfs_remove_group(&pdev->dev.kobj, &tacho_attribute_groups[i]);

	for(i=0; i<3; i++)
		sysfs_remove_group(&pdev->dev.kobj, &pwm_type_attribute_groups[i]);

	for(i=0; i<8; i++)
		sysfs_remove_group(&pdev->dev.kobj, &pwm_attribute_groups[i]);

	sysfs_remove_group(&pdev->dev.kobj, &clk_attribute_groups);

	platform_set_drvdata(pdev, NULL);
//	free_irq(ast_pwm_tacho->irq, ast_pwm_tacho);
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	iounmap(ast_pwm_tacho->reg_base);
	release_mem_region(res->start, res->end - res->start + 1);
	kfree(ast_pwm_tacho);
	return 0;
}

#ifdef CONFIG_PM
static int 
ast_pwm_tacho_suspend(struct platform_device *pdev, pm_message_t state)
{
	printk("ast_pwm_tacho_suspend : TODO \n");
	return 0;
}

static int 
ast_pwm_tacho_resume(struct platform_device *pdev)
{
	ast_pwm_taco_init();
	return 0;
}

#else
#define ast_pwm_tacho_suspend        NULL
#define ast_pwm_tacho_resume         NULL
#endif

static struct platform_driver ast_pwm_tacho_driver = {
	.probe			= ast_pwm_tacho_probe,
	.remove 		= __devexit_p(ast_pwm_tacho_remove),
    .suspend        = ast_pwm_tacho_suspend,
    .resume         = ast_pwm_tacho_resume,
    .driver         = {
            .name   = "ast_pwm_tacho",
            .owner  = THIS_MODULE,
    },
};

static int __init 
ast_pwm_tacho_init(void)
{
	return platform_driver_register(&ast_pwm_tacho_driver);
}

static void __exit 
ast_pwm_tacho_exit(void)
{
	platform_driver_unregister(&ast_pwm_tacho_driver);
}

module_init(ast_pwm_tacho_init);
module_exit(ast_pwm_tacho_exit);

MODULE_AUTHOR("Ryan Chen <ryan_chen@aspeedtech.com>");
MODULE_DESCRIPTION("PWM TACHO driver");
MODULE_LICENSE("GPL");
