
cv01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000374  0800037c  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000374  08000374  0001037c  2**0
                  CONTENTS
  4 .ARM          00000000  08000374  08000374  0001037c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000374  0800037c  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000374  08000374  00010374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000378  08000378  00010378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800037c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800037c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001037c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000730  00000000  00000000  000103a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000002a0  00000000  00000000  00010ad4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000080  00000000  00000000  00010d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000058  00000000  00000000  00010df8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000473e  00000000  00000000  00010e50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000009a9  00000000  00000000  0001558e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0001830a  00000000  00000000  00015f37  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0002e241  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000e8  00000000  00000000  0002e2bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800035c 	.word	0x0800035c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	0800035c 	.word	0x0800035c

08000108 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 8000114:	1dfb      	adds	r3, r7, #7
 8000116:	781b      	ldrb	r3, [r3, #0]
 8000118:	001a      	movs	r2, r3
 800011a:	231f      	movs	r3, #31
 800011c:	4013      	ands	r3, r2
 800011e:	2201      	movs	r2, #1
 8000120:	409a      	lsls	r2, r3
 8000122:	4b03      	ldr	r3, [pc, #12]	; (8000130 <NVIC_EnableIRQ+0x28>)
 8000124:	601a      	str	r2, [r3, #0]
}
 8000126:	46c0      	nop			; (mov r8, r8)
 8000128:	46bd      	mov	sp, r7
 800012a:	b002      	add	sp, #8
 800012c:	bd80      	pop	{r7, pc}
 800012e:	46c0      	nop			; (mov r8, r8)
 8000130:	e000e100 	.word	0xe000e100

08000134 <EXTI0_1_IRQHandler.4590>:
	EXTI->IMR |= EXTI_IMR_MR0; // mask
	EXTI->FTSR |= EXTI_FTSR_TR0; // trigger on falling edge
	NVIC_EnableIRQ(EXTI0_1_IRQn); // enable EXTI0_1

	void EXTI0_1_IRQHandler(void)
	{
 8000134:	b580      	push	{r7, lr}
 8000136:	b082      	sub	sp, #8
 8000138:	af00      	add	r7, sp, #0
 800013a:	4663      	mov	r3, ip
 800013c:	607b      	str	r3, [r7, #4]
	if (EXTI->PR & EXTI_PR_PR0) { // check line 0 has triggered the IT
 800013e:	4b09      	ldr	r3, [pc, #36]	; (8000164 <EXTI0_1_IRQHandler.4590+0x30>)
 8000140:	695b      	ldr	r3, [r3, #20]
 8000142:	2201      	movs	r2, #1
 8000144:	4013      	ands	r3, r2
 8000146:	d008      	beq.n	800015a <EXTI0_1_IRQHandler.4590+0x26>
	EXTI->PR |= EXTI_PR_PR0; // clear the pending bit
 8000148:	4b06      	ldr	r3, [pc, #24]	; (8000164 <EXTI0_1_IRQHandler.4590+0x30>)
 800014a:	695a      	ldr	r2, [r3, #20]
 800014c:	4b05      	ldr	r3, [pc, #20]	; (8000164 <EXTI0_1_IRQHandler.4590+0x30>)
 800014e:	2101      	movs	r1, #1
 8000150:	430a      	orrs	r2, r1
 8000152:	615a      	str	r2, [r3, #20]
	GPIOB->BRR = (1<<5);
 8000154:	4b04      	ldr	r3, [pc, #16]	; (8000168 <EXTI0_1_IRQHandler.4590+0x34>)
 8000156:	2220      	movs	r2, #32
 8000158:	629a      	str	r2, [r3, #40]	; 0x28
	}
	}
 800015a:	46c0      	nop			; (mov r8, r8)
 800015c:	46bd      	mov	sp, r7
 800015e:	b002      	add	sp, #8
 8000160:	bd80      	pop	{r7, pc}
 8000162:	46c0      	nop			; (mov r8, r8)
 8000164:	40010400 	.word	0x40010400
 8000168:	48000400 	.word	0x48000400

0800016c <main>:
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
int main(void)
 8000172:	2310      	movs	r3, #16
 8000174:	18fb      	adds	r3, r7, r3
 8000176:	603b      	str	r3, [r7, #0]
	uint32_t SoS = 0b1010100111011101110010101;
 8000178:	4b29      	ldr	r3, [pc, #164]	; (8000220 <main+0xb4>)
 800017a:	607b      	str	r3, [r7, #4]
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800017c:	4b29      	ldr	r3, [pc, #164]	; (8000224 <main+0xb8>)
 800017e:	695a      	ldr	r2, [r3, #20]
 8000180:	4b28      	ldr	r3, [pc, #160]	; (8000224 <main+0xb8>)
 8000182:	2180      	movs	r1, #128	; 0x80
 8000184:	0289      	lsls	r1, r1, #10
 8000186:	430a      	orrs	r2, r1
 8000188:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 800018a:	2390      	movs	r3, #144	; 0x90
 800018c:	05db      	lsls	r3, r3, #23
 800018e:	681a      	ldr	r2, [r3, #0]
 8000190:	2390      	movs	r3, #144	; 0x90
 8000192:	05db      	lsls	r3, r3, #23
 8000194:	2180      	movs	r1, #128	; 0x80
 8000196:	00c9      	lsls	r1, r1, #3
 8000198:	430a      	orrs	r2, r1
 800019a:	601a      	str	r2, [r3, #0]
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN | RCC_AHBENR_GPIOCEN; // enable
 800019c:	4b21      	ldr	r3, [pc, #132]	; (8000224 <main+0xb8>)
 800019e:	695a      	ldr	r2, [r3, #20]
 80001a0:	4b20      	ldr	r3, [pc, #128]	; (8000224 <main+0xb8>)
 80001a2:	21e0      	movs	r1, #224	; 0xe0
 80001a4:	0309      	lsls	r1, r1, #12
 80001a6:	430a      	orrs	r2, r1
 80001a8:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER4_0; // LED1 = PA4, output
 80001aa:	2390      	movs	r3, #144	; 0x90
 80001ac:	05db      	lsls	r3, r3, #23
 80001ae:	681a      	ldr	r2, [r3, #0]
 80001b0:	2390      	movs	r3, #144	; 0x90
 80001b2:	05db      	lsls	r3, r3, #23
 80001b4:	2180      	movs	r1, #128	; 0x80
 80001b6:	0049      	lsls	r1, r1, #1
 80001b8:	430a      	orrs	r2, r1
 80001ba:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER0_0; // LED2 = PB0, output
 80001bc:	4b1a      	ldr	r3, [pc, #104]	; (8000228 <main+0xbc>)
 80001be:	681a      	ldr	r2, [r3, #0]
 80001c0:	4b19      	ldr	r3, [pc, #100]	; (8000228 <main+0xbc>)
 80001c2:	2101      	movs	r1, #1
 80001c4:	430a      	orrs	r2, r1
 80001c6:	601a      	str	r2, [r3, #0]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR0_0; // S2 = PC0, pullup
 80001c8:	4b18      	ldr	r3, [pc, #96]	; (800022c <main+0xc0>)
 80001ca:	68da      	ldr	r2, [r3, #12]
 80001cc:	4b17      	ldr	r3, [pc, #92]	; (800022c <main+0xc0>)
 80001ce:	2101      	movs	r1, #1
 80001d0:	430a      	orrs	r2, r1
 80001d2:	60da      	str	r2, [r3, #12]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR1_0; // S1 = PC1, pullup
 80001d4:	4b15      	ldr	r3, [pc, #84]	; (800022c <main+0xc0>)
 80001d6:	68da      	ldr	r2, [r3, #12]
 80001d8:	4b14      	ldr	r3, [pc, #80]	; (800022c <main+0xc0>)
 80001da:	2104      	movs	r1, #4
 80001dc:	430a      	orrs	r2, r1
 80001de:	60da      	str	r2, [r3, #12]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80001e0:	4b10      	ldr	r3, [pc, #64]	; (8000224 <main+0xb8>)
 80001e2:	699a      	ldr	r2, [r3, #24]
 80001e4:	4b0f      	ldr	r3, [pc, #60]	; (8000224 <main+0xb8>)
 80001e6:	2101      	movs	r1, #1
 80001e8:	430a      	orrs	r2, r1
 80001ea:	619a      	str	r2, [r3, #24]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PC; // select PC0 for EXTI0
 80001ec:	4b10      	ldr	r3, [pc, #64]	; (8000230 <main+0xc4>)
 80001ee:	689a      	ldr	r2, [r3, #8]
 80001f0:	4b0f      	ldr	r3, [pc, #60]	; (8000230 <main+0xc4>)
 80001f2:	2102      	movs	r1, #2
 80001f4:	430a      	orrs	r2, r1
 80001f6:	609a      	str	r2, [r3, #8]
	EXTI->IMR |= EXTI_IMR_MR0; // mask
 80001f8:	4b0e      	ldr	r3, [pc, #56]	; (8000234 <main+0xc8>)
 80001fa:	681a      	ldr	r2, [r3, #0]
 80001fc:	4b0d      	ldr	r3, [pc, #52]	; (8000234 <main+0xc8>)
 80001fe:	2101      	movs	r1, #1
 8000200:	430a      	orrs	r2, r1
 8000202:	601a      	str	r2, [r3, #0]
	EXTI->FTSR |= EXTI_FTSR_TR0; // trigger on falling edge
 8000204:	4b0b      	ldr	r3, [pc, #44]	; (8000234 <main+0xc8>)
 8000206:	68da      	ldr	r2, [r3, #12]
 8000208:	4b0a      	ldr	r3, [pc, #40]	; (8000234 <main+0xc8>)
 800020a:	2101      	movs	r1, #1
 800020c:	430a      	orrs	r2, r1
 800020e:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(EXTI0_1_IRQn); // enable EXTI0_1
 8000210:	2005      	movs	r0, #5
 8000212:	f7ff ff79 	bl	8000108 <NVIC_EnableIRQ>

	while (1)
	{
		EXTI0_1_IRQHandler();
 8000216:	003b      	movs	r3, r7
 8000218:	469c      	mov	ip, r3
 800021a:	f7ff ff8b 	bl	8000134 <EXTI0_1_IRQHandler.4590>
 800021e:	e7fa      	b.n	8000216 <main+0xaa>
 8000220:	0153bb95 	.word	0x0153bb95
 8000224:	40021000 	.word	0x40021000
 8000228:	48000400 	.word	0x48000400
 800022c:	48000800 	.word	0x48000800
 8000230:	40010000 	.word	0x40010000
 8000234:	40010400 	.word	0x40010400

08000238 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800023c:	4b1a      	ldr	r3, [pc, #104]	; (80002a8 <SystemInit+0x70>)
 800023e:	681a      	ldr	r2, [r3, #0]
 8000240:	4b19      	ldr	r3, [pc, #100]	; (80002a8 <SystemInit+0x70>)
 8000242:	2101      	movs	r1, #1
 8000244:	430a      	orrs	r2, r1
 8000246:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
 8000248:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <SystemInit+0x70>)
 800024a:	685a      	ldr	r2, [r3, #4]
 800024c:	4b16      	ldr	r3, [pc, #88]	; (80002a8 <SystemInit+0x70>)
 800024e:	4917      	ldr	r1, [pc, #92]	; (80002ac <SystemInit+0x74>)
 8000250:	400a      	ands	r2, r1
 8000252:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000254:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <SystemInit+0x70>)
 8000256:	681a      	ldr	r2, [r3, #0]
 8000258:	4b13      	ldr	r3, [pc, #76]	; (80002a8 <SystemInit+0x70>)
 800025a:	4915      	ldr	r1, [pc, #84]	; (80002b0 <SystemInit+0x78>)
 800025c:	400a      	ands	r2, r1
 800025e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000260:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <SystemInit+0x70>)
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	4b10      	ldr	r3, [pc, #64]	; (80002a8 <SystemInit+0x70>)
 8000266:	4913      	ldr	r1, [pc, #76]	; (80002b4 <SystemInit+0x7c>)
 8000268:	400a      	ands	r2, r1
 800026a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 800026c:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <SystemInit+0x70>)
 800026e:	685a      	ldr	r2, [r3, #4]
 8000270:	4b0d      	ldr	r3, [pc, #52]	; (80002a8 <SystemInit+0x70>)
 8000272:	4911      	ldr	r1, [pc, #68]	; (80002b8 <SystemInit+0x80>)
 8000274:	400a      	ands	r2, r1
 8000276:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000278:	4b0b      	ldr	r3, [pc, #44]	; (80002a8 <SystemInit+0x70>)
 800027a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800027c:	4b0a      	ldr	r3, [pc, #40]	; (80002a8 <SystemInit+0x70>)
 800027e:	210f      	movs	r1, #15
 8000280:	438a      	bics	r2, r1
 8000282:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEAC;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEEC;
 8000284:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <SystemInit+0x70>)
 8000286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000288:	4b07      	ldr	r3, [pc, #28]	; (80002a8 <SystemInit+0x70>)
 800028a:	490c      	ldr	r1, [pc, #48]	; (80002bc <SystemInit+0x84>)
 800028c:	400a      	ands	r2, r1
 800028e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000290:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <SystemInit+0x70>)
 8000292:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000294:	4b04      	ldr	r3, [pc, #16]	; (80002a8 <SystemInit+0x70>)
 8000296:	2101      	movs	r1, #1
 8000298:	438a      	bics	r2, r1
 800029a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <SystemInit+0x70>)
 800029e:	2200      	movs	r2, #0
 80002a0:	609a      	str	r2, [r3, #8]

}
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	40021000 	.word	0x40021000
 80002ac:	08ffb80c 	.word	0x08ffb80c
 80002b0:	fef6ffff 	.word	0xfef6ffff
 80002b4:	fffbffff 	.word	0xfffbffff
 80002b8:	ffc0ffff 	.word	0xffc0ffff
 80002bc:	fffffeec 	.word	0xfffffeec

080002c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c0:	480d      	ldr	r0, [pc, #52]	; (80002f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c4:	480d      	ldr	r0, [pc, #52]	; (80002fc <LoopForever+0x6>)
  ldr r1, =_edata
 80002c6:	490e      	ldr	r1, [pc, #56]	; (8000300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c8:	4a0e      	ldr	r2, [pc, #56]	; (8000304 <LoopForever+0xe>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002cc:	e002      	b.n	80002d4 <LoopCopyDataInit>

080002ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d2:	3304      	adds	r3, #4

080002d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d8:	d3f9      	bcc.n	80002ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002da:	4a0b      	ldr	r2, [pc, #44]	; (8000308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002dc:	4c0b      	ldr	r4, [pc, #44]	; (800030c <LoopForever+0x16>)
  movs r3, #0
 80002de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e0:	e001      	b.n	80002e6 <LoopFillZerobss>

080002e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e4:	3204      	adds	r2, #4

080002e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e8:	d3fb      	bcc.n	80002e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002ea:	f7ff ffa5 	bl	8000238 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80002ee:	f000 f811 	bl	8000314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002f2:	f7ff ff3b 	bl	800016c <main>

080002f6 <LoopForever>:

LoopForever:
    b LoopForever
 80002f6:	e7fe      	b.n	80002f6 <LoopForever>
  ldr   r0, =_estack
 80002f8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80002fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000300:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000304:	0800037c 	.word	0x0800037c
  ldr r2, =_sbss
 8000308:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800030c:	2000001c 	.word	0x2000001c

08000310 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC_IRQHandler>
	...

08000314 <__libc_init_array>:
 8000314:	b570      	push	{r4, r5, r6, lr}
 8000316:	2600      	movs	r6, #0
 8000318:	4d0c      	ldr	r5, [pc, #48]	; (800034c <__libc_init_array+0x38>)
 800031a:	4c0d      	ldr	r4, [pc, #52]	; (8000350 <__libc_init_array+0x3c>)
 800031c:	1b64      	subs	r4, r4, r5
 800031e:	10a4      	asrs	r4, r4, #2
 8000320:	42a6      	cmp	r6, r4
 8000322:	d109      	bne.n	8000338 <__libc_init_array+0x24>
 8000324:	2600      	movs	r6, #0
 8000326:	f000 f819 	bl	800035c <_init>
 800032a:	4d0a      	ldr	r5, [pc, #40]	; (8000354 <__libc_init_array+0x40>)
 800032c:	4c0a      	ldr	r4, [pc, #40]	; (8000358 <__libc_init_array+0x44>)
 800032e:	1b64      	subs	r4, r4, r5
 8000330:	10a4      	asrs	r4, r4, #2
 8000332:	42a6      	cmp	r6, r4
 8000334:	d105      	bne.n	8000342 <__libc_init_array+0x2e>
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	00b3      	lsls	r3, r6, #2
 800033a:	58eb      	ldr	r3, [r5, r3]
 800033c:	4798      	blx	r3
 800033e:	3601      	adds	r6, #1
 8000340:	e7ee      	b.n	8000320 <__libc_init_array+0xc>
 8000342:	00b3      	lsls	r3, r6, #2
 8000344:	58eb      	ldr	r3, [r5, r3]
 8000346:	4798      	blx	r3
 8000348:	3601      	adds	r6, #1
 800034a:	e7f2      	b.n	8000332 <__libc_init_array+0x1e>
 800034c:	08000374 	.word	0x08000374
 8000350:	08000374 	.word	0x08000374
 8000354:	08000374 	.word	0x08000374
 8000358:	08000378 	.word	0x08000378

0800035c <_init>:
 800035c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035e:	46c0      	nop			; (mov r8, r8)
 8000360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000362:	bc08      	pop	{r3}
 8000364:	469e      	mov	lr, r3
 8000366:	4770      	bx	lr

08000368 <_fini>:
 8000368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036a:	46c0      	nop			; (mov r8, r8)
 800036c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800036e:	bc08      	pop	{r3}
 8000370:	469e      	mov	lr, r3
 8000372:	4770      	bx	lr
