//Verilog block level netlist file for switched_cap_filter
//Generated by UMN for ALIGN project 


module DC_converter_2018_11_09_ASAP7_cmfb_schematic ( voutn, voutp, id, vcm, vg, phi1, phi2 ); 
inout voutn, voutp, id, vcm, vg, phi1, phi2;

CMC_NMOS_25_1x10 m4_m3 ( .S2(net10), .S1(vg), .D2(vcm), .G(phi2), .D1(vbias) ); 
Switch_NMOS_10_1x1 m1 ( .S(vcm), .D(net8), .G(phi2) ); 
Cap_60f_2x3 c3 ( .PLUS(net10), .MINUS(vg) ); 
Cap_60f_2x3 c2 ( .PLUS(vg), .MINUS(net8) ); 
CMC_NMOS_25_1x10 m0_m2 ( .S2(va), .S1(net10), .D2(net8), .G(phi1), .D1(vb) ); 

endmodule

module top (  ); 
Switch_NMOS_10_1x1 m11 ( .S(net13), .D(agnd), .G(phi2) ); 
Switch_NMOS_10_1x1 m10 ( .S(agnd), .D(net11), .G(phi2) ); 
CMC_NMOS_25_1x10 m7_m15 ( .S2(net09), .S1(net4), .D2(net11), .G(phi1), .D1(net08) ); 
Switch_NMOS_10_1x1 m5 ( .S(net4), .D(agnd), .G(phi2) ); 
Switch_NMOS_10_1x1 m3 ( .S(net14), .D(agnd), .G(phi2) ); 
Switch_NMOS_10_1x1 m2 ( .S(agnd), .D(net12), .G(phi2) ); 
Cap_60f_2x3 c10 ( .PLUS(net3), .MINUS(net1) ); 
Switch_NMOS_10_1x1 m9 ( .S(net3), .D(agnd), .G(phi2) ); 
Switch_NMOS_10_1x1 m8 ( .S(agnd), .D(net1), .G(phi2) ); 
Cap_60f_2x3 c11 ( .PLUS(net11), .MINUS(net13) ); 
DC_converter_2018_11_09_ASAP7_current_mirror_ota_schematic i0 ( .vg(vg), .net08(net08), .net09(net09), .voutn(voutn), .voutp(voutp), .id(id) ); 
DC_converter_2018_11_09_ASAP7_non_overlapping_clock_generator_schematic i3 ( .clk(0), .vdd!(vdd!), .0(phi2), .phi1(phi1), .phi2(clk) ); 
Switch_NMOS_10_1x1 m4 ( .S(agnd), .D(net2), .G(phi2) ); 
Cap_60f_2x3 c9 ( .PLUS(net09), .MINUS(voutn) ); 
Cap_60f_2x3 c8 ( .PLUS(net09), .MINUS(vinn) ); 
Cap_60f_2x3 c7 ( .PLUS(net08), .MINUS(voutp) ); 
Cap_60f_2x3 c6 ( .PLUS(net4), .MINUS(net2) ); 
Cap_60f_2x3 c4 ( .PLUS(net12), .MINUS(net14) ); 
CMC_NMOS_25_1x10 m1_m0 ( .S2(net08), .S1(net14), .D2(net12), .G(phi1), .D1(voutp) ); 
DC_converter_2018_11_09_ASAP7_cmfb_schematic i13 ( .voutn(vg), .voutp(voutn), .id(vcm), .vcm(voutp), .vg(phi2), .phi1(phi1), .phi2(id) ); 
Cap_60f_2x3 c5 ( .PLUS(net08), .MINUS(vinp) ); 
CMC_NMOS_25_1x10 m13_m14 ( .S2(net3), .S1(net13), .D2(net09), .G(phi1), .D1(voutn) ); 
CMC_NMOS_25_1x10 m6_m12 ( .S2(vinn), .S1(vinp), .D2(net2), .G(phi1), .D1(net1) ); 

endmodule

module DC_converter_2018_11_09_ASAP7_NAND_gate_schematic ( net12, net9_tg, net16, d_vdd, d_gnd ); 
inout net12, net9_tg, net16, d_vdd, d_gnd;

Switch_PMOS_10_1x1 m0 ( .S(vdd), .D(out), .G(a) ); 
Switch_PMOS_10_1x1 m1 ( .S(vdd), .D(out), .G(b) ); 
Switch_NMOS_10_1x1 m3 ( .S(vss), .D(net22), .G(b) ); 
Switch_NMOS_10_1x1 m2 ( .S(net22), .D(out), .G(a) ); 

endmodule

module DC_converter_2018_12_03_ASAP7_transmission_gate ( clk, net9_tg, d_dd, d_gnd ); 
inout clk, net9_tg, d_dd, d_gnd;

Switch_PMOS_10_1x1 m1 ( .S(a), .D(y), .G(vss) ); 
Switch_NMOS_10_1x1 m0 ( .S(a), .D(y), .G(vdd) ); 

endmodule

module INVx1_ASAP7_75t_R ( clk, net9, d_vdd, d_gnd ); 
inout clk, net9, d_vdd, d_gnd;

Switch_PMOS_10_1x1 m1 ( .S(vdd), .D(y), .G(a) ); 
Switch_NMOS_10_1x1 m0 ( .S(vss), .D(y), .G(a) ); 

endmodule

module DC_converter_2018_11_09_ASAP7_current_mirror_ota_schematic ( vg, net08, net09, voutn, voutp, id ); 
inout vg, net08, net09, voutn, voutp, id;

DP_NMOS_75_3x10 m4_m2n ( .S(0), .D2(net10), .G2(vbiasnd), .G1(id), .D1(vbiasp1) ); 
DiodeConnected_NMOS_5_1x1 m3nbias ( .S(net10), .D(vbiasn) ); 
CMC_PMOS_15_1x6 m6_m7 ( .S2(net06), .S1(net012), .D2(voutn), .G(vbiasp), .D1(voutp) ); 
DiodeConnected_PMOS_5_1x1 m2p ( .S(vdd!), .D(vbiasp1) ); 
Switch_PMOS_10_1x1 m2 ( .S(vdd!), .D(net012), .G(vbiasp1) ); 
CMC_NMOS_25_1x10 m9_m8 ( .S2(net8), .S1(net014), .D2(voutn), .G(vbiasn), .D1(voutp) ); 
DiodeConnected_PMOS_5_1x1 m1pup ( .S(vdd!), .D(net8_bias) ); 
DP_NMOS_75_3x10 m0_m3 ( .S(net10), .D2(net8), .G2(vinp), .G1(vinn), .D1(net014) ); 
SCM_NMOS_50_1x12 m5_m1n ( .S(0), .D2(vbiasp), .D1(id) ); 
CMC_PMOS_10_1x4 m3pbias_m1 ( .S(vdd!), .D2(vbiasn), .G(vbiasp1), .D1(net06) ); 
Cap_60f_2x3 c3 ( .PLUS(voutn), .MINUS(0) ); 
Cap_60f_2x3 c2 ( .PLUS(voutp), .MINUS(0) ); 
DiodeConnected_PMOS_5_1x1 m1pdown ( .S(net8_bias), .D(vbiasp) ); 

endmodule

module DC_converter_2018_11_09_ASAP7_non_overlapping_clock_generator_schematic ( clk, vdd!, 0, phi1, phi2 ); 
inout clk, vdd!, 0, phi1, phi2;

DC_converter_2018_12_03_ASAP7_transmission_gate i6_tg ( .clk(d_dd), .net9_tg(d_gnd), .d_dd(net9_tg), .d_gnd(clk) ); 
DC_converter_2018_11_09_ASAP7_NAND_gate_schematic i8 ( .net9(d_vdd), .net8(net18), .net18(d_gnd), .d_vdd(net9), .d_gnd(net8) ); 
INVx1_ASAP7_75t_R i1 ( .net16(d_vdd), .net15(d_gnd), .d_vdd(net15), .d_gnd(net16) ); 
INVx1_ASAP7_75t_R i0 ( .net18(d_vdd), .net17(net18), .d_vdd(net17), .d_gnd(d_gnd) ); 
INVx1_ASAP7_75t_R_21 i3 ( .net8(d_vdd), .phi1(d_gnd), .d_vdd(phi1), .d_gnd(net8) ); 
INVx1_ASAP7_75t_R i2 ( .net15(d_vdd), .net8(d_gnd), .d_vdd(net15), .d_gnd(net8) ); 
INVx1_ASAP7_75t_R_21 i5 ( .net12(net12), .phi2(d_vdd), .d_vdd(d_gnd), .d_gnd(phi2) ); 
DC_converter_2018_11_09_ASAP7_NAND_gate_schematic i7 ( .net12(net12), .net9_tg(d_vdd), .net16(d_gnd), .d_vdd(net9_tg), .d_gnd(net16) ); 
INVx1_ASAP7_75t_R i4 ( .net17(net12), .net12(d_vdd), .d_vdd(net17), .d_gnd(d_gnd) ); 
INVx1_ASAP7_75t_R i6 ( .clk(d_vdd), .net9(d_gnd), .d_vdd(net9), .d_gnd(clk) ); 

endmodule

module INVx1_ASAP7_75t_R_21 ( net12, phi2, d_vdd, d_gnd ); 
inout net12, phi2, d_vdd, d_gnd;

Switch_PMOS_10_1x1 m1 ( .S(vdd), .D(y), .G(a) ); 
Switch_NMOS_10_1x1 m0 ( .S(vss), .D(y), .G(a) ); 

endmodule


// End HDL models
// Global nets module
`celldefine
module cds_globals;

supply0 VDD;
supply1 VSS;

endmodule
`endcelldefine