#	Register Address	Default Value	R/W Property	Register Name	Register Description	
						
	# addr = 0x0			ana_txspeed_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	tx_fir_bypass_din_latch_lane	Register to bypass input interface latching registers	
	6	0	r/w	tx_fir_bypass_dout_latch_lane	Register to bypass output interface latching registers	
	[5:3]	3'h0	r/w	tx_clk_div_dig_lane[2:0]	Tx decimation ratio	
					000 : Decimation ratio=1	
					001 : Decimation ratio=2	
					010 :Decimation ratio =4	
					011: Decimation ratio=8	
					1xx: Not defined.	
	[2:0]	3'h0	r/w	txspeed_div_lane[2:0]	Control TX Speed Divider 	
					000: PLL CLK÷1	
					001: PLL CLK÷2	
					010: PLL CLK÷4	
					011: PLL CLK÷8	
					1XX: PLL CLK÷16	
						
	# addr = 0x4			ana_txreg_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hF	r/w	txreg_speedtrk_clk_lane[3:0]	Select Slave Regulator Size For TX Clock Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0x8			ana_txreg_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hF	r/w	txreg_speedtrk_data_lane[3:0]	Select Slave Regulator Size For TX Data Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0xc			ana_txdrv_reg		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h3	r/w	txdrv_reg_gm_lane[1:0]	Select TX Driver Regulator Branch Size	
	3	0	r/w	txdrv_comp_en_lane	Turn On Current Compensation Function	
	[2:0]	0	r/w	txdrv_comp_current_lane[2:0]	Set Different Compensation Current	
					000: 1.7mA	
					001: 2.3mA	
					010: 2.6mA	
					011: 3.2mA	
					100: 3.5mA	
					101: 4mA	
					110: 4.3mA	
					111: 4.9mA	
						
	# addr = 0x10			ana_tx_nt_reg		
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1e	r/w	txclk_nt_div_lane[4:0]	Select N-Divider For NT Clock Path (N=4~31)	
	2	1'b0	r/w	txclk_nt_fix_div_en_lane	Select Divider Operation for NT Clock N-Divider (N=4~31)	
					0: Divide By N+0.5	
					1: Divide By N	
	[1:0]	2'b00	r/w	txclk_nt_ctrl_lane[1:0]	Select Divider For NT Clock Path	
					[1]: 1 = Divide By 2. 0 = Divide By 1	
					[0]: 1 = Divide By 1.5. 0 = Divide By 1	
						
	# addr = 0x14			ana_ck_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	txclk_nt_div_reset_lane	Reset N-Divider For NT Clock Path	
	6	0	r/w	tx_txclk_nt_en_lane	Enable tx NT clock divider.	
	5	0	r/w	tx_txclk_4x_en_lane	Enable 4x txclk output.	
	4	0	r/w	idcon_vddadata_lane	Enable VDDA_DATA Bleeding Current	
	3	0	r/w	local_ana_tx2rx_lpbk_en_lane	Enable Internal TX To RX Analog Loopback. 	
					Also Need To Set PU_LB_LANE=1 For Internal Loopback	
	[2:1]	0	r/w	idcon_cur_lane[1:0]	Select VDDA_DATA Bleeding Current	
	0	0	r/w	local_ana_tx2rx_56g_lpbk_en_lane	Enable Internal TX To RX Analog Loopback for 56G Phy	
						
	# addr = 0x18			ana_txdcc_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	txcal_en_lane	Enable TX Comparator For DCC AND TX ALIGN90	
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	txintp_ssc_clk_en_lane	No Use	
	2	1	r/w	txdcc_en_lane	Enable TX DCC DAC For TX CLK	
	1	0	r/w	txdcc_hg_lane	Enable High Gain Setting For TX CLK DCC	
	0	0	r/w	txdcc_pdiv_en_lane	Enable TX Post Divider Duty Cycle Correction	
						
	# addr = 0x1c			ana_txdetrx_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h0	r/w	tx_hiz_hold_cur_lane[1:0]	TX Common Mode Voltage Holding Current During TX Hiz Idle.	
	[3:2]	2'h0	r/w	tx_detrx_vth_lane[1:0]	TXDETRX Threshold Voltage Select	
	[1:0]	2'h0	r/w	tx_detrx_imp_lane[1:0]	Set TX Impedance When TXDETRX_START Is Enabled.	
						
	# addr = 0x20			ana_tximp_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	tximp_tempc_pmos_cal_en_lane	Enable tx impedance temperature compensation calibration for PMOS side	
	6	0	r/w	tximp_tempc_nmos_cal_en_lane	Enable tx impedance temperature compensation calibration for NMOS side	
	5	0	r/w	RESERVED		
	4	0	r/w	rcal_2nd_en_lane	Swap The Current Mirror For TXIMP Calibration	
	3	0	r/w	RESERVED		
	2	0	r/w	tximpcal_bot_lane	Select TX Impedance Calibration	
					0: Calibrate The Impedance Of PMOS (Top) Branches	
					1: Calibrate The Impedance Of NMOS (Bottom) Branches 	
	1	0	r/w	tximpcal_en_lane	Enable TX Impedance Calibration	
	0	0	r/w	tximpcal_side_lane	Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) 	
					Each Time, Only Half Of The PMOS Branches (or NMOS Branches) are Used During Calibration.	
						
	# addr = 0x24			ana_tximp_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	RESERVED		
						
	# addr = 0x28			ana_tx_fir_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1	r/w	tx_fir_clk_off_lane	Register to gate TX FIR clocks	
	2	1	r/w	tx_reset_fir_lane	Register to reset TX FIR	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2c			ana_clk_ctrl_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1	r/w	txintp_clk_det_en_lane	Enable TX PI Clock Monitoring Circuit. Not in use	
	2	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	txintp_dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into TX Phase Interpolator. Not in use	
						
	# addr = 0x30			ana_txintp_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h9	r/w	txintpi_lane[3:0]	Select TX Phase Interpolator Bias Current. Not in use	
						
	# addr = 0x34			ana_txintp_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:2]	2'h0	r/w	txintpr_lane[1:0]	Select TX Phase Interpolator Resistor. Not in use	
					00: 333 Ohm	
					01: 400 Ohm	
					10: 500 Ohm	
					11: 667 Ohm	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x38			ana_ck500div_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	tx_clk500m_div_lane[1:0]	500M clk setting.11 /4 	
					0: divide by 4 internally;	
					1: divide by 2 internally;	
					10:  divide by 5 internally;	
					11: divide by 5 then by 2 internally.	
						
	# addr = 0x3c			ana_misc_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	txalign90_ref_filt_bw_lane	Bandwidth Setting For Align90 Dac RC Filter	
					0: Low Bandwidth	
					1: High Bandwidth	
	3	0	r/w	tx_tsen_sel_lane	TX Temperature Sensor Selection.	
					0:Sensor Inside TX is disabled.	
					1: Select Sensor Inside TX	
	2	0	r/w	txclk_align_en_lane	Enable TXCLK Alignment Between Different Lanes	
	[1:0]	2'h0	r/w	tx_test_lane[9:8]	Select TRX Test Point	
					MSB Is Enable Signal	
						
	# addr = 0x40			ana_test_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_test_lane[7:0]	Select TX Test Point	
						
	# addr = 0x44			ana_txmux_scanreg		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_mux_scan_en_lane	Enable tx mux scan.	
	[6:0]	7'h0	r/w	RESERVED		
						
	# addr = 0x48			ana_txmux_scan0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan0_lane[7:0]	tx mux 0 scan output	
						
	# addr = 0x4c			ana_txmux_scan1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan1_lane[7:0]	tx mux 1 scan output	
						
	# addr = 0x50			ana_txmux_scan2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan2_lane[7:0]	tx mux 2 scan output	
						
	# addr = 0x54			ana_txmux_scan3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan3_lane[7:0]	tx mux 3 scan output	
						
	# addr = 0x58			tx_rsvd_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd0_lane[7:0]	Reserved Registers	
						
	# addr = 0x5c			tx_rsvd_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd1_lane[7:0]	Reserved Registers	
						
	# addr = 0x60			tx_rsvd_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd2_lane[7:0]	Reserved Registers	
						
	# addr = 0x64			tx_rsvd_reg3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd3_lane[7:0]	Reserved Registers	
						
	# addr = 0x68			tx_rsvd_reg4		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd4_lane[7:0]	Reserved Registers	
						
	# addr = 0x6c			tx_rsvd_reg5		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd5_lane[7:0]	Reserved Registers	
						
	# addr = 0x70			tx_rsvd_reg6		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd6_lane[7:0]	Reserved Registers	
						
	# addr = 0x74			tx_rsvd_reg7		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd7_lane[7:0]	Reserved Registers	
						
	# addr = 0x78			tx_rsvd_reg8		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd8_lane[7:0]	Reserved Registers	
						
	# addr = 0x7c			tx_rsvd_reg9		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tx_rsvd9_lane[7:0]	Reserved Registers	
						
	# addr = 0x80			ana_txclk_dly0		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_ckpom_dly_lane[2:0]	delay for post_mux retime clocks	
	[4:2]	3'h0	r/w	tx_ckret_dly_lane[2:0]	delay for pre driver retime clocks	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x84			ana_txclk_dly1		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_ckdrv_dly_lane[2:0]	delay for driver mux clocks	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x88			trx_cal_reg0	Digital TRX Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	trx_dig_cal_clk_en_top_lane	TRX Calibration Reference Clock Enable	
	6	1'h0	r/w	trx_dig_cal_clk_rst_top_lane	TRX Calibration Reference Clock Reset	
	5	1'h1	r/w	trx_dig_cal_clk_en_bot_lane	TRX Calibration Reference Clock Enable	
	4	1'h0	r/w	trx_dig_cal_clk_rst_bot_lane	TRX Calibration Reference Clock Reset	
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x8c			trx_cal_reg1	Digital TRX Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	trx_dig_cal2m_div_top_lane[7:0]	TRX Calibration Reference Clock Divide Ratio	
						
	# addr = 0x90			trx_cal_reg2	Digital TRX Calibration Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	trx_dig_cal2m_div_bot_lane[7:0]	TRX Calibration Reference Clock Divide Ratio	
						
	# addr = 0x94			trx_cal_reg3	Digital TRX Calibration Register 3	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	trx_dig_testbus_sel_top_lane[3:0]	TRX Calibration Testbus Selection	
	[3:0]	4'h0	r/w	trx_dig_testbus_sel_bot_lane[3:0]	TRX Calibration Testbus Selection	
						
	# addr = 0x98			trx_cal_reg4	Digital TRX Calibration Register 4	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trx_dig_scan_ff_top_lane[7:0]	TRX_TOP Dig Input Scan Mux Value for Test_mode	
						
	# addr = 0x9c			trx_cal_reg5	Digital TRX Calibration Register 5	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trx_dig_scan_ff_bot_lane[7:0]	TRX_BOT Dig Input Scan Mux Value for Test_mode	
						
	# addr=0x200			rx_top_ana_reg_0	Analog Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	impcal_rx_en_lane	Termination resistor calibration enable	
	[6:2]	5'h10	r/w	impcal_rx_lane[4:0]	Termination resistor calibration code	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x204			rx_top_ana_reg_1	Analog Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	rx_ctle_hpf_rsel_1st_lane[1:0]	CTLE 1st stage HPF cutoff Freq select(30k,60k,115k,230k)	
	[5:4]	2'h0	r/w	rx_ctle_hpf_rsel_2nd_lane[1:0]	CTLE 2nd stage HPF cutoff Freq select(30k,60k,115k,230k)	
	[3:2]	2'h0	r/w	rx_ctle_hpf_rsel_th_lane[1:0]	Track and Hold HPF cutoff Freq select(30k,60k,115k,230k)	
	1	1'h0	r/w	rx_rxterm_pwr_sel_lane	Term R supply select, 0:DVDD/ 1:regulated VDD	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x208			rx_top_ana_reg_2	Analog Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	rx_sq_pkdetcap_lane[1:0]	Squelch Controls	
	[5:1]	5'h10	r/w	rx_sq_refthr_lane[4:0]	Squelch Controls	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x20c			rx_top_ana_reg_3	Analog Register 3	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	rx_sq_thriptat_lane[1:0]	Squelch Controls	
	5	1'h0	r/w	rx_sq_offset_cal_en_lane	Squelch Controls	
	4	1'h0	r/w	rx_sq_thresh_cal_en_lane	Squelch En	
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x210			rx_top_ana_reg_4	Analog Register 4	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_sq_offset_lane[4:0]	Squelch Controls	
	[2:1]	2'h1	r/w	rx_sq_offsetcal_sel_lane[1:0]	Squelch Controls	
	0	1'h0	r/w	rx_sq_linear_disable_lane	Squelch Controls	
						
	# addr=0x214			rx_top_ana_reg_5	Analog Register 5	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_sq_cal_en_lane	Squelch Controls	
	[6:5]	2'h1	r/w	rx_sq_ampbw_lane[1:0]	Squelch Controls	
	[4:3]	2'h1	r/w	rx_sq_pkdeti_lane[1:0]	Squelch Controls	
	2	1'h0	r/w	rx_sq_dc_en_in_lane	Squelch Controls	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x218			rx_top_ana_reg_6	Analog Register 6	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_pu_ctle_lane	CTLE Power up control	
	[6:3]	4'h0	r/w	rx_ctle_cl1_ctrl_lane[3:0]	CTLE 1st stage CL control	
	[2:0]	3'h0	r/w	rx_ctle_rl1_extra_lane[2:0]	CTLE 1st stage RL extra control	
						
	# addr=0x21c			rx_top_ana_reg_7	Analog Register 7	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	rx_ctle_cur1_sel2_lane[2:0]	CTLE 1st stage Current control	
	4	1'h0	r/w	rx_ctle_mid_freq_en_lane	CTLE 1st stage MID Freq enable	
	[3:1]	3'h0	r/w	rx_ctle_cs1_mid_lane[2:0]	CTLE 1st stage MID Freq CS control	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x220			rx_top_ana_reg_8	Analog Register 8	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_ctle_rs1_mid_lane[2:0]	CTLE 1st stage MID Freq RS control	
	[4:2]	3'h4	r/w	rx_ctle_cur2_sel2_lane[2:0]	CTLE 2nd stage Current control	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x224			rx_top_ana_reg_9	Analog Register 9	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	rx_ctle_cur_tia_sel2_lane[2:0]	CTLE TIA Current Selection	
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x228			rx_top_ana_reg_10	Analog Register 10	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	rx_ctle_gbias_sel_lane[1:0]	CTLE Fine Gain Bias select	
	[5:4]	2'h2	r/w	rx_ctle_iptat_sel_lane[1:0]	CTLE bias IPTAT ratio select	
	[3:1]	3'h3	r/w	rx_ctle_vicm1_sel_lane[2:0]	CTLE 1st stage input Common mode select (300mV~475mV + VGS, 25mV step)	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x22c			rx_top_ana_reg_11	Analog Register 11	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	rx_ctle_vpicm2_sel_lane[2:0]	CTLE 2nd stage P input common mode select (125mV~285mV + VGS, 20mV step)	
	[4:2]	3'h2	r/w	rx_ctle_vnicm2_sel_lane[2:0]	CTLE 2nd stage N input common mode select (125mV~285mV + VGS, 20mV step)	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x230			rx_top_ana_reg_12	Analog Register 12	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	rx_ctle_cm2_sel_lane[2:0]	CTLE 2nd stage output Common mode select 	
	[4:3]	2'h3	r/w	rx_ctle_v1p0_sel_lane[1:0]	CTLE V1P0 level select	
	[2:1]	2'h2	r/w	rx_ctle_vlow_sel_lane[1:0]	CTLE VLOW level select	
	0	1'h0	r/w	rx_ctle_out_sq_en_lane	CTLE output squelch enable	
						
	# addr=0x234			rx_top_ana_reg_13	Analog Register 13	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_ctle_out_dc_en_lane	CTLE output DC enable	
	[6:4]	3'h7	r/w	rx_ctle_out_dc_sel_lane[2:0]	CTLE output DC amplitude Control(-200m~200mV, 50mV step, skip 0V)	
	3	1'h0	r/w	rx_ctle_hpf_short_lane	Short the CTLE All HPF output to common mode to discharge any DC value quickly	
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x238			rx_top_ana_reg_14	Analog Register 14	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	rx_ctle_lb_res_sel_lane[3:0]	Loopback resistor select	
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x23c			rx_top_ana_reg_15	Analog Register 15	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_ctle_test_en_lane	Test Point Enable for CTLE	
	[6:3]	4'h0	r/w	rx_ctle_test_sel_lane[3:0]	Test Select	
	2	1'h0	r/w	rx_tsen_sel_lane	Select Control for RX Temperature Sensor. 1=Local Temp Sensor is selected, 0=local temp sensor is disabled	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x240			rx_top_ana_reg_16	Analog Register 16	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	rx_clktop_tst_sel_lane[3:0]	RX clock top test selection	
	[3:1]	3'h0	r/w	rx_clktop_tst_en_lane[2:0]	RX clock top test enable	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x244			rx_top_ana_reg_17	Analog Register 17	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_clktop_rsv_lane[9:2]	Rx clock top test reserved	
						
	# addr=0x248			rx_top_ana_reg_18	Analog Register 18	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	rx_clktop_rsv_lane[1:0]	Rx clock top test reserved	
	5	1'h0	r/w	rx_pu_eom_pi_lane	EOM PI power up control	
	4	1'h0	r/w	rx_eom_pi_reset_ext_lane	EOM Reset control to come after PU control for EOM PI	
	3	1'h1	r/w	rx_eom_pi_clkdet_en_lane	Enable EOM PI reset through PI_REFCLK	
	[2:1]	2'h2	r/w	rx_eom_dpher_dly_sel_lane[1:0]	EOM DPHERCK delay select	
	0	1'h0	r/w	rx_pu_eom_dly_lane	EOM delayed power up control for clock synchronization	
						
	# addr=0x24c			rx_top_ana_reg_19	Analog Register 19	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	rx_th_cmsel_lane[1:0]	Track and Hold input CM reference Select(200,225,250,275mV)	
	5	1'h1	r/w	rx_pu_adc_lane	ADC power on	
	4	1'h0	r/w	rx_adc_reset_lane	reset ADC clock and data	
	[3:1]	3'h4	r/w	rx_adc_ref_sel_lane[2:0]	ADC SAR VREF select: 0:9V, 1:0.85v,2:0.8v, 3:0.75, 4:0.7, 5:0.65, 6:0.6V	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x250			rx_top_ana_reg_20	Analog Register 20	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_adc_fnred_lane	ADC SAR input cap reduction	
	[6:5]	2'h3	r/w	rx_adc_comp_cur_sel_lane[1:0]	ADC comparator current select 3:4x 2:3x 1:2x 0:1x	
	4	1'h1	r/w	rx_adc_fast4_en_lane	ADC first 4 cycles with faster speed	
	[3:2]	2'h3	r/w	rx_adc_tgdly_sel_lane[1:0]	ADC timing generation speed select 3:+0ps 2:+1ps 1:+5ps 0:+10ps	
	[1:0]	2'h0	r/w	rx_adc_cmshft_sel_lane[1:0]	ADC common mode shift  3:-75mV 2:-50mV 1:-25mV 0:-0mV	
						
	# addr=0x254			rx_top_ana_reg_21	Analog Register 21	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_adc_mute_lane	ADC input mute	
	6	1'h0	r/w	rx_adc_test_en_lane	ADC test point Enable	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x258			rx_top_ana_reg_22	Analog Register 22	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_adc_test_sel_lane[7:0]	ADC test point selection	
						
	# addr=0x25c			rx_top_ana_reg_23	Analog Register 23	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_adc_rsv_lane[7:0]	Reserved Control bits for ADC	
						
	# addr=0x260			rx_top_ana_reg_24	Analog Register 24	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_e2c_dcc_hg_lane	DCC range for RX input-clock E2C	
	6	1'h1	r/w	rx_dll_clatch_en_lane	strength tune for delay line cross couple	
	[5:4]	2'h2	r/w	rx_dll_clatch_st_lane[1:0]	strength tune for delay line cross couple	
	3	1'h0	r/w	rx_dll_resshort_bwflt_lane	DAC LPF bw switch, 0 = 30MHz, 1 = 100MHz	
	2	1'h1	r/w	rx_pu_dll_cmp_lane	power up DLL comparator	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x264			rx_top_ana_reg_25	Analog Register 25	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_pu_pi_lane	Power on for PI Data Path	
	6	1'h0	r/w	rx_pi_reset_ext_lane	Forces the interpolator's digital phase select circuitry into a valid state.	
	5	1'h1	r/w	rx_pi_clkdet_en_lane	Enable PI reset through PI_REFCLK	
	4	1'h0	r/w	rx_pi_bias_short_en_lane	Enable all NBIAS to be shorted	
	3	1'h0	r/w	rx_pi_dcc_hg_dclk_lane	PI DCC high gain enable	
	[2:1]	2'h2	r/w	rx_pi_dpherck_dly_sel_lane[1:0]	Clk _tunable_delay select	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x268			rx_top_ana_reg_26	Analog Register 26	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_clktop_config_lane[10:3]	Controls to configure RX CLK REFDAC	
						
	# addr=0x26c			rx_top_ana_reg_27	Analog Register 27	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_clktop_config_lane[2:0]	Controls to configure RX CLK REFDAC	
	4	1'h0	r/w	rx_a90_ref_filt_bw_lane	DAC LPF bw switch, 0 = 30MHz, 1 = 100MHz	
	3	1'h1	r/w	rx_pu_a90_cmp_lane	power up A90 comparator	
	2	1'h0	r/w	rx_skctrl_resshort_filtbw_lane	LPF bw switch, 0 = 30MHz, 1 = 100MHz	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x270			rx_top_ana_reg_28	Analog Register 28	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_rxclknt_en_lane	RX-NT Clock Enable	
	[6:2]	5'h10	r/w	rx_rxclknt_div_sel_lane[4:0]	RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]	
	1	1'h0	r/w	rx_rxclknt_div_reset_lane	Reset for RX-NT clock dividers	
	0	1'h0	r/w	rx_rxclknt_intdiv_en_lane	RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]	
						
	# addr=0x274			rx_top_ana_reg_29	Analog Register 29	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_rxclknt_div_speed_lane[2:0]	RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]	
	[4:3]	2'h0	r/w	rx_rxclknt_ctrl_lane[1:0]	RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]	
	2	1'h0	r/w	rx_rxclk_en_lane	RXCLK Enable	
	1	1'h0	r/w	rx_rxclk4x_en_lane	RX 4X Clock Enable	
	0	1'h0	r/w	rx_rxpll_clk_en_lane	Enable for RXPLL Clock	
						
	# addr=0x278			rx_top_ana_reg_30	Analog Register 30	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	rx_top_rsv_lane[7:0]	Reserved Control bits for RX TOP	
						
	# addr=0x27c			rx_top_ana_reg_31	Analog Register 31	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_test_en_lane	Test Point Enable for RXTOP	
	6	1'h0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x280			rx_top_ana_reg_32	Analog Register 32	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	rx_innet_tcoil_cl_lane[1:0]	ADD CAP for lower data rate	
	[5:2]	4'hF	r/w	rx_ctle_rl1_ctrl_lane[3:0]	CTLE 1st stage RL control	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x284			rx_top_ana_reg_33	Analog Register 33	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3F	r/w	rx_ctle_cs1_ctrl_lane[5:0]	CTLE 1st stage CS control	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x288			rx_top_ana_reg_34	Analog Register 34	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	rx_ctle_rs1_ctrl_lane[3:0]	CTLE 1st stage RS control	
	[3:0]	4'hF	r/w	rx_ctle_cur1_sel_lane[3:0]	CTLE 1st stage Current control	
						
	# addr=0x28c			rx_top_ana_reg_35	Analog Register 35	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1F	r/w	rx_ctle_cs2_ctrl_lane[4:0]	CTLE 2nd stage CS control	
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr=0x290			rx_top_ana_reg_36	Analog Register 36	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_ctle_rs2_ctrl_lane[4:0]	CTLE 2nd stage RS control	
	[2:1]	2'h3	r/w	rx_ctle_rs2_sel_lane[1:0]	CTLE 2nd stage RS range control	
	0	1'h0	r/w	RESERVED		
						
	# addr=0x294			rx_top_ana_reg_37	Analog Register 37	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hF	r/w	rx_ctle_cur2_sel_lane[3:0]	CTLE 2nd stage Current control	
	[3:0]	4'hF	r/w	rx_ctle_cur_tia_sel_lane[3:0]	CTLE TIA Current Selection	
						
	# addr=0x298			rx_top_ana_reg_38	Analog Register 38	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	rx_ctle_gain_coarse_lane[3:0]	CTLE Coarse Gain Control	
	[3:2]	2'h3	r/w	rx_ctle_rfb_sel_lane[1:0]	CTLE Coarse Gain Resistor Range select	
	[1:0]	2'h0	r/w	rx_pi_rsel_lane[1:0]	PI load resistor selection	
						
	# addr=0x29c			rx_top_ana_reg_39	Analog Register 39	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	rx_adc_icc_sel_lane[1:0]	ADC ICC select: 3:+25%, 2:+12.5%,1: +0%, 0:-12.5%	
	[5:3]	3'h4	r/w	rx_adc_vdd_sel_lane[2:0]	ADC SAR VDD select: 7:0.65V,6:0.7V,5:0.75V,4:0.8V,3:0.85V,2:0.9V,1:0.95V,0:1V,	
	[2:1]	2'h0	r/w	rx_adc_res_sel_lane[1:0]	ADC resolution selection. 11:4b, 10:5b, 01:6b, 00:7b	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x600			ana_rx_pi_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	rx_pi_icclow_ctrl_lane[3:0]	For RX PI ICC current set 0.	
					0:20uA, F: 95uA, step:5uA	
						
	# addr = 0x604			ana_rx_pi_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	rx_pi_icc_ctrl_lane[3:0]	For RX PI ICC current set 1.	
					0:50uA, F: 125uA, step:5uA	
						
	# addr = 0x608			ana_tximp_tempc_reg		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	tximp_tempc_iccp_en_lane	Enable ICC current from PMOS	
	6	0	r/w	tximp_tempc_iccn_en_lane	Enable ICC current from NMOS	
	5	1	r/w	trx_ckmux_en_lane	Enable mux for TRx clock selection	
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	RESERVED		
						
	# addr = 0x60c			trxivref_rsvd_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd0_lane[7:0]	Reserved Registers	
						
	# addr = 0x610			trxivref_rsvd_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd1_lane[7:0]	Reserved Registers	
						
	# addr = 0x614			trxivref_rsvd_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd2_lane[7:0]	Reserved Registers	
						
	# addr = 0x618			trxivref_rsvd_reg3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd3_lane[7:0]	Reserved Registers	
						
	# addr = 0x61c			trxivref_rsvd_reg4		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd4_lane[7:0]	Reserved Registers	
						
	# addr = 0x620			trxivref_rsvd_reg5		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd5_lane[7:0]	Reserved Registers	
						
	# addr = 0x624			trxivref_rsvd_reg6		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd6_lane[7:0]	Reserved Registers	
						
	# addr = 0x628			trxivref_rsvd_reg7		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd7_lane[7:0]	Reserved Registers	
						
	# addr = 0x62c			trxivref_rsvd_reg8		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd8_lane[7:0]	Reserved Registers	
						
	# addr = 0x630			trxivref_rsvd_reg9		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trxivref_rsvd9_lane[7:0]	Reserved Registers	
						
	# addr = 0x800			rx_sq_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_sq_comn_ext_en_lane	TBD	
	6	1'h0	r/w	rx_sq_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	rx_sq_updn_rd_lane	TBD	
	4	1'h0	r/w	rx_sq_top_start_lane	TBD	
	[3:1]	3'h0	r/w	rx_sq_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	rx_sq_top_done_lane	TBD	
						
	# addr = 0x804			sq_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	sq_cal_single_en_lane	TBD	
	6	1'h0	r/w	sq_cal_bypass_en_lane	TBD	
	5	1'h0	r/w	sq_cal_dir_inv_lane	TBD	
	[4:2]	3'h0	r/w	sq_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	sq_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	sq_cal_result_avg_en_lane	TBD	
						
	# addr = 0x808			sq_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	sq_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[5:3]	3'h2	r/w	sq_cal_toggle_times_lane[2:0]	TBD	
	[2:0]	3'h2	r/w	sq_cal_timeout_steps_lane[2:0]	TBD	
						
	# addr = 0x80c			sq_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	sq_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x810			sq_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	sq_cal_timeout_chk_dis_lane	TBD	
	[6:1]	6'h1f	r/w	sq_cal_val_max_lane[5:0]	TBD	
	0	1'h0	r/w	sq_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x814			sq_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	sq_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r/w	sq_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	sq_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x818			sq_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	sq_cal_result_ext_lane[5:0]	TBD	
	1	1'h0	r	sq_cal_timeout_rd_lane	TBD	
	0	1'h0	r	sq_cal_overflow_rd_lane	TBD	
						
	# addr = 0x81c			sq_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	sq_cal_underflow_rd_lane	TBD	
	[6:1]	6'h0	r	sq_cal_result_rd_lane[5:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xc00			tx_align90_dcc_imp_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_align90_dcc_imp_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	tx_align90_dcc_imp_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	tx_align90_dcc_imp_auto_zero_clk_ext_lane	TBD	
	2	1'h0	r	tx_align90_dcc_imp_updn_rd_lane	TBD	
	1	1'h0	r/w	tx_align90_dcc_imp_top_start_lane	TBD	
	0	1'h0	r/w	tx_align90_dcc_imp_top_cont_start_lane	TBD	
						
	# addr = 0xc04			tx_align90_dcc_imp_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_align90_dcc_imp_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	tx_align90_dcc_imp_top_done_lane	TBD	
	3	1'h0	r	tx_align90_dcc_imp_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xc08			tx_align90_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_align90_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_align90_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_align90_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	tx_align90_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_align90_cal_dir_inv_lane	TBD	
						
	# addr = 0xc0c			tx_align90_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	tx_align90_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_align90_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_align90_cal_result_avg_en_lane	TBD	
						
	# addr = 0xc10			tx_align90_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_align90_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_align90_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_align90_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xc14			tx_align90_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_align90_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xc18			tx_align90_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	tx_align90_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_align90_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xc1c			tx_align90_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	tx_align90_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_align90_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	tx_align90_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0xc20			tx_align90_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	tx_align90_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	tx_align90_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xc24			tx_align90_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_align90_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	tx_align90_cal_timeout_rd_lane	TBD	
						
	# addr = 0xc28			tx_align90_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	tx_align90_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	tx_align90_cal_overflow_rd_lane	TBD	
	3	1'h0	r	tx_align90_cal_underflow_rd_lane	TBD	
	2	1'h0	r	tx_align90_cal_dummy_clk_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xc2c			tx_align90_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	tx_align90_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xc30			tx_align90_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	tx_align90_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0xc34			tx_align90_cal_11	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_align90_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xc38			tx_dcc1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc1_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_dcc1_cal_bypass_en_lane	TBD	
	[5:3]	3'h0	r/w	tx_dcc1_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h1	r/w	tx_dcc1_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_dcc1_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_dcc1_cal_result_avg_en_lane	TBD	
						
	# addr = 0xc3c			tx_dcc1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_dcc1_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_dcc1_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xc40			tx_dcc1_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_dcc1_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xc44			tx_dcc1_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc1_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	tx_dcc1_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc1_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_dcc1_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xc48			tx_dcc1_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	tx_dcc1_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	tx_dcc1_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xc4c			tx_dcc1_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	tx_dcc1_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	tx_dcc1_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xc50			tx_dcc1_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_dcc1_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r	tx_dcc1_cal_timeout_rd_lane	TBD	
						
	# addr = 0xc54			tx_dcc1_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_dcc1_cal_overflow_rd_lane	TBD	
	6	1'h0	r	tx_dcc1_cal_underflow_rd_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0xc58			tx_dcc1_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_dcc1_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xc5c			tx_dcc2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc2_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc2_cal_bypass_en_lane	TBD	
	[5:3]	3'h0	r/w	tx_dcc2_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_dcc2_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_dcc2_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_dcc2_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0xc60			tx_dcc2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc2_cal_toggle_times_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_dcc2_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc2_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	tx_dcc2_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xc64			tx_dcc2_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_dcc2_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xc68			tx_dcc2_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_dcc2_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc2_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_dcc2_cal_timeout_rd_lane	TBD	
						
	# addr = 0xc6c			tx_dcc2_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc2_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc2_cal_overflow_rd_lane	TBD	
	0	1'h0	r	tx_dcc2_cal_underflow_rd_lane	TBD	
						
	# addr = 0xc70			tx_dcc2_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	tx_dcc2_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xc74			tx_dcc2_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xc78			tx_dcc3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc3_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc3_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_dcc3_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_dcc3_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_dcc3_cal_dir_inv_lane	TBD	
						
	# addr = 0xc7c			tx_dcc3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	tx_dcc3_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_dcc3_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc3_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_dcc3_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0xc80			tx_dcc3_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc3_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_dcc3_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc3_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	tx_dcc3_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xc84			tx_dcc3_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_dcc3_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xc88			tx_dcc3_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc3_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	tx_dcc3_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h1	r/w	tx_dcc3_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xc8c			tx_dcc3_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	tx_dcc3_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	tx_dcc3_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r	tx_dcc3_cal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_overflow_rd_lane	TBD	
						
	# addr = 0xc90			tx_dcc3_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_dcc3_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc3_cal_underflow_rd_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_dummy_clk_rd_lane	TBD	
						
	# addr = 0xc94			tx_dcc3_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc3_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xc98			tx_dcc3_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_dcc3_cal_result_msb_ext_lane[2:0]	TBD	
	[4:2]	3'h0	r	tx_dcc3_cal_result_msb_rd_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xc9c			tx_dcc3_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc3_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xca0			tx_dcc3_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc3_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xca4			tx_dcc4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc4_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc4_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_dcc4_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_dcc4_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_dcc4_cal_dir_inv_lane	TBD	
						
	# addr = 0xca8			tx_dcc4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc4_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_dcc4_cal_cont_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc4_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_dcc4_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xcac			tx_dcc4_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc4_cal_toggle_times_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_dcc4_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc4_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	tx_dcc4_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0xcb0			tx_dcc4_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_dcc4_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xcb4			tx_dcc4_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	tx_dcc4_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	tx_dcc4_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r	tx_dcc4_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_dcc4_cal_timeout_rd_lane	TBD	
						
	# addr = 0xcb8			tx_dcc4_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_dcc4_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc4_cal_overflow_rd_lane	TBD	
	0	1'h0	r	tx_dcc4_cal_underflow_rd_lane	TBD	
						
	# addr = 0xcbc			tx_dcc4_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc4_cal_val_min_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc4_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xcc0			tx_dcc4_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_dcc4_cal_result_msb_ext_lane[2:0]	TBD	
	[4:2]	3'h0	r	tx_dcc4_cal_result_msb_rd_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xcc4			tx_dcc4_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc4_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xcc8			tx_dcc4_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc4_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xccc			tx_imp_n_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_n_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_n_cal_bypass_en_lane	TBD	
	[5:3]	3'h4	r/w	tx_imp_n_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_imp_n_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_n_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_n_cal_result_avg_en_lane	TBD	
						
	# addr = 0xcd0			tx_imp_n_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_n_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_n_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_n_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xcd4			tx_imp_n_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_imp_n_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xcd8			tx_imp_n_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_n_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h2	r/w	tx_imp_n_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_n_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_imp_n_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xcdc			tx_imp_n_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	tx_imp_n_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	tx_imp_n_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xce0			tx_imp_n_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_imp_n_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_n_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xce4			tx_imp_n_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h20	r/w	tx_imp_n_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_n_cal_timeout_rd_lane	TBD	
						
	# addr = 0xce8			tx_imp_n_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_imp_n_cal_overflow_rd_lane	TBD	
	6	1'h0	r	tx_imp_n_cal_underflow_rd_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0xcec			tx_imp_n_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_imp_n_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xcf0			tx_imp_p_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_p_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_p_cal_bypass_en_lane	TBD	
	[5:3]	3'h4	r/w	tx_imp_p_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_imp_p_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_p_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_p_cal_result_avg_en_lane	TBD	
						
	# addr = 0xcf4			tx_imp_p_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_p_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_p_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_p_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xcf8			tx_imp_p_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_imp_p_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xcfc			tx_imp_p_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_p_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h2	r/w	tx_imp_p_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_p_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_imp_p_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xd00			tx_imp_p_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	tx_imp_p_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	tx_imp_p_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xd04			tx_imp_p_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_imp_p_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_p_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xd08			tx_imp_p_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h20	r/w	tx_imp_p_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_p_cal_timeout_rd_lane	TBD	
						
	# addr = 0xd0c			tx_imp_p_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_imp_p_cal_overflow_rd_lane	TBD	
	6	1'h0	r	tx_imp_p_cal_underflow_rd_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0xd10			tx_imp_p_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_imp_p_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xd14			tx_imp_iccp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_iccp_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_iccp_cal_bypass_en_lane	TBD	
	[5:3]	3'h5	r/w	tx_imp_iccp_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_imp_iccp_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_iccp_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_iccp_cal_result_avg_en_lane	TBD	
						
	# addr = 0xd18			tx_imp_iccp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_iccp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_iccp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_iccp_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xd1c			tx_imp_iccp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_imp_iccp_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xd20			tx_imp_iccp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_iccp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h2	r/w	tx_imp_iccp_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_iccp_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_imp_iccp_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xd24			tx_imp_iccp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	tx_imp_iccp_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r/w	tx_imp_iccp_cal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_imp_iccp_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_iccp_cal_timeout_rd_lane	TBD	
						
	# addr = 0xd28			tx_imp_iccp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	tx_imp_iccp_cal_val_min_lane[4:0]	TBD	
	2	1'h0	r	tx_imp_iccp_cal_overflow_rd_lane	TBD	
	1	1'h0	r	tx_imp_iccp_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xd2c			tx_imp_iccp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	tx_imp_iccp_cal_result_ext_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xd30			tx_imp_iccp_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	tx_imp_iccp_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xd34			tx_imp_iccn_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_iccn_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_iccn_cal_bypass_en_lane	TBD	
	[5:3]	3'h6	r/w	tx_imp_iccn_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h1	r/w	tx_imp_iccn_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_iccn_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_iccn_cal_result_avg_en_lane	TBD	
						
	# addr = 0xd38			tx_imp_iccn_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_iccn_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_iccn_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_iccn_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xd3c			tx_imp_iccn_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_imp_iccn_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xd40			tx_imp_iccn_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_iccn_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h2	r/w	tx_imp_iccn_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_iccn_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_imp_iccn_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xd44			tx_imp_iccn_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	tx_imp_iccn_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r/w	tx_imp_iccn_cal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_imp_iccn_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_iccn_cal_timeout_rd_lane	TBD	
						
	# addr = 0xd48			tx_imp_iccn_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	tx_imp_iccn_cal_val_min_lane[4:0]	TBD	
	2	1'h0	r	tx_imp_iccn_cal_overflow_rd_lane	TBD	
	1	1'h0	r	tx_imp_iccn_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xd4c			tx_imp_iccn_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	tx_imp_iccn_cal_result_ext_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xd50			tx_imp_iccn_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	tx_imp_iccn_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xd54			tx_imp_tempc_pcal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_tempc_pcal_single_en_lane	TBD	
	6	1'h1	r/w	tx_imp_tempc_pcal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_imp_tempc_pcal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_imp_tempc_pcal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	tx_imp_tempc_pcal_dir_inv_lane	TBD	
						
	# addr = 0xd58			tx_imp_tempc_pcal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	tx_imp_tempc_pcal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_imp_tempc_pcal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_tempc_pcal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_tempc_pcal_result_avg_en_lane	TBD	
						
	# addr = 0xd5c			tx_imp_tempc_pcal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_tempc_pcal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_tempc_pcal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_tempc_pcal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xd60			tx_imp_tempc_pcal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_imp_tempc_pcal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xd64			tx_imp_tempc_pcal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_tempc_pcal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h2	r/w	tx_imp_tempc_pcal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_tempc_pcal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_imp_tempc_pcal_indv_ext_en_lane	TBD	
						
	# addr = 0xd68			tx_imp_tempc_pcal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	tx_imp_tempc_pcal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	tx_imp_tempc_pcal_val_min_lane[3:0]	TBD	
						
	# addr = 0xd6c			tx_imp_tempc_pcal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_imp_tempc_pcal_cal_en_ext_lane	TBD	
	[6:3]	4'h0	r/w	tx_imp_tempc_pcal_result_ext_lane[3:0]	TBD	
	2	1'h0	r	tx_imp_tempc_pcal_cal_done_rd_lane	TBD	
	1	1'h0	r	tx_imp_tempc_pcal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_imp_tempc_pcal_overflow_rd_lane	TBD	
						
	# addr = 0xd70			tx_imp_tempc_pcal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_imp_tempc_pcal_underflow_rd_lane	TBD	
	[6:3]	4'h0	r	tx_imp_tempc_pcal_result_rd_lane[3:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xd74			tx_imp_tempc_ncal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_tempc_ncal_single_en_lane	TBD	
	6	1'h1	r/w	tx_imp_tempc_ncal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_imp_tempc_ncal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_imp_tempc_ncal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_imp_tempc_ncal_dir_inv_lane	TBD	
						
	# addr = 0xd78			tx_imp_tempc_ncal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	tx_imp_tempc_ncal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_imp_tempc_ncal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_tempc_ncal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_tempc_ncal_result_avg_en_lane	TBD	
						
	# addr = 0xd7c			tx_imp_tempc_ncal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_tempc_ncal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_tempc_ncal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_tempc_ncal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0xd80			tx_imp_tempc_ncal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_imp_tempc_ncal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xd84			tx_imp_tempc_ncal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_tempc_ncal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h2	r/w	tx_imp_tempc_ncal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_tempc_ncal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_imp_tempc_ncal_indv_ext_en_lane	TBD	
						
	# addr = 0xd88			tx_imp_tempc_ncal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	tx_imp_tempc_ncal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	tx_imp_tempc_ncal_val_min_lane[3:0]	TBD	
						
	# addr = 0xd8c			tx_imp_tempc_ncal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_imp_tempc_ncal_cal_en_ext_lane	TBD	
	[6:3]	4'h0	r/w	tx_imp_tempc_ncal_result_ext_lane[3:0]	TBD	
	2	1'h0	r	tx_imp_tempc_ncal_cal_done_rd_lane	TBD	
	1	1'h0	r	tx_imp_tempc_ncal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_imp_tempc_ncal_overflow_rd_lane	TBD	
						
	# addr = 0xd90			tx_imp_tempc_ncal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_imp_tempc_ncal_underflow_rd_lane	TBD	
	[6:3]	4'h0	r	tx_imp_tempc_ncal_result_rd_lane[3:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xd94			rx_clk_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_clk_comn_ext_en_lane	TBD	
	[6:5]	2'h0	r/w	rx_clk_cmp_ctrl_ext_lane[1:0]	TBD	
	4	1'h0	r/w	rx_clk_auto_zero_clk_ext_lane	TBD	
	3	1'h0	r/w	rx_clk_setting_ext_lane	TBD	
	2	1'h0	r	rx_clk_updn_rd_lane	TBD	
	1	1'h0	r/w	rx_clk_top_start_lane	TBD	
	0	1'h0	r/w	rx_clk_top_cont_start_lane	TBD	
						
	# addr = 0xd98			rx_clk_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_clk_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	rx_clk_top_done_lane	TBD	
	3	1'h0	r	rx_clk_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xd9c			rx_align90_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_align90_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_align90_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_align90_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_align90_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_align90_cal_dir_inv_lane	TBD	
						
	# addr = 0xda0			rx_align90_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	rx_align90_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	rx_align90_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h0	r/w	rx_align90_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0xda4			rx_align90_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_align90_cal_bin_search_enable_lane	TBD	
	[6:5]	2'h0	r/w	rx_align90_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[4:2]	3'h1	r/w	rx_align90_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	rx_align90_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	rx_align90_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0xda8			rx_align90_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_align90_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xdac			rx_align90_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	rx_align90_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	rx_align90_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	rx_align90_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xdb0			rx_align90_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	rx_align90_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	rx_align90_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h1	r/w	rx_align90_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	rx_align90_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xdb4			rx_align90_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_align90_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_align90_cal_timeout_rd_lane	TBD	
						
	# addr = 0xdb8			rx_align90_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_align90_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_align90_cal_overflow_rd_lane	TBD	
						
	# addr = 0xdbc			rx_align90_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_align90_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	rx_align90_cal_underflow_rd_lane	TBD	
	3	1'h0	r	rx_align90_cal_dummy_clk_rd_lane	TBD	
	[2:0]	3'h0	r	rx_align90_cal_result_msb_rd_lane[2:0]	TBD	
						
	# addr = 0xdc0			rx_align90_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_align90_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xdc4			rx_align90_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_align90_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xdc8			rx_dcc_a0_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dcc_a0_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_dcc_a0_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_dcc_a0_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_dcc_a0_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_dcc_a0_cal_dir_inv_lane	TBD	
						
	# addr = 0xdcc			rx_dcc_a0_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	rx_dcc_a0_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	rx_dcc_a0_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h0	r/w	rx_dcc_a0_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0xdd0			rx_dcc_a0_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_dcc_a0_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_dcc_a0_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r/w	rx_dcc_a0_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	rx_dcc_a0_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xdd4			rx_dcc_a0_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	rx_dcc_a0_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h1	r/w	rx_dcc_a0_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	rx_dcc_a0_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xdd8			rx_dcc_a0_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc_a0_cal_val_min_lsb_lane[5:0]	TBD	
	1	1'h0	r	rx_dcc_a0_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_dcc_a0_cal_overflow_rd_lane	TBD	
						
	# addr = 0xddc			rx_dcc_a0_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc_a0_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	rx_dcc_a0_cal_underflow_rd_lane	TBD	
	3	1'h0	r	rx_dcc_a0_cal_dummy_clk_rd_lane	TBD	
	[2:0]	3'h0	r	rx_dcc_a0_cal_result_msb_rd_lane[2:0]	TBD	
						
	# addr = 0xde0			rx_dcc_a0_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc_a0_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xde4			rx_dcc_a0_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_dcc_a0_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xde8			rx_dcc_a90_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dcc_a90_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_dcc_a90_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_dcc_a90_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_dcc_a90_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_dcc_a90_cal_dir_inv_lane	TBD	
						
	# addr = 0xdec			rx_dcc_a90_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	rx_dcc_a90_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	rx_dcc_a90_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h0	r/w	rx_dcc_a90_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0xdf0			rx_dcc_a90_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_dcc_a90_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_dcc_a90_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r/w	rx_dcc_a90_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	rx_dcc_a90_cal_cal_en_ext_lane	TBD	
						
	# addr = 0xdf4			rx_dcc_a90_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	rx_dcc_a90_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h1	r/w	rx_dcc_a90_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	rx_dcc_a90_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xdf8			rx_dcc_a90_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc_a90_cal_val_min_lsb_lane[5:0]	TBD	
	1	1'h0	r	rx_dcc_a90_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_dcc_a90_cal_overflow_rd_lane	TBD	
						
	# addr = 0xdfc			rx_dcc_a90_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc_a90_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	rx_dcc_a90_cal_underflow_rd_lane	TBD	
	3	1'h0	r	rx_dcc_a90_cal_dummy_clk_rd_lane	TBD	
	[2:0]	3'h0	r	rx_dcc_a90_cal_result_msb_rd_lane[2:0]	TBD	
						
	# addr = 0xe00			rx_dcc_a90_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc_a90_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xe04			rx_dcc_a90_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_dcc_a90_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xe08			dll_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	dll_comn_ext_en_lane	TBD	
	6	1'h0	r/w	dll_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r/w	dll_auto_zero_clk_ext_lane	TBD	
	4	1'h0	r/w	dll_setting_ext_lane	TBD	
	3	1'h0	r	dll_updn_rd_lane	TBD	
	2	1'h0	r/w	dll_top_start_lane	TBD	
	1	1'h0	r/w	dll_top_cont_start_lane	TBD	
	0	1'h0	r	dll_top_done_lane	TBD	
						
	# addr = 0xe0c			dll_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	dll_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	dll_top_cont_done_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0xe10			dll_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	dll_cal_single_en_lane	TBD	
	6	1'h1	r/w	dll_cal_cont_en_lane	TBD	
	5	1'h0	r/w	dll_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	dll_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	dll_cal_cmp_ctrl_lane	TBD	
						
	# addr = 0xe14			dll_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	dll_cal_dir_inv_lane	TBD	
	[6:4]	3'h0	r/w	dll_cal_single_mode_stepsize_lane[2:0]	TBD	
	[3:1]	3'h0	r/w	dll_cal_cont_mode_stepsize_lane[2:0]	TBD	
	0	1'h0	r/w	dll_cal_bin_search_enable_lane	TBD	
						
	# addr = 0xe18			dll_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	dll_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[5:3]	3'h1	r/w	dll_cal_toggle_times_lane[2:0]	TBD	
	2	1'h0	r/w	dll_cal_result_avg_en_lane	TBD	
	1	1'h0	r/w	dll_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	dll_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xe1c			dll_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h20	r/w	dll_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xe20			dll_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	dll_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	dll_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	dll_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	dll_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0xe24			dll_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'ha	r/w	dll_cal_val_max_msb_lane[3:0]	TBD	
	[3:0]	4'h3	r/w	dll_cal_val_min_msb_lane[3:0]	TBD	
						
	# addr = 0xe28			dll_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	dll_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	dll_cal_cal_done_rd_lane	TBD	
						
	# addr = 0xe2c			dll_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	dll_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	dll_cal_timeout_rd_lane	TBD	
						
	# addr = 0xe30			dll_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'ha	r/w	dll_cal_result_msb_ext_lane[3:0]	TBD	
	3	1'h0	r	dll_cal_overflow_rd_lane	TBD	
	2	1'h0	r	dll_cal_underflow_rd_lane	TBD	
	1	1'h0	r	dll_cal_result_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xe34			dll_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	dll_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0xe38			rx_e2c_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_e2c_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_e2c_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_e2c_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	rx_e2c_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	rx_e2c_dcc_cal_cmp_ctrl_lane	TBD	
						
	# addr = 0xe3c			rx_e2c_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_e2c_dcc_cal_dir_inv_lane	TBD	
	[6:4]	3'h0	r/w	rx_e2c_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[3:1]	3'h0	r/w	rx_e2c_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	0	1'h0	r/w	rx_e2c_dcc_cal_bin_search_enable_lane	TBD	
						
	# addr = 0xe40			rx_e2c_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	rx_e2c_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[5:3]	3'h1	r/w	rx_e2c_dcc_cal_toggle_times_lane[2:0]	TBD	
	2	1'h0	r/w	rx_e2c_dcc_cal_result_avg_en_lane	TBD	
	1	1'h0	r/w	rx_e2c_dcc_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	rx_e2c_dcc_cal_indv_ext_en_lane	TBD	
						
	# addr = 0xe44			rx_e2c_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_e2c_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0xe48			rx_e2c_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_e2c_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	rx_e2c_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	rx_e2c_dcc_cal_cal_en_ext_lane	TBD	
	0	1'h0	r/w	rx_e2c_dcc_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0xe4c			rx_e2c_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	rx_e2c_dcc_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	rx_e2c_dcc_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_e2c_dcc_cal_timeout_rd_lane	TBD	
						
	# addr = 0xe50			rx_e2c_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	rx_e2c_dcc_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	rx_e2c_dcc_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_e2c_dcc_cal_underflow_rd_lane	TBD	
						
	# addr = 0xe54			rx_e2c_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_e2c_dcc_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xe58			rx_e2c_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_e2c_dcc_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1000			pll_ts_uphy14_cmn_anareg_top_000	Analog Register 000	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_vind_band_sel_lane	Inductor Band Select 1:high 0:low	
	[6:5]	2'h1	r/w	pll_ts_fbdiv_lane[9:8]	Feed-back Divider Ratio	
	[4:2]	3'h0	r/w	pll_ts_pll_lpfr_lane[2:0]	PLL Loop R Value Selection	
	[1:0]	2'h0	r/w	pll_ts_tx_intpr_lane[1:0]	Interpolator Resistor Selection	
						
	# addr = 0x1004			pll_ts_uphy14_cmn_anareg_top_001	Analog Register 001	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_pllcal_en_lane	PLL Calibration Enable	
	6	1'h0	r/w	pll_ts_pllampcal_en_lane	PLL Amplitude Calibration Enable	
	5	1'h0	r/w	pll_ts_force_no_dll_rst_lane	TBD	
	[4:3]	2'h1	r/w	pll_ts_vind_bias_sel_lane[1:0]	Inductor Bias Voltage Selection	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1008			pll_ts_uphy14_cmn_anareg_top_002	Analog Register 002	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	pll_ts_fbdiv_lane[7:0]	Feed-back Divider Ratio	
						
	# addr = 0x100c			pll_ts_uphy14_cmn_anareg_top_003	Analog Register 003	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	pll_ts_refdiv_lane[3:0]	Reference Divider Ratio	
	[3:2]	2'h0	r/w	pll_ts_pll_lpfc_lane[1:0]	PLL Loop C2 Value Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1010			pll_ts_uphy14_cmn_anareg_top_004	Analog Register 004	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'hF	r/w	pll_ts_icp_lane[4:0]	Charge Pump Current	
	[2:0]	3'h4	r/w	pll_ts_pll_reg_sel_lane[2:0]	Regulator Output Voltage High/low Speed Mode Selection	
						
	# addr = 0x1014			pll_ts_uphy14_cmn_anareg_top_005	Analog Register 005	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	pll_ts_vcon_ref_sel_lane[3:0]	VCON Reference Voltage Selection	
	[3:2]	2'h1	r/w	pll_ts_vcap_off_sel_lane[1:0]	Capacitance Off Voltage Selection	
	1	1'h0	r/w	pll_ts_pwexp_dis_lane	Feed-back Divider Pulse Width Extension Disable	
	0	1'h0	r/w	pll_ts_pwexp_dis_div1g_lane	Divider 1G Pulse Width Extension Disable	
						
	# addr = 0x1018			pll_ts_uphy14_cmn_anareg_top_006	Analog Register 006	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	RESERVED		tempc_dac_valid_lane
	6	1'h0	r/w	pll_ts_tempc_rshrt_en_lane	Temperature Compensation Short Resistance Enable	
	5	1'h0	r/w	pll_ts_tempc_rshrt_sel_lane	Temperature Compensation Short Resistance Selection	
	[4:1]	4'h0	r/w	pll_ts_lccap_ulsb_lane[3:0]	LCVCO Capacitance ULSB	
	0	0	r/w	RESERVED		
						
	# addr = 0x101c			pll_ts_uphy14_cmn_anareg_top_007	Analog Register 007	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h10	r/w	pll_ts_lccap_lsb_lane[5:0]	LCVCO Capacitance LSB	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1020			pll_ts_uphy14_cmn_anareg_top_008	Analog Register 008	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hC	r/w	pll_ts_vcoamp_vth_sel_lane[3:0]	VCO Amplitude Threshold Selection	
						
	# addr = 0x1024			pll_ts_uphy14_cmn_anareg_top_009	Analog Register 009	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	pll_ts_vcon_max_sel_lane[2:0]	VCON Voltage Max Value Selection	
	[4:2]	3'h5	r/w	pll_ts_vcon_min_sel_lane[2:0]	VCON Voltage Min Value Selection	
	[1:0]	2'h2	r/w	pll_ts_ind_sw_dac_sel_lane[1:0]	Inductor Switch Dac Value Selection	
						
	# addr = 0x1028			pll_ts_uphy14_cmn_anareg_top_010	Analog Register 010	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	pll_ts_varac_bias_sel_lane[2:0]	Varactor Bias Voltage Selection	
	4	1'h0	r/w	pll_ts_ind_sw_mode_lane	Inductor Switch Mode Selection	
	3	1'h1	r/w	pll_ts_vind_bias_en_lane	Inductor Bias Voltage Enable	
	2	1'h0	r/w	pll_ts_ind_gate_mode_lane	Inductor Gate Mode Selection	
	1	1'h0	r/w	pll_ts_lcvcocal_buf_en_lane	LCVCO Calibration Buffer Enable	
	0	1'h1	r/w	pll_ts_lcvco_nsf_iptat_en_lane	LCVCO NSF Iptat Current Enable	
						
	# addr = 0x102c			pll_ts_uphy14_cmn_anareg_top_011	Analog Register 011	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h1	r/w	pll_ts_lcpll_dcc_en_lane	LCPLL DCC Enable	
	4	1'h0	r/w	pll_ts_lcpll_dcc_hg_lane	LCPLL DCC High Gain Enable	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1030			pll_ts_uphy14_cmn_anareg_top_012	Analog Register 012	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hc	r/w	pll_ts_txclk_pi_icc_ctrl_lane[3:0]	TBD	
	[3:0]	4'h3	r/w	pll_ts_txclk_pi_icclow_ctrl_lane[3:0]	TBD	
						
	# addr = 0x1034			pll_ts_uphy14_cmn_anareg_top_013	Analog Register 013	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:1]	3'h3	r/w	pll_ts_vco_slave_adj_lane[2:0]	VCO Slave Regulator Output Selection	
	0	0	r/w	RESERVED		
						
	# addr = 0x1038			pll_ts_uphy14_cmn_anareg_top_014	Analog Register 014	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_ts_vddr_dac_adj_lane[2:0]	Temperature Compensation Dac Regulator Output Selection	
	[4:2]	3'h4	r/w	pll_ts_vco_reg_mid_sel_lane[2:0]	VCO 2nd Stage Regulator Gate Voltage Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x103c			pll_ts_uphy14_cmn_anareg_top_015	Analog Register 015	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	pll_ts_tx_intpreset_ext_lane	Interpolator External Reset	
	[4:3]	2'h1	r/w	pll_ts_dpherck_dly_sel_lane[1:0]	Interpolator Dpher Delay Selection	
	2	1'h1	r/w	pll_ts_clk_det_en_lane	Interpolator Clock Detection Enable	
	1	1'h1	r/w	pll_ts_ssc_clk_en_lane	Interpolator SSC Clock Enable	
	0	1'h0	r/w	pll_ts_pll_ol_en_lane	PLL Open Loop Mode Enable	
						
	# addr = 0x1040			pll_ts_uphy14_cmn_anareg_top_016	Analog Register 016	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	pll_ts_lccap_msb_lane[11:8]	LCVCO Capacitance MSB	
	[3:2]	2'h0	r/w	RESERVED		
	1	0	r/w	pll_ts_intp_short_nbias_en_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1044			pll_ts_uphy14_cmn_anareg_top_017	Analog Register 017	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	pll_ts_lccap_msb_lane[7:0]	LCVCO Capacitance MSB	
						
	# addr = 0x1048			pll_ts_uphy14_cmn_anareg_top_018	Analog Register 018	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pll_ts_ck500m_div_lane[1:0]	TBD	
	[5:2]	4'h0	r/w	RESERVED		lcpll_postdiv_dcc_code_lane[4:0]
	1	1'h0	r/w	pll_ts_lcpll_postdiv_en_lane	TBD	
	0	1'h0	r/w	pll_ts_lcpll_postdiv_1p5or2_en_lane	TBD	
						
	# addr = 0x104c			pll_ts_uphy14_cmn_anareg_top_019	Analog Register 019	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	pll_ts_icp_bias_enlarge_lane[1:0]	TBD	
	[5:4]	2'h2	r/w	pll_ts_lcpll_deadzone_tune_lane[1:0]	TBD	
	3	1'h0	r/w	pll_ts_enlarge_op_gm_lane	TBD	
	2	1'h0	r/w	pll_ts_pcie_highk_en_lane	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1050			pll_ts_uphy14_cmn_anareg_top_020	Analog Register 020	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_ts_varaclv_bias_sel_lane[2:0]	NA	
	4	1'h0	r/w	pll_ts_lcpllreg_sel_3k_to_4k_ratio_lane	NA	
	3	1'h0	r/w	pll_ts_lcpllreg_sel_7k_to_8k_ratio_lane	NA	
	[2:1]	2'h0	r/w	pll_ts_lock_range_sel_lane[1:0]	NA	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x1054			pll_ts_uphy14_cmn_anareg_top_021	Analog Register 021	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_lcdiv1p5_dcc_en_lane	NA	
	6	1'h0	r/w	pll_ts_dcccomp_test_en_lane	NA	
	5	0	r/w	pll_ts_tsen_sel_lane	NA	
	[4:1]	4'h0	r/w	pll_ts_vddr_sel_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1058			pll_ts_uphy14_cmn_anareg_top_022	Analog Register 022	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvda_lane[7:0]	NA	
						
	# addr = 0x105c			pll_ts_uphy14_cmn_anareg_top_023	Analog Register 023	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvdb_lane[7:0]	NA	
						
	# addr = 0x1060			pll_ts_uphy14_cmn_anareg_top_024	Analog Register 024	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvdc_lane[7:0]	NA	
						
	# addr = 0x1064			pll_ts_uphy14_cmn_anareg_top_025	Analog Register 025	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvdd_lane[7:0]	NA	
						
	# addr = 0x1068			pll_ts_uphy14_cmn_anareg_top_026	Analog Register 026	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_ts_reg0p9_speed_track_clk_lane[2:0]	TBD	
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x106c			pll_ts_uphy14_cmn_anareg_top_027	Analog Register 027	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hd	r/w	pll_ts_selhv_lcpll_cp_lane[3:0]	TBD	
	3	1'h0	r/w	pll_ts_dtxclk_div_en_lane	TBD	
	[2:0]	3'h3	r/w	pll_ts_txvco_sf_icptat_sel_lane[2:0]	TBD	
						
	# addr = 0x1070			pll_ts_uphy14_cmn_anareg_top_028	Analog Register 028	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_vdda_cal_en_lane	TBD	
	6	0	r/w	pll_ts_shrtr_pll_lane	TBD	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1074			pll_ts_pll_cal_reg0	Digital PLL Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_dig_cal_clk_en_lane	PLL Calibration Reference Clock Enable	
	6	1'h0	r/w	pll_ts_dig_cal_clk_rst_lane	PLL Calibration Reference Clock Reset	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_ts_dig_testbus_sel_lane[3:0]	Testbus Sel for PLL_TS Calibration 	
						
	# addr = 0x1078			pll_ts_pll_cal_reg1	Digital PLL Calibration Register1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	pll_ts_dig_cal2m_div_lane[7:0]	PLL Calibration Reference Clock Divide Ratio	
						
	# addr = 0x107c			pll_ts_uphy14_cmn_anareg_top_029	Digital PLL Calibration Register2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	pll_ts_ana_test_lane[7:0]	TBD	
						
	# addr = 0x1080			pll_dig_scn_reg	Digital PLL Calibration Register 3	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	pll_dig_scan_ff_lane[7:0]	PLL Dig Input Scan Mux Value for Test_mode	
						
	# addr = 0x1400			pll_dcc_vdd_ts_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_dcc_vdd_ts_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	pll_dcc_vdd_ts_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	pll_dcc_vdd_ts_auto_zero_clk_ext_lane	TBD	
	2	1'h0	r	pll_dcc_vdd_ts_updn_rd_lane	TBD	
	1	1'h0	r/w	pll_dcc_vdd_ts_top_start_lane	TBD	
	0	1'h0	r/w	pll_dcc_vdd_ts_top_cont_start_lane	TBD	
						
	# addr = 0x1404			pll_dcc_vdd_ts_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_dcc_vdd_ts_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	pll_dcc_vdd_ts_top_done_lane	TBD	
	3	1'h0	r	pll_dcc_vdd_ts_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1408			pll_ts_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x140c			pll_ts_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_ts_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1410			pll_ts_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1414			pll_ts_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_ts_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1418			pll_ts_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x141c			pll_ts_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h1f	r/w	pll_ts_dcc_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1420			pll_ts_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	pll_ts_dcc_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_result_msb_ext_lane	TBD	
						
	# addr = 0x1424			pll_ts_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	pll_ts_dcc_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_result_lsb_ext_lane	TBD	
						
	# addr = 0x1428			pll_ts_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_ts_dcc_cal_cal_done_rd_lane	TBD	
	6	1'h0	r	pll_ts_dcc_cal_timeout_rd_lane	TBD	
	5	1'h0	r	pll_ts_dcc_cal_overflow_rd_lane	TBD	
	4	1'h0	r	pll_ts_dcc_cal_underflow_rd_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x142c			pll_ts_dcc_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	pll_ts_dcc_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1430			pll_ts_div_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_div_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_div_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_div_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_div_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1434			pll_ts_div_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_div_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_div_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1438			pll_ts_div_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_div_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_div_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_div_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x143c			pll_ts_div_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_ts_div_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1440			pll_ts_div_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	pll_ts_div_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_div_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1444			pll_ts_div_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	pll_ts_div_dcc_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r/w	pll_ts_div_dcc_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_div_dcc_cal_result_msb_ext_lane	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_result_lsb_ext_lane	TBD	
						
	# addr = 0x1448			pll_ts_div_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	pll_ts_div_dcc_cal_val_min_lane[4:0]	TBD	
	2	1'h0	r	pll_ts_div_dcc_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	pll_ts_div_dcc_cal_timeout_rd_lane	TBD	
	0	1'h0	r	pll_ts_div_dcc_cal_overflow_rd_lane	TBD	
						
	# addr = 0x144c			pll_ts_div_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	pll_ts_div_dcc_cal_result_ext_lane[4:0]	TBD	
	2	1'h0	r	pll_ts_div_dcc_cal_underflow_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1450			pll_ts_div_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	pll_ts_div_dcc_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1454			pll_ts_vdda_fbdiv_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_vdda_fbdiv_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_vdda_fbdiv_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_vdda_fbdiv_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_vdda_fbdiv_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_vdda_fbdiv_cal_dir_inv_lane	TBD	
						
	# addr = 0x1458			pll_ts_vdda_fbdiv_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_ts_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x145c			pll_ts_vdda_fbdiv_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_vdda_fbdiv_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_fbdiv_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_fbdiv_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1460			pll_ts_vdda_fbdiv_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_ts_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1464			pll_ts_vdda_fbdiv_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_vdda_fbdiv_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_fbdiv_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_fbdiv_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1468			pll_ts_vdda_fbdiv_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	pll_ts_vdda_fbdiv_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_ts_vdda_fbdiv_cal_val_min_lane[3:0]	TBD	
						
	# addr = 0x146c			pll_ts_vdda_fbdiv_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_vdda_fbdiv_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_ts_vdda_fbdiv_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_ts_vdda_fbdiv_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_vdda_fbdiv_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_ts_vdda_fbdiv_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1470			pll_ts_vdda_fbdiv_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_ts_vdda_fbdiv_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_ts_vdda_fbdiv_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_ts_vdda_fbdiv_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_ts_vdda_fbdiv_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1474			pll_ts_vdda_intp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_vdda_intp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_vdda_intp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_vdda_intp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_vdda_intp_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_vdda_intp_cal_dir_inv_lane	TBD	
						
	# addr = 0x1478			pll_ts_vdda_intp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	pll_ts_vdda_intp_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_vdda_intp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x147c			pll_ts_vdda_intp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_vdda_intp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_vdda_intp_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_intp_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_intp_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1480			pll_ts_vdda_intp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_ts_vdda_intp_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1484			pll_ts_vdda_intp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_vdda_intp_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_intp_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_intp_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1488			pll_ts_vdda_intp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	pll_ts_vdda_intp_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_ts_vdda_intp_cal_val_min_lane[3:0]	TBD	
						
	# addr = 0x148c			pll_ts_vdda_intp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_vdda_intp_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_ts_vdda_intp_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_ts_vdda_intp_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_vdda_intp_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_ts_vdda_intp_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1490			pll_ts_vdda_intp_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_ts_vdda_intp_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_ts_vdda_intp_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_ts_vdda_intp_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_ts_vdda_intp_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1494			pll_ts_vdda_pfd_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_vdda_pfd_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_vdda_pfd_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_vdda_pfd_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_vdda_pfd_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_vdda_pfd_cal_dir_inv_lane	TBD	
						
	# addr = 0x1498			pll_ts_vdda_pfd_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	pll_ts_vdda_pfd_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_vdda_pfd_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x149c			pll_ts_vdda_pfd_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_vdda_pfd_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_pfd_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_pfd_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x14a0			pll_ts_vdda_pfd_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_ts_vdda_pfd_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x14a4			pll_ts_vdda_pfd_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_vdda_pfd_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_pfd_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_pfd_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x14a8			pll_ts_vdda_pfd_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	pll_ts_vdda_pfd_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_ts_vdda_pfd_cal_val_min_lane[3:0]	TBD	
						
	# addr = 0x14ac			pll_ts_vdda_pfd_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_vdda_pfd_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_ts_vdda_pfd_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_ts_vdda_pfd_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_vdda_pfd_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_ts_vdda_pfd_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x14b0			pll_ts_vdda_pfd_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_ts_vdda_pfd_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_ts_vdda_pfd_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_ts_vdda_pfd_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_ts_vdda_pfd_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x14b4			pll_amp_ts_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_amp_ts_comn_ext_en_lane	TBD	
	6	1'h0	r/w	pll_amp_ts_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	pll_amp_ts_updn_rd_lane	TBD	
	4	1'h0	r/w	pll_amp_ts_top_start_lane	TBD	
	3	1'h0	r/w	pll_amp_ts_top_cont_start_lane	TBD	
	[2:0]	3'h0	r/w	pll_amp_ts_testbus_core_sel_lane[2:0]	TBD	
						
	# addr = 0x14b8			pll_amp_ts_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_amp_ts_top_done_lane	TBD	
	6	1'h0	r	pll_amp_ts_top_cont_done_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x14bc			pll_ts_amp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_amp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_amp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_amp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_amp_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	pll_ts_amp_cal_dir_inv_lane	TBD	
						
	# addr = 0x14c0			pll_ts_amp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_ts_amp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_amp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_amp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x14c4			pll_ts_amp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_ts_amp_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	pll_ts_amp_cal_result_avg_en_lane	TBD	
	[3:1]	3'h5	r/w	pll_ts_amp_cal_timeout_steps_lane[2:0]	TBD	
	0	1'h0	r/w	pll_ts_amp_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x14c8			pll_ts_amp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h5	r/w	pll_ts_amp_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x14cc			pll_ts_amp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hff	r/w	pll_ts_amp_cal_val_max_lane[7:0]	TBD	
						
	# addr = 0x14d0			pll_ts_amp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	pll_ts_amp_cal_val_min_lane[7:0]	TBD	
						
	# addr = 0x14d4			pll_ts_amp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_amp_cal_indv_ext_en_lane	TBD	
	6	1'h0	r/w	pll_ts_amp_cal_cal_en_ext_lane	TBD	
	5	1'h0	r/w	pll_ts_amp_cal_dummy_clk_ext_lane	TBD	
	4	1'h0	r	pll_ts_amp_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	pll_ts_amp_cal_timeout_rd_lane	TBD	
	2	1'h0	r	pll_ts_amp_cal_overflow_rd_lane	TBD	
	1	1'h0	r	pll_ts_amp_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x14d8			pll_ts_amp_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4f	r/w	pll_ts_amp_cal_result_ext_lane[7:0]	TBD	
						
	# addr = 0x14dc			pll_ts_amp_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	pll_ts_amp_cal_result_rd_lane[7:0]	TBD	
						
	# addr = 0x1800			pll_rs_uphy14_cmn_anareg_top_000	Analog Register 000	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_vind_band_sel_lane	Inductor Band Select 1:high 0:low	
	[6:5]	2'h1	r/w	pll_rs_fbdiv_lane[9:8]	Feed-back Divider Ratio	
	[4:2]	3'h0	r/w	pll_rs_pll_lpfr_lane[2:0]	PLL Loop R Value Selection	
	[1:0]	2'h0	r/w	pll_rs_tx_intpr_lane[1:0]	Interpolator Resistor Selection	
						
	# addr = 0x1804			pll_rs_uphy14_cmn_anareg_top_001	Analog Register 001	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_pllcal_en_lane	PLL Calibration Enable	
	6	1'h0	r/w	pll_rs_pllampcal_en_lane	PLL Amplitude Calibration Enable	
	5	1'h0	r/w	pll_rs_force_no_dll_rst_lane	TBD	
	[4:3]	2'h1	r/w	pll_rs_vind_bias_sel_lane[1:0]	Inductor Bias Voltage Selection	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1808			pll_rs_uphy14_cmn_anareg_top_002	Analog Register 002	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	pll_rs_fbdiv_lane[7:0]	Feed-back Divider Ratio	
						
	# addr = 0x180c			pll_rs_uphy14_cmn_anareg_top_003	Analog Register 003	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	pll_rs_refdiv_lane[3:0]	Reference Divider Ratio	
	[3:2]	2'h0	r/w	pll_rs_pll_lpfc_lane[1:0]	PLL Loop C2 Value Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1810			pll_rs_uphy14_cmn_anareg_top_004	Analog Register 004	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'hF	r/w	pll_rs_icp_lane[4:0]	Charge Pump Current	
	[2:0]	3'h4	r/w	pll_rs_pll_reg_sel_lane[2:0]	Regulator Output Voltage High/low Speed Mode Selection	
						
	# addr = 0x1814			pll_rs_uphy14_cmn_anareg_top_005	Analog Register 005	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	pll_rs_vcon_ref_sel_lane[3:0]	VCON Reference Voltage Selection	
	[3:2]	2'h1	r/w	pll_rs_vcap_off_sel_lane[1:0]	Capacitance Off Voltage Selection	
	1	1'h0	r/w	pll_rs_pwexp_dis_lane	Feed-back Divider Pulse Width Extension Disable	
	0	1'h0	r/w	pll_rs_pwexp_dis_div1g_lane	Divider 1G Pulse Width Extension Disable	
						
	# addr = 0x1818			pll_rs_uphy14_cmn_anareg_top_006	Analog Register 006	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	RESERVED		tempc_dac_valid_lane
	6	1'h0	r/w	pll_rs_tempc_rshrt_en_lane	Temperature Compensation Short Resistance Enable	
	5	1'h0	r/w	pll_rs_tempc_rshrt_sel_lane	Temperature Compensation Short Resistance Selection	
	[4:1]	4'h0	r/w	pll_rs_lccap_ulsb_lane[3:0]	LCVCO Capacitance ULSB	
	0	0	r/w	RESERVED		
						
	# addr = 0x181c			pll_rs_uphy14_cmn_anareg_top_007	Analog Register 007	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h10	r/w	pll_rs_lccap_lsb_lane[5:0]	LCVCO Capacitance LSB	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1820			pll_rs_uphy14_cmn_anareg_top_008	Analog Register 008	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hC	r/w	pll_rs_vcoamp_vth_sel_lane[3:0]	VCO Amplitude Threshold Selection	
						
	# addr = 0x1824			pll_rs_uphy14_cmn_anareg_top_009	Analog Register 009	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	pll_rs_vcon_max_sel_lane[2:0]	VCON Voltage Max Value Selection	
	[4:2]	3'h5	r/w	pll_rs_vcon_min_sel_lane[2:0]	VCON Voltage Min Value Selection	
	[1:0]	2'h2	r/w	pll_rs_ind_sw_dac_sel_lane[1:0]	Inductor Switch Dac Value Selection	
						
	# addr = 0x1828			pll_rs_uphy14_cmn_anareg_top_010	Analog Register 010	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	pll_rs_varac_bias_sel_lane[2:0]	Varactor Bias Voltage Selection	
	4	1'h0	r/w	pll_rs_ind_sw_mode_lane	Inductor Switch Mode Selection	
	3	1'h1	r/w	pll_rs_vind_bias_en_lane	Inductor Bias Voltage Enable	
	2	1'h0	r/w	pll_rs_ind_gate_mode_lane	Inductor Gate Mode Selection	
	1	1'h0	r/w	pll_rs_lcvcocal_buf_en_lane	LCVCO Calibration Buffer Enable	
	0	1'h1	r/w	pll_rs_lcvco_nsf_iptat_en_lane	LCVCO NSF Iptat Current Enable	
						
	# addr = 0x182c			pll_rs_uphy14_cmn_anareg_top_011	Analog Register 011	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h1	r/w	pll_rs_lcpll_dcc_en_lane	LCPLL DCC Enable	
	4	1'h0	r/w	pll_rs_lcpll_dcc_hg_lane	LCPLL DCC High Gain Enable	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1830			pll_rs_uphy14_cmn_anareg_top_012	Analog Register 012	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hc	r/w	pll_rs_txclk_pi_icc_ctrl_lane[3:0]	TBD	
	[3:0]	4'h3	r/w	pll_rs_txclk_pi_icclow_ctrl_lane[3:0]	TBD	
						
	# addr = 0x1834			pll_rs_uphy14_cmn_anareg_top_013	Analog Register 013	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:1]	3'h3	r/w	pll_rs_vco_slave_adj_lane[2:0]	VCO Slave Regulator Output Selection	
	0	0	r/w	RESERVED		
						
	# addr = 0x1838			pll_rs_uphy14_cmn_anareg_top_014	Analog Register 014	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_rs_vddr_dac_adj_lane[2:0]	Temperature Compensation Dac Regulator Output Selection	
	[4:2]	3'h4	r/w	pll_rs_vco_reg_mid_sel_lane[2:0]	VCO 2nd Stage Regulator Gate Voltage Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x183c			pll_rs_uphy14_cmn_anareg_top_015	Analog Register 015	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	pll_rs_tx_intpreset_ext_lane	Interpolator External Reset	
	[4:3]	2'h1	r/w	pll_rs_dpherck_dly_sel_lane[1:0]	Interpolator Dpher Delay Selection	
	2	1'h1	r/w	pll_rs_clk_det_en_lane	Interpolator Clock Detection Enable	
	1	1'h1	r/w	pll_rs_ssc_clk_en_lane	Interpolator SSC Clock Enable	
	0	1'h0	r/w	pll_rs_pll_ol_en_lane	PLL Open Loop Mode Enable	
						
	# addr = 0x1840			pll_rs_uphy14_cmn_anareg_top_016	Analog Register 016	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	pll_rs_lccap_msb_lane[11:8]	LCVCO Capacitance MSB	
	[3:2]	2'h0	r/w	RESERVED		
	1	0	r/w	pll_rs_intp_short_nbias_en_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1844			pll_rs_uphy14_cmn_anareg_top_017	Analog Register 017	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	pll_rs_lccap_msb_lane[7:0]	LCVCO Capacitance MSB	
						
	# addr = 0x1848			pll_rs_uphy14_cmn_anareg_top_018	Analog Register 018	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pll_rs_ck500m_div_lane[1:0]	TBD	
	[5:2]	4'h0	r/w	RESERVED		lcpll_postdiv_dcc_code_lane[4:0]
	1	1'h0	r/w	pll_rs_lcpll_postdiv_en_lane	TBD	
	0	1'h0	r/w	pll_rs_lcpll_postdiv_1p5or2_en_lane	TBD	
						
	# addr = 0x184c			pll_rs_uphy14_cmn_anareg_top_019	Analog Register 019	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	pll_rs_icp_bias_enlarge_lane[1:0]	TBD	
	[5:4]	2'h2	r/w	pll_rs_lcpll_deadzone_tune_lane[1:0]	TBD	
	3	1'h0	r/w	pll_rs_enlarge_op_gm_lane	TBD	
	2	1'h0	r/w	pll_rs_pcie_highk_en_lane	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1850			pll_rs_uphy14_cmn_anareg_top_020	Analog Register 020	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_rs_varaclv_bias_sel_lane[2:0]	NA	
	4	1'h0	r/w	pll_rs_lcpllreg_sel_3k_to_4k_ratio_lane	NA	
	3	1'h0	r/w	pll_rs_lcpllreg_sel_7k_to_8k_ratio_lane	NA	
	[2:1]	2'h0	r/w	pll_rs_lock_range_sel_lane[1:0]	NA	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x1854			pll_rs_uphy14_cmn_anareg_top_021	Analog Register 021	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_lcdiv1p5_dcc_en_lane	NA	
	6	1'h0	r/w	pll_rs_dcccomp_test_en_lane	NA	
	5	0	r/w	pll_rs_tsen_sel_lane	NA	
	[4:1]	4'h0	r/w	pll_rs_vddr_sel_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1858			pll_rs_uphy14_cmn_anareg_top_022	Analog Register 022	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvda_lane[7:0]	NA	
						
	# addr = 0x185c			pll_rs_uphy14_cmn_anareg_top_023	Analog Register 023	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvdb_lane[7:0]	NA	
						
	# addr = 0x1860			pll_rs_uphy14_cmn_anareg_top_024	Analog Register 024	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvdc_lane[7:0]	NA	
						
	# addr = 0x1864			pll_rs_uphy14_cmn_anareg_top_025	Analog Register 025	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvdd_lane[7:0]	NA	
						
	# addr = 0x1868			pll_rs_uphy14_cmn_anareg_top_026	Analog Register 026	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_rs_reg0p9_speed_track_clk_lane[2:0]	TBD	
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x186c			pll_rs_uphy14_cmn_anareg_top_027	Analog Register 027	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hd	r/w	pll_rs_selhv_lcpll_cp_lane[3:0]	TBD	
	3	1'h0	r/w	pll_rs_dtxclk_div_en_lane	TBD	
	[2:0]	3'h3	r/w	pll_rs_txvco_sf_icptat_sel_lane[2:0]	TBD	
						
	# addr = 0x1870			pll_rs_uphy14_cmn_anareg_top_028	Analog Register 028	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_vdda_cal_en_lane	TBD	
	6	0	r/w	pll_rs_shrtr_pll_lane	TBD	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1874			pll_rs_pll_cal_reg0	Digital PLL Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_dig_cal_clk_en_lane	PLL Calibration Reference Clock Enable	
	6	1'h0	r/w	pll_rs_dig_cal_clk_rst_lane	PLL Calibration Reference Clock Reset	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rs_dig_testbus_sel_lane[3:0]	Testbus Sel for PLL_RS Calibration 	
						
	# addr = 0x1878			pll_rs_pll_cal_reg1	Digital PLL Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	pll_rs_dig_cal2m_div_lane[7:0]	PLL Calibration Reference Clock Divide Ratio	
						
	# addr = 0x187c			pll_rs_uphy14_cmn_anareg_top_029	Digital PLL Calibration Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	pll_rs_ana_test_lane[7:0]	TBD	
						
	# addr = 0x1c00			pll_dcc_vdd_rs_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_dcc_vdd_rs_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	pll_dcc_vdd_rs_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	pll_dcc_vdd_rs_auto_zero_clk_ext_lane	TBD	
	2	1'h0	r	pll_dcc_vdd_rs_updn_rd_lane	TBD	
	1	1'h0	r/w	pll_dcc_vdd_rs_top_start_lane	TBD	
	0	1'h0	r/w	pll_dcc_vdd_rs_top_cont_start_lane	TBD	
						
	# addr = 0x1c04			pll_dcc_vdd_rs_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_dcc_vdd_rs_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	pll_dcc_vdd_rs_top_done_lane	TBD	
	3	1'h0	r	pll_dcc_vdd_rs_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1c08			pll_rs_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1c0c			pll_rs_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_rs_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1c10			pll_rs_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1c14			pll_rs_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_rs_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1c18			pll_rs_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1c1c			pll_rs_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h1f	r/w	pll_rs_dcc_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1c20			pll_rs_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	pll_rs_dcc_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_result_msb_ext_lane	TBD	
						
	# addr = 0x1c24			pll_rs_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	pll_rs_dcc_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_result_lsb_ext_lane	TBD	
						
	# addr = 0x1c28			pll_rs_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_rs_dcc_cal_cal_done_rd_lane	TBD	
	6	1'h0	r	pll_rs_dcc_cal_timeout_rd_lane	TBD	
	5	1'h0	r	pll_rs_dcc_cal_overflow_rd_lane	TBD	
	4	1'h0	r	pll_rs_dcc_cal_underflow_rd_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x1c2c			pll_rs_dcc_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	pll_rs_dcc_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1c30			pll_rs_div_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_div_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_div_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_div_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_div_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1c34			pll_rs_div_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_div_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_div_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1c38			pll_rs_div_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_div_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_div_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_div_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1c3c			pll_rs_div_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_rs_div_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1c40			pll_rs_div_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	pll_rs_div_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_div_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1c44			pll_rs_div_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	pll_rs_div_dcc_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r/w	pll_rs_div_dcc_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_div_dcc_cal_result_msb_ext_lane	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_result_lsb_ext_lane	TBD	
						
	# addr = 0x1c48			pll_rs_div_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	pll_rs_div_dcc_cal_val_min_lane[4:0]	TBD	
	2	1'h0	r	pll_rs_div_dcc_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	pll_rs_div_dcc_cal_timeout_rd_lane	TBD	
	0	1'h0	r	pll_rs_div_dcc_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1c4c			pll_rs_div_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	pll_rs_div_dcc_cal_result_ext_lane[4:0]	TBD	
	2	1'h0	r	pll_rs_div_dcc_cal_underflow_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1c50			pll_rs_div_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	pll_rs_div_dcc_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1c54			pll_rs_vdda_fbdiv_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_vdda_fbdiv_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_vdda_fbdiv_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_vdda_fbdiv_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_vdda_fbdiv_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_vdda_fbdiv_cal_dir_inv_lane	TBD	
						
	# addr = 0x1c58			pll_rs_vdda_fbdiv_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_rs_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1c5c			pll_rs_vdda_fbdiv_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_vdda_fbdiv_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_fbdiv_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_fbdiv_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1c60			pll_rs_vdda_fbdiv_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_rs_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1c64			pll_rs_vdda_fbdiv_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_vdda_fbdiv_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_fbdiv_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_fbdiv_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1c68			pll_rs_vdda_fbdiv_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	pll_rs_vdda_fbdiv_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_rs_vdda_fbdiv_cal_val_min_lane[3:0]	TBD	
						
	# addr = 0x1c6c			pll_rs_vdda_fbdiv_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_vdda_fbdiv_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_rs_vdda_fbdiv_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_rs_vdda_fbdiv_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_vdda_fbdiv_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_rs_vdda_fbdiv_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1c70			pll_rs_vdda_fbdiv_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_rs_vdda_fbdiv_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_rs_vdda_fbdiv_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_rs_vdda_fbdiv_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_rs_vdda_fbdiv_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1c74			pll_rs_vdda_intp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_vdda_intp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_vdda_intp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_vdda_intp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_vdda_intp_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_vdda_intp_cal_dir_inv_lane	TBD	
						
	# addr = 0x1c78			pll_rs_vdda_intp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	pll_rs_vdda_intp_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_vdda_intp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1c7c			pll_rs_vdda_intp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_vdda_intp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_vdda_intp_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_intp_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_intp_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1c80			pll_rs_vdda_intp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_rs_vdda_intp_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1c84			pll_rs_vdda_intp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_vdda_intp_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_intp_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_intp_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1c88			pll_rs_vdda_intp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	pll_rs_vdda_intp_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_rs_vdda_intp_cal_val_min_lane[3:0]	TBD	
						
	# addr = 0x1c8c			pll_rs_vdda_intp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_vdda_intp_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_rs_vdda_intp_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_rs_vdda_intp_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_vdda_intp_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_rs_vdda_intp_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1c90			pll_rs_vdda_intp_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_rs_vdda_intp_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_rs_vdda_intp_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_rs_vdda_intp_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_rs_vdda_intp_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1c94			pll_rs_vdda_pfd_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_vdda_pfd_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_vdda_pfd_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_vdda_pfd_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_vdda_pfd_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_vdda_pfd_cal_dir_inv_lane	TBD	
						
	# addr = 0x1c98			pll_rs_vdda_pfd_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	pll_rs_vdda_pfd_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_vdda_pfd_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1c9c			pll_rs_vdda_pfd_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_vdda_pfd_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_pfd_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_pfd_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1ca0			pll_rs_vdda_pfd_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_rs_vdda_pfd_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1ca4			pll_rs_vdda_pfd_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_vdda_pfd_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_pfd_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_pfd_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1ca8			pll_rs_vdda_pfd_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	pll_rs_vdda_pfd_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_rs_vdda_pfd_cal_val_min_lane[3:0]	TBD	
						
	# addr = 0x1cac			pll_rs_vdda_pfd_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_vdda_pfd_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_rs_vdda_pfd_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_rs_vdda_pfd_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_vdda_pfd_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_rs_vdda_pfd_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1cb0			pll_rs_vdda_pfd_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_rs_vdda_pfd_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_rs_vdda_pfd_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_rs_vdda_pfd_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_rs_vdda_pfd_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1cb4			pll_amp_rs_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_amp_rs_comn_ext_en_lane	TBD	
	6	1'h0	r/w	pll_amp_rs_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	pll_amp_rs_updn_rd_lane	TBD	
	4	1'h0	r/w	pll_amp_rs_top_start_lane	TBD	
	3	1'h0	r/w	pll_amp_rs_top_cont_start_lane	TBD	
	[2:0]	3'h0	r/w	pll_amp_rs_testbus_core_sel_lane[2:0]	TBD	
						
	# addr = 0x1cb8			pll_amp_rs_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_amp_rs_top_done_lane	TBD	
	6	1'h0	r	pll_amp_rs_top_cont_done_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x1cbc			pll_rs_amp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_amp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_amp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_amp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_amp_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	pll_rs_amp_cal_dir_inv_lane	TBD	
						
	# addr = 0x1cc0			pll_rs_amp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_rs_amp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_amp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_amp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x1cc4			pll_rs_amp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_rs_amp_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	pll_rs_amp_cal_result_avg_en_lane	TBD	
	[3:1]	3'h5	r/w	pll_rs_amp_cal_timeout_steps_lane[2:0]	TBD	
	0	1'h0	r/w	pll_rs_amp_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1cc8			pll_rs_amp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h5	r/w	pll_rs_amp_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1ccc			pll_rs_amp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hff	r/w	pll_rs_amp_cal_val_max_lane[7:0]	TBD	
						
	# addr = 0x1cd0			pll_rs_amp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	pll_rs_amp_cal_val_min_lane[7:0]	TBD	
						
	# addr = 0x1cd4			pll_rs_amp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_amp_cal_indv_ext_en_lane	TBD	
	6	1'h0	r/w	pll_rs_amp_cal_cal_en_ext_lane	TBD	
	5	1'h0	r/w	pll_rs_amp_cal_dummy_clk_ext_lane	TBD	
	4	1'h0	r	pll_rs_amp_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	pll_rs_amp_cal_timeout_rd_lane	TBD	
	2	1'h0	r	pll_rs_amp_cal_overflow_rd_lane	TBD	
	1	1'h0	r	pll_rs_amp_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1cd8			pll_rs_amp_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4f	r/w	pll_rs_amp_cal_result_ext_lane[7:0]	TBD	
						
	# addr = 0x1cdc			pll_rs_amp_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	pll_rs_amp_cal_result_rd_lane[7:0]	TBD	
						
	# addr = 0x2000			pm_ctrl_tx_lane_reg1_lane	Power Control Tx Lane Register 1	
	31	0	r/w	ana_pu_tx_force_lane	Force PU_TX To Use Register Value Ana_pu_tx	internal
					0: controlled by internal logic. PU_TX is gated by PU_PLL.	
					1: use register ana_pu_tx	
	30	0	r/w	ana_pu_tx_lane	Powre Up TX.	internal
					Power up analog Tx block. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r	ana_tx_txdetrx_out_rd_lane	Analog Tx Detect Rx Out	internal
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	ana_tx_idle_force_lane	TX Idle Signals Force.	internal
					This bit forces tx_idle to use the register settings instead of the internal logic result.	
	25	0	r/w	RESERVED		
	24	1	r/w	ANA_TX_IDLE_LANE	Transmitter Driver Idle.	
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
					0: Driver is not at common mode voltage, such as transmitting data	
					1: Driver is at common mode voltage	
					The common mode voltage varies by the transmitter amplitude setting.	
	23	1	r/w	tx_reset_ana_lane	Reset Tx Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	22	0	r/w	ana_tx_clk500m_dig_en_lane	Analog 500M Clock Enable	internal
	21	0	r	sft_rst_no_reg_tx_rd_lane	Internal TX soft reset status	internal
	20	0	r	PLL_READY_TX_LANE	PLL Ready Tx Read	
					Register read out value of PHY output port PIN_PLL_READY_TX	
	19	0	r/w	txdata_pre_code_msb_lsb_swap_lane	Transmit PAM4 Symbol of PRE Code MSB LSB Swap	internal
	18	0	r/w	pin_pll_ready_tx_lane	PLL Ready Tx	internal
					PHY output port PIN_PLL_READY_TX. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	17	0	r/w	ana_idle_sync_en_force_lane	Idle Sync Enable Force	internal
					Force idle sync enable value	
					1'b0: Do not force idle_sync_en	
					1'b1: Force idle_sync_en value to register ANA_IDLE_SYNC_EN value	
	16	0	r/w	ana_idle_sync_en_lane	Idle Sync Enable	internal
					1'b0: Analog part does not latch IDLE from digital part	
					Analog part latched IDLE if PU_TX=1, PU_PLL=1	
	15	0	r/w	pll_ready_tx_prot_clear_lane	PLL_READY_TX Hardware Protection Clear Register	internal
					If value equals to 1, hardware PLL_READY_TX protection is cleared. It should follow PM control sequence 	
	14	1	r/w	pll_ready_tx_prot_en_lane	PLL_READY_TX Hardware Protection Enable Register	internal
					1'b0: Hardware protection for PLL_READY_TX not enabled, reg_pin_pll_ready_tx directly controls PIN_PLL_READY_TX	
					1'b1: Hardware protection for PLL_READY_TX enabled, pll_ready_tx_protected from hardware controls PIN_PLL_READY_TX	
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	0	r	lane_id_rd_lane[1:0]	Lane ID Read value	
						
	# addr = 0x2004			pm_ctrl_tx_lane_reg2_lane	Power Control Tx Lane Register 2	
	31	0	r/w	ana_tx_hiz_en_lane	Analog TX HiZ Enable	internal
					Tx high-Z  enable. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	30	0	r/w	RESERVED		
	29	0	r	pin_pu_pll_rd_lane	PIN PU_PLL Value Read	internal
	28	0	r	pin_pu_tx_rd_lane	PIN PU_TX Value Read	internal
	27	0	r/w	RESERVED		
	26	0	r	pin_tx_idle_rd_lane	PIN TX_IDLE Value Read	internal
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	ana_tx_txclk_sync_en_force_lane	Force Txclk_sync_en To Use Register Value	internal
					0: To_ana_tx_txclk_sync_en is controlled by internal logic value	
					1: To_ana_tx_txclk_sync_en is forced to value of reg_ana_tx_txclk_sync_en	
	22	0	r/w	ana_tx_txclk_sync_en_lane	Tx Clock Sync Enable	internal
					This signal is used for analog lane alignment. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	0	r/w	tx_clk_en_lane	Tx Global Clock Enable	internal
					This signal is used for globally control TX clock_gen blocks. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	20	0	r/w	tx_main_clk_on_lane	Tx Main Path Clock On	internal
	19	1	r/w	tx_main_clk_en_lane	Tx Main Path Clock Enable	internal
	18	0	r/w	tx_main_clk_rst_lane	Tx Main path Reset	internal
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r	pin_spd_cfg_rd_lane[3:0]	PHY Speed Config Read Value From PIN_SPD_CFG	internal
						
	# addr = 0x2008			input_tx_pin_reg0_lane	Input Interface Tx Lane Reg0	
	[31:26]	6'h9	r/w	PHY_GEN_TX_LANE[5:0]	PHY Tx Speed Generation	
					Set value of phy_gen_tx when register phy_gen_tx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode:	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
					eh: 106.25 Gbps	
					fh: 112 Gbps	
					10h: 26.5625 Gpbs	
					11h: 12.890625 Gbps	
					12h: 51.5625 Gbps	
					13h: 103.125 Gbps	
	25	0	r/w	phy_gen_tx_fm_reg_lane	Force Value Of Phy_gen_tx From Register	internal
	24	0	r/w	remote_status_field_reset_lane	Remote Status Field Reset	internal
					0: Not Updated	
					1: Updated	
	23	0	r/w	remote_status_field_reset_fm_reg_lane	Force Value Of Remote_status_field_reset_lane From Register	internal
	22	0	r/w	pu_pll_lane	Power Up Pll	internal
					Set value of pu_pll when register pu_pll_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	pu_pll_fm_reg_lane	Force Value Of Pu_pll From Register	internal
	[20:17]	4'h0	r/w	remote_ctrl_field_reset_lane[3:0]	Remote Countrol Field Reset	internal
					Set value of remote_ctrl_field_reset when register remote_ctrl_field_reset_fm_reg is 1 or in isolation/scan mode.	
	16	0	r/w	remote_ctrl_field_reset_fm_reg_lane	Force Value Of Remote_ctrl_field_reset From Register	internal
	15	0	r/w	pu_tx_lane	Power Up Tx	internal
					Set value of pu_tx when register pu_tx_fm_reg is 1 or in isolation/scan mode.	
	[14:9]	6'h0	r/w	remote_ctrl_field_lane[5:0]	Remote Countrol Field	internal
					Set value of remote_ctrl_field when register remote_ctrl_field_fm_reg is 1 or in isolation/scan mode.	
	8	0	r/w	remote_ctrl_field_fm_reg_lane	Force Value Of Remote_ctrl_field From Register	internal
	7	0	r/w	pu_tx_fm_reg_lane	Force Value Of Pu_tx From Register	internal
	[6:1]	6'h0	r/w	remote_status_field_lane[5:0]	Remote Status Field	internal
					Set value of remote_status_field when register remote_status_field_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	remote_status_field_fm_reg_lane	Force Value Of Remote_status_field From Register	internal
						
	# addr = 0x200c			input_tx_pin_reg1_lane	Input Interface Tx Lane Reg1	
	[31:24]	8'h0	r/w	gpi_lane[7:0]	GPI	internal
					Set value of GPI when register gpi_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	gpi_fm_reg_lane	Force Value Of Gpi From Register	internal
	[22:7]	16'h0	r/w	reserved_input_tx_lane[15:0]	Tx Reserved Input	internal
					Set value of reserved_input_tx when register reserved_input_tx_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_tx_fm_reg_lane	Force Value Of Reserved_input_tx From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	SSC_EN_LANE	SSC Enable	
					Set value of ssc_en when register ssc_en_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	SSC_EN_FM_REG_LANE	Force Value Of SSC_EN From Register	
	0	0	r/w	RESERVED		
						
	# addr = 0x2010			input_tx_pin_reg2_lane	Input Interface Tx Lane Reg2	
	31	0	r/w	repeat_mode_en_fm_reg_lane	Force Value Of Repeat_mode_en From Register	internal
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:12]	16'h0	r/w	ana_tx_ana_rsvd_out_lane[15:0]	Analog Tx Reserved Output	internal
					Set value of ana_tx_ana_rsvd_out when register ana_tx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_tx_ana_rsvd_out_fm_reg_lane	Force Value Of Ana_tx_ana_rsvd_out From Register	internal
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	tx_acjtag_en_fm_reg_lane	Force Value Of Tx_acjtag_en From Register	internal
	7	0	r/w	tx_acjtag_en_lane	Tx Acjtag Mode Enable	internal
					Set value of tx_acjtag_en when register tx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	tx_train_enable_fm_reg_lane	Force Value Of Tx_train_enable From Register	internal
	5	0	r/w	tx_train_enable_lane	Tx Training Enable	internal
					Set value of tx_train_enable when register tx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	RESERVED		
	3	0	r/w	tx_train_frame_lock_enable_lane	Tx Training Frame Lock Enable	internal
					Set value of tx_train_frame_lock_enable when register tx_train_frame_lock_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	tx_train_frame_lock_enable_fm_reg_lane	Force Value Of Tx_train_frame_lock_enable From Register	internal
	1	0	r/w	local_ctrl_field_ready_lane	Local Control Filed Ready	internal
					Set value of local_ctrl_field_ready when register local_ctrl_field_ready_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	local_ctrl_field_ready_fm_reg_lane	Force Value Of Local_ctrl_field_ready From Register	internal
						
	# addr = 0x2014			input_tx_pin_reg3_lane	Input Interface Tx Lane Reg3	
	[31:29]	0	r/w	txdclk_nt_sel_lane[2:0]	Txdclk_nt_sel From Register Value	internal
	28	0	r/w	txdclk_nt_sel_fm_reg_lane	Force Value Of Txdclk_nt_sel_lane From Register	internal
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	[25:24]	0	r/w	remote_ctrl_field_pat_lane[1:0]	Remote Control Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	23	0	r/w	remote_ctrl_field_pat_fm_reg_lane	Force Value Of Remote_ctrl_field_pat_lane From Register	internal
	22	0	r/w	remote_ctrl_field_valid_lane	Remote Control Feld Valid	internal
					Set value of remote_ctrl_field_valid when register remote_ctrl_field_valid_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	remote_ctrl_field_valid_fm_reg_lane	Force Value Of Remote_ctrl_field_valid From Register	internal
	20	0	r/w	remote_status_field_valid_lane	Remote Status Field Valid	internal
					Set value of remote_status_field_valid when register remote_status_field_valid_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	remote_status_field_valid_fm_reg_lane	Force Value Of Remote_status_field_valid From Register	internal
	18	0	r/w	TX_IDLE_LANE	Tx Idle From Pin	
					Set value of tx_idle when register tx_idle_fm_reg is 1 or in isolation/scan mode.	
	17	0	r/w	tx_idle_fm_reg_lane	Force Value Of Tx_idle From Register	internal
	16	0	r/w	RESERVED		internal
	[15:10]	6'h9	r/w	phy_gen_max_tx_lane[5:0]	PHY Maximum Tx Speed Generation	internal
					Set value of phy_gen_max_tx when register phy_gen_max_tx_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	phy_gen_max_tx_fm_reg_lane	Force Value Of Phy_genmax__tx From Register	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	tx_acjtag_in_lane	Tx Acjtag Input	internal
					Set value of tx_acjtag_in when register tx_acjtag_in_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	tx_acjtag_in_fm_reg_lane	Force Value Of Tx_acjtag_in From Register	internal
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:1]	0	r/w	remote_status_field_pat_lane[1:0]	Remote Status Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	0	0	r/w	remote_status_field_pat_fm_reg_lane	Force Value Of Remote_status_field_pat_lane From Register	internal
						
	# addr = 0x2018			pm_ctrl_interrupt_reg1_lane	Power Control Interrupt Register 1	
	31	0	r/w	int_pu_pll_chg_rising_isr_lane	Pu_pll_chg_rising Interrupt 	internal
					Interrupt to indicate PIN_PU_PLL rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_pu_pll_chg_falling_isr_lane	Pu_pll_chg_falling Interrupt 	internal
					Interrupt to indicate PIN_PU_PLL falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	int_pu_tx_chg_rising_isr_lane	Pu_tx_chg_rising Interrupt 	internal
					Interrupt to indicate PIN_PU_TX rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	28	0	r/w	int_pu_tx_chg_falling_isr_lane	Pu_tx_chg_falling Interrupt 	internal
					Interrupt to indicate PIN_PU_TX falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	27	0	r/w	int_pu_rx_chg_rising_isr_lane	Pu_rx_chg_rising Interrupt 	internal
					Interrupt to indicate PIN_PU_RX rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	26	0	r/w	int_pu_rx_chg_falling_isr_lane	Pu_rx_chg_falling Interrupt 	internal
					Interrupt to indicate PIN_PU_RX falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	25	0	r/w	tx_sft_rst_chg_rising_isr_lane	TX Soft Reset Change Rising Edge Interrupt to MCU	internal
	24	0	r/w	tx_sft_rst_chg_falling_isr_lane	TX Soft Reset Change Falling Edge Interrupt to MCU	internal
	23	0	r/w	int_rx_init_chg_rising_isr_lane	Rx_init_rising Interrupt	internal
					Interrupt to indicate PIN_RX_INIT rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	22	0	r/w	int_rx_init_chg_falling_isr_lane	Rx_init_falling Interrupt	internal
					Interrupt to indicate PIN_RX_INIT falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	21	0	r/w	int_refclk_dis_chg_rising_isr_lane	Refclk_dis_chg rising Interrupt	internal
					Interrupt to indicate PIN_REFCLK_DIS rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	20	0	r/w	int_refclk_dis_chg_falling_isr_lane	Refclk_dis_chg falling Interrupt	internal
					Interrupt to indicate PIN_REFCLK_DIS falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	19	0	r/w	int_pu_pll_or_chg_rising_isr_lane	Pu_pll_or_chg rising Interrupt 	internal
					Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes. Rising change interrupt.	
	18	0	r/w	int_pu_pll_or_chg_falling_isr_lane	Pu_pll_or_chg falling Interrupt 	internal
					Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes. Falling change interrupt.	
	17	0	r/w	int_pu_ivref_chg_isr_lane	Pu_ivref_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_IVREF change. In isolation mode, this interrupt is triggered by corresponding register.	
	16	0	r/w	int_tx_idle_chg_isr_lane	Tx_idle_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE change. In isolation mode, this interrupt is triggered by corresponding register.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x201c			pm_ctrl_interrupt_reg2	Power Control Interrupt Register 2	
	31	0	r/w	int_pu_pll_chg_rising_mask_lane	Pu_pll_chg_rising Interrupt Mask 	internal
	30	0	r/w	int_pu_pll_chg_falling_mask_lane	Pu_pll_chg_falling Interrupt Mask 	internal
	29	0	r/w	int_pu_tx_chg_rising_mask_lane	Pu_tx_chg_rising Interrupt Mask 	internal
	28	0	r/w	int_pu_tx_chg_falling_mask_lane	Pu_tx_chg_falling Interrupt Mask 	internal
	27	0	r/w	int_pu_rx_chg_rising_mask_lane	Pu_rx_chg_rising Interrupt Mask 	internal
	26	0	r/w	int_pu_rx_chg_falling_mask_lane	Pu_rx_chg_falling Interrupt Mask 	internal
	25	0	r/w	tx_sft_rst_chg_rising_mask_lane	TX Soft Reset Change Rising Edge Interrupt Mask	internal
	24	0	r/w	tx_sft_rst_chg_falling_mask_lane	TX Soft Reset Change Falling Edge Interrupt Mask	internal
	23	0	r/w	int_rx_init_chg_rising_mask_lane	Rx_init_chg_rising Interrupt Mask	internal
	22	0	r/w	int_rx_init_chg_falling_mask_lane	Rx_init_chg_falling Interrupt Mask	internal
	21	0	r/w	int_refclk_dis_chg_rising_mask_lane	Refclk_dis_chg_rising Interrupt Mask	internal
	20	0	r/w	int_refclk_dis_chg_falling_mask_lane	Refclk_dis_chg_falling Interrupt Mask	internal
	19	0	r/w	int_pu_pll_or_chg_rising_mask_lane	Pu_pll_or_chg_rising Interrupt Mask 	internal
	18	0	r/w	int_pu_pll_or_chg_falling_mask_lane	Pu_pll_or_chg_falling Interrupt Mask 	internal
	17	0	r/w	int_pu_ivref_chg_mask_lane	Pu_ivref_chg Interrupt Mask 	internal
	16	1	r/w	int_tx_idle_chg_mask_lane	Tx_idle_chg Interrupt Mask 	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2020			clkgen_tx_lane_reg1_lane	Clock Gen Tx Lane Reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	1	r/w	pin_tx_clk_on_lane	Clock Enable For PIN_TXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	REFCLK_ON_DCLK_DIS_LANE	Referenc Clock On TXDCLK/RXDCLK Disable	
					0: Enable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
					1: Disable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
	27	0	r/w	ref_clk_en_lane	Force Reference Clock Enable Lane. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_ref_clk_lane	Reset Reference Clock Lane	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	RESERVED		
	24	0	r/w	ana_txclk_inv_lane	Analog Transmit Data Clock Invert	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus in digital wrapper.	
	23	0	r/w	txdclk_ah_lane	Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus. This provides some ability to fix timing related problems at the parallel interface.	
	22	0	r/w	pt_tx_clk_en_lane	Force Phytest TX Clock Enable.	internal
					 This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_tx_clk_en_lane	Force RX To TX Loop Back TX Clock Enable.	internal
					Force RX to TX loop back TX clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_tx_clk_lane	Reset RX To TX Loop Back TX Clock	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2024			tx_speed_convert_lane	TX Clock and Data Speed Convert	
	31	0	r/w	LOCAL_DIG_RX2TX_LPBK_EN_LANE	Far End Loopback Enable (Receiver To Transmitter In Local PHY).	
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	30	0	r/w	TXD_INV_LANE	Transmit Polarity Invert.	
					It is transmit polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 = 0 and 0 = 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic  inverts the polarity.	
					This inversion comes after PHY Test so the PHY Test patterns would also be inverted.	
	29	0	r/w	add_err_en_lane	TXDATA Error Injection Enable	internal
					0: Disable	
					1: Enable	
					Rising edge triggers error injection. Only inject pt_add_err_num of error in one cycle.	
	[28:26]	3'h0	r/w	add_err_num_lane[2:0]	TXDATA Error Injection Number	internal
					3'b000-3'b111 represent 1 bit - 8 bit error accordingly	
	25	0	r/w	rx2tx_fifo_no_stop_lane	Far End Loopback FIFO Not Stop	internal
					0: Write stops when FIFO is full, Read stops when FIFO is empty	
					1: FIFO does not stop at all	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source	
					This register bit can also be set to high when DTX frequency loop is stable	
	24	0	r/w	rx2tx_fifo_rd_start_point_lane	Far End Loopback FIFO Read Start Point	internal
					0: in the middle of FIFO	
					1: 4 cycles delay of write point	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2tx_fifo_no_stop_lane must be set to high.	
	23	0	r	rx2tx_fifo_full_lane	Far End Loopback FIFO Is Full	internal
					When FIFO is full, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	22	0	r	rx2tx_fifo_empty_lane	Far End Loopback FIFO Is Empty	internal
					When FIFO is empty, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	21	0	r/w	rx2tx_fifo_status_clear_lane	Far End Loopback FIFO Status Clear	internal
					When this register is high, rx2tx_fifo_full and rx2tx_fifo_empty flags are cleared	
	20	0	r/w	rx2tx_fifo_full_force_lane	Far End Loopback FIFO Full Force	internal
					Rising edge of this register stops write operation for 4 cycles	
					It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16	
	19	0	r/w	rx2tx_fifo_empty_force_lane	Far End Loopback FIFO Empty Force	internal
					Rising edge of this register stops read operation for 4 cycles.	
					It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0	
	18	0	r/w	txd_msb_lsb_swap_lane	Transmit PAM4 Symbol Of Analog Data MSB LSB Swap	internal
	17	0	r/w	txdata_gray_code_en_lane	Transmit PAM4 Gray Code Enable	internal
	16	0	r/w	txdata_pre_code_en_lane	Transmit PAM4 PRE Code Enable	internal
	15	0	r/w	txdata_latency_reduce_en_lane	Tx Data Path Latency Reduction Enable	internal
					Reduce Tx Data Path Latency By One Clock Cycle For Data Rate Under 12Gbps For Backward Compatible	
					0: Tx data path latency is not reduced	
					1: Tx data path latency is reduced	
	[14:8]	0	r/w	RESERVED		
	7	0	r/w	txdata_gray_code_en_fm_reg_lane	Transmit PAM4 Gray Code Control From Register	internal
	6	0	r/w	txdata_pre_code_en_fm_reg_lane	Transmit PAM4 PRE Code Control From Register	internal
	5	0	r/w	txdata_msb_lsb_swap_lane	Transmit PAM4 Symbol Of PIN Data MSB LSB Swap	internal
	[4:0]	0	r	rx2tx_r_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
						
	# addr = 0x2028			spd_ctrl_interrupt_reg1_lane	Speed Control Interrupt Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_lane	Tx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_phy_gen_rx_chg_isr_lane	Rx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x202c			spd_ctrl_interrupt_reg2	Speed Control Interrupt Register 2	
	31	0	r/w	int_phy_gen_tx_chg_mask_lane	Tx Speed Change Interrupt Mask	internal
	30	0	r/w	int_phy_gen_rx_chg_mask_lane	Rx Speed Change Interrupt Mask	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2030			spd_ctrl_tx_lane_reg1_lane	Speed Control Tx Lane Register 1	
	[31:26]	6'h0	r	pin_phy_gen_tx_rd_lane[5:0]	Tx GEN Value Read	internal
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:21]	0	r	pin_txdclk_nt_sel_rd_lane[2:0]	PIN_TXDCLK_NT_SEL Read Register	internal
					3'b000: output 8T	
					3'b001: output 32T	
					3'b010: output 33T	
					3'b011: output 34T	
					3'b100: output 16T	
					Others: reserved	
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:10]	6'h0	r	pin_phy_gen_max_tx_rd_lane[5:0]	Tx GEN Max Value Read	internal
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	TXDCLK_NT_EN_LANE	Clock Enable For PIN_TXDCLK_NT	
	0	0	r/w	TXDCLK_4X_EN_LANE	Clock Enable For PIN_TXDCLK_4X	
						
	# addr = 0x2034			tx_system_lane0	Tx System Register0	
	31	0	r/w	TX_SEL_BITS_LANE	Select Tx Data Bus Width	
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	30	1	r/w	train_tx_sel_bits_lane	Select Tx Data Bus Width For Tx Training	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	29	0	r/w	TRX_TXCLK_SEL_LANE	Select PLL Source For Tx	
					Select the PLL source for Tx.	
					0: Rx PLL is from PLL_TS	
					0: Rx PLL is from PLL_RS	
	[28:25]	0	r/w	RESERVED		
	24	1	r/w	SSC_DSPREAD_TX_LANE	Spread Spectrum Clock Down-spread Select	
					0: Center-spread	
					1: Down-spread	
	[23:17]	0	r/w	SSC_AMP_LANE[6:0]	SSC Amplitude Setting	
					SSC Amplitude, Unit is around 125ppm, check user manual for detail	
	[16:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	tx_data_width_lane[1:0]	Tx Data Width	internal
					00: 16 or 20 bits. Not used in this IP.	
					01: 32 or 40 bits.	
					10: 64 or 80 bits.	
					11: 128 or 160 bits.	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x203c			tx_system_lane1	Tx System Register1	
	31	0	r/w	TX_HALFRATE_EN_LANE	Tx Half Rate Enable	
					0: Quad Rate	
					1: Half Rate	
	30	0	r/w	TX_PAM2_EN_LANE	Tx PAM2 Enable	
					0: PAM4	
					1: PAM2	
	[29:0]	0	r/w	RESERVED		
						
	# addr = 0x2044			dig_tx_rsvd_reg0	Digital TX Reserved Register0	
	[31:16]	16'h0	r/w	DIG_TX_RSVD0_LANE[15:0]	Digital TX Reserved Register0	
	[15:0]	16'h0	r/w	dig_tx_int_rsvd0_lane[15:0]	Internal Digital TX Reserved Register0	internal
						
	# addr = 0x204c			id_lane_reg1	ID Related Register Lane 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:16]	8'h10	r	dig_id_lane[7:0]	Digital Revision	internal
					dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.	
					dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision. 	
					This field is incremented every time a metal revision is taped out for the PHY for a given major rev. 	
	[15:0]	16'hff00	r/w	ana_tx_ana_rsvd_in_lane[15:0]	Analog TX Reserved PIN Control	internal
					Connect To Analog Tx_ana_rsvd_in Lane-based PIN	
						
	# addr = 0x205c			tx_reserved_reg1	Tx Reserved Register 1	
	[31:16]	0	r	tx_ana_rsvd_out_rd_lane[15:0]	TX_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_tx_rd_lane[15:0]	PIN_RESERVED_INPUT_TX Value	internal
						
	# addr = 0x2060			tx_reserved_reg2	Tx Reserved Register 2	
	[31:28]	4'h7	r/w	tx_vref_txdrv_sel_lane[3:0]	Tx Margin Voltage	internal
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output_tx_lane[15:0]	PIN_RESERVED_OUTPUT_TX Value	internal
						
	# addr = 0x2064			pm_ctrl_interrupt_isr_reg1_lane	Power Control Interrupt Clear Register 1	
	31	0	r/w	int_pu_pll_chg_rising_isr_clear_lane	Pu_pll_chg_rising Interrupt Clear	internal
	30	0	r/w	int_pu_pll_chg_falling_isr_clear_lane	Pu_pll_chg_falling Interrupt Clear	internal
	29	0	r/w	int_pu_tx_chg_rising_isr_clear_lane	Pu_tx_chg_rising Interrupt Clear	internal
	28	0	r/w	int_pu_tx_chg_falling_isr_clear_lane	Pu_tx_chg_falling Interrupt Clear	internal
	27	0	r/w	int_pu_rx_chg_rising_isr_clear_lane	Pu_rx_chg_rising Interrupt Clear	internal
	26	0	r/w	int_pu_rx_chg_falling_isr_clear_lane	Pu_rx_chg_falling Interrupt Clear	internal
	25	0	r/w	tx_sft_rst_chg_rising_isr_clear_lane	TX Soft Reset Rising Edge Change Interrupt Clear	internal
	24	0	r/w	tx_sft_rst_chg_falling_isr_clear_lane	TX Soft Reset Falling Edge Change Interrupt Clear	internal
	23	0	r/w	int_rx_init_chg_rising_isr_clear_lane	Rx_init_chg_rising Interrupt Clear	internal
	22	0	r/w	int_rx_init_chg_falling_isr_clear_lane	Rx_init_chg_falling Interrupt Clear	internal
	21	0	r/w	int_refclk_dis_chg_rising_isr_clear_lane	Refclk_dis_chg_rising Interrupt Clear	internal
	20	0	r/w	int_refclk_dis_chg_falling_isr_clear_lane	Refclk_dis_chg_falling Interrupt Clear	internal
	19	0	r/w	int_pu_pll_or_chg_rising_isr_clear_lane	Pu_pll_or_chg_rising Interrupt Clear	internal
	18	0	r/w	int_pu_pll_or_chg_falling_isr_clear_lane	Pu_pll_or_chg_falling Interrupt Clear	internal
	17	0	r/w	int_pu_ivref_chg_isr_clear_lane	Pu_ivref_chg Interrupt Clear	internal
	16	0	r/w	int_tx_idle_chg_isr_clear_lane	Tx_idle_chg Interrupt Clear	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2068			spd_ctrl_interrupt_clear_reg1_lane	Speed Control Interrupt Clear Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_clear_lane	Tx Speed Change Interrupt Clear	internal
	30	0	r/w	int_phy_gen_rx_chg_isr_clear_lane	Rx Speed Change Interrupt Clear	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x206c			pm_pll_reg1_lane	Power Control PLL Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	[26:21]	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	pwron_seq_lane	Power Up Sequence Status	internal
					This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.	
					0: Power up sequence is done.	
					1: Power up sequence is not done.	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2070			pm_pll_reg2_lane	Power Control PLL register 2	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	ref1m_gen_div_lane[7:0]	Reference 1 MHz Generation Divider	internal
						
	# addr = 0x207c			dtx_reg2	DTX Register 2	
	31	1	r/w	rx2tx_fifo_cnt_rd_req_lane	Far End Loopback FIFO Count Read Request	internal
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated	
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated	
	[30:26]	0	r	rx2tx_w_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
	[25:21]	0	r/w	RESERVED		
	20	0	r/w	rx2tx_ratio_force_lane	Rx Clock To Tx Clock Frequency Ratio Force	internal
					Force value of rx2tx_ratio with register.	
	[19:17]	0	r/w	rx2tx_ratio_lane[2:0]	Rx Clock To Tx Clock Frequency Ratio	internal
					This register defines the clock frequency ratio between line PHY Rx clock and host PHY Tx clock. 	
					Only valid in repeater mode. Only valid when rx2tx_ratio_force is high.	
					3'b000: Rx clock is the same as Tx clock;	
					3'b001: Rx clock is X2 of Tx clock.	
					3'b010: Rx clock is X4 of Tx clock.	
					3'b011: Rx clock is the same as Tx clock;	
					3'b100: Tx clock is the same as Rx clock;	
					3'b101: Tx clock is X2 of Rx clock.	
					3'b110: Tx clock is X4 of Rx clock.	
					3'b111: Tx clock is the same as Rx clock;	
	16	0	r/w	RX2TX_FREQ_TRAN_EN_LANE	DTX Rx to Tx Frequency Transfer Enable	
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use DTX frequency offset.	
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	repeat_mode_en_lane	Repeat Mode Enable	internal
					0: Repeat mode is disable. The input signal repeat mode enable is ignored.	
					1: Repeat mode is enable. The input signal repeat mode enable is valid	
	9	0	r/w	repeat_mode_dis_lane	Repeat Mode Disable	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	0	r/w	RESERVED		
						
	# addr = 0x2080			dtx_reg3	DTX Register 3	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	force_couple_mode_en_low_lane	Force Couple Mode Enable Low	internal
					0: Input PIN_COUPLE_MODE_EN value is passed in and couple mode is enabled or disabled regarding the pin value.	
					1: Input PIN_COUPLE_MODE_EN value is ignored and couple mode is not enabled.	
	8	0	r/w	RESERVED		
	7	0	r/w	ana_tx_pll_txclk_sync_en_force_lane	Force Txclk_sync_en_pll to Use Register Value	internal
					0: To_ana_tx_pll_txclk_sync_en is controlled by internal logic value	
					1: To_ana_tx_pll_txclk_sync_en is forced to value of reg_ana_trx_pll_txclk_sync_en	
	6	0	r/w	ana_tx_pll_txclk_sync_en_lane	Tx Sync Clock Gating Enable, sent to PLL that supplies TX	internal
					Register version of txclk_sync_en_pll controlled by FW	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x2084			mon_top	Test Bus Control Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_HI0_LANE[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_hi1_lane[5:0]	First Level Test Bus Selection For Optional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[15:14]	0	r/w	RESERVED		
	[13:8]	0	r/w	TESTBUS_SEL_LO0_LANE[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[7:6]	0	r/w	RESERVED		
	[5:0]	0	r/w	testbus_sel_lo1_lane[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
						
	# addr = 0x2098			phytest_tx0	PHYTEST Control Registers 0	
	31	0	r/w	PT_TX_EN_LANE	PHY Test Enable	
					0: PHY Test disable	
					1: PHY Test enable	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	30	0	r/w	PT_TX_PHYREADY_FORCE_LANE	PHY Test PHY Ready Force	
					0: Not force	
					1: Force PHY ready in PHY Test with 1	
	[29:24]	6'h10	r/w	PT_TX_PATTERN_SEL_LANE[5:0]	PHY Test TX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h04: Short Stress Pattern Random Quaternary(SSPRQ)	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[23:22]	0	r/w	TX_TRAIN_PAT_SEL_LANE[1:0]	TX Training Pattern Select	
					2'b00: Scrambler0(LFSR16)	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: LFSR13, each lane with different formula and seed for 200G	
	[21:16]	0	r/w	RESERVED		
	[15:11]	5'h0	r/w	SSPRQ_UI_DLY_CTRL_LANE[4:0]	TX SSPRQ UI Delay Control For Each Lane	
					Control the SSPRQ UI Delay For Each Lane For The Output SSPRQ Sequence	
					The UI delay number of one clock cycle is determined by TX_SEL_BITS_LANE	
					1'b0: 80 UI when PAM4 and Quarter Rate mode, 40 UI when PAM4 mode, Other is 20 UI	
					1'b1: 64 UI when PAM4 and Quarter Rate mode, 32 UI when PAM4 mode, Other is 16 UI	
					The Total UI Number Delay = One Clock Cycle UI Delay Number x PT_TX_SSPRQ_UI_DLY_LANE[4:0]	
	10	0	r/w	pt_tx_ssprq_inv_lane	TX SSPRQ Test Pattern Inversion	internal
					0: normal output	
					1: inverted output	
	[9:8]	0	r/w	RESERVED		
	7	0	r/w	pt_tx_prbs_inv_lane	PRBS Pattern Inversion	internal
					0: normal output	
					1: inverted output	
	6	0	r/w	pt_tx_prbs_gray_en_lane	PRBS PAM4 Gray Code Enable	internal
					0: normal PRBS data	
					1: Enable 2 bit gray code for PAM4 PRBS13Q and PRBS31Q	
	5	0	r/w	PT_TX_RST_LANE	PHY Test TX Reset	
					 0: Not reset mode	
					1: This is a reset signal to PHY Test TX. Once its set to 1, all registers in PHY Test TX are cleared.	
	4	0	r/w	TX_TRAIN_POLY_SEL_FM_PIN_LANE	Tx training LFSR Pattern Polynomial Select	
					0: Fixed LFSR polynomial selection. LANE 0 always uses first LFSR. LANE3 always uses latest LFSR.	
					1: Control from PIN PIN_TX_TRAIN_POLY_SEL	
	[3:2]	2'h0	r/w	PT_TX_EN_MODE_LANE[1:0]	PHY Test Enable Mode	
					2'b00: enable PT after pt_en = 1	
					2'b01: enable PT after pt_en = 1 and normal_state_ready = 1	
					2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1	
					Others: Reserved	
	1	0	r/w	tx_train_pat_force_lane	TX Training Pattern Force	internal
					0: TX pattern is selected by tx_train_pat_sel	
					1: TX pattern is selected by pt_tx_pattern_sel	
					This bit is only valid when tx_train_en = 1.	
	0	0	r/w	pt_tx_mode2_rst_dis_lane	Disable Tx Pattern Reset When PHY Test Enable Mode 2	internal
					0: not disable	
					1: disable	
						
	# addr = 0x209c			phytest_tx1	PHYTEST Control Registers 1	
	[31:0]	32'h0	r/w	PT_TX_USER_PATTERN_LANE[79:48]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x20a0			phytest_tx2	PHYTEST Control Registers 2	
	[31:0]	32'h0	r/w	PT_TX_USER_PATTERN_LANE[47:16]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x20a4			phytest_tx3	PHYTEST Control Registers 3	
	[31:16]	16'h0	r/w	PT_TX_USER_PATTERN_LANE[15:0]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x20a8			phytest_tx4	PHYTEST Control Registers 4	
	[31:0]	32'hffffffff	r/w	pt_tx_prbs_seed_lane[31:0]	PRBS Seed	internal
						
	# addr = 0x20ac			input_tx_pin_reg4_lane	Input Interface Tx Lane Reg4	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	strx_train_cmd_in_fm_reg_lane	Force Value Of Strx_Train_Cmd_In From Register	internal
	6	0	r/w	strx_train_en_in_lane	Strx_Train_En_In	internal
					Set value of strx_train_en_in when register strx_train_en_in_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	strx_train_en_in_fm_reg_lane	Force Value Of Strx_Train_En_in From Register	internal
	4	0	r/w	strx_train_pat_en_in_lane	Strx_Train_Pat_En_In	internal
					Set value of strx_train_pat_en_in when register strx_train_pat_en_in_fm_reg is 1 or in isolation/scan mode.	
	3	0	r/w	strx_train_pat_en_in_fm_reg_lane	Force Value Of Strx_Train_Pat_En_in From Register	internal
	[2:1]	0	r/w	strx_train_pat_code_sel_in_lane[1:0]	Strx_Train_Pat_Code_Sel_In	internal
					Set value of strx_train_pat_code_sel_in when register strx_train_pat_code_sel_in_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	strx_train_pat_code_sel_in_fm_reg_lane	Force Value Of Strx_Train_Pat_Code_Sel_In From Register	internal
						
	# addr = 0x20b0			input_tx_pin_reg5_lane	Input Interface Tx Lane Reg5	
	[31:0]	0	r/w	strx_train_cmd_in_lane[31:0]	Strx_Train_Cmd_In	internal
					Set value of strx_train_cmd_in when register strx_train_cmd_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x2100			pm_ctrl_rx_lane_reg1_lane	Power Control RX Lane Register1	
	31	0	r/w	ana_pu_rx_force_lane	Force PU_RX To Use Register Value Ana_pu_rx	internal
					0: controlled by internal logic. PU_RX is gated by PU_PLL.	
					1: use register ana_pu_rx	
	30	0	r/w	ana_pu_rx_lane	Powre Up RX.	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	ana_pu_sq_lane	Analog Power Up Squetch Detector	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	28	0	r/w	pu_sq_force_lane	Force ANA_PU_SQ To Use Register Value	internal
					0: controlled by logic	
					1: use register ana_pu_sq value	
	27	1	r/w	rx_reset_ana_lane	Reset Rx Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	26	0	r/w	rx_main_clk_on_lane	Rx Main Path Clock On	internal
	25	1	r/w	rx_main_clk_en_lane	Rx Main Path Clock Enable	internal
	24	0	r	PLL_READY_RX_LANE	Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX	
	23	0	r/w	RESERVED		
	22	0	r/w	pin_pll_ready_rx_lane	PHY Output Port PIN_PLL_READY_RX	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	0	r/w	RESERVED		
	20	0	r	rx_init_rd_lane	RX INIT READ Value	
	19	0	r/w	RX_INIT_DONE_LANE	Rx Initial Sequence Done.	
					Indicate Rx initial sequence is done. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	18	0	r	pin_pu_rx_rd_lane	PIN PU_RX Value Read	internal
	17	0	r/w	rx_main_clk_rst_lane	Rx Main path Reset	internal
	16	0	r/w	rx_clk_en_lane	Rx Global Clock Enable	internal
					This signal is used for global control of RX clock_gen blocks. This bit must follow power control or speed change sequence and it is controlled by firmware	
	15	0	r/w	ana_pu_rx_dly_lane	Powre Up RX Delay	internal
	14	0	r/w	pll_ready_rx_prot_clear_lane	PLL_READY_RX Hardware Protection Clear Register	internal
					If value equals to 1, hardware PLL_READY_RX protection is cleared. It should follow PM control sequence 	
	13	1	r/w	pll_ready_rx_prot_en_lane	PLL_READY_RX Hardware Protection Enable Register	internal
					1'b0: Hardware protection for PLL_READY_RX not enabled, reg_pin_pll_ready_tx directly controls PIN_PLL_READY_RX	
					1'b1: Hardware protection for PLL_READY_RX enabled, pll_ready_tx_protected from hardware controls PIN_PLL_READY_RX	
	12	0	r/w	rx_init_done_prot_clear_lane	RX_INIT_DONE Hardware Protection Clear Register	internal
					If value equals to 1, hardware RX_INIT_DONE protection is cleared. It should follow PM control sequence 	
	11	1	r/w	rx_init_done_prot_en_lane	RX_INIT_DONE Hardware Protection Enable Register	internal
					1'b0: Hardware protection for RX_INIT_DONE not enabled, reg_rx_init_done directly controls PIN_RX_INIT_DONE	
					1'b1: Hardware protection for RX_INIT_DONE enabled, rx_init_done_protected from hardware controls PIN_RX_INIT_DONE	
	[10:0]	0	r/w	RESERVED		
						
	# addr = 0x2104			rx_system_lane		
	31	0	r/w	RX_SEL_BITS_LANE	Select Rx Data Bus Width	
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	30	0	r/w	TRX_RXCLK_SEL_LANE	Select PLL Source For Rx	
					Select the PLL source for Rx.	
					0: Rx PLL is from PLL_RS	
					0: Rx PLL is from PLL_TS	
	29	0	r/w	RESERVED		
	28	1	r/w	train_rx_sel_bits_lane	Select Rx Data Bus Width For Tx Training	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	[27:4]	0	r/w	RESERVED		
	3	0	r/w	rx_width_half_sel_lane	Rx Data Width Half Select	internal
					0: Rx data width is not reduced	
					1: Rx data width is reduced to half	
	[2:1]	0	r/w	rx_data_width_lane[1:0]	Rx Data Width	internal
					00: 16 or 20 bits. Not used in this IP.	
					01: 32 or 40 bits.	
					10: 64 or 80 bits.	
					11: 128 or 160 bits.	
	0	0	r/w	rxdata_latency_reduce_en_lane	Rx Data Path Latency Reduction Enable	internal
					Reduce Rx Data Path Latency By One Clock Cycle For Data Rate Under 12Gbps For Backward Compatible	
					0: Rx data path latency is not reduced	
					1: Rx data path latency is reduced	
						
	# addr = 0x2108			input_rx_pin_reg0_lane	Input Interface Register For Rx Lane0	
	[31:26]	6'h9	r/w	PHY_GEN_RX_LANE[5:0]	PHY Rx Speed Generation	
					Set value of phy_gen_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode:	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
					eh: 106.25 Gbps	
					fh: 112 Gbps	
					10h: 26.5625 Gpbs	
					11h: 12.890625 Gbps	
					12h: 51.5625 Gbps	
					13h: 103.125 Gbps	
	25	0	r/w	phy_gen_rx_fm_reg_lane	Force Value Of Phy_gen_rx From Register	internal
	24	0	r/w	reserved_input_rx_fm_reg_lane	Force Value Of Reserved_input_rx From Register	internal
	[23:8]	16'h0	r/w	reserved_input_rx_lane[15:0]	Rx Reserved Input	internal
					Set value of reserved_input_rx when register reserved_input_rx_fm_reg is 1 or in isolation/scan mode.	
	[7:5]	3'h0	r/w	rx_acjtag_hyst_lane[2:0]	Rx Acjtage Hyst	internal
					Set value of rx_acjtag_hyst when register rx_acjtag_hyst_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	rx_acjtag_hyst_fm_reg_lane	Force Value Of Rx_acjtag_hyst From Register	internal
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	pu_rx_fm_reg_lane	Force Value Of Pu_rx From Register	internal
	0	0	r/w	pu_rx_lane	Power Up Rx	internal
					Set value of pu_rx when register pu_rx_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x210c			input_rx_pin_reg1_lane	Input Interface Register For Rx Lane1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	rx_dc_term_en_lane	Enable Analog Dc Termination During Normal Function Model	internal
	[28:26]	0	r/w	rxdclk_nt_sel_lane[2:0]	Rxdclk_nt_sel From Register Value	internal
	25	0	r/w	rxdclk_nt_sel_fm_reg_lane	Force Value Of Rxdclk_nt_sel_lane From Register	internal
	24	0	r/w	rx_dc_term_en_fm_reg_lane	Force Using Register Rx_dc_term_en_lane	internal
	[23:14]	10'h0	r/w	RESERVED		
	13	0	r/w	rx_acjtag_initn_fm_reg_lane	Force Value Of Rx_acjtag_initn From Register	internal
	12	0	r/w	rx_acjtag_initn_lane	Rx Acjtage Initn	internal
					Set value of rx_acjtag_initn when register rx_acjtag_initn_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	rx_acjtag_initp_fm_reg_lane	Force Value Of Rx_acjtag_initp From Register	internal
	10	0	r/w	rx_acjtag_initp_lane	Rx Acjtage Initp	internal
					Set value of rx_acjtag_initp when register rx_acjtag_initp_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	rx_acjtag_mode_fm_reg_lane	Force Value Of Rx_acjtag_mode From Register	internal
	8	0	r/w	rx_acjtag_mode_lane	Rx Acjtag Mode	internal
					Set value of rx_acjtag_mode when register rx_acjtag_mode_fm_reg is 1 or in isolation/scan mode.	
	7	0	r/w	RX_INIT_LANE	Rx Initial 	
					Set value of rx_init when register rx_init_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	rx_init_fm_reg_lane	Force Value Of Rx_init From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	rx_train_enable_lane	Rx Training Enable	internal
					Set value of rx_train_enable when register rx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_train_enable_fm_reg_lane	Force Value Of Rx_train_enable From Register	internal
	1	0	r/w	rx_hiz_lane	Rx High-Z	internal
					Set value of rx_hiz when register rx_hiz_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2110			input_rx_pin_reg2_lane	Input Interface Register For Rx Lane2	
	[31:29]	0	r/w	rx_acjtag_dcbias_lane[2:0]	Rx Acjtag Dc Bias Selection	internal
	28	0	r/w	rx_acjtag_dcbias_fm_reg_lane	Force Using Register Rx_acjtag_dcbias_lane	internal
	[27:25]	0	r/w	RESERVED		
	24	0	r/w	rx_acjtag_init_clk_lane	Rx Acjtage Init Clock	internal
					Set value of rx_acjtag_init_clk when register rx_acjtag_init_clk_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	rx_acjtag_init_clk_fm_reg_lane	Force Value Of Rx_acjtag_init_clk From Register	internal
	[22:11]	0	r/w	RESERVED		
	10	0	r/w	ana_rx_sq_out_lane	Rx Sq Output	internal
					Set value of ana_rx_sq_out when register ana_rx_sq_out_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	ana_rx_sq_out_fm_reg_lane	Force Value Of Ana_rx_sq_out From Register	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	rx_acjtag_ac_fm_reg_lane	Force Value Of Rx_acjtag_ac From Register	internal
	3	0	r/w	rx_acjtag_ac_lane	Rx Acjtage AC	internal
					Set value of rx_acjtag_ac when register rx_acjtag_ac_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_acjtag_en_fm_reg_lane	Force Value Of Rx_acjtag_en From Register	internal
	1	0	r/w	rx_acjtag_en_lane	Rx Acjtage Enable	internal
					Set value of rx_acjtag_en when register rx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2114			spd_ctrl_rx_lane_reg1_lane	Speed Control Rx Lane Register 1	
	[31:26]	6'h0	r	pin_phy_gen_rx_rd_lane[5:0]	Rx GEN Value Read	internal
	[25:24]	0	r/w	RESERVED		
	[23:21]	0	r	pin_rxdclk_nt_sel_rd_lane[2:0]	PIN_RXDCLK_NT_SEL Read Register	internal
					3'b000: output 8T	
					3'b001: output 32T	
					3'b010: output 33T	
					3'b011: output 34T	
					3'b100: output 16T	
					Others: reserved	
	[20:16]	0	r/w	RESERVED		
	[15:10]	6'h0	r	pin_phy_gen_max_rx_rd_lane[5:0]	Rx GEN Max Value Read	internal
	9	0	r/w	RESERVED		
	8	0	r/w	phy_gen_max_rx_fm_reg_lane	Force Value Of Phy_gen_max_rx From Register	internal
	[7:2]	6'h9	r/w	phy_gen_max_rx_lane[5:0]	PHY Maximum Rx Speed Generation	internal
					Set value of phy_gen_max_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	RXDCLK_NT_EN_LANE	Clock Enable For PIN_RXDCLK_NT	
	0	0	r/w	RXDCLK_4X_EN_LANE	Clock Enable For PIN_RXDCLK_4X	
						
	# addr = 0x2118			dig_rx_rsvd_reg0	Digital RX Reserved Register 0	
	[31:16]	16'h0	r/w	dig_rx_rsvd0_lane[15:0]	Digital RX Reserved Register 0	internal
	[15:0]	16'h0	r/w	dig_rx_int_rsvd0_lane[15:0]	Digital RX Internal Reserved Register 0	internal
						
	# addr = 0x211c			clkgen_rx_lane_reg1_lane	Clock Gen Rx Lane Reg1	
	31	1	r/w	ana_adcclk_inv_lane	Analog Receiver ADC Clock Invert	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper. 	
	30	1	r/w	ana_rxclk_inv_lane	Analog Receiver Data Clock Invert	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper. 	
	29	1	r/w	pin_rx_clk_on_lane	Clock Enable For PIN_RXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	RESERVED		
	27	1	r/w	frame_sync_det_clk_en_lane	Clock Enable For Frame_sync_det  Clock	internal
					0: Not enabled	
					1: Enabled	
	26	0	r/w	rst_frame_sync_det_clk_lane	Software Reset For Frame_sync_de_clk Clock Domain	internal
					0: Not reset	
					1: Reset	
	25	0	r/w	rxdclk_ah_lane	Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus. This provides some ability to fix timing related problems at the parallel interface. The clock loading is often higher than the data bus loading which affects the clock to data timing	
	24	0	r/w	RESERVED		
	23	0	r	sft_rst_no_reg_rx_rd_lane	Internal RX soft reset status	internal
	22	0	r/w	pt_rx_clk_en_lane	Force Phytest RX Clock Enable.	internal
					Force phytest RX clock enable. This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_rx_clk_en_lane	Force RX To TX Loop Back Clock Enable.	internal
					Force RX to TX loop back clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_rx_clk_lane	Reset RX To TX Loop Back Clock	internal
	19	0	r/w	rst_sq_mcu_clk_lane	Reset SQ Filter Clock 	internal
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	rx2pll_lpbk_pll_clk_en_lane	Force RX To TX Loop Back TX Clock Enable.	internal
					Force RX to TX loop back TX clock enable. This bit has highest priority.	
	15	0	r/w	rst_rx2pll_lpbk_pll_clk_lane	Reset RX To TX Loop Back TX Clock	internal
	14	0	r/w	rx2pll_lpbk_rx_clk_en_lane	Force RX To PLL Loop Back Rx Clock Enable.	internal
					Force RX to TX loop back clock enable. This bit has highest priority.	
	13	0	r/w	rst_rx2pll_lpbk_rx_clk_lane	Reset RX To PLL Loop Back Rx Clock	internal
	[12:0]	0	r/w	RESERVED		
						
	# addr = 0x2120			frame_sync_det_reg0	Frame Sync Detection Reg0	
	[31:30]	2'h3	r/w	frame_det_midd_level_lane[1:0]	Middle Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	[29:28]	2'h3	r/w	frame_det_side_level_lane[1:0]	Side Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	27	0	r/w	FRAME_LOCK_SEL_LANE	Frame Lock Select	
					0: use internal generated frame lock signal	
					1: use PIN_TX_TRAIN_ENABLE as frame_lock	
	[26:24]	3'h1	r/w	good_marker_num_lane[2:0]	Good Frame Marker Number	internal
					When good marker number is reached, frame is locked	
	[23:21]	3'h4	r/w	bad_marker_num_lane[2:0]	Bad Frame Marker Number	internal
					When bad marker number is reached, frame is unlocked	
	[20:12]	0	r/w	RESERVED		
	11	1	r/w	frame_end_sel_lane	Frame End Selection For Frame Detection	internal
					0: use one cycle frame end	
					1: use three cycle frame end	
	10	1	r/w	FRAME_REALIGN_MODE_LANE	Realign Mode Select	
					0: realign any time	
					1: realign when frame_det_window is high	
	9	0	r/w	FRAME_DET_MODE_LANE	Frame Lock Detection Mode	
					0: good_marker_num_lane and bad_marker_num_lane are used	
					1: PIN_TX_TRAIN_FRAME_LOCK_DETECTED is high when frame marker is detected	
	8	0	r/w	align_stat_rd_req_lane	Align Status Read Request	internal
					The frame_sync detect status is saved to register for read at the rising edge of this signal.	
	7	0	r	word_found_lane	Word Align Found Indicator	internal
					0: Word not found	
					1: Word found	
					This is a latched version of word detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.	
	6	0	r	FRAME_FOUND_LANE	Frame Found Indicator	
					Indicates that a TX training frame marker has been found. It can be cleared by register align_stat_rd_req	
	5	0	r	frame_lock_lane	Frame Lock Indicator	internal
					Indicates that frame lock	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x2124			frame_sync_det_reg1	Frame Sync Detection Reg1	
	[31:16]	0	r	frame_align_level_lane[15:0]	Frame Alignment Level Register Readout	internal
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x2128			frame_sync_det_reg2	Frame Sync Detection Reg2	
	[31:0]	0	r	align_pos_lane[31:0]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x212c			frame_sync_det_reg3	Frame Sync Detection Reg3	
	[31:0]	0	r	align_pos_lane[63:32]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2130			frame_sync_det_reg4	Frame Sync Detection Reg4	
	[31:0]	0	r	align_pos_lane[95:64]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2134			frame_sync_det_reg5	Frame Sync Detection Reg5	
	[31:0]	0	r	align_pos_lane[127:96]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2138			frame_sync_det_reg6	Frame Sync Detection Reg6	
	[31:0]	0	r	align_pos_lane[159:128]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2140			rx_lane_interrupt	RX Lane Interrupt Register	
	31	0	r/w	rx_sft_rst_chg_rising_isr_lane	RX soft reset rising edge interrupt to MCU	internal
	30	0	r/w	rx_sft_rst_chg_falling_isr_lane	RX soft reset falling interrupt to MCU	internal
	29	0	r/w	frame_lock_isr_lane	Frame Lock Interrupt To MCU	internal
					To indicate frame marker lock after detecting reg_good_marker_num of frame marker	
	28	0	r/w	frame_unlock_isr_lane	Frame Unlock Interrupt To MCU	internal
					To indicate frame lock lost after detecting reg_bad_marker_num_lane of frame marker	
	[27:0]	0	r/w	RESERVED		
						
	# addr = 0x2144			rx_lane_interrupt_mask	RX Lane Interrupt Mask Register	
	31	0	r/w	rx_sft_rst_chg_rising_mask_lane	RX soft reset rising edge interrupt mask	internal
	30	0	r/w	rx_sft_rst_chg_falling_mask_lane	RX soft reset falling interrupt mask	internal
	29	0	r/w	frame_lock_mask_lane	Frame Lock Interupt Disable	internal
					0: Disable	
					1: Enable	
	28	0	r/w	frame_unlock_mask_lane	Frame Unlock Interupt Disable	internal
					0: Disable	
					1: Enable	
	[27:0]	0	r/w	RESERVED		
						
	# addr = 0x2148			rx_data_path_reg	RX Data Path Regiser	
	31	0	r/w	LOCAL_DIG_TX2RX_LPBK_EN_LANE	Parallel Transmit To Receive Loopback Enable	
					0: Not enabled	
					1: Enabled	
					The parallel data received on the transmit data bus for the transmission is looped back to the receive parallel bus and bypasses the majority of the PHY circuits.	
	30	0	r/w	DET_BYPASS_LANE	Bypass Frame Detection And Sync Detection For RXDATA	
					0: Frame detection or sync detection is enabled, PIN_RXDATA has cycle delay from analog, if sync detection is used or frame marker detection is used, this bit must be set to 0	
					1: Directly output analog data, PIN_RXDATA has no cycle delay from analog	
	29	0	r/w	RXD_INV_LANE	Receive Polarity Invert	
					It is receive polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 becomes 0 and 0 becomes 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic can invert the polarity.	
					This inversion comes before the PHY Test logic so the PHY Test module also sees the inversion.	
	28	0	r/w	rxd_msb_lsb_swap_lane	Receiver PAM4 Symbol Of Analog Data MSB LSB Swap	internal
	27	0	r/w	rxdata_gray_code_en_lane	Receiver PAM4 Gray Code Enable	internal
	26	0	r/w	rxdata_pre_code_en_lane	Receiver PAM4 PRE Code Enable	internal
	25	0	r/w	rxdata_msb_lsb_swap_lane	Receiver PAM4 Symbol Of PIN Data MSB LSB Swap	internal
	24	0	r/w	rxdata_pre_code_msb_lsb_swap_lane	Receiver PAM4 Symbol Of PRE Code MSB LSB Swap	internal
	23	0	r/w	rxdata_gray_code_en_fm_reg_lane	Receiver PAM4 Gray Code Control From Register	internal
	22	0	r/w	rxdata_pre_code_en_fm_reg_lane	Receiver PAM4 PRE Code Control From Register	internal
	[21:0]	0	r/w	RESERVED		
						
	# addr = 0x214c			rx_reserved_reg	RX Reserved Register	
	[31:16]	0	r/w	pin_reserved_output_rx_lane[15:0]	PIN_RESERVED_OUTPUT_RX Value	internal
	[15:0]	0	r	pin_reserved_input_rx_rd_lane[15:0]	PIN_RESERVED_INPUT_RX Value	internal
						
	# addr = 0x2150			rx2pll_reg	Rx To PLL Registers	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	RX2PLL_FREQ_TRAN_EN_LANE	DTX Rx to PLL Frequency Transfer Enable	
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use Rx DTX frequency offset.	
	23	0	r/w	rx2pll_fifo_no_stop_lane	Far End Loopback FIFO Not Stop	internal
					0: Write stops when FIFO is full, Read stops when FIFO is empty	
					1: FIFO does not stop at all	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source	
					This register bit can also be set to high when DTX frequency loop is stable	
	22	0	r/w	rx2pll_fifo_rd_start_point_lane	Far End Loopback FIFO Read Start Point	internal
					0: in the middle of FIFO	
					1: 4 cycles delay of write point	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2pll_fifo_no_stop_lane must be set to high.	
	21	0	r	rx2pll_fifo_full_lane	Far End Loopback FIFO Is Full	internal
					When FIFO is full, this register bit is asserted	
					When rx2pll_fifo_status_clear is high, this register bit is de-asserted	
	20	0	r	rx2pll_fifo_empty_lane	Far End Loopback FIFO Is Empty	internal
					When FIFO is empty, this register bit is asserted	
					When rx2pll_fifo_status_clear is high, this register bit is de-asserted	
	19	0	r/w	rx2pll_fifo_status_clear_lane	Far End Loopback FIFO Status Clear	internal
					When this register is high, rx2pll_fifo_full and rx2pll_fifo_empty flags are cleared	
	18	0	r/w	rx2pll_fifo_full_force_lane	Far End Loopback FIFO Full Force	internal
					Rising edge of this register stops write operation for 4 cycles	
					It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16	
	17	0	r/w	rx2pll_fifo_empty_force_lane	Far End Loopback FIFO Empty Force	internal
					Rising edge of this register stops read operation for 4 cycles.	
					It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0	
	16	1	r/w	rx2pll_fifo_cnt_rd_req_lane	Far End Loopback FIFO Count Read Request	internal
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated	
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated	
	[15:13]	0	r/w	RESERVED		
	[12:8]	0	r	rx2pll_w_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	0	r	rx2pll_r_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
						
	# addr = 0x2158			rx_lane_interrupt_reg1	RX Lane Interrupt Clear Register1	
	31	0	r/w	rx_sft_rst_chg_rising_isr_clear_lane	RX soft reset rising edge interrupt clear	internal
	30	0	r/w	rx_sft_rst_chg_falling_isr_clear_lane	RX soft reset falling edge interrupt clear	internal
	29	0	r/w	frame_lock_isr_clear_lane	Frame Lock Interrupt Clear	internal
	28	0	r/w	frame_unlock_isr_clear_lane	Frame Unlock Interrupt Clear	internal
	[27:0]	0	r/w	RESERVED		
						
	# addr = 0x215c			input_rx_pin_reg3_lane	Input Interface Register For Rx Lane3	
	[31:20]	0	r/w	RESERVED		
	[19:12]	8'h0	r/w	ana_rx_ana_rsvd_out_lane[7:0]	Analog Rx Reserved Output	internal
					Set value of ana_rx_ana_rsvd_out when register ana_rx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_rx_ana_rsvd_out_fm_reg_lane	Force Value Of Ana_rx_ana_rsvd_out From Register	internal
	[10:0]	0	r/w	RESERVED		
						
	# addr = 0x2160			rx_ana_rsvd_reg0	Rx Analog Reserved Register0	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	rx_ana_rsvd_out_rd_lane[7:0]	RX_ANA_RSVD_OUT Value	internal
	[15:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rx_ana_rsvd_in_lane[7:0]	Analog RX Reserved PIN Control	internal
					Connect To Analog Rx_ana_rsvd_in Lane-based PIN	
						
	# addr = 0x2170			sq_reg0	squelch glitch filter control0	
	[31:16]	16'h7	r/w	SQ_LPF_LANE[15:0]	Squelch Glitch Filter Delay For SQ_OUT High Level 	
					When SQ_OUT from analog maintains high level longer than (sq_lpf[15:0]+3)*T_PIN_RXDCLK, SQ_DETECTED becomes high. When SQ_OUT from analog maintains high level shorter than (sq_lpf[15:0]+1)*T_PIN_RXDCLK, SQ_DETECTED stays low, the high pulse of SQ_OUT is filtered out.	
	15	0	r	PIN_RX_SQ_OUT_RD_LANE	Pin Rx Sq Output Read	
					To read value of pin_rx_sq_out	
	14	0	r	PIN_RX_SQ_OUT_LPF_RD_LANE	Pin Rx Sq Low Pass Filter Output Read	
					To read value of pin_rx_sq_out_lpf	
	13	0	r/w	SQ_GATE_RXDATA_EN_LANE	Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.	
					0: do not use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
					1: use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
	12	0	r/w	SQ_LPF_EN_LANE	Squelch Glitch Filter Enable 	
					0: SQ_DETECTED from analog SQ_OUT directly	
					1: SQ_DETECTED is high when SQ_OUT is high for a certain time.	
	11	1	r/w	INT_SQ_LPF_EN_LANE	Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface	
					0: Select deglitch or non-deglitch analog SQ signal	
					1: Select filtered SQ signal	
	10	1	r/w	sq_detected_gate_en_lane	SQ_DETECTED Gate Enable	internal
					0: SQ_DETECTED is not gated during power on sequence or SQ calibration	
					1: SQ_DETECTED is gated during power on sequence or SQ calibration and its value is decided by register "sq_detected_during_cal"	
	9	1	r/w	sq_detected_during_cal_lane	SQ_DETECTED Value During Power On Sequence Or SQ Calibration	internal
					This value is assigned to SQ_DETECTED during power on sequence or SQ calibration	
	8	0	r/w	SQ_DEGLITCH_EN_LANE	Sq Deglitch Enable	
					0: Don't deglitch analog SQ output	
					1: Deglitch analog SQ output	
	[7:4]	4'h6	r/w	SQ_DEGLITCH_WIDTH_N_LANE[3:0]	Sq Deglitch Filter Width For Negative Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_n cycles of MCU clock.	
	[3:0]	4'h6	r/w	SQ_DEGLITCH_WIDTH_P_LANE[3:0]	Sq Deglitch Filter Width For Positive Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_p cycles of MCU clock.	
						
	# addr = 0x2180			phytest_rx0	PHYtest Rx Control Register 0	
	[31:30]	2'h0	r/w	PT_RX_EN_MODE_LANE[1:0]	PHY Test Enable Mode	
					2'b00: enable PT after pt_en = 1	
					2'b01: enable PT after pt_en = 1 and normal_state_ready = 1	
					2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1	
					Others: Reserved	
	[29:24]	6'h10	r/w	PT_RX_PATTERN_SEL_LANE[5:0]	PHY Test RX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	23	0	r/w	PT_RX_EN_LANE	PHY Test Enable	
					0: PHY Test disable for RX	
					1: PHY Test enable for RX	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	22	0	r/w	PT_RX_PHYREADY_FORCE_LANE	PHY Test PHY Ready Force	
					0: Not force	
					1: Force PHY ready in PHY Test with 1	
	21	0	r/w	PT_RX_CNT_RST_LANE	PHY Test Pattern Counter Reset	
					0: not reset	
					1: reset	
	20	0	r/w	pt_rx_cnt_pause_lane	PHY Test Pattern Counter Pause	internal
					PT_CNT and PT_ERR_CNT is paused when this register is set	
	19	0	r/w	pt_rx_relock_lane	PHY Test Relock Enable	internal
					0: Disable relock	
					1: Enable relock,	
					This bit is only valid for SAS, USER_80B and JITP. Reset state machine for SAS and USER_80B. And enable 40bit sync detection for JITP.	
	18	0	r/w	pt_rx_sync_mode_lane	PHY Test Sync Mode Select	internal
					For USER 80B Pattern	
					0: No Sync, just check if received pattern is repeat	
					1: sync with 283 pattern at beginning and check if received pattern is exactly reg_pt_user_patter[79:0]	
	17	1	r/w	pt_rx_prbs_load_lane	PRBS Input Select	internal
					0: use previous data to calculate next	
					1: use input rxdata to calculate next	
	16	1	r/w	pt_rx_lock_mode_lane	Lock Mode Selection	internal
					0: PRBS and Jitter pattern lock after total reg_pt_lock_cnt cycles match	
					1: PRBS and Jitter pattern lock after continuous reg_pt_lock_cnt cycles match	
					This bit is only valid for PRBS and Jitter pattern. Other patterns don't have continuous lock.	
	15	0	r/w	pt_rx_prbs_gray_en_lane	PRBS PAM4 Gray Code Enable	internal
					0: normal PRBS data	
					1: Enable 2 bit gray code for PAM4 PRBS13Q and PRBS31Q	
	14	0	r/w	pt_rx_prbs_inv_lane	PRBS Pattern Inversion in PHY RX	internal
					0: normal output	
					1: inverted output	
	13	0	r/w	force_pt_rx_lock_lane	Force PT Lock Indicator	internal
	12	0	r/w	pt_rx_lock_set_lane	Force PT Lock Indicator Value	internal
	11	0	r/w	force_pt_rx_prbs_data_set_lane	Force PHY PRBS Data Selection In TX Train	internal
	10	0	r/w	tx_train_pat_lock_mode_rx_lane	TX Training Pattern Lock Mode	internal
					1: Lock and select PRBS pattern for every training packet	
					0: Only lock and select PRBS once for TX training	
	[9:8]	0	r/w	TX_TRAIN_PAT_SEL_RX_LANE[1:0]	TX Training Pattern Select For RX PRBS Control	
					2'b00: No use	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: LFSR13, each lane with different formula and seed for 200G	
	[7:0]	8'h40	r/w	PT_RX_LOCK_CNT_LANE[7:0]	PHY Test Pattern Lock Count Threshold	
					PHY Test comparator begins after pt_lock_cnt cycle's lock	
						
	# addr = 0x2184			phytest_rx1	PHYtest Rx Control Register 1	
	[31:0]	32'h0	r/w	PT_RX_USER_PATTERN_LANE[79:48]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x2188			phytest_rx2	PHYtest Rx Control Register 2	
	[31:0]	32'h0	r/w	PT_RX_USER_PATTERN_LANE[47:16]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x218c			phytest_rx3	PHYtest Rx Control Register 3	
	[31:16]	16'h0	r/w	PT_RX_USER_PATTERN_LANE[15:0]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	PT_TRX_EN_LANE	PHY Test Enable	
					0: PHY Test disable for TX and RT	
					1: PHY Test enable for TX and RX	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	7	0	r/w	PT_RX_RST_LANE	PHY Test RX Reset	
					 0: Not reset mode	
					1: This is a reset signal to PHY Test TX. Once its set to 1, all registers in PHY Test TX are cleared.	
	[6:5]	0	r/w	pt_rx_prbs_data_set_lane[1:0]	PHY PRBS Data Selection In TX Train	internal
	[4:3]	0	r	prbs_data_detected_rx_lane[1:0]	PHY PRBS Detected In TX Train	internal
					2'b00 : PRBS11, PRBS_11_0, PRBS_13_0	
					2'b01 : PRBS_11_1, PRBS_13_1	
					2'b10 : PRBS_11_2, PRBS_13_2	
					2'b11 : PRBS_11_3, PRBS_13_3	
	2	0	r	PT_RX_CNT_READY_LANE	PHY TEST Pattern Count Ready	
					PHY Test Pattern Counter PT_CNT_LANE Reach Maximum Pattern Counter MAX_PT_CNT_LANE	
	1	0	r	PT_RX_PASS_LANE	PHY Test Pass Flag	
					0: 1 or more errors is found or the pattern is not locked	
					1: the pattern is locked and no error is detected	
	0	0	r	PT_RX_LOCK_LANE	PHY Test Pattern Lock Flag	
					0: Pattern detector is not locked onto the pattern	
					1: Pattern detector is locked onto the pattern	
					If the pattern doesn't lock then either the signal quality is low or the pattern provided to the receiver doesn't match the programmed pattern.	
						
	# addr = 0x2190			phytest_rx4	PHYtest Rx Control Register 4	
	[31:16]	0	r	PT_RX_CNT_LANE[47:32]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x2194			phytest_rx5	PHYtest Rx Control Register 5	
	[31:0]	0	r	PT_RX_CNT_LANE[31:0]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
						
	# addr = 0x2198			phytest_rx6	PHYtest Rx Control Register 6	
	[31:16]	0	r	PT_RX_ERR_CNT_LANE[47:32]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x219c			phytest_rx7	PHYtest Rx Control Register 7	
	[31:0]	0	r	PT_RX_ERR_CNT_LANE[31:0]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
						
	# addr = 0x21a0			phytest_rx8	PHYtest Rx Control Register 8	
	[31:16]	16'hffff	r/w	PT_RX_CNT_MAX_LANE[47:32]	PHY Test Maximum Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x21a4			phytest_rx9	PHYtest Rx Control Register 9	
	[31:0]	32'hffffffff	r/w	PT_RX_CNT_MAX_LANE[31:0]	PHY Test Maximum Pattern Count	
						
	# addr = 0x21a8			sq_reg1	squelch glitch filter control1	
	31	0	r/w	int_sq_det_force_lane	Internal SQ Detect Force	internal
	30	0	r/w	int_sq_det_lane	Internal SQ Detect 	internal
	[29:0]	0	r/w	RESERVED		
						
	# addr = 0x21ac			input_rx_pin_reg4_lane	Input Interface Register For Rx Lane4	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	strx_enable_fm_reg_lane	 Force Value Of  strx_enable From Register	internal
	6	0	r/w	strx_enable_lane	Split Tx And Rx Enable	internal
					Set value of strx_enable when register strx_enable_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	strx_train_cmd_valid_in_fm_reg_lane	 Force Value Of  strx_train_cmd_valid_in From Register	internal
	4	0	r/w	strx_train_cmd_valid_in_lane	Split Tx And Rx Train Cmd Valid In	internal
					Set value of strx_train_cmd_valid_in when register strx_train_cmd_valid_in_fm_reg is 1 or in isolation/scan mode.	
	3	0	r/w	strx_train_coe_valid_in_fm_reg_lane	 Force Value Of  strx_train_coe_valid_in From Register	internal
	2	0	r/w	strx_train_coe_valid_in_lane	Split Tx And Rx Train Coefficient Valid In	internal
					Set value of strx_train_coe_valid_in when register strx_train_coe_valid_in_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	strx_train_field_end_in_fm_reg_lane	 Force Value Of  strx_train_field_end_in From Register	internal
	0	0	r/w	strx_train_field_end_in_lane	Split Tx And Rx Train Field End In	internal
					Set value of strx_train_field_end_in when register strx_train_field_end_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x21b0			input_rx_pin_reg5_lane	Input Interface Register For Rx Lane5	
	[31:0]	0	r/w	strx_train_coe_in_lane[31:0]	 strx_train_coe_in[31:0]	internal
					Set value of strx_train_coe_in[31:0]when register strx_train_coe_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x21b4			input_rx_pin_reg6_lane	Input Interface Register For Rx Lane6	
	[31:17]	0	r/w	RESERVED		
	16	0	r/w	strx_train_coe_in_fm_reg_lane	 Force Value Of  strx_train_coe_in  From Register	internal
	[15:0]	0	r/w	strx_train_coe_in_lane[47:32]	 strx_train_coe_in[47:16]	internal
					Set value of strx_train_coe_in[47:16]when register strx_train_coe_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x2200			mcu_control_lane	MCU Control Register	
	31	0	r/w	mcu_trace_en_lane	MCU trace buffer enable	internal
	30	0	r/w	mcu_ocds_en_lane	MCU On Chip Debug Enable	internal
	29	0	r	clkcpu_en_lane	MCU Clock Status	internal
					1 : MCU core clock is enabled	
					0 : MCU core clock is disabled	
	28	0	r	intoccus_mcu_lane	MCU Interrupt Occurred In Hold Mode	internal
					1 : MCU receives INT during hold mode	
					0 : Normal operation	
	27	0	r	holda_mcu_lane	MCU  Hold ACK	internal
					1 : MCU is in hold mode	
					0 : Normal operation	
	[26:25]	0	r/w	RESERVED		
	24	0	r/w	rst_reg_clk_lane	Reset Lane Control Register	internal
					1: Reset lane control register	
					0: Not reset	
	23	0	r/w	set_int_to_master_mcu_lane	Set INT to Master MCU	
	[22:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_restart_lane	MCU Restart	internal
					Setting this register 0 then 1 resets and restarts MCU	
	[7:0]	0	r	mcu_id_lane[7:0]	MCU Lane ID For Each Lane	internal
						
	# addr = 0x2204			mcu_gpio	MCU GPIO Control Register	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	gpo_sel_lane	GPIO Control Select	internal
					1: PIN_GPO is controlled by MCU output ports	
					0: PIN_GPO is controlled by registers pin_gpo_lane[7:0]	
	[23:16]	0	r/w	pin_gpo_lane[7:0]	PIN_GPO_LANE Control Register	internal
					Set PIN_GPO value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_lane[7:0]	PIN_GPO Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_lane[7:0]	PIN_GPI Read Back Value	internal
						
	# addr = 0x2208			cache_debug0	Cache Control Debug Register 0	
	31	1	r/w	int_enable_all_lane	Overall MCU INT Enable	internal
	[30:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	mem_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	mem_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r	line_tag_lane[8:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0x220c			cache_debug1	Cache Control Debug Register 1	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	line_tag_sel_lane[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	miss_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	miss_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0x2210			lane_system0	Lane System Control	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_sft_rst_trx_en_lane	Enable MCU soft reset when both SFT_RST_NO_REG_RX_LANE and SFT_RST_NO_REG_TX_LANE are set	
	7	0	r/w	RESERVED		
	6	0	r/w	INIT_DONE_LANE	MCU Initialization Done	
	5	0	r/w	clear_phy_fm_rst_lane	Clear MCU_PHY_FM_RST_LANE Status	internal
	4	0	r	phy_fm_rst_lane	PHY SFT_RST_NO_REG_LANE is set	internal
	3	0	r/w	SFT_RST_NO_REG_RX_FM_REG_LANE	PHY LANE Soft Reset Selection RX	
					1: Only From SFT_RST_NO_REG_RX_LANE	
					0: From SFT_RST_NO_REG_RX_LANE and PIN_RESET_CORE_RX	
	2	0	r/w	SFT_RST_NO_REG_RX_LANE	Soft Reset LANE	
					PHY Control Registers are not reset	
	1	0	r/w	SFT_RST_NO_REG_TX_FM_REG_LANE	PHY LANE Soft Reset Selection TX	
					1: Only From SFT_RST_NO_REG_TX_LANE	
					0: From SFT_RST_NO_REG_TX_LANE and PIN_RESET_CORE_TX	
	0	0	r/w	SFT_RST_NO_REG_TX_LANE	Soft Reset LANE	
					PHY Control Registers are not reset	
						
	# addr = 0x2214			mcu_int_all0	MCU overall INT Control	
	[31:14]	0	r/w	RESERVED		
	13	1	r/w	pin_phy_int_en_lane	PIN_PHY_INT_OUT Input Enable For Each Lane	
	12	1	r/w	mcu_int12_en_lane	MCU INT12 Input Enable	
	11	1	r/w	mcu_int11_en_lane	MCU INT11 Input Enable	
	10	1	r/w	mcu_int10_en_lane	MCU INT10 Input Enable	
	9	1	r/w	mcu_int9_en_lane	MCU INT9 Input Enable	
	8	1	r/w	mcu_int8_en_lane	MCU INT8 Input Enable	
	7	1	r/w	mcu_int7_en_lane	MCU INT7 Input Enable	
	6	1	r/w	mcu_int6_en_lane	MCU INT6 Input Enable	
	5	1	r/w	mcu_int5_en_lane	MCU INT5 Input Enable	
	4	1	r/w	mcu_int4_en_lane	MCU INT4 Input Enable	
	3	1	r/w	mcu_int3_en_lane	MCU INT3 Input Enable	
	2	1	r/w	mcu_int2_en_lane	MCU INT2 Input Enable	
	1	1	r/w	mcu_int1_en_lane	MCU INT1 Input Enable	
	0	1	r/w	mcu_int0_en_lane	MCU INT0 Input Enable	
						
	# addr = 0x2218			mcu_int_read0	ALL MCU int status0	
	[31:0]	0	r	mcu_isr0_rd_lane[31:0]	MCU ISR status 0	
						
	# addr = 0x221c			mcu_int_read1	ALL MCU int status1	
	[31:0]	0	r	mcu_isr1_rd_lane[31:0]	MCU ISR status 1	
						
	# addr = 0x2230			mcu_status0_lane	Lane MCU Status Register 0	
	[31:0]	32'h0	r/w	mcu_status0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2234			mcu_status1_lane	Lane MCU Status Register 1	
	[31:0]	32'h0	r/w	mcu_status1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2238			mcu_status2_lane	Lane MCU Status Register 2	
	[31:0]	32'h0	r/w	mcu_status2_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x223c			mcu_status3_lane	Lane MCU Status Register 3	
	[31:0]	32'h0	r/w	mcu_status3_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2240			mcu_int0_control0	MCU INT0 Control Register 0	
	31	0	r/w	int0_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT0	internal
	30	0	r/w	int0_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT0	internal
	29	0	r/w	int0_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling edge INT for INT0	internal
	28	0	r/w	int0_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling edge INT for INT0	internal
	27	0	r/w	int0_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int0_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT0	internal
	25	0	r/w	int0_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT0	internal
	24	0	r/w	int0_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT0	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int0_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT0	internal
	21	0	r/w	int0_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT0	internal
	20	0	r/w	int0_mse_done_int_en_lane	Enable Mse_done_int_lane For INT0	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int0_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT0	internal
	17	0	r/w	int0_mse_high_int_en_lane	Enable Mse_high_int_lane For INT0	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int0_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT0	internal
	14	0	r/w	int0_mse_low_int_en_lane	Enable Mse_low_int_lane For INT0	internal
	13	0	r/w	int0_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT0	internal
	12	0	r/w	int0_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT0	internal
	11	0	r/w	int0_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT0	internal
	10	0	r/w	int0_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT0	internal
	9	0	r/w	int0_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT0	internal
	8	0	r/w	int0_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT0	internal
	7	0	r/w	int0_frame_lock_int_en_lane	Enable Frame_lock_int For INT0	internal
	6	0	r/w	int0_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT0	internal
	5	0	r/w	int0_timer3_int_en_lane	Enable Timer4_int For INT0	internal
	4	0	r/w	int0_timer2_int_en_lane	Enable Timer3_int For INT0	internal
	3	0	r/w	int0_timer1_int_en_lane	Enable Timer2_int For INT0	internal
	2	0	r/w	int0_timer0_int_en_lane	Enable Timer1_int For INT0	internal
	1	0	r/w	int0_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT0	internal
	0	0	r/w	int0_pm_chg_int_en_lane	Enable Pm_chg_int For INT0	internal
						
	# addr = 0x2244			mcu_int0_control1	MCU INT0 Control Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int0_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT0	internal
	4	0	r/w	int0_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT0	internal
	3	0	r/w	int0_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT0	internal
	2	0	r/w	int0_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT0	internal
	1	0	r/w	int0_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT0	internal
	0	0	r/w	int0_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT0	internal
						
	# addr = 0x2248			mcu_int1_control0	MCU INT1 Control Register 0	
	31	0	r/w	int1_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT1	internal
	30	0	r/w	int1_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT1	internal
	29	0	r/w	int1_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling edge INT for INT1	internal
	28	0	r/w	int1_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling edge INT for INT1	internal
	27	0	r/w	int1_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int1_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT1	internal
	25	0	r/w	int1_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT1	internal
	24	0	r/w	int1_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT1	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int1_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT1	internal
	21	0	r/w	int1_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT1	internal
	20	0	r/w	int1_mse_done_int_en_lane	Enable Mse_done_int_lane For INT1	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int1_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT1	internal
	17	0	r/w	int1_mse_high_int_en_lane	Enable Mse_high_int_lane For INT1	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int1_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT1	internal
	14	0	r/w	int1_mse_low_int_en_lane	Enable Mse_low_int_lane For INT1	internal
	13	0	r/w	int1_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT1	internal
	12	0	r/w	int1_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT1	internal
	11	0	r/w	int1_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT1	internal
	10	0	r/w	int1_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT1	internal
	9	0	r/w	int1_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT1	internal
	8	0	r/w	int1_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT1	internal
	7	0	r/w	int1_frame_lock_int_en_lane	Enable Frame_lock_int For INT1	internal
	6	0	r/w	int1_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT1	internal
	5	0	r/w	int1_timer3_int_en_lane	Enable Timer4_int For INT1	internal
	4	0	r/w	int1_timer2_int_en_lane	Enable Timer3_int For INT1	internal
	3	0	r/w	int1_timer1_int_en_lane	Enable Timer2_int For INT1	internal
	2	0	r/w	int1_timer0_int_en_lane	Enable Timer1_int For INT1	internal
	1	0	r/w	int1_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT1	internal
	0	0	r/w	int1_pm_chg_int_en_lane	Enable Pm_chg_int For INT1	internal
						
	# addr = 0x224c			mcu_int1_control1	MCU INT1 Control Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int1_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT1	internal
	4	0	r/w	int1_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT1	internal
	3	0	r/w	int1_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT1	internal
	2	0	r/w	int1_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT1	internal
	1	0	r/w	int1_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT1	internal
	0	0	r/w	int1_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT1	internal
						
	# addr = 0x2250			mcu_int2_control0	MCU INT2 Control Register 0	
	31	0	r/w	int2_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT2	internal
	30	0	r/w	int2_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT2	internal
	29	0	r/w	int2_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT2	internal
	28	0	r/w	int2_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT2	internal
	27	0	r/w	int2_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int2_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT2	internal
	25	0	r/w	int2_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT2	internal
	24	0	r/w	int2_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT2	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int2_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT2	internal
	21	0	r/w	int2_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT2	internal
	20	0	r/w	int2_mse_done_int_en_lane	Enable Mse_done_int_lane For INT2	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int2_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT2	internal
	17	0	r/w	int2_mse_high_int_en_lane	Enable Mse_high_int_lane For INT2	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int2_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT2	internal
	14	0	r/w	int2_mse_low_int_en_lane	Enable Mse_low_int_lane For INT2	internal
	13	0	r/w	int2_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT2	internal
	12	0	r/w	int2_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT2	internal
	11	0	r/w	int2_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT2	internal
	10	0	r/w	int2_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT2	internal
	9	0	r/w	int2_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	8	0	r/w	int2_rx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	7	0	r/w	int2_frame_lock_int_en_lane	Enable Frame_lock_int For INT2	internal
	6	0	r/w	int2_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT2	internal
	5	0	r/w	int2_timer3_int_en_lane	Enable Timer4_int For INT2	internal
	4	0	r/w	int2_timer2_int_en_lane	Enable Timer3_int For INT2	internal
	3	0	r/w	int2_timer1_int_en_lane	Enable Timer2_int For INT2	internal
	2	0	r/w	int2_timer0_int_en_lane	Enable Timer1_int For INT2	internal
	1	0	r/w	int2_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT2	internal
	0	0	r/w	int2_pm_chg_int_en_lane	Enable Pm_chg_int For INT2	internal
						
	# addr = 0x2254			mcu_int2_control1	MCU INT2 Control Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int2_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT2	internal
	4	0	r/w	int2_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT2	internal
	3	0	r/w	int2_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT2	internal
	2	0	r/w	int2_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT2	internal
	1	0	r/w	int2_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT2	internal
	0	0	r/w	int2_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT2	internal
						
	# addr = 0x2258			mcu_int3_control0	MCU INT3 Control Register 0	
	31	0	r/w	int3_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT3	internal
	30	0	r/w	int3_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT3	internal
	29	0	r/w	int3_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling edge INT for INT3	internal
	28	0	r/w	int3_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling edge INT for INT3	internal
	27	0	r/w	int3_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int3_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT3	internal
	25	0	r/w	int3_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT3	internal
	24	0	r/w	int3_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT3	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int3_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT3	internal
	21	0	r/w	int3_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT3	internal
	20	0	r/w	int3_mse_done_int_en_lane	Enable Mse_done_int_lane For INT3	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int3_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT3	internal
	17	0	r/w	int3_mse_high_int_en_lane	Enable Mse_high_int_lane For INT3	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int3_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT3	internal
	14	0	r/w	int3_mse_low_int_en_lane	Enable Mse_low_int_lane For INT3	internal
	13	0	r/w	int3_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT3	internal
	12	0	r/w	int3_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT3	internal
	11	0	r/w	int3_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT3	internal
	10	0	r/w	int3_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT3	internal
	9	0	r/w	int3_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT3	internal
	8	0	r/w	int3_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT3	internal
	7	0	r/w	int3_frame_lock_int_en_lane	Enable Frame_lock_int For INT3	internal
	6	0	r/w	int3_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT3	internal
	5	0	r/w	int3_timer3_int_en_lane	Enable Timer4_int For INT3	internal
	4	0	r/w	int3_timer2_int_en_lane	Enable Timer3_int For INT3	internal
	3	0	r/w	int3_timer1_int_en_lane	Enable Timer2_int For INT3	internal
	2	0	r/w	int3_timer0_int_en_lane	Enable Timer1_int For INT3	internal
	1	0	r/w	int3_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT3	internal
	0	0	r/w	int3_pm_chg_int_en_lane	Enable Pm_chg_int For INT3	internal
						
	# addr = 0x225c			mcu_int3_control1	MCU INT3 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int3_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT3	internal
	4	0	r/w	int3_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT3	internal
	3	0	r/w	int3_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT3	internal
	2	0	r/w	int3_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT3	internal
	1	0	r/w	int3_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT3	internal
	0	0	r/w	int3_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT3	internal
						
	# addr = 0x2260			mcu_int4_control0	MCU INT3 Control Register 0	
	31	0	r/w	int4_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT4	internal
	30	0	r/w	int4_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT4	internal
	29	0	r/w	int4_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT4	internal
	28	0	r/w	int4_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT4	internal
	27	0	r/w	int4_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int4_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT4	internal
	25	0	r/w	int4_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT4	internal
	24	0	r/w	int4_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT4	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int4_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT4	internal
	21	0	r/w	int4_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT 4	internal
	20	0	r/w	int4_mse_done_int_en_lane	Enable Mse_done_int_lane For INT4	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int4_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT4	internal
	17	0	r/w	int4_mse_high_int_en_lane	Enable Mse_high_int_lane For INT4	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int4_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT4	internal
	14	0	r/w	int4_mse_low_int_en_lane	Enable Mse_low_int_lane For INT4	internal
	13	0	r/w	int4_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT4	internal
	12	0	r/w	int4_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT4	internal
	11	0	r/w	int4_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT4	internal
	10	0	r/w	int4_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT4	internal
	9	0	r/w	int4_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT4	internal
	8	0	r/w	int4_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT4	internal
	7	0	r/w	int4_frame_lock_int_en_lane	Enable Frame_lock_int For INT4	internal
	6	0	r/w	int4_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT4	internal
	5	0	r/w	int4_timer3_int_en_lane	Enable Timer4_int For INT4	internal
	4	0	r/w	int4_timer2_int_en_lane	Enable Timer3_int For INT4	internal
	3	0	r/w	int4_timer1_int_en_lane	Enable Timer2_int For INT4	internal
	2	0	r/w	int4_timer0_int_en_lane	Enable Timer1_int For INT4	internal
	1	0	r/w	int4_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT4	internal
	0	0	r/w	int4_pm_chg_int_en_lane	Enable Pm_chg_int For INT4	internal
						
	# addr = 0x2264			mcu_int4_control1	MCU INT4 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int4_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT4	internal
	4	0	r/w	int4_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT4	internal
	3	0	r/w	int4_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT4	internal
	2	0	r/w	int4_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT4	internal
	1	0	r/w	int4_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT4	internal
	0	0	r/w	int4_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT4	internal
						
	# addr = 0x2268			mcu_int5_control0	MCU INT5 Control Register 0	
	31	0	r/w	int5_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT5	internal
	30	0	r/w	int5_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT5	internal
	29	0	r/w	int5_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT5	internal
	28	0	r/w	int5_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT5	internal
	27	0	r/w	int5_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int5_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT5	internal
	25	0	r/w	int5_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT5	internal
	24	0	r/w	int5_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT5	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int5_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT5	internal
	21	0	r/w	int5_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT5	internal
	20	0	r/w	int5_mse_done_int_en_lane	Enable Mse_done_int_lane For INT5	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int5_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT5	internal
	17	0	r/w	int5_mse_high_int_en_lane	Enable Mse_high_int_lane For INT5	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int5_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT5	internal
	14	0	r/w	int5_mse_low_int_en_lane	Enable Mse_low_int_lane For INT5	internal
	13	0	r/w	int5_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT5	internal
	12	0	r/w	int5_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT5	internal
	11	0	r/w	int5_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT5	internal
	10	0	r/w	int5_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT5	internal
	9	0	r/w	int5_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT5	internal
	8	0	r/w	int5_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT5	internal
	7	0	r/w	int5_frame_lock_int_en_lane	Enable Frame_lock_int For INT5	internal
	6	0	r/w	int5_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT5	internal
	5	0	r/w	int5_timer3_int_en_lane	Enable Timer4_int For INT5	internal
	4	0	r/w	int5_timer2_int_en_lane	Enable Timer3_int For INT5	internal
	3	0	r/w	int5_timer1_int_en_lane	Enable Timer2_int For INT5	internal
	2	0	r/w	int5_timer0_int_en_lane	Enable Timer1_int For INT5	internal
	1	0	r/w	int5_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT5	internal
	0	0	r/w	int5_pm_chg_int_en_lane	Enable Pm_chg_int For INT5	internal
						
	# addr = 0x226c			mcu_int5_control1	MCU INT5 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int5_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT5	internal
	4	0	r/w	int5_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT5	internal
	3	0	r/w	int5_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT5	internal
	2	0	r/w	int5_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT5	internal
	1	0	r/w	int5_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT5	internal
	0	0	r/w	int5_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT5	internal
						
	# addr = 0x2270			mcu_int6_control0	MCU INT6 Control Register 0	
	31	0	r/w	int6_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT6	internal
	30	0	r/w	int6_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT6	internal
	29	0	r/w	int6_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT6	internal
	28	0	r/w	int6_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT6	internal
	27	0	r/w	int6_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int6_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT6	internal
	25	0	r/w	int6_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT6	internal
	24	0	r/w	int6_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT6	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int6_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT6	internal
	21	0	r/w	int6_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT6	internal
	20	0	r/w	int6_mse_done_int_en_lane	Enable Mse_done_int_lane For INT6	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int6_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT6	internal
	17	0	r/w	int6_mse_high_int_en_lane	Enable Mse_high_int_lane For INT6	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int6_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT6	internal
	14	0	r/w	int6_mse_low_int_en_lane	Enable Mse_low_int_lane For INT6	internal
	13	0	r/w	int6_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT6	internal
	12	0	r/w	int6_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT6	internal
	11	0	r/w	int6_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT6	internal
	10	0	r/w	int6_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT6	internal
	9	0	r/w	int6_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT6	internal
	8	0	r/w	int6_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT6	internal
	7	0	r/w	int6_frame_lock_int_en_lane	Enable Frame_lock_int For INT6	internal
	6	0	r/w	int6_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT6	internal
	5	0	r/w	int6_timer3_int_en_lane	Enable Timer4_int For INT6	internal
	4	0	r/w	int6_timer2_int_en_lane	Enable Timer3_int For INT6	internal
	3	0	r/w	int6_timer1_int_en_lane	Enable Timer2_int For INT6	internal
	2	0	r/w	int6_timer0_int_en_lane	Enable Timer1_int For INT6	internal
	1	0	r/w	int6_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT6	internal
	0	0	r/w	int6_pm_chg_int_en_lane	Enable Pm_chg_int For INT6	internal
						
	# addr = 0x2274			mcu_int6_control1	MCU INT6 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int6_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT6	internal
	4	0	r/w	int6_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT6	internal
	3	0	r/w	int6_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT6	internal
	2	0	r/w	int6_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT6	internal
	1	0	r/w	int6_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT6	internal
	0	0	r/w	int6_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT6	internal
						
	# addr = 0x2278			mcu_int7_control0	MCU INT7 Control Register 0	
	31	0	r/w	int7_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT7	internal
	30	0	r/w	int7_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT7	internal
	29	0	r/w	int7_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT7	internal
	28	0	r/w	int7_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT7	internal
	27	0	r/w	int7_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int7_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT7	internal
	25	0	r/w	int7_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT7	internal
	24	0	r/w	int7_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT7	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int7_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT7	internal
	21	0	r/w	int7_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT7	internal
	20	0	r/w	int7_mse_done_int_en_lane	Enable Mse_done_int_lane For INT7	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int7_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT7	internal
	17	0	r/w	int7_mse_high_int_en_lane	Enable Mse_high_int_lane For INT7	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int7_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT7	internal
	14	0	r/w	int7_mse_low_int_en_lane	Enable Mse_low_int_lane For INT7	internal
	13	0	r/w	int7_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT7	internal
	12	0	r/w	int7_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT7	internal
	11	0	r/w	int7_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT7	internal
	10	0	r/w	int7_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT7	internal
	9	0	r/w	int7_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT7	internal
	8	0	r/w	int7_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT7	internal
	7	0	r/w	int7_frame_lock_int_en_lane	Enable Frame_lock_int For INT7	internal
	6	0	r/w	int7_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT7	internal
	5	0	r/w	int7_timer3_int_en_lane	Enable Timer4_int For INT7	internal
	4	0	r/w	int7_timer2_int_en_lane	Enable Timer3_int For INT7	internal
	3	0	r/w	int7_timer1_int_en_lane	Enable Timer2_int For INT7	internal
	2	0	r/w	int7_timer0_int_en_lane	Enable Timer1_int For INT7	internal
	1	0	r/w	int7_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT7	internal
	0	0	r/w	int7_pm_chg_int_en_lane	Enable Pm_chg_int For INT7	internal
						
	# addr = 0x227c			mcu_int7_control1	MCU INT7 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int7_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT7	internal
	4	0	r/w	int7_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT7	internal
	3	0	r/w	int7_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT7	internal
	2	0	r/w	int7_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT7	internal
	1	0	r/w	int7_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT7	internal
	0	0	r/w	int7_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT7	internal
						
	# addr = 0x2280			mcu_int8_control0	MCU INT0 Control Register 0	
	31	0	r/w	int8_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT8	internal
	30	0	r/w	int8_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT8	internal
	29	0	r/w	int8_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT8	internal
	28	0	r/w	int8_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT8	internal
	27	0	r/w	int8_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int8_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT8	internal
	25	0	r/w	int8_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT8	internal
	24	0	r/w	int8_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT8	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int8_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT8	internal
	21	0	r/w	int8_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT8	internal
	20	0	r/w	int8_mse_done_int_en_lane	Enable Mse_done_int_lane For INT8	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int8_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT8	internal
	17	0	r/w	int8_mse_high_int_en_lane	Enable Mse_high_int_lane For INT8	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int8_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT8	internal
	14	0	r/w	int8_mse_low_int_en_lane	Enable Mse_low_int_lane For INT8	internal
	13	0	r/w	int8_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT8	internal
	12	0	r/w	int8_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT8	internal
	11	0	r/w	int8_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT8	internal
	10	0	r/w	int8_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT8	internal
	9	0	r/w	int8_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT8	internal
	8	0	r/w	int8_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT8	internal
	7	0	r/w	int8_frame_lock_int_en_lane	Enable Frame_lock_int For INT8	internal
	6	0	r/w	int8_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT8	internal
	5	0	r/w	int8_timer3_int_en_lane	Enable Timer4_int For INT8	internal
	4	0	r/w	int8_timer2_int_en_lane	Enable Timer3_int For INT8	internal
	3	0	r/w	int8_timer1_int_en_lane	Enable Timer2_int For INT8	internal
	2	0	r/w	int8_timer0_int_en_lane	Enable Timer1_int For INT8	internal
	1	0	r/w	int8_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT8	internal
	0	0	r/w	int8_pm_chg_int_en_lane	Enable Pm_chg_int For INT8	internal
						
	# addr = 0x2284			mcu_int8_control1	MCU INT8 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int8_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT8	internal
	4	0	r/w	int8_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT8	internal
	3	0	r/w	int8_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT8	internal
	2	0	r/w	int8_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT8	internal
	1	0	r/w	int8_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT8	internal
	0	0	r/w	int8_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT8	internal
						
	# addr = 0x2288			mcu_int9_control0	MCU INT9 Control Register 0	
	31	0	r/w	int9_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT9	internal
	30	0	r/w	int9_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT9	internal
	29	0	r/w	int9_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT9	internal
	28	0	r/w	int9_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT9	internal
	27	0	r/w	int9_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int9_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT9	internal
	25	0	r/w	int9_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT9	internal
	24	0	r/w	int9_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT9	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int9_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT9	internal
	21	0	r/w	int9_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT9	internal
	20	0	r/w	int9_mse_done_int_en_lane	Enable Mse_done_int_lane For INT9	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int9_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT9	internal
	17	0	r/w	int9_mse_high_int_en_lane	Enable Mse_high_int_lane For INT9	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int9_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT9	internal
	14	0	r/w	int9_mse_low_int_en_lane	Enable Mse_low_int_lane For INT9	internal
	13	0	r/w	int9_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT9	internal
	12	0	r/w	int9_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT9	internal
	11	0	r/w	int9_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT9	internal
	10	0	r/w	int9_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT9	internal
	9	0	r/w	int9_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT9	internal
	8	0	r/w	int9_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT9	internal
	7	0	r/w	int9_frame_lock_int_en_lane	Enable Frame_lock_int For INT9	internal
	6	0	r/w	int9_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT9	internal
	5	0	r/w	int9_timer3_int_en_lane	Enable Timer4_int For INT9	internal
	4	0	r/w	int9_timer2_int_en_lane	Enable Timer3_int For INT9	internal
	3	0	r/w	int9_timer1_int_en_lane	Enable Timer2_int For INT9	internal
	2	0	r/w	int9_timer0_int_en_lane	Enable Timer1_int For INT9	internal
	1	0	r/w	int9_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT9	internal
	0	0	r/w	int9_pm_chg_int_en_lane	Enable Pm_chg_int For INT9	internal
						
	# addr = 0x228c			mcu_int9_control1	MCU INT9 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int9_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT9	internal
	4	0	r/w	int9_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT9	internal
	3	0	r/w	int9_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT9	internal
	2	0	r/w	int9_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT9	internal
	1	0	r/w	int9_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT9	internal
	0	0	r/w	int9_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT9	internal
						
	# addr = 0x2290			mcu_int10_control0	MCU INT10 Control Register 0	
	31	0	r/w	int10_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT10	internal
	30	0	r/w	int10_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT10	internal
	29	0	r/w	int10_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT10	internal
	28	0	r/w	int10_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT10	internal
	27	0	r/w	int10_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int10_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT10	internal
	25	0	r/w	int10_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT10	internal
	24	0	r/w	int10_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT10	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int10_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT10	internal
	21	0	r/w	int10_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT10	internal
	20	0	r/w	int10_mse_done_int_en_lane	Enable Mse_done_int_lane For INT10	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int10_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT10	internal
	17	0	r/w	int10_mse_high_int_en_lane	Enable Mse_high_int_lane For INT10	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int10_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT10	internal
	14	0	r/w	int10_mse_low_int_en_lane	Enable Mse_low_int_lane For INT10	internal
	13	0	r/w	int10_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT10	internal
	12	0	r/w	int10_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT10	internal
	11	0	r/w	int10_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT10	internal
	10	0	r/w	int10_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT10	internal
	9	0	r/w	int10_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT10	internal
	8	0	r/w	int10_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT10	internal
	7	0	r/w	int10_frame_lock_int_en_lane	Enable Frame_lock_int For INT10	internal
	6	0	r/w	int10_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT10	internal
	5	0	r/w	int10_timer3_int_en_lane	Enable Timer4_int For INT10	internal
	4	0	r/w	int10_timer2_int_en_lane	Enable Timer3_int For INT10	internal
	3	0	r/w	int10_timer1_int_en_lane	Enable Timer2_int For INT10	internal
	2	0	r/w	int10_timer0_int_en_lane	Enable Timer1_int For INT10	internal
	1	0	r/w	int10_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT10	internal
	0	0	r/w	int10_pm_chg_int_en_lane	Enable Pm_chg_int For INT10	internal
						
	# addr = 0x2294			mcu_10_control1	MCU INT10 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int10_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT10	internal
	4	0	r/w	int10_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT10	internal
	3	0	r/w	int10_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT10	internal
	2	0	r/w	int10_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT10	internal
	1	0	r/w	int10_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT10	internal
	0	0	r/w	int10_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT10	internal
						
	# addr = 0x2298			mcu_int11_control0	MCU INT11 Control Register 0	
	31	0	r/w	int11_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT11	internal
	30	0	r/w	int11_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT11	internal
	29	0	r/w	int11_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT11	internal
	28	0	r/w	int11_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT11	internal
	27	0	r/w	int11_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int11_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT11	internal
	25	0	r/w	int11_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT11	internal
	24	0	r/w	int11_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT11	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int11_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT11	internal
	21	0	r/w	int11_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT11	internal
	20	0	r/w	int11_mse_done_int_en_lane	Enable Mse_done_int_lane For INT11	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int11_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT11	internal
	17	0	r/w	int11_mse_high_int_en_lane	Enable Mse_high_int_lane For INT11	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int11_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT11	internal
	14	0	r/w	int11_mse_low_int_en_lane	Enable Mse_low_int_lane For INT11	internal
	13	0	r/w	int11_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT11	internal
	12	0	r/w	int11_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT11	internal
	11	0	r/w	int11_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT11	internal
	10	0	r/w	int11_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT11	internal
	9	0	r/w	int11_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT11	internal
	8	0	r/w	int11_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT11	internal
	7	0	r/w	int11_frame_lock_int_en_lane	Enable Frame_lock_int For INT11	internal
	6	0	r/w	int11_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT11	internal
	5	0	r/w	int11_timer3_int_en_lane	Enable Timer4_int For INT11	internal
	4	0	r/w	int11_timer2_int_en_lane	Enable Timer3_int For INT11	internal
	3	0	r/w	int11_timer1_int_en_lane	Enable Timer2_int For INT11	internal
	2	0	r/w	int11_timer0_int_en_lane	Enable Timer1_int For INT11	internal
	1	0	r/w	int11_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT11	internal
	0	0	r/w	int11_pm_chg_int_en_lane	Enable Pm_chg_int For INT11	internal
						
	# addr = 0x229c			mcu_11_control1	MCU INT11 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int11_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT11	internal
	4	0	r/w	int11_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT11	internal
	3	0	r/w	int11_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT11	internal
	2	0	r/w	int11_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT11	internal
	1	0	r/w	int11_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT11	internal
	0	0	r/w	int11_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT11	internal
						
	# addr = 0x22a0			mcu_int12_control0	MCU INT12 Control Register 0	
	31	0	r/w	int12_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT12	internal
	30	0	r/w	int12_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT12	internal
	29	0	r/w	int12_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT12	internal
	28	0	r/w	int12_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT12	internal
	27	0	r/w	int12_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int12_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT12	internal
	25	0	r/w	int12_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT12	internal
	24	0	r/w	int12_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT12	internal
	23	0	r/w	RESERVED		
	22	0	r/w	int12_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT12	internal
	21	0	r/w	int12_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT12	internal
	20	0	r/w	int12_mse_done_int_en_lane	Enable Mse_done_int_lane For INT12	internal
	19	0	r/w	RESERVED		
	18	0	r/w	int12_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT12	internal
	17	0	r/w	int12_mse_high_int_en_lane	Enable Mse_high_int_lane For INT12	internal
	16	0	r/w	RESERVED		
	15	0	r/w	int12_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT12	internal
	14	0	r/w	int12_mse_low_int_en_lane	Enable Mse_low_int_lane For INT12	internal
	13	0	r/w	int12_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT12	internal
	12	0	r/w	int12_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT12	internal
	11	0	r/w	int12_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT12	internal
	10	0	r/w	int12_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT12	internal
	9	0	r/w	int12_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT12	internal
	8	0	r/w	int12_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT12	internal
	7	0	r/w	int12_frame_lock_int_en_lane	Enable Frame_lock_int For INT12	internal
	6	0	r/w	int12_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT12	internal
	5	0	r/w	int12_timer3_int_en_lane	Enable Timer4_int For INT12	internal
	4	0	r/w	int12_timer2_int_en_lane	Enable Timer3_int For INT12	internal
	3	0	r/w	int12_timer1_int_en_lane	Enable Timer2_int For INT12	internal
	2	0	r/w	int12_timer0_int_en_lane	Enable Timer1_int For INT12	internal
	1	0	r/w	int12_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT12	internal
	0	0	r/w	int12_pm_chg_int_en_lane	Enable Pm_chg_int For INT12	internal
						
	# addr = 0x22a4			mcu_12_control1	MCU INT12 Ctrol Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int12_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT12	internal
	4	0	r/w	int12_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT12	internal
	3	0	r/w	int12_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT12	internal
	2	0	r/w	int12_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT12	internal
	1	0	r/w	int12_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT12	internal
	0	0	r/w	int12_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT12	internal
						
	# addr = 0x22a8			mcu_timer_control	MCU Ext Timer Control Register 0	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	swd_lane	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_lane	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_lane	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_lane	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_lane	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0x22ac			mcu_timer0_control	MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_lane[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_lane[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x22b0			mcu_timer1_control	MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_lane[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_lane[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x22b4			mcu_timer2_control	MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_lane[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_lane[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x22b8			mcu_timer3_control	MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_lane[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_lane[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x22bc			mcu_irq_lane	MCU Ext Timer Control Register 5	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_isr_lane	INT Form CMN MCU	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_isr_lane	Timer3 IRQ ISR	internal
	2	0	r/w	int_timer2_isr_lane	Timer2 IRQ ISR	internal
	1	0	r/w	int_timer1_isr_lane	Timer1 IRQ ISR	internal
	0	0	r/w	int_timer0_isr_lane	Timer0 IRQ ISR	internal
						
	# addr = 0x22c0			mcu_irq_mask_lane	MCU Ext Timer Control Register 6	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_mask_lane	INT Form CMN MCU Mask	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_mask_lane	Timer3 IRQ Mask	internal
	2	0	r/w	int_timer2_mask_lane	Timer2 IRQ Mask	internal
	1	0	r/w	int_timer1_mask_lane	Timer1 IRQ Mask	internal
	0	0	r/w	int_timer0_mask_lane	Timer0 IRQ Mask	internal
						
	# addr = 0x22c4			mcu_mem_reg1_lane	Lane Memory Control Register 0	
	31	1'b1	r/w	xdata_auto_clear_enable_lane	xdata memory is clear when MCU is enabled	
	30	1'b0	r/w	sram_ceb_force_enable_lane	Force all memory CEB to 0 ( enable )	internal
	29	1'b0	r/w	sram_sd_force_disable_lane	Force all memory SD (shut down ) to 0 ( Not shou_down )	internal
	[28:20]	0	r/w	RESERVED		
	[19:18]	2'h2	r/w	iram_rtsel_lane[1:0]	IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[17:16]	2'h1	r/w	iram_wtsel_lane[1:0]	IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[15:4]	0	r/w	RESERVED		
	[3:2]	2'h2	r/w	xram_rtsel_lane[1:0]	Data Memory Read Timing Control	internal
					RTC[1:0] is read timing control - Default set to 2'b010. RTC[2] is reserved - Default set to 0. See AC Characteristics table for specific timing information.	
	[1:0]	2'h1	r/w	xram_wtsel_lane[1:0]	Data Memory Write Timing Control	internal
					WTC[1:0] is write timing control - Default set to 2'b010. WTC[2] is reserved. Default set to 0. See AC Characteristics table for specific timing information.	
						
	# addr = 0x22c8			mcu_mem_reg2_lane	Lane Memory Control Register 1	
	31	0	r	xdata_clear_done_lane	Xdata memory clear done	
	30	0	r/w	xdata_clear_enable_lane	Xdata memory clear enable	
	29	0	r	XDATA_MEM_CHECKSUM_PASS_LANE	Reset PHY Xdata Lane Memory Checksum Pass	
	28	0	r/w	XDATA_MEM_CHECKSUM_RESET_LANE	Reset PHY Xdata Lane Memory Checksum Calculation Value	
	27	0	r/w	IRAM_ECC_2ERR_SET_LANE	Set IRAM MEM ECC For 2 Bit Error	
					Rising edge to set error status	
	26	0	r/w	CACHE_ECC_2ERR_SET_LANE	Set Cache Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	25	0	r/w	XDATA_ECC_2ERR_SET_LANE	Set Xdata Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	24	0	r/w	IRAM_ECC_1ERR_SET_LANE	Set IRAM MEM ECC For 1 Bit Error	
					Rising edge to set error status	
	23	0	r/w	CACHE_ECC_1ERR_SET_LANE	Set Cache Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	22	0	r/w	XDATA_ECC_1ERR_SET_LANE	Set Xdata Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	21	0	r/w	IRAM_ECC_2ERR_CLEAR_LANE	IRAM MEM ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	20	0	r/w	CACHE_ECC_2ERR_CLEAR_LANE	Cache Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	19	0	r/w	XDATA_ECC_2ERR_CLEAR_LANE	Xdata Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	18	0	r/w	IRAM_ECC_1ERR_CLEAR_LANE	IRAM MEM ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	17	0	r/w	CACHE_ECC_1ERR_CLEAR_LANE	Cache Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	16	0	r/w	XDATA_ECC_1ERR_CLEAR_LANE	Xdata Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	15	0	r/w	IRAM_ECC_2ERR_ENABLE_LANE	IRAM MEM ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	14	0	r/w	CACHE_ECC_2ERR_ENABLE_LANE	Cache Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	13	0	r/w	XDATA_ECC_2ERR_ENABLE_LANE	Xdata Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	12	0	r/w	IRAM_ECC_1ERR_ENABLE_LANE	IRAM MEM ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	11	0	r/w	CACHE_ECC_1ERR_ENABLE_LANE	Cache Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	10	0	r/w	XDATA_ECC_1ERR_ENABLE_LANE	Xdata Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	9	0	r	IRAM_ECC_2ERR_LANE	IRAM MEM ECC 2 Bits Error Detected	
	8	0	r	CACHE_ECC_2ERR_LANE	Cache Mem ECC 2 Bits Error Detected	
	7	0	r	XDATA_ECC_2ERR_LANE	Xdata Mem ECC 2 Bits Error Detected	
	6	0	r	IRAM_ECC_1ERR_LANE	IRAM MEM ECC 1 Bit Error Detected	
	5	0	r	CACHE_ECC_1ERR_LANE	Cache Mem ECC 1 Bit Error Detected	
	4	0	r	XDATA_ECC_1ERR_LANE	Xdata Mem ECC 1 Bit Error Detected	
	[3:2]	2'h2	r/w	cache_rtsel_lane[1:0]	Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[1:0]	2'h1	r/w	cache_wtsel_lane[1:0]	Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
						
	# addr = 0x22cc			mcu_timer_ctrl_1_lane	MCU Ext Timer Control Register 7	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer_2ex_sel_lane[1:0]	MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[5:4]	2'h0	r/w	timer_2_sel_lane[1:0]	MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[3:2]	2'h0	r/w	timer_1_sel_lane[1:0]	MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[1:0]	2'h0	r/w	timer_0_sel_lane[1:0]	MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
						
	# addr = 0x22d0			mcu_timer_ctrl_2_lane	MCU Ext Timer Control Register 8	
	31	0	r/w	pwm0_en_lane	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm0_counter_lane[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0x22d4			mcu_timer_ctrl_3_lane	MCU Ext Timer Control Register 9	
	31	0	r/w	pwm1_en_lane	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm1_counter_lane[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0x22d8			mcu_timer_ctrl_4_lane	MCU Ext Timer Control Register 10	
	31	0	r/w	pwm2_en_lane	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm2_counter_lane[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0x22dc			mcu_timer_ctrl_5_lane	MCU Ext Timer Control Register 11	
	31	0	r/w	pwm3_en_lane	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm3_counter_lane[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0x22e0			mcu_timer_ctrl_6_lane	MCU Ext Timer Control Register 12	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pwm3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	pwm2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	pwm1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	pwm0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x22e4			mcu_timer_ctrl_7_lane	MCU Ext Timer Control Register 13	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	timer2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	timer1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	timer0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x22e8			mcu_debug0_lane	Lane MCU Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug3_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug2_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug1_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug0_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22ec			mcu_debug1_lane	Lane MCU Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug7_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug6_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug5_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug4_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22f0			mcu_debug2_lane	Lane MCU Debug Register 2	
	[31:24]	8'h0	r/w	mcu_debugb_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuga_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug9_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug8_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22f4			mcu_debug3_lane	Lane MCU Debug Register 3	
	[31:24]	8'h0	r/w	mcu_debugf_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuge_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debugd_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debugc_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22f8			mcu_debug_lane	Lane MCU Debug Register 4	
	[31:0]	32'h0	r/w	mcu_debug_lane[31:0]	For Debug Only	internal
						
	# addr = 0x22fc			ext_int_control0	Ext INT Control0	
	31	0	r/w	extint_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for EXT INT	internal
	30	0	r/w	extint_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising INT for EXT INT	internal
	29	0	r/w	extint_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for EXT INT	internal
	28	0	r/w	extint_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for EXT INT	internal
	27	0	r/w	extint_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	extint_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For EXT_INT	internal
	25	0	r/w	extint_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For EXT_INT	internal
	24	0	r/w	extint_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for EXT_INT	internal
	23	0	r/w	RESERVED		
	22	0	r/w	extint_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For EXT_INT	internal
	21	0	r/w	extint_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For EXT_INT	internal
	20	0	r/w	extint_mse_done_int_en_lane	Enable Mse_done_int_lane For EXT_INT	internal
	19	0	r/w	RESERVED		
	18	0	r/w	extint_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For  EXT_INT	internal
	17	0	r/w	extint_mse_high_int_en_lane	Enable Mse_high_int_lane For EXT_INT	internal
	16	0	r/w	RESERVED		
	15	0	r/w	extint_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For  EXT_INT	internal
	14	0	r/w	extint_mse_low_int_en_lane	Enable Mse_low_int_lane For EXT_INT	internal
	13	0	r/w	extint_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For  EXT_INT	internal
	12	0	r/w	extint_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For EXT_INT	internal
	11	0	r/w	extint_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT	internal
	10	0	r/w	extint_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For EXT_INT	internal
	9	0	r/w	extint_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For  EXT_INT	internal
	8	0	r/w	extint_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For  EXT_INT	internal
	7	0	r/w	extint_frame_lock_int_en_lane	Enable Frame_lock_int For  EXT_INT	internal
	6	0	r/w	extint_frame_unlock_int_en_lane	Enable Frame_unlock_int For  EXT_INT	internal
	5	0	r/w	extint_timer3_int_en_lane	Enable Timer4_int For  EXT_INT	internal
	4	0	r/w	extint_timer2_int_en_lane	Enable Timer3_int For  EXT_INT	internal
	3	0	r/w	extint_timer1_int_en_lane	Enable Timer2_int For  EXT_INT	internal
	2	0	r/w	extint_timer0_int_en_lane	Enable Timer1_int For  EXT_INT	internal
	1	0	r/w	extint_spd_int_gen_en_lane	Enable Spd_int_gen_lane For  EXT_INT	internal
	0	0	r/w	extint_pm_chg_int_en_lane	Enable Pm_chg_int For  EXT_INT	internal
						
	# addr = 0x2300			ext_int_control1	Ext INT Control1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	extint_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for EXT_INT	internal
	4	0	r/w	extint_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for EXT_INT	internal
	3	0	r/w	extint_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For EXT_INT	internal
	2	0	r/w	extint_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for EXT_INT	internal
	1	0	r/w	extint_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for EXT_INT	internal
	0	0	r/w	extint_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for EXT_INT	internal
						
	# addr = 0x2304			ana_if_trx_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_trx_wd_lane[7:0]	Force TRX Analog Register WD PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	[23:16]	0	r	ana_reg_trx_rd_out_lane[7:0]	TRX Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_trx_rst_lane	Force TRX Analog Register RST PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	12	0	r/w	ana_reg_trx_we_lane	Force TRX Analog Register WE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	11	0	r/w	ana_reg_trx_re_lane	Force TRX Analog Register RE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	10	0	r/w	ana_reg_trx_force_lane	TRX Analog Register Force	internal
					Force Analog TRX Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[9:0]	0	r/w	ana_reg_trx_addr_lane[9:0]	Force TRX Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
						
	# addr = 0x2308			ana_if_pll_ts_reg0	Analog PLL TX Interface Register 0	
	[31:24]	0	r/w	ana_reg_pll_ts_wd_lane[7:0]	Force PLL TS Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_ts_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_ts_rd_out_lane[7:0]	PLL TS Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_ts_rst_lane	Force PLL TS Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_ts_force_lane is 1	
	12	0	r/w	ana_reg_pll_ts_we_lane	Force PLL TS Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_ts_force_lane is 1	
	11	0	r/w	ana_reg_pll_ts_re_lane	Force PLL TS Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_ts_lane is 1	
	10	0	r/w	ana_reg_pll_ts_force_lane	PLL TS Analog Register Force	internal
					Force Analog PLL TS Lane Register PIN Control	
					1: Enable	
					0: Disable	
	9	0	r/w	RESERVED		
	[8:0]	0	r/w	ana_reg_pll_ts_addr_lane[8:0]	Force PLL TS Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_pll_TS force_lane is 1	
						
	# addr = 0x230c			ana_if_pll_rs_reg0	Analog PLL RX Interface Register 0	
	[31:24]	0	r/w	ana_reg_pll_rs_wd_lane[7:0]	Force PLL RS Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_rs_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_rs_rd_out_lane[7:0]	PLL RS Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_rs_rst_lane	Force PLL RS Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_rs_force_lane is 1	
	12	0	r/w	ana_reg_pll_rs_we_lane	Force PLL RS Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_rs_force_lane is 1	
	11	0	r/w	ana_reg_pll_rs_re_lane	Force PLL RS Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_rs_lane is 1	
	10	0	r/w	ana_reg_pll_rs_force_lane	PLL RS Analog Register Force	internal
					Force Analog PLL RS Lane Register PIN Control	
					1: Enable	
					0: Disable	
	9	0	r/w	RESERVED		
	[8:0]	0	r/w	ana_reg_pll_rs_addr_lane[8:0]	Force PLL RS Analog Register ADDR PIN	internal
						
	# addr = 0x2310			mcu_irq_isr_lane	MCU Ext Timer ISR Clear Control Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_isr_clear_lane	INT Form CMN MCU Clear	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_isr_clear_lane	Timer3 IRQ ISR Clear	internal
	2	0	r/w	int_timer2_isr_clear_lane	Timer2 IRQ ISR Clear	internal
	1	0	r/w	int_timer1_isr_clear_lane	Timer1 IRQ ISR Clear	internal
	0	0	r/w	int_timer0_isr_clear_lane	Timer0 IRQ ISR Clear	internal
						
	# addr = 0x2314			mcu_sdt_lane	MCU Watch Dong Timer Control Register 1	
	31	0	r/w	mcu_wdt_reset_lane	MCU Watch Dog Timer RESET.	internal
	[30:16]	0	r/w	RESERVED		
	15	0	r/w	mcu_wdt_en_lane	MCU Watch Dog Timer Enable	internal
	[14:0]	15'h400	r/w	mcu_wdt_cnt_hi_lane[14:0]	MCU Watch Dog Timer counter	internal
						
	# addr = 0x2318			mem_ecc_err_address0	MEMORY LANE ECC ERROR ADDR	
	[31:26]	0	r/w	RESERVED		
	[25:18]	0	r	CACHE_ECC_ERR_ADDR_LANE[7:0]	Cache LANE ECC Error Address	
	[17:10]	0	r	IRAM_ECC_ERR_ADDR_LANE[7:0]	Iram LANE ECC Error Address	
	[9:0]	0	r	XDATA_ECC_ERR_ADDR_LANE[9:0]	Xdata LANE ECC Error Address	
						
	# addr = 0x231c			xdata_mem_checksum_lane0	XDATA MEMORY LANE CHECKSUM Registers 0	
	[31:0]	32'hffffffff	r/w	XDATA_MEM_CHECKSUM_EXP_LANE[31:0]	Xdata Memory Checksum Expected Value	
						
	# addr = 0x2320			xdata_mem_checksum_lane1	XDATA MEMORY LANE CHECKSUM Registers 1	
	[31:0]	32'h0	r	XDATA_MEM_CHECKSUM_LANE[31:0]	Xdata Memory Checksum Readback	
						
	# addr = 0x2324			lane_mcu_address_reg	LANE MCU Address 	
	[31:18]	0	r/w	RESERVED		
	[17:0]	0	r	memaddr_lane[17:0]	LANE MCU instruction address read out	
						
	# addr = 0x2400			rx_eq_reg0	RX EQ Register	
	[31:12]	0	r/w	RESERVED		
	[11:10]	0	r/w	rx_eq_sq_release_mode_lane[1:0]	Rx EQ Squelch Detection Release Mode	internal
	9	0	r/w	rx_eq_sq_prot_dis_lane	Rx EQ Squelch Detection Protection Disable	internal
	8	0	r/w	rx_eq_sq_release_en_lane	Rx EQ Squelch Detection Release Enable	internal
	[7:6]	0	r/w	RESERVED		
	5	1	r/w	rx_dtl_pipeline_mode_lane	Rx DTL PIPELINE Mode.	internal
					Decide the pipeline design for different ADC clock frequency. 	
					0: High clock frequency. RX_ADCCLK clock period is smaller than 1.6ns.	
					1: Low clock frequency. RX_ADCCLK clock period is larger than 1.6ns.	
	4	0	r/w	rx_pam2_en_lane	Rx PAM2 Enable	internal
					0: PAM4	
					1: PAM2	
	[3:2]	2'h0	r/w	rx_rate_mode_lane[1:0]	Rx Rate Mode	internal
					0: Baud Rate Sampling	
					1: Over Sampling X2	
					2: Over Sampling X4	
					3: Reserved	
	[1:0]	2'h3	r/w	rx_th_sel_lane[1:0]	Rx Track and Hold Reduction Select	
					0: 1 T/H, 8 ADC	internal
					1: 2 T/H, 16 ADC	
					2: 4 T/H, 32 ADC	
					3: 8 T/H, 64 ADC	
						
	# addr = 0x2404			rx_eq_reg1	RX EQ Register	
	[31:27]	0	r/w	RESERVED		
	26	0	r/w	rx_eq_pat_prot_en_lane	Pattern Protection Enable	internal
	[25:24]	2'h1	r/w	rx_eq_pat_prot_size_lane[1:0]	Pattern Protection Average Size	internal
					0: 16 * 16bit data	
					1: 32 * 16bit data	
					2: 64 * 16bit data	
					3: 128 * 16bit data	
	23	0	r/w	rx_eq_pat_prot_msb_lsb_dis_lane	Pattern Protection MSB LSB Check Disable	internal
	[22:16]	7'h30	r/w	rx_eq_pat_prot_msb_lsb_th_lane[6:0]	Pattern Protection MSB LSB Check Threshold	internal
	[15:13]	0	r/w	RESERVED		
	12	0	r/w	rx_eq_pat_prot_corr_dis_lane	Pattern Protection Correlation Check Disable	internal
	11	0	r/w	rx_eq_pat_prot_corr_bit_sel_lane	Pattern Protection Correlation Check Data Bit Selection	internal
					0:MSB	
					1:LSB	
	[10:0]	11'hf0	r/w	rx_eq_pat_prot_corr_th_lane[10:0]	Pattern Protection Correlation Check Threshold	internal
						
	# addr = 0x2408			rx_eq_reg2	RX EQ Register	
	[31:20]	0	r/w	RESERVED		
	19	0	r/w	rx_eq_pat_prot_rq_lane	Pattern Protection History Read Request	internal
	18	0	r	rx_eq_pat_prot_status_lane	Pattern Protection Final Result Real Time Read Out	internal
	17	0	r	rx_eq_pat_prot_corr_status_lane	Pattern Protection Correlation Check Result Real Time Read Out	internal
	16	0	r	rx_eq_pat_prot_msb_lsb_status_lane	Pattern Protection MSB LSB Check Result Real Time Read Out	internal
	[15:0]	0	r	rx_eq_pat_prot_history_lane[15:0]	Pattern Protection Final Result History	internal
						
	# addr = 0x240c			rx_eq_reg3	RX EQ Register	
	[31:1]	0	r/w	RESERVED		
	0	0	r/w	rx_eq_rd_req_lane	Rx EQ Result Read Request	internal
						
	# addr = 0x241c			rx_adc_clk_reg0	RX ADC Clock Register 0	
	[31:12]	0	r/w	RESERVED		
	11	0	r/w	rx_dp_lms_clk_on_lane	Rx Data Path LMS Clock On	internal
	10	1	r/w	rx_dp_lms_clk_en_lane	Rx Data Path LMS Clock Enable	internal
	9	0	r/w	rx_dp_lms_rst_lane	Rx Data Path LMS Clock Reset	internal
	8	0	r/w	rx_eq_mon_clk_on_lane	Rx EQ Monitor Clock On	internal
	7	1	r/w	rx_eq_mon_clk_en_lane	Rx EQ Monitor Clock Enable	internal
	6	0	r/w	rx_eq_mon_rst_lane	Rx EQ Monitor Clock Reset	internal
	5	0	r/w	rx_dp_data_clk_on_lane	Rx Data Path Data Clock On	internal
	4	1	r/w	rx_dp_data_clk_en_lane	Rx Data Path Data Clock Enable	internal
	3	0	r/w	rx_dp_data_rst_lane	Rx Data Path Data Clock Reset	internal
	2	0	r/w	rx_adc_if_clk_on_lane	Rx Interface Control Clock On	internal
	1	1	r/w	rx_adc_if_clk_en_lane	Rx Interface Control Clock Enable	internal
	0	0	r/w	rx_adc_if_rst_lane	Rx Interface Control Clock Reset	internal
						
	# addr = 0x2500			rx_skew_cal_ctrl_0	RX Skew Calibration Conbtrol 0	
	[31:28]	4'h8	r/w	rx_skew_cal_ave_rej_mu_lane[3:0]	Skew average rejection gain; 2^-(skew_ave_rej_gain); skew_ave_rej_gain = 0,…,12	
	[27:24]	4'h7	r/w	rx_skew_cal_ave_mu_lp_lane[3:0]	Low-pass filter gain 2^-( skew_ave_mu_lp); gain_tgt_mu_lp = 0,…,12	
	[23:16]	8'h8a	r/w	rx_skew_cal_bias_lane[7:0]	Skew bias code. Default half of range	
	[15:8]	8'hff	r/w	rx_skew_cal_th_en_lane[7:0]	Single enable by track-and-hold to use separately the adaptation machine. One bit for each engine	
	7	0	r/w	rx_skew_cal_ave_rej_sign_lane	Revert average rejection sign 	
	[6:4]	3'h0	r/w	rx_skew_cal_ave_size_lane[2:0]	Size of input signal average	
					3'h0 : 1024	
					3'h1 : 512	
					3'h2 : 256	
					3'h3 : 128	
					3'h4 : 64	
	3	0	r/w	rx_skew_cal_coarse_lane	Enable coarse mode which use only the sign of input and use 8 LSB step until a sign inversion is detected then 1 LSB	
	2	0	r/w	rx_skew_cal_feedforward_rej_en_lane	Enable feedforward average rejection. If disabled feedforward average rejection is zero.	
	1	0	r/w	rx_skew_cal_feedback_rej_en_lane	Enable feedback average rejection. If disabled feedback average rejection is zero.	
	0	0	r/w	rx_skew_cal_en_lane	Enable skew adaptation	
						
	# addr = 0x2504			rx_skew_cal_ctrl_1	RX Skew Calibration Conbtrol 1	
	31	0	r/w	rx_skew_cal_clk_on_lane	Turn on RX Skew calibration function clock	
	30	0	r/w	rx_skew_cal_rst_lane	RESET RX Skew calibration function clock	
	29	1	r/w	rx_skew_cal_clk_en_lane 	Enable RX Skew calibration function clock	
	28	0	r/w	rx_skew_cal_sq_frez_en_lane	Enable SQ freeze function for rx skew calibration	
	27	0	r/w	rx_skew_cal_pat_frez_en_lane	Enable Pattern detection freeze function for rx skew calibration	
	[26:24]	3'h0	r/w	rx_skew_cal_map_rot_lane[2:0]	This is a safe control: rotate the correction skew_thx to GM/DAC_TH(mod(x+ rx_skew_cal_map_rot,8)).	
	[23:18]	0	r/w	RESERVED		
	17	0	r/w	rx_skew_cal_data_mask_en_lane	Skew Calibration data mask during GM transition	
	16	0	r/w	rx_skew_cal_ave_force_lane	Skew calibration average correction force enable	
	[15:12]	4'h8	r/w	rx_skew_cal_mu_shift_lane[3:0]	Adaptation gain mu =  2^(4-rx_skew_cal_mu_shift) = [2^(-10), 2^4]	
	11	1'b0	r/w	rx_skew_cal_force_clk_en_lane	RX Skew Calibration bypass run-stop clock control	
	10	1'h0	r/w	rx_skew_cal_run_stop_en_lane	RX Skew Calibration run-stop mode enable	
	[9:8]	2'h0	r/w	rx_skew_cal_coarse_gain_lane[1:0]	Skew coarse calibration gain	
					2'b00 : Gain 1	
					2'b01 : Gain 2	
					2'b10 : Gain 4	
					2'b11 : Gain 8	
	[7:4]	4'h4	r/w	rx_skew_cal_blind_mu_shift_lane[3:0]	Gain shift to make the output fit into bit-precision range so that skew calibration could be re-used	
					4'h0 : right shift 2 bits	
					4'h1 : right shift 1 bit	
					4'h2 : no shift	
					4'h3 : left shift 1 bit	
					4'h4 : left shift 2 bits	
					4'h5 : left shift 3 bits	
					4'h6 : left shift 4 bits	
					4'h7 : left shift 5 bits	
					4'h8 : left shift 6 bits	
					4'h9 : left shift 7 bits	
					4'ha : left shift 8 bits	
					4'hb : left shift 9 bits	
	3	0	r/w	rx_skew_cal_th_eom_en_lane	Skew EOM enable	
	2	0	r/w	rx_skew_cal_blind_en_lane	Blind skew calibration enable	
	1	0	r/w	RESERVED		
	0	1'b1	r/w	rx_skew_cal_sign_lane	Revert loop sign in skew adaptation	
						
	# addr = 0x2508			rx_skew_cal_ctrl_2	RX Skew Calibration Conbtrol 2	
	[31:26]	0	r/w	RESERVED		
	[25:0]	26'h0	r/w	rx_skew_cal_ave_force_value_lane[25:0]	Skew calibration average correction force value	
						
	# addr = 0x250c			rx_skew_cal_ctrl_3	RX Skew Calibration Conbtrol 3	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value0_force_lane	Skew calibration adaptation 0 force enable	
	[24:16]	0	r	skew_adapt0_lane[8:0]	Skew calibration adaptation 0 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value0_force_value_lane[8:0]	Skew calibration adaptation 0 force value	
						
	# addr = 0x2510			rx_skew_cal_ctrl_4	RX Skew Calibration Conbtrol 4	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value1_force_lane	Skew calibration adaptation 1 force enable	
	[24:16]	0	r	skew_adapt1_lane[8:0]	Skew calibration adaptation 1 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value1_force_value_lane[8:0]	Skew calibration adaptation 1 force value	
						
	# addr = 0x2514			rx_skew_cal_ctrl_5	RX Skew Calibration Conbtrol 5	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value2_force_lane	Skew calibration adaptation 2 force enable	
	[24:16]	0	r	skew_adapt2_lane[8:0]	Skew calibration adaptation 2 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value2_force_value_lane[8:0]	Skew calibration adaptation 2 force value	
						
	# addr = 0x2518			rx_skew_cal_ctrl_6	RX Skew Calibration Conbtrol 6	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value3_force_lane	Skew calibration adaptation 3 force enable	
	[24:16]	0	r	skew_adapt3_lane[8:0]	Skew calibration adaptation 3 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value3_force_value_lane[8:0]	Skew calibration adaptation 3 force value	
						
	# addr = 0x251c			rx_skew_cal_ctrl_7	RX Skew Calibration Conbtrol 7	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value4_force_lane	Skew calibration adaptation 4 force enable	
	[24:16]	0	r	skew_adapt4_lane[8:0]	Skew calibration adaptation 4 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value4_force_value_lane[8:0]	Skew calibration adaptation 4 force value	
						
	# addr = 0x2520			rx_skew_cal_ctrl_8	RX Skew Calibration Conbtrol 8	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value5_force_lane	Skew calibration adaptation 5 force enable	
	[24:16]	0	r	skew_adapt5_lane[8:0]	Skew calibration adaptation 5 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value5_force_value_lane[8:0]	Skew calibration adaptation 5 force value	
						
	# addr = 0x2524			rx_skew_cal_ctrl_9	RX Skew Calibration Conbtrol 9	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value6_force_lane	Skew calibration adaptation 6 force enable	
	[24:16]	0	r	skew_adapt6_lane[8:0]	Skew calibration adaptation 6 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value6_force_value_lane[8:0]	Skew calibration adaptation 6 force value	
						
	# addr = 0x2528			rx_skew_cal_ctrl_10	RX Skew Calibration Conbtrol 10	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value7_force_lane	Skew calibration adaptation 7 force enable	
	[24:16]	0	r	skew_adapt7_lane[8:0]	Skew calibration adaptation 7 read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value7_force_value_lane[8:0]	Skew calibration adaptation 7 force value	
						
	# addr = 0x252c			rx_skew_cal_ctrl_11	RX Skew Calibration Conbtrol 11	
	[31:27]	0	r/w	RESERVED		
	[26:25]	0	r/w	rx_skew_cal_code_jump_sat_sel_lane[1:0]	Skew calibration code jump selection	
					2b00: -1 to +1	
					2b00: -3 to +3	
					2b00: -7 to +7	
					2b00: -15 to +15	
	24	0	r/w	rx_skew_cal_code_jump_ctrl_en_lane	Skew calibration code jump enable	
	23	0	r/w	rx_skew_cal_dmclk7_force_value_lane	Force value to analog skctrl_dmclk_th 7	
	22	0	r/w	rx_skew_cal_dmclk7_force_lane	Enable force value to analog skctrl_dmclk_th 7	
	21	0	r/w	rx_skew_cal_dmclk6_force_value_lane	Force value to analog skctrl_dmclk_th 6	
	20	0	r/w	rx_skew_cal_dmclk6_force_lane	Enable force value to analog skctrl_dmclk_th 6	
	19	0	r/w	rx_skew_cal_dmclk5_force_value_lane	Force value to analog skctrl_dmclk_th 5	
	18	0	r/w	rx_skew_cal_dmclk5_force_lane	Enable force value to analog skctrl_dmclk_th 5	
	17	0	r/w	rx_skew_cal_dmclk4_force_value_lane	Force value to analog skctrl_dmclk_th 4	
	16	0	r/w	rx_skew_cal_dmclk4_force_lane	Enable force value to analog skctrl_dmclk_th 4	
	15	0	r/w	rx_skew_cal_dmclk3_force_value_lane	Force value to analog skctrl_dmclk_th 3	
	14	0	r/w	rx_skew_cal_dmclk3_force_lane	Enable force value to analog skctrl_dmclk_th 3	
	13	0	r/w	rx_skew_cal_dmclk2_force_value_lane	Force value to analog skctrl_dmclk_th 2	
	12	0	r/w	rx_skew_cal_dmclk2_force_lane	Enable force value to analog skctrl_dmclk_th 2	
	11	0	r/w	rx_skew_cal_dmclk1_force_value_lane	Force value to analog skctrl_dmclk_th 1	
	10	0	r/w	rx_skew_cal_dmclk1_force_lane	Enable force value to analog skctrl_dmclk_th 1	
	9	0	r/w	rx_skew_cal_dmclk0_force_value_lane	Force value to analog skctrl_dmclk_th 0	
	8	0	r/w	rx_skew_cal_dmclk0_force_lane	Enable force value to analog skctrl_dmclk_th 0	
	[7:4]	0	r/w	RESERVED		
	3	0	r/w	rx_skew_cal_synclk_th_force_value_lane	Force value for analog in put rx_skctrl_synclk_th	
	2	0	r/w	rx_skew_cal_synclk_th_force_lane	Enable force analog in put rx_skctrl_synclk_th	
	[1:0]	2'h2	r/w	rx_skew_cal_dm_clk_width_lane[1:0]	Skew calibration DM_CLK low width	
					2'b00 : 32 ADCCLK	
					2'b01 : 64 ADCCLK	
					2'b10 : 128 ADCCLK	
					2'b11 : 256 ADCCLK	
						
	# addr = 0x2530			rx_skew_cal_ctrl_12	RX Skew Calibration Conbtrol 12	
	[31:30]	0	r	rx_skew_gm_th3_lane[1:0]	Correction GM code for track and hold 3	
	[29:24]	0	r	rx_skew_dac_th3_lane[5:0]	Correction DAC code for track and hold 3	
	[23:22]	0	r	rx_skew_gm_th2_lane[1:0]	Correction GM code for track and hold 2	
	[21:16]	0	r	rx_skew_dac_th2_lane[5:0]	Correction DAC code for track and hold 2	
	[15:14]	0	r	rx_skew_gm_th1_lane[1:0]	Correction GM code for track and hold 1	
	[13:8]	0	r	rx_skew_dac_th1_lane[5:0]	Correction DAC code for track and hold 1	
	[7:6]	0	r	rx_skew_gm_th0_lane[1:0]	Correction GM code for track and hold 0	
	[5:0]	0	r	rx_skew_dac_th0_lane[5:0]	Correction DAC code for track and hold 0	
						
	# addr = 0x2534			rx_skew_cal_ctrl_13	RX Skew Calibration Conbtrol 13	
	[31:30]	0	r	rx_skew_gm_th7_lane[1:0]	Correction GM code for track and hold 7	
	[29:24]	0	r	rx_skew_dac_th7_lane[5:0]	Correction DAC code for track and hold 7	
	[23:22]	0	r	rx_skew_gm_th6_lane[1:0]	Correction GM code for track and hold 6	
	[21:16]	0	r	rx_skew_dac_th6_lane[5:0]	Correction DAC code for track and hold 6	
	[15:14]	0	r	rx_skew_gm_th5_lane[1:0]	Correction GM code for track and hold 5	
	[13:8]	0	r	rx_skew_dac_th5_lane[5:0]	Correction DAC code for track and hold 5	
	[7:6]	0	r	rx_skew_gm_th4_lane[1:0]	Correction GM code for track and hold 4	
	[5:0]	0	r	rx_skew_dac_th4_lane[5:0]	Correction DAC code for track and hold 4	
						
	# addr = 0x2538			rx_skew_cal_ctrl_14	RX Skew Calibration Conbtrol 14	
	[31:30]	0	r/w	RESERVED		
	[29:16]	14'h0	r	rx_skew_cal_ave_lane[13:0]	Skew calibration average correction read back	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	rx_skew_cal_adap_jump_sat_force_lane	Skew calibration adaptation jump saturation force enable	
	[7:0]	8'h80	r/w	rx_skew_cal_adap_jump_sat_force_value_lane[7:0]	Skew calibration adaptation jump saturation force value	
						
	# addr = 0x253c			rx_skew_cal_ctrl_15	RX Skew Calibration Conbtrol 15	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	rx_skew_cal_adap_value_eom__force_lane	Skew EOM calibration adaptation force enable	
	[24:16]	0	r	skew_adapt_eom_lane[8:0]	Skew EOM calibration adaptation read value	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r/w	rx_skew_cal_adap_value_eom_force_value_lane[8:0]	Skew EOM calibration adaptation  force value	
						
	# addr = 0x2540			rx_skew_cal_ctrl_16	RX Skew Calibration Conbtrol 16	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	rx_skew_eom_cal_dmclk_force_value_lane	Force value to analog to_ana_rx_skctrl_dmclk_eom	
	8	0	r/w	rx_skew_eom_cal_dmclk_force_lane	Enable force value to analog to_ana_rx_skctrl_dmclk_eom	
	[7:6]	0	r	rx_skew_eom_gm_th_lane[1:0]	EOM Correction GM code for track and hold	
	[5:0]	0	r	rx_skew_eom_dac_th_lane[5:0]	EOM Correction DAC code for track and hold	
						
	# addr = 0x2544			rx_skew_cal_ctrl_17	RX Skew Calibration Conbtrol 17	
	[31:30]	2'h3	r/w	rx_skew_force_gm_th3_lane[1:0]	Force value for Correction GM code for track and hold 3	
	[29:24]	0	r/w	rx_skew_force_dac_th3_lane[5:0]	Force value for Correction DAC code for track and hold 3	
	[23:22]	2'h3	r/w	rx_skew_force_gm_th2_lane[1:0]	Force value for Correction GM code for track and hold 2	
	[21:16]	0	r/w	rx_skew_force_dac_th2_lane[5:0]	Force value for Correction DAC code for track and hold 2	
	[15:14]	2'h3	r/w	rx_skew_force_gm_th1_lane[1:0]	Force value for Correction GM code for track and hold 1	
	[13:8]	0	r/w	rx_skew_force_dac_th1_lane[5:0]	Force value for Correction DAC code for track and hold 1	
	[7:6]	2'h3	r/w	rx_skew_force_gm_th0_lane[1:0]	Force value for Correction GM code for track and hold 0	
	[5:0]	0	r/w	rx_skew_force_dac_th0_lane[5:0]	Force value for Correction DAC code for track and hold 0	
						
	# addr = 0x2548			rx_skew_cal_ctrl_18	RX Skew Calibration Conbtrol 18	
	[31:30]	2'h3	r/w	rx_skew_force_gm_th7_lane[1:0]	Force value for Correction GM code for track and hold 7	
	[29:24]	0	r/w	rx_skew_force_dac_th7_lane[5:0]	Force value for Correction DAC code for track and hold 7	
	[23:22]	2'h3	r/w	rx_skew_force_gm_th6_lane[1:0]	Force value for Correction GM code for track and hold 6	
	[21:16]	0	r/w	rx_skew_force_dac_th6_lane[5:0]	Force value for Correction DAC code for track and hold 6	
	[15:14]	2'h3	r/w	rx_skew_force_gm_th5_lane[1:0]	Force value for Correction GM code for track and hold 5	
	[13:8]	0	r/w	rx_skew_force_dac_th5_lane[5:0]	Force value for Correction DAC code for track and hold 5	
	[7:6]	2'h3	r/w	rx_skew_force_gm_th4_lane[1:0]	Force value for Correction GM code for track and hold 4	
	[5:0]	0	r/w	rx_skew_force_dac_th4_lane[5:0]	Force value for Correction DAC code for track and hold 4	
						
	# addr = 0x254c			rx_skew_cal_ctrl_19	RX Skew Calibration Conbtrol 19	
	[31:16]	0	r/w	RESERVED		
	15	0	r/w	rx_skew_force_gm_th7_en_lane	Enable Force value for Correction GM code for track and hold 7	
	14	0	r/w	rx_skew_force_dac_th7_en_lane	Enable Force value for Correction DAC code for track and hold 7	
	13	0	r/w	rx_skew_force_gm_th6_en_lane	Enable Force value for Correction GM code for track and hold 6	
	12	0	r/w	rx_skew_force_dac_th6_en_lane	Enable Force value for Correction DAC code for track and hold 6	
	11	0	r/w	rx_skew_force_gm_th5_en_lane	Enable Force value for Correction GM code for track and hold 5	
	10	0	r/w	rx_skew_force_dac_th5_en_lane	Enable Force value for Correction DAC code for track and hold 5	
	9	0	r/w	rx_skew_force_gm_th4_en_lane	Enable Force value for Correction GM code for track and hold 4	
	8	0	r/w	rx_skew_force_dac_th4_en_lane	Enable Force value for Correction DAC code for track and hold 4	
	7	0	r/w	rx_skew_force_gm_th3_en_lane	Enable Force value for Correction GM code for track and hold 3	
	6	0	r/w	rx_skew_force_dac_th3_en_lane	Enable Force value for Correction DAC code for track and hold 3	
	5	0	r/w	rx_skew_force_gm_th2_en_lane	Enable Force value for Correction GM code for track and hold 2	
	4	0	r/w	rx_skew_force_dac_th2_en_lane	Enable Force value for Correction DAC code for track and hold 2	
	3	0	r/w	rx_skew_force_gm_th1_en_lane	Enable Force value for Correction GM code for track and hold 1	
	2	0	r/w	rx_skew_force_dac_th1_en_lane	Enable Force value for Correction DAC code for track and hold 1	
	1	0	r/w	rx_skew_force_gm_th0_en_lane	Enable Force value for Correction GM code for track and hold 0	
	0	0	r/w	rx_skew_force_dac_th0_en_lane	Enable Force value for Correction DAC code for track and hold 0	
						
	# addr = 0x2550			rx_skew_cal_ctrl_20	RX Skew Calibration Conbtrol 20	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'hb	r/w	rx_skew_cal_stop_time_lane[5:0]	RX skew cal run-stop mode stop time counter	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'hb	r/w	rx_skew_cal_run_time_lane[5:0]	RX skew cal run-stop mode run time counter	
	[15:10]	0	r/w	RESERVED		
	9	0	r/w	rx_skew_eom_force_gm_th_en_lane	Force value for EOM Correction GM code for track and hold	
	8	0	r/w	rx_skew_eom_force_dac_th_en_lane	Force value for EOM Correction DAC code for track and hold	
	[7:6]	2'h3	r/w	rx_skew_eom_force_gm_th_lane[1:0]	Force value for EOM Correction GM code for track and hold	
	[5:0]	0	r/w	rx_skew_eom_force_dac_th_lane[5:0]	Force value for EOM Correction DAC code for track and hold	
						
	# addr = 0x2554			rx_skew_cal_ctrl_21	RX Skew Calibration Conbtrol 21	
	[31:24]	8'h1A	r/w	rx_skew_cal_dummy_synclk_end_cnt_lane[7:0]	RX Skew Cal Dummy Syn Clock end Position	
	[23:16]	8'h0d	r/w	rx_skew_cal_dummy_synclk_start_cnt_lane[7:0]	RX Skew Cal Dummy Syn Clock Start Position	
	[15:8]	8'h1B	r/w	rx_skew_cal_synclk_end_cnt_lane[7:0]	RX Skew Cal Syn Clock end Position	
	[7:0]	8'h0f	r/w	rx_skew_cal_synclk_start_cnt_lane[7:0]	RX Skew Cal Syn Clock Start Position	
						
	# addr = 0x2558			rx_skew_cal_lock_det_reg0	RX Skew Calibration Lock Detectot Registers 0	
	[31:28]	4'h1	r/w	rx_skew_cal_lock_n2_lane[3:0]	RX Skew Calibration Lock Detection Decimation Average size shift: 2^N2	internal
	[27:24]	4'h2	r/w	rx_skew_cal_lock_n1_lane[3:0]	RX Calibration Lock Detection Decimation size shift: Px2^N1 UI	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h4	r/w	rx_skew_cal_cnt_unlock_lane[3:0]	Skew Calibration Counter threshold to switch from lock to unlock	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h4	r/w	rx_skew_cal_cnt_lock_lane[5:0]	Skew Calibration Counter threshold to switch from unlock to lock	internal
	7	0	r/w	RESERVED		
	6	1'b0	r/w	rx_skew_cal_timer_pause_lane	Skew Calibration timer Pause	internal
	5	1'b0	r/w	rx_skew_cal_timer_reset_lane	Skew Calibration timer Reset	internal
	4	1'b0	r/w	rx_skew_cal_unlock_cnt_reset_lane	Skew Calibration Unlock Counter Reset	internal
	3	1'b0	r/w	rx_skew_cal_lock_cnt_reset_lane	Skew Calibration Lock Counter Reset	internal
	2	1'b0	r/w	rx_skew_cal_lock_mode_lane	Skew Lock mode	internal
	1	1'b0	r	rx_skew_cal_lock_det_lane	Skew Calibration Lock Status	internal
	0	1'b0	r/w	rx_skew_cal_lock_det_en_lane	Skew Calibration Lock Detection Enable	internal
						
	# addr = 0x255c			rx_skew_cal_lock_det_reg1	RX Skew Calibration Lock Detectot Registers 1	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'h199	r/w	rx_skew_cal_th_unlock_lane[11:0]	Skew Calibration Lock Detection U12.10, Threshold from lock to unlock	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h199	r/w	rx_skew_cal_th_lock_lane[11:0]	Skew Calibration Lock Detection U12.10, Threshold from unlock to lock	internal
						
	# addr = 0x2560			rx_skew_cal_lock_det_reg2	RX Skew Calibration Lock Detectot Registers 2	
	[31:19]	0	r/w	RESERVED		
	18	0	r/w	rx_skew_th_sel_force_lane	Enable th_sel force value	
	[17:16]	0	r/w	rx_skew_th_sel_lane[1:0]	Force value for th_sel when rx_skew_th_sel_force_lane is set	
	[15:8]	0	r	rx_skew_cal_unlock_cnt_lane[7:0]	RX Skew Calibration Unlock Number	
	[7:0]	0	r	rx_skew_cal_lock_cnt_lane[7:0]	RX Skew Calibration Lock Number	
						
	# addr = 0x2564			rx_skew_cal_lock_det_reg3	RX skew Calibration Lock Detectot Registers 3	
	31	0	r	rx_skew_cal_lock_timeout_lane	ADC Calibration Lock Detection Time Out	
	[30:24]	0	r/w	RESERVED		
	[23:0]	24'hfff	r/w	rx_skew_cal_lock_timeout_cnt_lane[23:0]	ADC Calibration Lock Detection Time Out Counter	
						
	# addr = 0x2568			rx_skew_cal_lock_det_reg4	RX skew Calibration Lock Detectot Registers 4	
	[31:24]	0	r/w	RESERVED		
	[23:0]	0	r	rx_skew_cal_timer_cnt_lane[23:0]	Skew Calibration Timer Read Back Value	
						
	# addr = 0x256c			rx_skew_cal_lock_det_reg5	RX Skew Calibration Lock Detectot Registers 5	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'h4cc	r/w	rx_skew_cal_th_unlock_blind_lane[11:0]	Blind Skew Calibration Lock Detection U12.10, Threshold from lock to unlock	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h4cc	r/w	rx_skew_cal_th_lock_blind_lane[11:0]	Blind Skew Calibration Lock Detection U12.10, Threshold from unlock to lock	internal
						
	# addr = 0x2618			sigmnt_reg0	adc_to_dp Signal Monitor Register	
	[31:26]	6'h0	r/w	sigmnt_adc_to_dp_idx_sel_lane[5:0]	Select input path index.	internal
	25	0	r/w	sigmnt_adc_to_dp_clk_en_lane	Enable signal monitor. Active High.	internal
					0: Disable, gate the Signal Monitor clock (Default).	
					1: Enable Signal Monitor clock	
	24	0	r/w	sigmnt_adc_to_dp_in_abs_lane	Activate input absolute value mode.	internal
					0: Select the original value of selected input (Default).	
					1: Select the absolute value of the selected input.	
	[23:17]	7'h0	r/w	sigmnt_adc_to_dp_th1_lane[6:0]	Signal monitor first threshold.	internal
	16	0	r/w	sigmnt_adc_to_dp_rot_lane	Rotate path index of signal monitor.	internal
					0: Select data input by index.	
					1: Select data input by internal index counter.	
	[15:9]	7'h0	r/w	sigmnt_adc_to_dp_th2_lane[6:0]	Signal monitor second threshold. 	internal
	8	0	r/w	sigmnt_adc_to_dp_mode_lane	Mode select signal.	internal
					0: Select the normal mode (Default).	
					1: Select the input monitor mode. 	
	7	0	r/w	sigmnt_adc_to_dp_start_lane	Signal monitor start. Active high.	internal
					0: Do not trigger accumulation (Default).	
					1: Trigger accumulation.	
	6	0	r	sigmnt_adc_to_dp_done_lane	Flag indicating signal monitor is done.	internal
					0: Accumulation not done (Default)	
					1: Accumulation is done	
	[5:2]	4'h0	r/w	sigmnt_adc_to_dp_len_lane[3:0]	Accumulation length. From 0 to 12.	internal
	1	0	r/w	sigmnt_adc_to_dp_diff_mode_en_lane	Differential mode enable	internal
					0: Differential mode disable (Default)	
					1:Differential mode enable	
	0	0	r/w	sigmnt_adc_to_dp_diff_sel_eom_lane	Subtractor select signal during differential mode	internal
					0:Select ADC_TO_DP as the subtractor (Default)	
					1: Select ADC_TO_EOM as the subtractor	
						
	# addr = 0x261c			sigmnt_reg1	adc_to_dp Signal Monitor Register	
	[31:24]	8'h0	r	sigmnt_adc_to_dp_ave_lane[26:19]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	[23:16]	8'h0	r	sigmnt_adc_to_dp_ave_lane[18:11]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	[15:8]	8'h0	r	sigmnt_adc_to_dp_ave_lane[10:3]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	[7:5]	3'h0	r	sigmnt_adc_to_dp_ave_lane[2:0]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	[4:2]	3'h0	r/w	sigmnt_adc_to_dp_diff_adc_sel_lane[2:0]	Select one of the first 8 ADC_TO_DPs as the subtractor (This value should be set according to the speed)	internal
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x2620			sigmnt_reg2	adc_to_dp Signal Monitor Register	
	[31:24]	8'h0	r	sigmnt_adc_to_dp_cdf_th1_lane[19:12]	Occurrence of input or magnitude of input above first threshold (th1). 	internal
	[23:16]	8'h0	r	sigmnt_adc_to_dp_cdf_th1_lane[11:4]	Occurrence of input or magnitude of input above first threshold (th1). 	internal
	[15:12]	4'h0	r	sigmnt_adc_to_dp_cdf_th1_lane[3:0]	Occurrence of input or magnitude of input above first threshold (th1). 	internal
	[11:8]	4'h0	r	sigmnt_adc_to_dp_cdf_th2_lane[19:16]	Occurrence of input or magnitude of input above second threshold (th2). 	internal
	[7:0]	8'h0	r	sigmnt_adc_to_dp_cdf_th2_lane[15:8]	Occurrence of input or magnitude of input above second threshold (th2). 	internal
						
	# addr = 0x2624			sigmnt_reg3	adc_to_dp and shared Signal Monitor Register	
	[31:24]	8'h0	r	sigmnt_adc_to_dp_cdf_th2_lane[7:0]	Occurrence of input or magnitude of input above second threshold (th2). 	internal
	[23:16]	8'h0	r	sigmnt_shared_cdf_th1_lane[19:12]	Occurrence of input or magnitude of input above first threshold (th1). 	internal
	[15:8]	8'h0	r	sigmnt_shared_cdf_th1_lane[11:4]	Occurrence of input or magnitude of input above first threshold (th1). 	internal
	[7:4]	4'h0	r	sigmnt_shared_cdf_th1_lane[3:0]	Occurrence of input or magnitude of input above first threshold (th1). 	internal
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x2628			sigmnt_reg4	shared Signal Monitor Register	
	[31:24]	8'h0	r/w	sigmnt_shared_th1_lane[7:0]	Signal monitor first threshold.	internal
	[23:16]	8'h0	r/w	sigmnt_shared_th2_lane[7:0]	Signal monitor second threshold. 	internal
	15	0	r/w	sigmnt_shared_th1_lane[8]	Signal monitor first threshold.	internal
	14	0	r/w	sigmnt_shared_th2_lane[8]	Signal monitor second threshold. 	internal
	[13:8]	6'h0	r/w	sigmnt_shared_idx_sel_lane[5:0]	Select input path index.	internal
	[7:4]	4'h0	r/w	sigmnt_shared_len_lane[3:0]	Accumulation length. From 0 to 12.	internal
	3	0	r/w	sigmnt_shared_clk_en_lane	Enable signal monitor. Active High.	internal
					0: Disable, gate the Signal Monitor clock (Default).	
					1: Enable Signal Monitor clock	
	2	0	r/w	sigmnt_shared_in_abs_lane	Activate input absolute value mode.	internal
					0: Select the original value of selected input (Default).	
					1: Select the absolute value of the selected input.	
	1	0	r/w	sigmnt_shared_mode_lane	Mode select signal.	internal
					0: Select the normal mode (Default).	
					1: Select the input monitor mode. 	
	0	0	r/w	sigmnt_shared_rot_lane	Rotate path index of signal monitor.	internal
					0: Select data input by index.	
					1: Select data input by internal index counter.	
						
	# addr = 0x262c			sigmnt_reg5	shared Signal Monitor Register	
	[31:24]	8'h0	r	sigmnt_shared_ave_lane[28:21]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	[23:16]	8'h0	r	sigmnt_shared_ave_lane[20:13]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	[15:8]	8'h0	r	sigmnt_shared_ave_lane[12:5]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	[7:3]	5'h0	r	sigmnt_shared_ave_lane[4:0]	Accumulation of input or magnitude of input.	internal
					Mode 0: updated by the average value when done is 1.	
					Mode 1: updated by the selected input value every clock.	
	2	0	r/w	sigmnt_shared_start_lane	Signal monitor start. Active high.	internal
					0: Do not trigger accumulation (Default).	
					1: Trigger accumulation.	
	1	0	r	sigmnt_shared_done_lane	Flag indicating signal monitor is done.	internal
					0: Accumulation not done (Default)	
					1: Accumulation is done.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2630			sigmnt_reg6	shared Signal Monitor Register	
	[31:24]	8'h0	r	sigmnt_shared_cdf_th2_lane[19:12]	Occurrence of input or magnitude of input above second threshold (th2). 	internal
	[23:16]	8'h0	r	sigmnt_shared_cdf_th2_lane[11:4]	Occurrence of input or magnitude of input above second threshold (th2). 	internal
	[15:12]	4'h0	r	sigmnt_shared_cdf_th2_lane[3:0]	Occurrence of input or magnitude of input above second threshold (th2). 	internal
	[11:9]	3'h0	r/w	sigmnt_shared_sel_lane[2:0]	Signal Monitor shared select signal	internal
					3'b000: Monitor adc_to_eom;	
					3'b000: Monitor shared;	
					3'b000: Monitor sft_dcs;	
					3'b000: Monitor err_out;	
					3'b000: Monitor dtl_sft_dcs;	
					3'b000: Monitor dtl_err_out;	
					Default: Monitor adc_to_eom;	
	[8:0]	0	r/w	RESERVED		
						
	# addr = 0x2634			chest_reg0	Channel Estimator Register	
	[31:26]	6'h0	r/w	chest_adc_sel_lane[5:0]	Select ADC Output Index	internal
	[25:24]	2'h0	r/w	chest_in_sel_lane[1:0]	Select ADC Output Data	internal
					0: Data Path ADC Output	
					1: Extra ADC Output	
					2: Difference Between Selected ADC And Extra ADC	
	[23:18]	6'h0	r/w	chest_dcs_sel_lane[5:0]	Select DFE Decision	internal
	[17:16]	2'h0	r/w	chest_mode_lane[1:0]	Select Channel Estimator Mode	internal
					0: Mode0	
					1: Mode1	
					2: Mode2	
	[15:12]	4'h0	r/w	chest_len_lane[3:0]	Accumulation Length	internal
	[11:10]	2'h0	r/w	chest_mode2_dcs_sel_lane[1:0]	Mode2 DFE Decision Selection	internal
	9	0	r/w	chest_clk_en_lane	Channel Estimator Clock Enable	internal
					0: Disable Channel Estimator Clock 	
					1: Enable Channel Estimator	
	8	0	r/w	chest_start_lane	Channel Estimator Starts	internal
					0: Does Not Trigger Accumulation	
					1: Trigger Accumulation	
	7	0	r/w	chest_adc_rot_lane	Rotate ADC Output Index	internal
					0: Disable Rotation	
					1: Enable Rotation	
	[6:0]	0	r/w	RESERVED		
						
	# addr = 0x2638			chest_reg1	Channel Estimator Register	
	[31:24]	8'h0	r	chest_val_lane[28:21]	Accumulation Result	internal
	[23:16]	8'h0	r	chest_val_lane[20:13]	Accumulation Result	internal
	[15:8]	8'h0	r	chest_val_lane[12:5]	Accumulation Result	internal
	[7:3]	5'h0	r	chest_val_lane[4:0]	Accumulation Result	internal
	2	0	r	chest_done_lane	Channel Estimator Done	internal
					0: Accumulation Not Done	
					1: Accumulation Done	
	[1:0]	2'h0	r/w	RESERVED		
						
	# addr = 0x263c			chest_reg2	Channel Estimator Register	
	[31:24]	8'h0	r	chest_mode2_count_lane[20:13]	Mode2 Data Occurrence Counter	internal
	[23:16]	8'h0	r	chest_mode2_count_lane[12:5]	Mode2 Data Occurrence Counter	internal
	[15:11]	5'h0	r	chest_mode2_count_lane[4:0]	Mode2 Data Occurrence Counter	internal
	[10:0]	0	r/w	RESERVED		
						
	# addr = 0x2640			ocm_reg	On Chip Memory Register	
	[31:30]	2'h1	r/w	ocm_wtsel_lane[1:0]	OCM memory write timing select	internal
	[29:28]	2'h2	r/w	ocm_rtsel_lane[1:0]	OCM memory read timing select	internal
	27	0	r/w	ocm_sft_rst_no_reg_lane	soft reset for On-Chip Memory logic	
	26	0	r/w	ocm_power_on_lane	Power control for On-Chip Memory	internal
					0: power-down On-Chip Memory, Turn off clock to OCM logic	
					1: power-up On-Chip Memory, Turn on clock to OCM logic	
	25	0	r/w	ocm_capture_mode_lane	On-Chip Memory capture mode selection	internal
					0: start capture when OCM_CAPTURE_EN is written to 1, stop when On-Chip Memory is full or when OCM_CAPTURE_EN is written to 0, whichever comes first.	
					1: start capture when OCM_CAPTURE_EN is written to 1, stop when OCM_CAPTURE_EN is written to 0.	
	24	0	r/w	ocm_capture_en_lane	On-Chip Memory capture enable.  This bit must be cleared to 0 prior to starting a new capture.  This bit must be 0 when firmware is reading or writing the On-Chip Memory	internal
					0: Do not write selected input data to On-Chip Memory.  Allow firmware to write and read On-Chip Memory.	
					1:  Write selected input data to On-Chip Memory	
	[23:22]	0	r/w	RESERVED		
	[21:20]	2'h0	r/w	ocm_input_select_lane[1:0]	Select the input source to On-Chip Memory	
					OCM Input:	
					0h: ADC Interface Memory output  formatted to S8.1  (64 one-byte words)	
					1h: Data Path Slicer Input saturated to S8.5 (64 one-byte words)	
					2h: DTL Slicer Input formatted to S8.4 (10 one-byte words) +
					       TED saturated to S8.4 (1 one-byte word) +
					       PI Interface Signal formatted to U8.0 (1 one-byte word) +
					       Frequency Offset Register formatted to S32.35 (1 four-byte words)	
	19	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ocm_decimation_lane[2:0]	Specify the decimation rate for storing data in On-Chip Memory	internal
					OCM Decimation:	
					0h: 1 clock	
					1h: 16 clocks	
					2h: 256 clocks	
					3h: 1024 clocks	
					4h: 4096 clocks	
	[15:14]	0	r/w	RESERVED		
	13	0	r	ocm_full_lane	This bit is set to 1 when the On-Chip memory has filled.  It is cleared to 0 when OCM_CAPTURE_EN is written to 1.	internal
	12	0	r	ocm_last_addr_valid_lane	This bit is set to 1 when the content of the ocm_last_addr_lane register is valid	internal
	[11:0]	12'h0	r	ocm_last_addr_lane[11:0]	Address of the last byte written to On-Chip Memory	internal
						
	# addr = 0x2650			eom_reg0	EOM Register 0	
	31	0	r/w	rx_eq_eom_clk_on_lane	EOM Clock On, Active high	internal
					0: EOM clock is controlled by internal logic	
					1: EOM clock is on	
	30	0	r/w	rx_eq_eom_clk_en_lane	EOM Clock Gating Enable, Active high	internal
					0: Disable, gate the EOM clock (Default).	
					1: Enable EOM clock	
	[29:24]	6'h1A	r/w	eom_hist_len_lane[5:0]	EOM Histogram Population Length	internal
					The total population number is 2^eom_hit_len_lane	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	eom_hist_delta_th_top_lane[6:0]	EOM histogram delta threshold top, S7.5	internal
	[15:8]	8'h0	r/w	eom_hist_delta_th_mid_lane[7:0]	EOM histogram delta threshold middle, S8.5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	eom_hist_delta_th_bot_lane[6:0]	EOM histogram delta threshold bottom, S7.5	internal
						
	# addr = 0x2654			eom_reg1	EOM Register 1	
	31	0	r/w	eom_hist_en_lane	EOM histogram enable	internal
	30	0	r/w	eom_rec_mode_lane	EOM reconstruction mode	internal
					0: non-destructive mode	
					1: destructive mode	
	[29:24]	6'hb	r/w	eom_isi_cur_sel_lane[5:0]	EOM cursor selection	internal
	23	0	r/w	rx_eq_eom_rst_lane	EOM soft reset	internal
	[22:18]	0	r/w	RESERVED		
	[17:9]	9'h0	r/w	eom_coef1_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[8:0]	9'h0	r/w	eom_coef0_lane[8:0]	Reconstruction coefficient, S9.7	internal
						
	# addr = 0x2658			eom_reg2	EOM Register 2	
	[31:27]	0	r/w	RESERVED		
	[26:18]	9'h0	r/w	eom_coef4_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[17:9]	9'h0	r/w	eom_coef3_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[8:0]	9'h0	r/w	eom_coef2_lane[8:0]	Reconstruction coefficient, S9.7	internal
						
	# addr = 0x265c			eom_reg3	EOM Register 3	
	[31:27]	0	r/w	RESERVED		
	[26:18]	9'h0	r/w	eom_coef7_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[17:9]	9'h0	r/w	eom_coef6_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[8:0]	9'h0	r/w	eom_coef5_lane[8:0]	Reconstruction coefficient, S9.7	internal
						
	# addr = 0x2660			eom_reg4	EOM Register 4	
	[31:27]	0	r/w	RESERVED		
	[26:18]	9'h0	r/w	eom_coef10_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[17:9]	9'h0	r/w	eom_coef9_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[8:0]	9'h0	r/w	eom_coef8_lane[8:0]	Reconstruction coefficient, S9.7	internal
						
	# addr = 0x2664			eom_reg5	EOM Register 5	
	[31:27]	0	r/w	RESERVED		
	[26:18]	9'h0	r/w	eom_coef13_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[17:9]	9'h0	r/w	eom_coef12_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[8:0]	9'h0	r/w	eom_coef11_lane[8:0]	Reconstruction coefficient, S9.7	internal
						
	# addr = 0x2668			eom_reg6	EOM Register 6	
	31	0	r	eom_hist_bot_h_sat_lane	EOM histogram bottom high error counter saturation flag, active high	internal
	30	0	r	eom_hist_bot_l_sat_lane	EOM histogram bottom low error counter saturation flag, active high	internal
	29	0	r	eom_hist_mid_h_sat_lane	EOM histogram middle high error counter saturation flag, active high	internal
	28	0	r	eom_hist_mid_l_sat_lane	EOM histogram middle low error counter saturation flag, active high	internal
	27	0	r	eom_hist_top_h_sat_lane	EOM histogram top high error counter saturation flag, active high	internal
	26	0	r	eom_hist_top_l_sat_lane	EOM histogram top low error counter saturation flag, active high	internal
	25	0	r	eom_hist_done_lane	EOM histogram done	internal
	[24:18]	0	r/w	RESERVED		
	[17:9]	9'h0	r/w	eom_coef15_lane[8:0]	Reconstruction coefficient, S9.7	internal
	[8:0]	9'h0	r/w	eom_coef14_lane[8:0]	Reconstruction coefficient, S9.7	internal
						
	# addr = 0x266c			eom_reg7	EOM Register 7	
	[31:0]	0	r	eom_hist_bot_h_cnt_lane[31:0]	EOM histogram bottom high error counter	internal
						
	# addr = 0x2670			eom_reg8	EOM Register 8	
	[31:0]	0	r	eom_hist_bot_l_cnt_lane[31:0]	EOM histogram bottom low error counter	internal
						
	# addr = 0x2674			eom_reg9	EOM Register 9	
	[31:0]	0	r	eom_hist_mid_h_cnt_lane[31:0]	EOM histogram middle high error counter	internal
						
	# addr = 0x2678			eom_reg10	EOM Register 10	
	[31:0]	0	r	eom_hist_mid_l_cnt_lane[31:0]	EOM histogram middle low error counter	internal
						
	# addr = 0x267c			eom_reg11	EOM Register 11	
	[31:0]	0	r	eom_hist_top_h_cnt_lane[31:0]	EOM histogram top high error counter	internal
						
	# addr = 0x2680			eom_reg12	EOM Register 12	
	[31:0]	0	r	eom_hist_top_l_cnt_lane[31:0]	EOM histogram top low error counter	internal
						
	# addr = 0x2684			eom_reg13	EOM Register 13	
	[31:0]	0	r	eom_hist_d00_cnt_lane[31:0]	EOM histogram data counter for 00	internal
						
	# addr = 0x2688			eom_reg14	EOM Register 14	
	[31:0]	0	r	eom_hist_d01_cnt_lane[31:0]	EOM histogram data counter for 01	internal
						
	# addr = 0x268c			eom_reg15	EOM Register 15	
	[31:0]	0	r	eom_hist_d10_cnt_lane[31:0]	EOM histogram data counter for 10	internal
						
	# addr = 0x2690			eom_reg16	EOM Register 16	
	[31:0]	0	r	eom_hist_d11_cnt_lane[31:0]	EOM histogram data counter for 11	internal
						
	# addr = 0x2694			mse_reg0	MSE Register 0	
	31	0	r/w	mse_en_lane	MSE block enable, active high	internal
					0: Disable MSE clock	
					1: Enable MSE clock	
	30	0	r/w	rx_eq_mon_mse_clk_on_lane	Clock gating mask register for MSE block	internal
					0: Not mask clock gating logic	
					1: Mask clock gating logic	
	29	0	r/w	mse_start_lane	Start MSE measurement, active high	internal
	28	0	r/w	mse_cont_mode_lane	Continuous mode mark	internal
					0: single mode. Measurement occurs once when reg_mse_start is asserted	
					1: continuous mode	
	[27:24]	4'h4	r/w	mse_len_lane[3:0]	Size of parallel blocks to process. Range: 0-8	internal
	23	0	r/w	mse_rd_req_lane	Edge sensitive signal. Rising edge of this bit latches MSE data to reg_rd_mse_val	internal
	22	0	r/w	mse_dtl_sel_lane	Select error from DTL path	internal
					0: Select Data Path	
					1: Select DTL Path	
	21	0	r/w	mse_mode_lane	The mode of operation of MSE	internal
					0: MSE mode	
					1: Eye closure mode	
	[20:16]	5'h8	r/w	mse_der0_shift_lane[4:0]	The shift of target Detection Error rate (DER), der0_shift=[0, 21]	internal
	15	1'h1	r/w	mse_der0_frac_lane	The fractional bit of target Detection Error Rate	internal
	14	0	r/w	mse_ani_adapt_en_lane	Adapt Ani:	internal
					0: skip adaptation	
					1: enable adaptation	
	13	0	r/w	mse_ani_adapt_sign_lane	Safe feature for Ani adaption.	internal
					0: keep the original sign of Ani_step	
					1: revert adaptation sign for Ani. 	
	[12:11]	2'h0	r/w	mse_ani_step_shift_lane[1:0]	Ani_step=2-(8-reg_mse_ani_step_shift)	internal
	10	0	r/w	mse_ani_load_lane	Load external Ani. To be used in debugging mode	internal
	[9:8]	2'h0	r/w	RESERVED		
	[7:0]	8'h80	r/w	mse_ani_val_ext_lane[7:0]	The Ani external value	internal
						
	# addr = 0x2698			mse_reg1	MSE Register 1	
	[31:16]	16'h40	r/w	mse_low_thres_lane[15:0]	Low MSE threshold for MSE	internal
	[15:0]	16'hC00	r/w	mse_high_thres_lane[15:0]	High MSE threshold for MSE	internal
						
	# addr = 0x269c			mse_reg2	MSE Register 2	
	31	0	r/w	mse_done_isr_clear_lane	MSE done interrupt clear, active high	internal
	30	0	r/w	mse_done_mask_lane	MSE done interrupt Mask	internal
					0: Enable	
					1: Mask	
	29	0	r/w	mse_high_isr_clear_lane	MSE high interrupt clear, active high	internal
	28	0	r/w	mse_high_mask_lane	MSE high interrupt Mask	internal
					0: Enable	
					1: Mask	
	27	0	r/w	mse_low_isr_clear_lane	MSE low interrupt clear, active high	internal
	26	0	r/w	mse_low_mask_lane	MSE low interrupt Mask	internal
					0: Enable	
					1: Mask	
	[25:0]	0	r/w	RESERVED		
						
	# addr = 0x26a0			mse_reg3	MSE Register 3	
	[31:16]	0	r	mse_val_lane[15:0]	16 MSB of measured MSE	internal
	[15:0]	0	r	rx_mse_mon_val_lane[15:0]	MSE monitor bus for debug purpose	internal
						
	# addr = 0x26a4			mse_reg4	MSE Register 4	
	[31:16]	0	r	der_val_lane[15:0]	16 MSBs of measured Detection Error Rate(DER)	internal
	[15:10]	0	r/w	RESERVED		
	9	0	r	mse_rd_ack_lane	Acknowledge signal for the signal reg_mse_rd_req. Edge sensitive signal. Rising edge active.	internal
	8	0	r	mse_done_lane	Level signal. De-asserts at reg_mse_start falling edge. Asserts when measurement is done	internal
	[7:0]	0	r	mse_ani_lane[7:0]	8bits Ani at DER	
						
	# addr = 0x26a8			mse_reg5	MSE Register 5	
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	mse_done_isr_lane	MSE done interrupt. Active high.	internal
	1	0	r/w	mse_high_isr_lane	MSE high interrupt. Active high.	internal
	0	0	r/w	mse_low_isr_lane	MSE low interrupt. Active high.	internal
						
	# addr = 0x2900			rx_adc_if_top_ctrl	ADC Interface Top Control	
	31	0	r/w	rx_adc_if_top_en_lane	ADC Interface Gain And Offset Calibration Enable	
	30	0	r/w	rx_adc_if_run_stop_en_lane	ADC Interface Run Stop Mode Enable	
	[29:24]	0	r/w	rx_adc_if_run_time_lane[5:0]	ADC Interface Run Time Select	
	[23:22]	0	r/w	rx_adc_if_avg_size_lane[1:0]	ADC Interface Gain And Offset Average Time	
					0: 1024 cycles	
					1: 512 cycles	
					2: 256 cycles	
					3: 128 cycles	
	[21:16]	0	r/w	rx_adc_if_stop_time_lane[5:0]	ADC Interface Stop Time Select	
	15	0	r/w	rx_adc_if_rd_req_lane	ADC Interface Read Out Request	
	[14:12]	0	r/w	RESERVED		
	[11:10]	0	r/w	rx_adc_if_lsb_remove_lane[1:0]	ADC Interface Output LSB Remove	
	9	0	r/w	rx_adc_if_skew_out_sel_lane	ADC Interface Skew Output Select	
					0: Select even ADC as skew calibration output in over sampling mode	
					1: Select odd ADC as skew calibration output in over sampling mode	
	8	0	r/w	rx_adc_if_dp_out_sel_lane	ADC Interface DP Output Select	
					0: Select even ADC as data path output in over sampling mode	
					1: Select odd ADC as data path output in over sampling mode	
	7	0	r/w	rx_adc_if_dtl_out_sel_lane	ADC Interface DTL Output Select	
					0: Late ADC output	
					1: Early ADC output	
	6	0	r/w	rx_adc_if_mem_eom_path0_en_lane	ADC Interface Mem Output EOM Path Select	
	5	0	r/w	rx_adc_if_mem_eom_path4_en_lane	ADC Interface Mem Output EOM Path Select	
	[4:0]	0	r/w	rx_adc_if_delta_zero_lane[4:0]	ADC Interface Binary Recombination Offset	
						
	# addr = 0x2904			rx_adc_if_gain_ctrl	ADC Interface Gain Control	
	[31:30]	0	r/w	RESERVED		
	29	1	r/w	rx_adc_if_dat_gain_en_lane	ADC Interface Data Gain Enable	
	[28:25]	4'h5	r/w	rx_adc_if_dat_gain_mu_lane[3:0]	ADC Interface Data Gain Step Size Select	
	24	0	r/w	rx_adc_if_dat_gain_sign_lane	ADC Interface Data Gain Sign Inverter Enable	
	23	0	r/w	rx_adc_if_dat_gain_ave_rej_dis_lane	ADC Interface Data Gain Ave Rejection Feedback Disable	
	[22:16]	7'h40	r/w	rx_adc_if_dat_gain_cmn_lane[6:0]	ADC Interface Data Common Gain	
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	rx_adc_if_eom_gain_en_lane	ADC Interface EOM Gain Enable	
	[12:9]	4'h5	r/w	rx_adc_if_eom_gain_mu_lane[3:0]	ADC Interface EOM Gain Step Size Select	
	8	0	r/w	rx_adc_if_eom_gain_sign_lane	ADC Interface EOM Gain Sign Inverter Enable	
	7	0	r/w	rx_adc_if_eom_gain_ave_rej_dis_lane	ADC Interface EOM Gain Ave Rejection Feedback Disable	
	[6:0]	7'h40	r/w	rx_adc_if_eom_gain_cmn_lane[6:0]	ADC Interface EOM Common Gain	
						
	# addr = 0x2908			rx_adc_if_ofst_ctrl	ADC Interface Offset Control	
	[31:24]	0	r/w	rx_adc_if_gain_ext_lane[7:0]	ADC Interface Gain External Value	
	23	0	r/w	rx_adc_if_gain_load_lane	ADC Interface Gain External Value Load Enable	
	[22:21]	0	r/w	RESERVED		
	20	1	r/w	rx_adc_if_dat_ofst_en_lane	ADC Interface Data Offset Enable	
	[19:16]	4'h5	r/w	rx_adc_if_dat_ofst_mu_lane[3:0]	ADC Interface Data Offset Step Size Select	
	15	0	r/w	rx_adc_if_dat_ofst_sign_lane	ADC Interface Data Offset Sign Inverter Enable	
	14	0	r/w	RESERVED		
	13	0	r/w	rx_adc_if_eom_ofst_en_lane	ADC Interface EOM Offset Enable	
	[12:9]	4'h5	r/w	rx_adc_if_eom_ofst_mu_lane[3:0]	ADC Interface EOM Offset Step Size Select	
	8	0	r/w	rx_adc_if_eom_ofst_sign_lane	ADC Interface EOM Offset Sign Inverter Enable	
	7	0	r/w	rx_adc_if_ofst_load_lane	ADC Interface Offset External Value Load Enable	
	[6:0]	0	r/w	rx_adc_if_ofst_ext_lane[6:0]	ADC Interface Offset External Value	
						
	# addr = 0x290c			rx_adc_if_tgt_ctrl0	ADC Interface Gain Target Control 0	
	[31:25]	0	r/w	rx_adc_if_ext_sel_lane[6:0]	ADC Interface External Force ADC Select	
	24	0	r/w	rx_adc_if_target_en_lane	ADC Interface Target Gain Enable	
	23	0	r/w	rx_adc_if_target_ext_en_lane	ADC Interface Target Gain External Force Enable	
	22	0	r/w	rx_adc_if_target_sel_lane	ADC Interface Target Gain Input Select	
					0: Average of all active ADC	
					1: First ADC	
	[21:18]	4'h5	r/w	rx_adc_if_target_mu_lane[3:0]	ADC Interface Target Gain Step Size Select	
	[17:16]	0	r/w	rx_adc_if_target_avg_size_lane[1:0]	ADC Interface Target Gain Average Time	
					0: 1024 cycles	
					1: 512 cycles	
					2: 256 cycles	
					3: 128 cycles	
	15	0	r/w	rx_adc_if_target_load_lane	ADC Interface Target Gain External Value Load Enable	
	[14:0]	15'h1000	r/w	rx_adc_if_target_ext_lane[14:0]	ADC Interface Target Gain External Value	
						
	# addr = 0x2910			rx_adc_if_tgt_ctrl1	ADC Interface Gain Target Control 1	
	[31:15]	0	r/w	RESERVED		
	[14:0]	0	r	rx_adc_if_target_word_lane[14:0]	ADC Interface Target Gain Read Out	
						
	# addr = 0x2914			rx_adc_if_ave_rej_ctrl0	ADC Interface Average Rejection Control 0	
	31	1	r/w	rx_adc_if_ave_rej_en_lane	ADC Interface Average Rejection Enable	
	[30:28]	3'h7	r/w	rx_adc_if_ave_rej_mu_lane[2:0]	ADC Interface Average Rejection Step Size Select	
	27	0	r/w	rx_adc_if_ave_rej_sign_lane	ADC Interface Average Rejection Sign Inverter Enable	
	26	0	r/w	rx_adc_if_ave_rej_load_lane	ADC Interface Average Rejection External Value Load Enable	
	[25:21]	0	r/w	RESERVED		
	[20:0]	0	r/w	rx_adc_if_ave_rej_ext_lane[20:0]	ADC Interface Average Rejection External Value	
						
	# addr = 0x2918			rx_adc_if_ave_rej_ctrl1	ADC Interface Average Rejection Control 1	
	[31:22]	0	r/w	RESERVED		
	[21:0]	0	r	rx_adc_if_ave_rej_word_lane[21:0]	ADC Interface Average Rejection Read Out	
						
	# addr = 0x291c			rx_adc_if_agc_ctrl0	ADC Interface AGC Control0	
	31	0	r/w	rx_adc_if_agc_en_lane	ADC Interface AGC Enable	
	[30:29]	0	r/w	rx_adc_if_agc_rate_lane[1:0]	ADC Interface AGC Update Rate	
					0: 128 cycles	
					1: 256 cycles	
					2: 512 cycles	
					3: 1024 cycles	
	[28:16]	13'he00	r/w	rx_adc_if_agc_ref_lane[12:0]	ADC Interface AGC Gain Reference Value	
	[15:10]	0	r/w	RESERVED		
	[9:0]	10'hd	r/w	rx_adc_if_agc_th_lane[9:0]	ADC Interface AGC Gain Threshold Value	
						
	# addr = 0x2920			rx_adc_if_agc_ctrl1	ADC Interface AGC Control1	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h1f	r/w	rx_adc_if_agc_max_lane[4:0]	ADC Interface AGC Gain Max Value	
	[23:21]	0	r/w	RESERVED		
	[20:16]	0	r/w	rx_adc_if_agc_min_lane[4:0]	ADC Interface AGC Gain Min Value	
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	rx_adc_if_agc_load_lane	ADC Interface AGC Gain External Value Load Enable	
	[12:8]	0	r/w	rx_adc_if_agc_gain_ext_lane[4:0]	ADC Interface AGC Gain External Value	
	7	0	r/w	rx_adc_if_agc_clk_ext_lane	ADC Interface AGC Gain Clock External Value	
	6	0	r/w	rx_adc_if_agc_force_lane	ADC Interface AGC Gain Clock External Force Enable	
	5	0	r	rx_adc_if_agc_clk_lane	ADC Interface AGC Gain Clock Read Out	
	[4:0]	0	r	rx_adc_if_agc_gain_lane[4:0]	ADC Interface AGC Gain Read Out	
						
	# addr = 0x2924			rx_adc_if_clk_ctrl0	ADC Interface Clock Control0	
	[31:24]	8'hc	r/w	rx_adc_if_agc_clk_start_lane[7:0]	ADC Interface AGC Gain Clock Start Cycle	
	[23:16]	8'h18	r/w	rx_adc_if_agc_clk_end_lane[7:0]	ADC Interface AGC Gain Clock End Cycle	
	[15:13]	0	r/w	RESERVED		
	12	0	r/w	rx_adc_if_dp_lock_clk_on_lane	ADC Interface Data Gain Offset Lock Detector Clock Force On	
	11	1	r/w	rx_adc_if_dp_lock_clk_en_lane	ADC Interface Data Gain Offset Lock Detector Clock Enable	
	10	1	r/w	rx_adc_if_ep_dat_clk_en_lane	ADC Interface EOM Path Clock Enable	
	9	0	r/w	rx_adc_if_agc_clk_on_lane	ADC Interface AGC Clock Force On	
	8	1	r/w	rx_adc_if_agc_clk_en_lane	ADC Interface AGC Clock Enable	
	7	0	r/w	rx_adc_if_ave_rej_clk_on_lane	ADC Interface Average Rejection Clock Force On	
	6	1	r/w	rx_adc_if_ave_rej_clk_en_lane	ADC Interface Average Rejection Clock Enable	
	5	0	r/w	rx_adc_if_target_clk_on_lane	ADC Interface Target Clock Force On	
	4	1	r/w	rx_adc_if_target_clk_en_lane	ADC Interface Target Clock Enable	
	3	0	r/w	rx_adc_if_ep_ctrl_clk_on_lane	ADC Interface EOM Gain Offset Control Clock Force On	
	2	1	r/w	rx_adc_if_ep_ctrl_clk_en_lane	ADC Interface EOM Gain Offset Control Clock Enable	
	1	0	r/w	rx_adc_if_dp_ctrl_clk_on_lane	ADC Interface Data Gain Offset Control Clock Force On	
	0	1	r/w	rx_adc_if_dp_ctrl_clk_en_lane	ADC Interface Data Gain Offset Control Clock Enable	
						
	# addr = 0x2928			rx_adc_if_clk_ctrl1	ADC Interface Clock Control1	
	[31:0]	32'hffffffff	r/w	rx_adc_if_dp_dat_clk_en_lane[31:0]	ADC Interface Data Path Clock Enable	
						
	# addr = 0x292c			rx_adc_if_clk_ctrl2	ADC Interface Clock Control2	
	[31:0]	32'hffffffff	r/w	rx_adc_if_dp_dat_clk_en_lane[63:32]	ADC Interface Data Path Clock Enable	
						
	# addr = 0x2930			rx_adc_if_gain_read_out_reg0	ADC Interface Gain Read Out 0	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word0_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word1_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word2_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word3_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2934			rx_adc_if_gain_read_out_reg1	ADC Interface Gain Read Out 1	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word4_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word5_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word6_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word7_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2938			rx_adc_if_gain_read_out_reg2	ADC Interface Gain Read Out 2	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word8_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word9_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word10_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word11_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x293c			rx_adc_if_gain_read_out_reg3	ADC Interface Gain Read Out 3	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word12_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word13_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word14_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word15_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2940			rx_adc_if_gain_read_out_reg4	ADC Interface Gain Read Out 4	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word16_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word17_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word18_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word19_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2944			rx_adc_if_gain_read_out_reg5	ADC Interface Gain Read Out 5	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word20_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word21_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word22_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word23_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2948			rx_adc_if_gain_read_out_reg6	ADC Interface Gain Read Out 6	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word24_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word25_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word26_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word27_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x294c			rx_adc_if_gain_read_out_reg7	ADC Interface Gain Read Out 7	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word28_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word29_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word30_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word31_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2950			rx_adc_if_gain_read_out_reg8	ADC Interface Gain Read Out 8	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word32_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word33_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word34_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word35_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2954			rx_adc_if_gain_read_out_reg9	ADC Interface Gain Read Out 9	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word36_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word37_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word38_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word39_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2958			rx_adc_if_gain_read_out_reg10	ADC Interface Gain Read Out 10	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word40_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word41_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word42_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word43_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x295c			rx_adc_if_gain_read_out_reg11	ADC Interface Gain Read Out 11	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word44_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word45_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word46_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word47_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2960			rx_adc_if_gain_read_out_reg12	ADC Interface Gain Read Out 12	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word48_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word49_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word50_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word51_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2964			rx_adc_if_gain_read_out_reg13	ADC Interface Gain Read Out 13	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word52_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word53_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word54_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word55_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2968			rx_adc_if_gain_read_out_reg14	ADC Interface Gain Read Out 14	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word56_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word57_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word58_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word59_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x296c			rx_adc_if_gain_read_out_reg15	ADC Interface Gain Read Out 15	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_gain_word60_lane[6:0]	ADC Interface Gain Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_gain_word61_lane[6:0]	ADC Interface Gain Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_gain_word62_lane[6:0]	ADC Interface Gain Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word63_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2970			rx_adc_if_gain_read_out_reg16	ADC Interface Gain Read Out 16	
	[31:7]	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_gain_word64_lane[6:0]	ADC Interface Gain Read Out	
						
	# addr = 0x2974			rx_adc_if_ofst_read_out_reg0	ADC Interface Offset Read Out 0	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word0_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word1_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word2_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word3_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x2978			rx_adc_if_ofst_read_out_reg1	ADC Interface Offset Read Out 1	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word4_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word5_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word6_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word7_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x297c			rx_adc_if_ofst_read_out_reg2	ADC Interface Offset Read Out 2	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word8_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word9_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word10_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word11_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x2980			rx_adc_if_ofst_read_out_reg3	ADC Interface Offset Read Out 3	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word12_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word13_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word14_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word15_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x2984			rx_adc_if_ofst_read_out_reg4	ADC Interface Offset Read Out 4	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word16_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word17_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word18_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word19_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x2988			rx_adc_if_ofst_read_out_reg5	ADC Interface Offset Read Out 5	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word20_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word21_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word22_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word23_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x298c			rx_adc_if_ofst_read_out_reg6	ADC Interface Offset Read Out 6	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word24_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word25_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word26_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word27_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x2990			rx_adc_if_ofst_read_out_reg7	ADC Interface Offset Read Out 7	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word28_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word29_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word30_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word31_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x2994			rx_adc_if_ofst_read_out_reg8	ADC Interface Offset Read Out 8	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word32_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word33_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word34_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word35_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x2998			rx_adc_if_ofst_read_out_reg9	ADC Interface Offset Read Out 9	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word36_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word37_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word38_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word39_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x299c			rx_adc_if_ofst_read_out_reg10	ADC Interface Offset Read Out 10	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word40_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word41_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word42_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word43_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x29a0			rx_adc_if_ofst_read_out_reg11	ADC Interface Offset Read Out 11	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word44_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word45_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word46_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word47_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x29a4			rx_adc_if_ofst_read_out_reg12	ADC Interface Offset Read Out 12	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word48_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word49_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word50_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word51_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x29a8			rx_adc_if_ofst_read_out_reg13	ADC Interface Offset Read Out 13	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word52_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word53_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word54_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word55_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x29ac			rx_adc_if_ofst_read_out_reg14	ADC Interface Offset Read Out 14	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word56_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word57_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word58_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word59_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x29b0			rx_adc_if_ofst_read_out_reg15	ADC Interface Offset Read Out 15	
	31	0	r/w	RESERVED		
	[30:24]	0	r	rx_adc_if_ofst_word60_lane[6:0]	ADC Interface Offset Read Out	
	23	0	r/w	RESERVED		
	[22:16]	0	r	rx_adc_if_ofst_word61_lane[6:0]	ADC Interface Offset Read Out	
	15	0	r/w	RESERVED		
	[14:8]	0	r	rx_adc_if_ofst_word62_lane[6:0]	ADC Interface Offset Read Out	
	7	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word63_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x29b4			rx_adc_if_ofst_read_out_reg16	ADC Interface Offset Read Out 16	
	[31:7]	0	r/w	RESERVED		
	[6:0]	0	r	rx_adc_if_ofst_word64_lane[6:0]	ADC Interface Offset Read Out	
						
	# addr = 0x29c0			rx_adc_if_os_ctrl0	ADC Interface Oversample Control0	
	[31:11]	0	r/w	RESERVED		
	[10:8]	0	r/w	rx_adc_if_dat_gain_th_sel_lane[2:0]	ADC Interface Gain Track And Hold Select	
					Match with rx_adc_if_dat_gain_th_en_lane and rx_adc_if_dat_gain_ctrl_en_lane	
					0: 64 activated ADC	
					1: 32 activated ADC	
					2: 16 activated ADC	
					3: 8 activated ADC	
					4: 4 activated ADC	
					5: 2 activated ADC	
					Other: Reserved	
	[7:4]	4'hf	r/w	rx_adc_if_dat_gain_ctrl_en_lane[3:0]	ADC Interface Gain Control Enable	
	[3:0]	4'hf	r/w	rx_adc_if_dat_ofst_ctrl_en_lane[3:0]	ADC Interface Offset Control Enable	
						
	# addr = 0x29c4			rx_adc_if_os_ctrl1	ADC Interface Oversample Control1	
	[31:16]	16'hffff	r/w	rx_adc_if_dat_gain_th_en_lane[15:0]	ADC Interface Gain Control Track And Hold Enable	
	[15:0]	16'hffff	r/w	rx_adc_if_dat_ofst_th_en_lane[15:0]	ADC Interface Gain Control Track And Hold Enable	
						
	# addr = 0x29c8			rx_adc_if_protection0	ADC Interface Protection 0	
	[31:10]	0	r/w	RESERVED		
	9	1	r/w	rx_adc_if_dp_ctrl_sq_frez_en_lane	ADC Interface Data Path Control SQ Protection Freeze Enable	
	8	1	r/w	rx_adc_if_ep_ctrl_sq_frez_en_lane	ADC Interface EOM Path Control SQ Protection Freeze Enable	
	7	1	r/w	rx_adc_if_target_sq_frez_en_lane	ADC Interface Target SQ Protection Freeze Enable	
	6	1	r/w	rx_adc_if_ave_rej_sq_frez_en_lane	ADC Interface Average Rejection SQ Protection Freeze Enable	
	5	1	r/w	rx_adc_if_agc_sq_frez_en_lane	ADC Interface AGC SQ Protection Freeze Enable	
	4	1	r/w	rx_adc_if_dp_ctrl_pat_frez_en_lane	ADC Interface Data Path Control Pattern Protection Freeze Enable	
	3	1	r/w	rx_adc_if_ep_ctrl_pat_frez_en_lane	ADC Interface EOM Path Control Pattern Protection Freeze Enable	
	2	1	r/w	rx_adc_if_target_pat_frez_en_lane	ADC Interface Target Pattern Protection Freeze Enable	
	1	1	r/w	rx_adc_if_ave_rej_pat_frez_en_lane	ADC Interface Average Rejection Pattern Protection Freeze Enable	
	0	1	r/w	rx_adc_if_agc_pat_frez_en_lane	ADC Interface AGC Pattern Protection Freeze Enable	
						
	# addr = 0x29cc			rx_adc_gain_cal_lock_det_reg0	RX ADC Gain Lock Detectot Registers 0	
	[31:28]	4'h1	r/w	rx_adc_if_gain_lock_n2_lane[3:0]	Gain Lock Detection Decimation Average size shift: 2^N2	internal
	[27:24]	4'h1	r/w	rx_adc_if_gain_lock_n1_lane[3:0]	Gain Lock Detection Decimation size shift: Px2^N1 UI	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h4	r/w	rx_adc_if_gain_cnt_unlock_lane[3:0]	Gain Counter threshold to switch from lock to unlock	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h4	r/w	rx_adc_if_gain_cnt_lock_lane[5:0]	Gain Counter threshold to switch from unlock to lock	internal
	7	0	r/w	RESERVED		
	6	1'b0	r/w	rx_adc_if_gain_timer_pause_lane	Gain timer Pause	
	5	1'b0	r/w	rx_adc_if_gain_timer_reset_lane	Gain timer Reset	
	4	1'b0	r/w	rx_adc_if_gain_unlock_cnt_reset_lane	Gain Unlock Counter Reset	
	3	1'b0	r/w	rx_adc_if_gain_lock_cnt_reset_lane	Gain Lock Counter Reset	
	2	1'b0	r/w	rx_adc_if_gain_lock_mode_lane	Gain Lock mode	
	1	1'b0	r	rx_adc_if_gain_lock_det_lane	Gain Lock Status	internal
	0	1'b0	r/w	rx_adc_if_gain_lock_det_en_lane	Gain Lock Detection Enable	internal
						
	# addr = 0x29d0			rx_adc_gain_lock_det_reg1	RX ADC Gain Lock Detectot Registers 1	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'h199	r/w	rx_adc_if_gain_th_unlock_lane[11:0]	Gain Lock Detection U12.10, Threshold from lock to unlock	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h199	r/w	rx_adc_if_gain_th_lock_lane[11:0]	Gain Lock Detection U12.10, Threshold from unlock to lock	internal
						
	# addr = 0x29d4			rx_adc_gain_lock_det_reg2	RX ADC Gain Lock Detectot Registers 2	
	[31:16]	0	r/w	RESERVED		
	[15:8]	0	r	rx_adc_if_gain_unlock_cnt_lane[7:0]	Gain Unlock Number	
	[7:0]	0	r	rx_adc_if_gain_lock_cnt_lane[7:0]	Gain Lock Number	
						
	# addr = 0x29d8			rx_adc_gain_lock_det_reg3	RX ADC Gain Lock Detectot Registers 3	
	31	0	r	rx_adc_if_gain_lock_timeout_lane	Gain Lock Detection Time Out	
	[30:24]	0	r/w	RESERVED		
	[23:0]	24'hfff	r/w	rx_adc_if_gain_lock_timeout_cnt_lane[23:0]	Gain Lock Detection Time Out Counter	
						
	# addr = 0x29dc			rx_adc_gain_lock_det_reg4	RX Gain Lock Detectot Registers 4	
	[31:30]	0	r/w	rx_adc_if_gain_lock_mux_lane[1:0]	Data selection for offset lock detection	
					2'b00: data input 0/1/2/3 are used	
					2'b01: data input 0/2 are use	
					2'b10 : data 0 is used	
	[29:24]	0	r/w	RESERVED		
	[23:0]	0	r	rx_adc_if_gain_timer_cnt_lane[23:0]	Skew Calibration Timer Read Back Value	
						
	# addr = 0x29e0			rx_adc_ofst_cal_lock_det_reg0	RX ADC Offset Lock Detectot Registers 0	
	[31:28]	4'h1	r/w	rx_adc_if_ofst_lock_n2_lane[3:0]	Offset Lock Detection Decimation Average size shift: 2^N2	internal
	[27:24]	4'h1	r/w	rx_adc_if_ofst_lock_n1_lane[3:0]	Offset Lock Detection Decimation size shift: Px2^N1 UI	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h4	r/w	rx_adc_if_ofst_cnt_unlock_lane[3:0]	Offset Counter threshold to switch from lock to unlock	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h4	r/w	rx_adc_if_ofst_cnt_lock_lane[5:0]	Offset Counter threshold to switch from unlock to lock	internal
	7	0	r/w	RESERVED		
	6	1'b0	r/w	rx_adc_if_ofst_timer_pause_lane	Offset timer Pause	
	5	1'b0	r/w	rx_adc_if_ofst_timer_reset_lane	Offset timer Reset	
	4	1'b0	r/w	rx_adc_if_ofst_unlock_cnt_reset_lane	Offset Unlock Counter Reset	
	3	1'b0	r/w	rx_adc_if_ofst_lock_cnt_reset_lane	Offset Lock Counter Reset	
	2	1'b0	r/w	rx_adc_if_ofst_lock_mode_lane	Offset Lock mode	
	1	1'b0	r	rx_adc_if_ofst_lock_det_lane	Offset Lock Status	internal
	0	1'b0	r/w	rx_adc_if_ofst_lock_det_en_lane	Offset Lock Detection Enable	internal
						
	# addr = 0x29e4			rx_adc_ofst_lock_det_reg1	RX ADC Offset Lock Detectot Registers 1	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'h199	r/w	rx_adc_if_ofst_th_unlock_lane[11:0]	Gain Lock Detection U12.10, Threshold from lock to unlock	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h199	r/w	rx_adc_if_ofst_th_lock_lane[11:0]	Gain Lock Detection U12.10, Threshold from unlock to lock	internal
						
	# addr = 0x29e8			rx_adc_ofst_lock_det_reg2	RX ADC Offset Lock Detectot Registers 2	
	[31:16]	0	r/w	RESERVED		
	[15:8]	0	r	rx_adc_if_ofst_unlock_cnt_lane[7:0]	Offset Unlock Number	
	[7:0]	0	r	rx_adc_if_ofst_lock_cnt_lane[7:0]	Offset Lock Number	
						
	# addr = 0x29ec			rx_adc_ofst_lock_det_reg3	RX ADC Offset Lock Detectot Registers 3	
	31	0	r	rx_adc_if_ofst_lock_timeout_lane	Offset Lock Detection Time Out	
	[30:24]	0	r/w	RESERVED		
	[23:0]	24'hfff	r/w	rx_adc_if_ofst_lock_timeout_cnt_lane[23:0]	Offset Lock Detection Time Out Counter	
						
	# addr = 0x29f0			rx_adc_ofst_lock_det_reg4	RX ADC Offset Lock Detectot Registers 4	
	[31:30]	0	r/w	rx_adc_if_ofst_lock_mux_lane[1:0]	Data selection for offset lock detection	
					2'b00: data input 0/1/2/3 are used	
					2'b01: data input 0/2 are use	
					2'b10 : data 0 is used	
	[29:24]	0	r/w	RESERVED		
	[23:0]	0	r	rx_adc_if_ofst_timer_cnt_lane[23:0]	ADC Offset Timer Read Back Value	
						
	# addr = 0x2b00			rx_dp_reg0	RX DP Register	
	[31:0]	32'hffffffff	r/w	rx_dp_dat_clk_en_lane[31:0]	Rx Data Path Clock Enable	internal
						
	# addr = 0x2b04			rx_dp_reg1	RX DP Register	
	[31:0]	32'hffffffff	r/w	rx_dp_dat_clk_en_lane[63:32]	Rx Data Path Clock Enable	internal
						
	# addr = 0x2b08			rx_dp_reg2	RX DP Register	
	[31:4]	0	r/w	RESERVED		
	3	0	r/w	rx_dp_ls_buf_clk_on_lane	LMS Low-Speed Buffer Clock Enable Force On	internal
	2	1	r/w	rx_dp_ls_buf_clk_en_lane	LMS Low-Speed Buffer Clock Enable	internal
					0: Disable, Gate LMS Clock (Default)	
					1: Enable LMS Clock	
	1	0	r/w	rx_dp_buf_clk_on_lane	LMS Buffer Clock Enable Force On	internal
	0	1	r/w	rx_dp_buf_clk_en_lane	LMS Buffer Clock Enable	internal
					0: Disable, Gate LMS Clock (Default)	
					1: Enable LMS Clock	
						
	# addr = 0x2b18			rx_dp_reg3	RX DP Register	
	31	0	r/w	rx_dp_lms_ffe_pre8_clk_on_lane	LMS Clock Force	internal
	30	0	r/w	rx_dp_lms_ffe_pre7_clk_on_lane	LMS Clock Force	internal
	29	0	r/w	rx_dp_lms_ffe_pre6_clk_on_lane	LMS Clock Force	internal
	28	0	r/w	rx_dp_lms_ffe_pre5_clk_on_lane	LMS Clock Force	internal
	27	0	r/w	rx_dp_lms_ffe_pre4_clk_on_lane	LMS Clock Force	internal
	26	0	r/w	rx_dp_lms_ffe_pre3_clk_on_lane	LMS Clock Force	internal
	25	0	r/w	rx_dp_lms_ffe_pre2_clk_on_lane	LMS Clock Force	internal
	24	0	r/w	rx_dp_lms_ffe_pre1_clk_on_lane	LMS Clock Force	internal
	23	0	r/w	rx_dp_lms_ffe_pst20_clk_on_lane	LMS Clock Force	internal
	22	0	r/w	rx_dp_lms_ffe_pst19_clk_on_lane	LMS Clock Force	internal
	21	0	r/w	rx_dp_lms_ffe_pst18_clk_on_lane	LMS Clock Force	internal
	20	0	r/w	rx_dp_lms_ffe_pst17_clk_on_lane	LMS Clock Force	internal
	19	0	r/w	rx_dp_lms_ffe_pst16_clk_on_lane	LMS Clock Force	internal
	18	0	r/w	rx_dp_lms_ffe_pst15_clk_on_lane	LMS Clock Force	internal
	17	0	r/w	rx_dp_lms_ffe_pst14_clk_on_lane	LMS Clock Force	internal
	16	0	r/w	rx_dp_lms_ffe_pst13_clk_on_lane	LMS Clock Force	internal
	15	0	r/w	rx_dp_lms_ffe_pst12_clk_on_lane	LMS Clock Force	internal
	14	0	r/w	rx_dp_lms_ffe_pst11_clk_on_lane	LMS Clock Force	internal
	13	0	r/w	rx_dp_lms_ffe_pst10_clk_on_lane	LMS Clock Force	internal
	12	0	r/w	rx_dp_lms_ffe_pst9_clk_on_lane	LMS Clock Force	internal
	11	0	r/w	rx_dp_lms_ffe_pst8_clk_on_lane	LMS Clock Force	internal
	10	0	r/w	rx_dp_lms_ffe_pst7_clk_on_lane	LMS Clock Force	internal
	9	0	r/w	rx_dp_lms_ffe_pst6_clk_on_lane	LMS Clock Force	internal
	8	0	r/w	rx_dp_lms_ffe_pst5_clk_on_lane	LMS Clock Force	internal
	7	0	r/w	rx_dp_lms_ffe_pst4_clk_on_lane	LMS Clock Force	internal
	6	0	r/w	rx_dp_lms_ffe_pst3_clk_on_lane	LMS Clock Force	internal
	5	0	r/w	rx_dp_lms_ffe_pst2_clk_on_lane	LMS Clock Force	internal
	4	0	r/w	rx_dp_lms_ffe_pst1_clk_on_lane	LMS Clock Force	internal
	3	0	r/w	rx_dp_lms_blw_clk_on_lane	LMS Clock Force	internal
	2	0	r/w	rx_dp_lms_gain_clk_on_lane	LMS Clock Force	internal
	1	0	r/w	rx_dp_lms_dfe_clk_on_lane	LMS Clock Force	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x2b1c			rx_ffe_reg0	RX FFE Register	
	[31:24]	0	r/w	RESERVED		
	23	1	r/w	rx_dp_lms_blw_sq_frez_en_lane	LMS DP BLW SQ Freeze Enable	internal
	22	1	r/w	rx_dp_lms_gain_sq_frez_en_lane	LMS DP Gain SQ Freeze Enable	internal
	21	1	r/w	rx_dp_lms_dfe_sq_frez_en_lane	LMS DP DFE SQ Freeze Enable	internal
	20	1	r/w	rx_dp_lms_ffe_sq_frez_en_lane	LMS DP FFE SQ Freeze Enable	internal
	19	0	r/w	rx_dp_lms_blw_pat_frez_en_lane	LMS DP BLW Pattern Protection Freeze Enable	internal
	18	1	r/w	rx_dp_lms_gain_pat_frez_en_lane	LMS DP Gain Pattern Protection Freeze Enable	internal
	17	1	r/w	rx_dp_lms_dfe_pat_frez_en_lane	LMS DP DFE Pattern Protection Freeze Enable	internal
	16	1	r/w	rx_dp_lms_ffe_pat_frez_en_lane	LMS DP FFE Pattern Protection Freeze Enable	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	rx_dp_ffe_flt_sel_lane[5:0]	Rx FFE Floating Tap Selection	internal
	7	0	r/w	rx_dp_lms_ffe_flt8_clk_on_lane	LMS Clock Force	internal
	6	0	r/w	rx_dp_lms_ffe_flt7_clk_on_lane	LMS Clock Force	internal
	5	0	r/w	rx_dp_lms_ffe_flt6_clk_on_lane	LMS Clock Force	internal
	4	0	r/w	rx_dp_lms_ffe_flt5_clk_on_lane	LMS Clock Force	internal
	3	0	r/w	rx_dp_lms_ffe_flt4_clk_on_lane	LMS Clock Force	internal
	2	0	r/w	rx_dp_lms_ffe_flt3_clk_on_lane	LMS Clock Force	internal
	1	0	r/w	rx_dp_lms_ffe_flt2_clk_on_lane	LMS Clock Force	internal
	0	0	r/w	rx_dp_lms_ffe_flt1_clk_on_lane	LMS Clock Force	internal
						
	# addr = 0x2b20			rx_dfe_reg0	RX DFE Register	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	rx_dp_blind_error_en_lane	Rx Error Gen Blind Error Enable	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	rx_dp_dfe_delta_th_top_lane[4:0]	Rx DFE Top Threshold Delta	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	rx_dp_dfe_delta_th_mid_lane[4:0]	Rx DFE Middle Threshold Delta	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	rx_dp_dfe_delta_th_bot_lane[4:0]	Rx DFE Bottom Threshold Delta	internal
						
	# addr = 0x2b24			rx_dp_lms_reg0	RX DP LMS Common Register	
	31	0	r/w	rx_dp_lms_req_lane	LMS Request To Read Coefficient Out	internal
					0: Force coe_rd To Be Stable (Default)	
					1: coe_rd Keeps Changing During Accumulation	
	30	0	r/w	rx_dp_ffe_pre_flt_sel_lane	Select Pre5-Pre8 Or Pst24-Pst21	internal
	29	0	r/w	rx_dp_lms_top_ld_lane	Load External Value Into All LMS Modules	internal
	28	0	r/w	rx_dp_lms_top_en_lane	Synchronize All LMS Modules	internal
	27	0	r/w	rx_dp_lms_run_stop_en_lane	Enable LMS Run-Stop Machine	internal
	[26:22]	0	r/w	RESERVED		
	[21:16]	6'hb	r/w	rx_dp_lms_run_time_lane[5:0]	LMS Run-Stop Machine Run Time	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'hb	r/w	rx_dp_lms_stop_time_lane[5:0]	LMS Run-Stop Machine Stop Time	internal
	[7:4]	4'h5	r/w	rx_dp_lms_pre_run_time_lane[3:0]	LMS Buffer Pre-Run Time	internal
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x2b28			rx_dp_lms_blw_reg0	RX DP LMS BLW Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	rx_dp_lms_blw_mu_lane[3:0]	LMS Loop Gain	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	rx_dp_lms_blw_ext_lane[5:0]	LMS Coefficient External Value	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	rx_dp_lms_blw_coe_lane[5:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b2c			rx_dp_lms_gain_reg0	RX DP LMS Gain Register	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	rx_dp_lms_gain_ext_lane[10:4]	LMS Coefficient External Value	internal
	[23:20]	4'h0	r/w	rx_dp_lms_gain_ext_lane[3:0]	LMS Coefficient External Value	internal
	[19:16]	0	r/w	RESERVED		
	[15:12]	4'h5	r/w	rx_dp_lms_gain_mu_lane[3:0]	LMS Loop Gain	internal
	11	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_gain_coe_lane[10:8]	LMS Coefficient Read-Out Register	internal
	[7:0]	8'h0	r	rx_dp_lms_gain_coe_lane[7:0]	LMS Coefficient Read-Out Register	internal
						
	# addr = 0x2b30			rx_dp_lms_dfe_reg0	RX DP LMS DFE Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	rx_dp_lms_dfe_ext_lane[5:0]	LMS Coefficient External Value	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	rx_dp_lms_dfe_mu_lane[3:0]	LMS Loop Gain	internal
	[15:14]	2'h0	r/w	rx_dp_lms_dfe_sat_lane[1:0]	LMS DFE Saturation Select	internal
	[13:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	rx_dp_lms_dfe_coe_lane[5:0]	LMS Coefficient Read-Out Register	internal
						
	# addr = 0x2b34			rx_dp_lms_ffe_clk_en	RX DP LMS FFE Register	
	31	1	r/w	rx_dp_lms_ffe_pre8_clk_en_lane	LMS Clock Enable	internal
					0: Disable, Gate LMS Clock (Default)	
					1: Enable LMS Clock	
	30	1	r/w	rx_dp_lms_ffe_pre7_clk_en_lane	LMS Clock Enable	internal
	29	1	r/w	rx_dp_lms_ffe_pre6_clk_en_lane	LMS Clock Enable	internal
	28	1	r/w	rx_dp_lms_ffe_pre5_clk_en_lane	LMS Clock Enable	internal
	27	1	r/w	rx_dp_lms_ffe_pre4_clk_en_lane	LMS Clock Enable	internal
	26	1	r/w	rx_dp_lms_ffe_pre3_clk_en_lane	LMS Clock Enable	internal
	25	1	r/w	rx_dp_lms_ffe_pre2_clk_en_lane	LMS Clock Enable	internal
	24	1	r/w	rx_dp_lms_ffe_pre1_clk_en_lane	LMS Clock Enable	internal
	23	1	r/w	rx_dp_lms_ffe_pst20_clk_en_lane	LMS Clock Enable	internal
	22	1	r/w	rx_dp_lms_ffe_pst19_clk_en_lane	LMS Clock Enable	internal
	21	1	r/w	rx_dp_lms_ffe_pst18_clk_en_lane	LMS Clock Enable	internal
	20	1	r/w	rx_dp_lms_ffe_pst17_clk_en_lane	LMS Clock Enable	internal
	19	1	r/w	rx_dp_lms_ffe_pst16_clk_en_lane	LMS Clock Enable	internal
	18	1	r/w	rx_dp_lms_ffe_pst15_clk_en_lane	LMS Clock Enable	internal
	17	1	r/w	rx_dp_lms_ffe_pst14_clk_en_lane	LMS Clock Enable	internal
	16	1	r/w	rx_dp_lms_ffe_pst13_clk_en_lane	LMS Clock Enable	internal
	15	1	r/w	rx_dp_lms_ffe_pst12_clk_en_lane	LMS Clock Enable	internal
	14	1	r/w	rx_dp_lms_ffe_pst11_clk_en_lane	LMS Clock Enable	internal
	13	1	r/w	rx_dp_lms_ffe_pst10_clk_en_lane	LMS Clock Enable	internal
	12	1	r/w	rx_dp_lms_ffe_pst9_clk_en_lane	LMS Clock Enable	internal
	11	1	r/w	rx_dp_lms_ffe_pst8_clk_en_lane	LMS Clock Enable	internal
	10	1	r/w	rx_dp_lms_ffe_pst7_clk_en_lane	LMS Clock Enable	internal
	9	1	r/w	rx_dp_lms_ffe_pst6_clk_en_lane	LMS Clock Enable	internal
	8	1	r/w	rx_dp_lms_ffe_pst5_clk_en_lane	LMS Clock Enable	internal
	7	1	r/w	rx_dp_lms_ffe_pst4_clk_en_lane	LMS Clock Enable	internal
	6	1	r/w	rx_dp_lms_ffe_pst3_clk_en_lane	LMS Clock Enable	internal
	5	1	r/w	rx_dp_lms_ffe_pst2_clk_en_lane	LMS Clock Enable	internal
	4	1	r/w	rx_dp_lms_ffe_pst1_clk_en_lane	LMS Clock Enable	internal
	3	1	r/w	rx_dp_lms_blw_clk_en_lane	LMS Clock Enable	internal
	2	1	r/w	rx_dp_lms_gain_clk_en_lane	LMS Clock Enable	internal
	1	1	r/w	rx_dp_lms_dfe_clk_en_lane	LMS Clock Enable	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x2b38			rx_dp_lms_ffe_en	RX DP LMS FFE Register	
	31	1	r/w	rx_dp_lms_ffe_pre8_en_lane	LMS Enable	internal
					0: Freeze LMS Functionality (Default)	
					1: Enable LMS	
	30	1	r/w	rx_dp_lms_ffe_pre7_en_lane	LMS Enable	internal
	29	1	r/w	rx_dp_lms_ffe_pre6_en_lane	LMS Enable	internal
	28	1	r/w	rx_dp_lms_ffe_pre5_en_lane	LMS Enable	internal
	27	1	r/w	rx_dp_lms_ffe_pre4_en_lane	LMS Enable	internal
	26	1	r/w	rx_dp_lms_ffe_pre3_en_lane	LMS Enable	internal
	25	1	r/w	rx_dp_lms_ffe_pre2_en_lane	LMS Enable	internal
	24	1	r/w	rx_dp_lms_ffe_pre1_en_lane	LMS Enable	internal
	23	1	r/w	rx_dp_lms_ffe_pst20_en_lane	LMS Enable	internal
	22	1	r/w	rx_dp_lms_ffe_pst19_en_lane	LMS Enable	internal
	21	1	r/w	rx_dp_lms_ffe_pst18_en_lane	LMS Enable	internal
	20	1	r/w	rx_dp_lms_ffe_pst17_en_lane	LMS Enable	internal
	19	1	r/w	rx_dp_lms_ffe_pst16_en_lane	LMS Enable	internal
	18	1	r/w	rx_dp_lms_ffe_pst15_en_lane	LMS Enable	internal
	17	1	r/w	rx_dp_lms_ffe_pst14_en_lane	LMS Enable	internal
	16	1	r/w	rx_dp_lms_ffe_pst13_en_lane	LMS Enable	internal
	15	1	r/w	rx_dp_lms_ffe_pst12_en_lane	LMS Enable	internal
	14	1	r/w	rx_dp_lms_ffe_pst11_en_lane	LMS Enable	internal
	13	1	r/w	rx_dp_lms_ffe_pst10_en_lane	LMS Enable	internal
	12	1	r/w	rx_dp_lms_ffe_pst9_en_lane	LMS Enable	internal
	11	1	r/w	rx_dp_lms_ffe_pst8_en_lane	LMS Enable	internal
	10	1	r/w	rx_dp_lms_ffe_pst7_en_lane	LMS Enable	internal
	9	1	r/w	rx_dp_lms_ffe_pst6_en_lane	LMS Enable	internal
	8	1	r/w	rx_dp_lms_ffe_pst5_en_lane	LMS Enable	internal
	7	1	r/w	rx_dp_lms_ffe_pst4_en_lane	LMS Enable	internal
	6	1	r/w	rx_dp_lms_ffe_pst3_en_lane	LMS Enable	internal
	5	1	r/w	rx_dp_lms_ffe_pst2_en_lane	LMS Enable	internal
	4	1	r/w	rx_dp_lms_ffe_pst1_en_lane	LMS Enable	internal
	3	1	r/w	rx_dp_lms_blw_en_lane	LMS Enable	internal
	2	1	r/w	rx_dp_lms_gain_en_lane	LMS Enable	internal
	1	1	r/w	rx_dp_lms_dfe_en_lane	LMS Enable	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x2b3c			rx_dp_lms_ffe_ld	RX DP LMS FFE Register	
	31	1	r/w	rx_dp_lms_ffe_pre8_ld_lane	LMS Load	internal
	30	1	r/w	rx_dp_lms_ffe_pre7_ld_lane	LMS Load	internal
	29	1	r/w	rx_dp_lms_ffe_pre6_ld_lane	LMS Load	internal
	28	1	r/w	rx_dp_lms_ffe_pre5_ld_lane	LMS Load	internal
	27	1	r/w	rx_dp_lms_ffe_pre4_ld_lane	LMS Load	internal
	26	1	r/w	rx_dp_lms_ffe_pre3_ld_lane	LMS Load	internal
	25	1	r/w	rx_dp_lms_ffe_pre2_ld_lane	LMS Load	internal
	24	1	r/w	rx_dp_lms_ffe_pre1_ld_lane	LMS Load	internal
	23	1	r/w	rx_dp_lms_ffe_pst20_ld_lane	LMS Load	internal
	22	1	r/w	rx_dp_lms_ffe_pst19_ld_lane	LMS Load	internal
	21	1	r/w	rx_dp_lms_ffe_pst18_ld_lane	LMS Load	internal
	20	1	r/w	rx_dp_lms_ffe_pst17_ld_lane	LMS Load	internal
	19	1	r/w	rx_dp_lms_ffe_pst16_ld_lane	LMS Load	internal
	18	1	r/w	rx_dp_lms_ffe_pst15_ld_lane	LMS Load	internal
	17	1	r/w	rx_dp_lms_ffe_pst14_ld_lane	LMS Load	internal
	16	1	r/w	rx_dp_lms_ffe_pst13_ld_lane	LMS Load	internal
	15	1	r/w	rx_dp_lms_ffe_pst12_ld_lane	LMS Load	internal
	14	1	r/w	rx_dp_lms_ffe_pst11_ld_lane	LMS Load	internal
	13	1	r/w	rx_dp_lms_ffe_pst10_ld_lane	LMS Load	internal
	12	1	r/w	rx_dp_lms_ffe_pst9_ld_lane	LMS Load	internal
	11	1	r/w	rx_dp_lms_ffe_pst8_ld_lane	LMS Load	internal
	10	1	r/w	rx_dp_lms_ffe_pst7_ld_lane	LMS Load	internal
	9	1	r/w	rx_dp_lms_ffe_pst6_ld_lane	LMS Load	internal
	8	1	r/w	rx_dp_lms_ffe_pst5_ld_lane	LMS Load	internal
	7	1	r/w	rx_dp_lms_ffe_pst4_ld_lane	LMS Load	internal
	6	1	r/w	rx_dp_lms_ffe_pst3_ld_lane	LMS Load	internal
	5	1	r/w	rx_dp_lms_ffe_pst2_ld_lane	LMS Load	internal
	4	1	r/w	rx_dp_lms_ffe_pst1_ld_lane	LMS Load	internal
	3	1	r/w	rx_dp_lms_blw_ld_lane	Load External Value Into LMS Coefficient	internal
	2	1	r/w	rx_dp_lms_gain_ld_lane	Load External Value Into LMS Coefficient	internal
	1	1	r/w	rx_dp_lms_dfe_ld_lane	Load External Value Into LMS Coefficient	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x2b40			rx_dp_lms_ffe_inv	RX DP LMS FFE Register	
	31	0	r/w	rx_dp_lms_ffe_pre8_inv_lane	Revert LMS Loop Gain Sign	internal
	30	0	r/w	rx_dp_lms_ffe_pre7_inv_lane	Revert LMS Loop Gain Sign	internal
	29	0	r/w	rx_dp_lms_ffe_pre6_inv_lane	Revert LMS Loop Gain Sign	internal
	28	0	r/w	rx_dp_lms_ffe_pre5_inv_lane	Revert LMS Loop Gain Sign	internal
	27	0	r/w	rx_dp_lms_ffe_pre4_inv_lane	Revert LMS Loop Gain Sign	internal
	26	0	r/w	rx_dp_lms_ffe_pre3_inv_lane	Revert LMS Loop Gain Sign	internal
	25	0	r/w	rx_dp_lms_ffe_pre2_inv_lane	Revert LMS Loop Gain Sign	internal
	24	0	r/w	rx_dp_lms_ffe_pre1_inv_lane	Revert LMS Loop Gain Sign	internal
	23	0	r/w	rx_dp_lms_ffe_pst20_inv_lane	Revert LMS Loop Gain Sign	internal
	22	0	r/w	rx_dp_lms_ffe_pst19_inv_lane	Revert LMS Loop Gain Sign	internal
	21	0	r/w	rx_dp_lms_ffe_pst18_inv_lane	Revert LMS Loop Gain Sign	internal
	20	0	r/w	rx_dp_lms_ffe_pst17_inv_lane	Revert LMS Loop Gain Sign	internal
	19	0	r/w	rx_dp_lms_ffe_pst16_inv_lane	Revert LMS Loop Gain Sign	internal
	18	0	r/w	rx_dp_lms_ffe_pst15_inv_lane	Revert LMS Loop Gain Sign	internal
	17	0	r/w	rx_dp_lms_ffe_pst14_inv_lane	Revert LMS Loop Gain Sign	internal
	16	0	r/w	rx_dp_lms_ffe_pst13_inv_lane	Revert LMS Loop Gain Sign	internal
	15	0	r/w	rx_dp_lms_ffe_pst12_inv_lane	Revert LMS Loop Gain Sign	internal
	14	0	r/w	rx_dp_lms_ffe_pst11_inv_lane	Revert LMS Loop Gain Sign	internal
	13	0	r/w	rx_dp_lms_ffe_pst10_inv_lane	Revert LMS Loop Gain Sign	internal
	12	0	r/w	rx_dp_lms_ffe_pst9_inv_lane	Revert LMS Loop Gain Sign	internal
	11	0	r/w	rx_dp_lms_ffe_pst8_inv_lane	Revert LMS Loop Gain Sign	internal
	10	0	r/w	rx_dp_lms_ffe_pst7_inv_lane	Revert LMS Loop Gain Sign	internal
	9	0	r/w	rx_dp_lms_ffe_pst6_inv_lane	Revert LMS Loop Gain Sign	internal
	8	0	r/w	rx_dp_lms_ffe_pst5_inv_lane	Revert LMS Loop Gain Sign	internal
	7	0	r/w	rx_dp_lms_ffe_pst4_inv_lane	Revert LMS Loop Gain Sign	internal
	6	0	r/w	rx_dp_lms_ffe_pst3_inv_lane	Revert LMS Loop Gain Sign	internal
	5	0	r/w	rx_dp_lms_ffe_pst2_inv_lane	Revert LMS Loop Gain Sign	internal
	4	0	r/w	rx_dp_lms_ffe_pst1_inv_lane	Revert LMS Loop Gain Sign	internal
	3	0	r/w	rx_dp_lms_blw_inv_lane	Revert LMS Loop Gain Sign	internal
	2	0	r/w	rx_dp_lms_gain_inv_lane	Revert LMS Loop Gain Sign	internal
	1	0	r/w	rx_dp_lms_dfe_inv_lane	Revert LMS Loop Gain Sign	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x2b44			rx_dp_lms_ffe_mu	RX DP LMS FFE Register	
	[31:28]	4'h5	r/w	rx_dp_lms_ffe_pre_all_mu_lane[3:0]	LMS Loop Gain	internal
	[27:24]	4'h5	r/w	rx_dp_lms_ffe_pre1_mu_lane[3:0]	LMS Loop Gain	internal
	[23:20]	4'h5	r/w	rx_dp_lms_ffe_pst1_mu_lane[3:0]	LMS Loop Gain	internal
	[19:16]	4'h5	r/w	rx_dp_lms_ffe_pst_all_mu_lane[3:0]	LMS Loop Gain	internal
	[15:12]	4'h5	r/w	rx_dp_lms_ffe_flt_mu_lane[3:0]	LMS Loop Gain	internal
	[11:0]	0	r/w	RESERVED		
						
	# addr = 0x2b48			rx_dp_lms_ffe_reg2	RX DP LMS FFER Register	
	31	1	r/w	rx_dp_lms_ffe_flt8_clk_en_lane	LMS Clock Enable	internal
					0: Disable, Gate LMS Clock (Default)	
					1: Enable LMS Clock	
	30	1	r/w	rx_dp_lms_ffe_flt7_clk_en_lane	LMS Clock Enable	internal
	29	1	r/w	rx_dp_lms_ffe_flt6_clk_en_lane	LMS Clock Enable	internal
	28	1	r/w	rx_dp_lms_ffe_flt5_clk_en_lane	LMS Clock Enable	internal
	27	1	r/w	rx_dp_lms_ffe_flt4_clk_en_lane	LMS Clock Enable	internal
	26	1	r/w	rx_dp_lms_ffe_flt3_clk_en_lane	LMS Clock Enable	internal
	25	1	r/w	rx_dp_lms_ffe_flt2_clk_en_lane	LMS Clock Enable	internal
	24	1	r/w	rx_dp_lms_ffe_flt1_clk_en_lane	LMS Clock Enable	internal
	23	1	r/w	rx_dp_lms_ffe_flt8_en_lane	LMS Enable	internal
					0: Freeze LMS Functionality (Default)	
					1: Enable LMS	
	22	1	r/w	rx_dp_lms_ffe_flt7_en_lane	LMS Enable	internal
	21	1	r/w	rx_dp_lms_ffe_flt6_en_lane	LMS Enable	internal
	20	1	r/w	rx_dp_lms_ffe_flt5_en_lane	LMS Enable	internal
	19	1	r/w	rx_dp_lms_ffe_flt4_en_lane	LMS Enable	internal
	18	1	r/w	rx_dp_lms_ffe_flt3_en_lane	LMS Enable	internal
	17	1	r/w	rx_dp_lms_ffe_flt2_en_lane	LMS Enable	internal
	16	1	r/w	rx_dp_lms_ffe_flt1_en_lane	LMS Enable	internal
	15	1	r/w	rx_dp_lms_ffe_flt8_ld_lane	LMS Load	internal
	14	1	r/w	rx_dp_lms_ffe_flt7_ld_lane	LMS Load	internal
	13	1	r/w	rx_dp_lms_ffe_flt6_ld_lane	LMS Load	internal
	12	1	r/w	rx_dp_lms_ffe_flt5_ld_lane	LMS Load	internal
	11	1	r/w	rx_dp_lms_ffe_flt4_ld_lane	LMS Load	internal
	10	1	r/w	rx_dp_lms_ffe_flt3_ld_lane	LMS Load	internal
	9	1	r/w	rx_dp_lms_ffe_flt2_ld_lane	LMS Load	internal
	8	1	r/w	rx_dp_lms_ffe_flt1_ld_lane	LMS Load	internal
	7	0	r/w	rx_dp_lms_ffe_flt8_inv_lane	Revert LMS Loop Gain Sign	internal
	6	0	r/w	rx_dp_lms_ffe_flt7_inv_lane	Revert LMS Loop Gain Sign	internal
	5	0	r/w	rx_dp_lms_ffe_flt6_inv_lane	Revert LMS Loop Gain Sign	internal
	4	0	r/w	rx_dp_lms_ffe_flt5_inv_lane	Revert LMS Loop Gain Sign	internal
	3	0	r/w	rx_dp_lms_ffe_flt4_inv_lane	Revert LMS Loop Gain Sign	internal
	2	0	r/w	rx_dp_lms_ffe_flt3_inv_lane	Revert LMS Loop Gain Sign	internal
	1	0	r/w	rx_dp_lms_ffe_flt2_inv_lane	Revert LMS Loop Gain Sign	internal
	0	0	r/w	rx_dp_lms_ffe_flt1_inv_lane	Revert LMS Loop Gain Sign	internal
						
	# addr = 0x2b4c			rx_dp_lms_ffe_reg3	RX DP LMS FFE Register	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	rx_dp_lms_ffe_pre1_ext_lane[6:0]	LMS Coefficient External Value	internal
	[23:15]	0	r/w	RESERVED		
	[14:8]	7'h0	r	rx_dp_lms_ffe_pre1_coe_lane[6:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b50			rx_dp_lms_ffe_reg4	RX DP LMS FFE Register	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	rx_dp_lms_ffe_pre2_ext_lane[4:0]	LMS Coefficient External Value	internal
	[23:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	rx_dp_lms_ffe_pre2_coe_lane[4:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b54			rx_dp_lms_ffe_reg5	RX DP LMS FFE Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	rx_dp_lms_ffe_pre3_ext_lane[3:0]	LMS Coefficient External Value	internal
	[23:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	rx_dp_lms_ffe_pre3_coe_lane[3:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b58			rx_dp_lms_ffe_reg6	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pre4_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pre4_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b5c			rx_dp_lms_ffe_reg7	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pre5_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pre5_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b60			rx_dp_lms_ffe_reg8	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pre6_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pre6_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b64			rx_dp_lms_ffe_reg9	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pre7_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pre7_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b68			rx_dp_lms_ffe_reg10	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pre8_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pre8_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b6c			rx_dp_lms_ffe_reg11	RX DP LMS FFE Register	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	rx_dp_lms_ffe_pst1_ext_lane[6:0]	LMS Coefficient External Value	internal
	[23:15]	0	r/w	RESERVED		
	[14:8]	7'h0	r	rx_dp_lms_ffe_pst1_coe_lane[6:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b70			rx_dp_lms_ffe_reg12	RX DP LMS FFE Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	rx_dp_lms_ffe_pst2_ext_lane[5:0]	LMS Coefficient External Value	internal
	[23:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	rx_dp_lms_ffe_pst2_coe_lane[5:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b74			rx_dp_lms_ffe_reg13	RX DP LMS FFE Register	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	rx_dp_lms_ffe_pst3_ext_lane[4:0]	LMS Coefficient External Value	internal
	[23:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	rx_dp_lms_ffe_pst3_coe_lane[4:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b78			rx_dp_lms_ffe_reg14	RX DP LMS FFE Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	rx_dp_lms_ffe_pst4_ext_lane[3:0]	LMS Coefficient External Value	internal
	[23:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	rx_dp_lms_ffe_pst4_coe_lane[3:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b7c			rx_dp_lms_ffe_reg15	RX DP LMS FFE Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	rx_dp_lms_ffe_pst5_ext_lane[3:0]	LMS Coefficient External Value	internal
	[23:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	rx_dp_lms_ffe_pst5_coe_lane[3:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b80			rx_dp_lms_ffe_reg16	RX DP LMS FFE Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	rx_dp_lms_ffe_pst6_ext_lane[3:0]	LMS Coefficient External Value	internal
	[23:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	rx_dp_lms_ffe_pst6_coe_lane[3:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b84			rx_dp_lms_ffe_reg17	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst7_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst7_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b88			rx_dp_lms_ffe_reg18	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst8_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst8_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b8c			rx_dp_lms_ffe_reg19	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst9_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst9_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b90			rx_dp_lms_ffe_reg20	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst10_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst10_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b94			rx_dp_lms_ffe_reg21	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst11_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst11_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b98			rx_dp_lms_ffe_reg22	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst12_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst12_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2b9c			rx_dp_lms_ffe_reg23	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst13_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst13_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2ba0			rx_dp_lms_ffe_reg24	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst14_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst14_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2ba4			rx_dp_lms_ffe_reg25	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst15_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst15_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2ba8			rx_dp_lms_ffe_reg26	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst16_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst16_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bac			rx_dp_lms_ffe_reg27	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst17_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst17_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bb0			rx_dp_lms_ffe_reg28	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst18_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst18_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bb4			rx_dp_lms_ffe_reg29	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst19_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst19_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bb8			rx_dp_lms_ffe_reg30	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_pst20_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_pst20_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bbc			rx_dp_lms_ffe_reg31	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt1_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt1_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bc0			rx_dp_lms_ffe_reg32	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt2_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt2_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bc4			rx_dp_lms_ffe_reg33	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt3_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt3_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bc8			rx_dp_lms_ffe_reg34	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt4_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt4_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bcc			rx_dp_lms_ffe_reg35	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt5_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt5_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bd0			rx_dp_lms_ffe_reg36	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt6_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt6_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bd4			rx_dp_lms_ffe_reg37	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt7_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt7_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bd8			rx_dp_lms_ffe_reg38	RX DP LMS FFE Register	
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	rx_dp_lms_ffe_flt8_ext_lane[2:0]	LMS Coefficient External Value	internal
	[23:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r	rx_dp_lms_ffe_flt8_coe_lane[2:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x2bf0			rx_dp_gb_ctrl_reg0	Rx Data Path Gearbox Control Register 0	
	31	0	r/w	fifo_en_force_lane	Rx Data Gearbox FIFO Enable Force	
					0: logic is used to enable the FIFO	
					1: register is used to enable the FIFO	
	30	0	r/w	fifo_en_lane	Rx Data Gearbox FIFO Enable	internal
					0: disabled	
					1: enabled	
	29	0	r/w	fifo_rd_delay_lane	Rx Data Gearbox FIFO Read Enable Delay	internal
					0: read enable is the double sync of write enable	
					1: read enable is the double sync of the delayed write enable	
	28	0	r/w	width_convt1_en_force_lane	Rx Data Gearbox Width Converter 1 Enable Force	
					0: logic is used to enable the width converter 1	
					1: register is used to enable the width converter 1	
	27	0	r/w	width_convt1_en_lane	Rx Data Gearbox Width Converter 1 Enable	internal
					0: disabled	
					1: enabled	
	26	0	r/w	width_convt2_en_force_lane	Rx Data Gearbox Width Converter 2 Enable Force	
					0: logic is used to enable the width converter 2	
					1: register is used to enable the width converter 2	
	25	0	r/w	width_convt2_en_lane	Rx Data Gearbox Width Converter 2 Enable	internal
					0: disabled	
					1: enabled	
	24	0	r/w	width_convt_en_force_lane	Rx Data Gearbox Width Converter Enable Force	
					0: logic is used to enable the width converter	
					1: register is used to enable the width converter	
	23	0	r/w	width_convt_en_lane	Rx Data Gearbox Width Converter Enable	internal
					0: disabled	
					1: enabled	
	[22:0]	0	r/w	RESERVED		
						
	# addr = 0x2bf4			rx_dp_gb_ctrl_reg1	Rx Data Path Gearbox Control Register 1	
	31	1	r/w	rx_gb_rst_lane	Rx Data Gearbox Reset	internal
					0: normal	
					1: reset	
	30	0	r/w	rx_gb_rxclk_on_lane	Rx Data Gearbox Rx Clock On	internal
					0: whether clock is on or off depends on the clock gating design	
					1: clock is always on	
	29	1	r/w	rx_gb_rxclk_en_lane	Rx Data Gearbox Rx Clock Enable	internal
					0: clock is gated	
					1: whether clock is on or off depends on the clock gating design	
	28	0	r/w	rx_gb_adcclk_on_lane	Rx Data Gearbox ADC Clock On	internal
					0: whether clock is on or off depends on the clock gating design	
					1: clock is always on	
	27	1	r/w	rx_gb_adcclk_en_lane	Rx Data Gearbox ADC Clock Enable	internal
					0: clock is gated	
					1: whether clock is on or off depends on the clock gating design	
	26	0	r/w	rx_gb_fifo_wr_clk_on_lane	Rx Data Gearbox FIFO Write Clock On	internal
					0: whether clock is on or off depends on the clock gating design	
					1: clock is always on	
	25	1	r/w	rx_gb_fifo_wr_clk_en_lane	Rx Data Gearbox FIFO Write Clock Enable	internal
					0: clock is gated	
					1: whether clock is on or off depends on the clock gating design	
	24	0	r/w	rx_gb_fifo_rd_clk_on_lane	Rx Data Gearbox FIFO Read Clock On	internal
					0: whether clock is on or off depends on the clock gating design	
					1: clock is always on	
	23	1	r/w	rx_gb_fifo_rd_clk_en_lane	Rx Data Gearbox FIFO Read Clock Enable	internal
					0: clock is gated	
					1: whether clock is on or off depends on the clock gating design	
	22	0	r/w	rx_gb_convt1_adcclk_on_lane	Rx Data Gearbox Width Converter 1 Clock On	internal
					0: whether clock is on or off depends on the clock gating design	
					1: clock is always on	
	21	1	r/w	rx_gb_convt1_adcclk_en_lane	Rx Data Gearbox Width Converter 1 Clock Enable	internal
					0: clock is gated	
					1: whether clock is on or off depends on the clock gating design	
	20	0	r/w	rx_gb_convt_rxclk_on_lane	Rx Data Gearbox Width Converter Clock On	internal
					0: whether clock is on or off depends on the clock gating design	
					1: clock is always on	
	19	1	r/w	rx_gb_convt_rxclk_en_lane	Rx Data Gearbox Width Converter Clock Enable	internal
					0: clock is gated	
					1: whether clock is on or off depends on the clock gating design	
	[18:0]	0	r/w	RESERVED		
						
	# addr = 0x3700			cdr_lock_reg0_lane	RX DTL CDR Lock Register0	
	[31:28]	4'h6	r/w	rx_ph_ted_avg_n1_lane[3:0]	Rx Phase TED Average Counter N1	internal
	[27:24]	4'h4	r/w	rx_ph_ted_dev_n2_lane[3:0]	Rx Phase TED Deviation Counter N1	internal
	[23:18]	6'h32	r/w	rx_ph_cnt_lock_lane[5:0]	Rx Phase Counter For Lock	internal
	[17:16]	2'h2	r/w	rx_ph_cnt_unlock_lane[1:0]	Rx Phase Counter For Unlock	internal
	15	0	r	RX_PH_LOCK_LANE	Rx Phase Lock Indicator	
	14	0	r/w	rx_ph_lock_en_lane	Rx Phase Lock Enable	Internal
	[13:12]	2'h1	r/w	rx_cdr_lock_det_sel_lane[1:0]	Rx CDR Lock Detection Select	Internal
					Decided the lock detection output function:	
					2'b00: Phase loop is lock.	
					2'b01: Frequency loop is lock.	
					2'b10: Both phase loop and frequency loop are lock.	
					2'b11: From register rx_cdr_lock_det	
	11	0	r/w	rx_cdr_lock_det_lane	Rx CDR Lock	internal
	10	0	r	RX_CDR_LOCK_LANE	Rx Phase Lock Indicator	
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0x3704			cdr_lock_reg1_lane	RX DTL CDR Lock Register1	
	[31:24]	8'h18	r/w	rx_ph_th1_lock_lane[7:0]	Rx Phase Threshold1 For Lock	internal
	[23:16]	8'h18	r/w	rx_ph_th1_unlock_lane[7:0]	Rx Phase Threshold1 For Unlock	internal
	[15:8]	8'h34	r/w	rx_ph_th2_lock_lane[7:0]	Rx Phase Threshold2 For Lock	internal
	[7:0]	8'h34	r/w	rx_ph_th2_unlock_lane[7:0]	Rx Phase Threshold2 For Unlock	internal
						
	# addr = 0x3708			dtl_ctrl_reg0_lane	RX DTL Control Register0	
	[31:24]	8'h0	r/w	rx_dtl_ph_ofst_lane[7:0]	Rx DTL Phase Offset	internal
	[23:20]	4'h0	r/w	rx_dtl_ted_ofst_lane[3:0]	Rx DTL TED Offset	internal
	19	0	r/w	rx_dtl_ph_ofst_valid_lane	Rx DTL Phase Offset Valid	internal
	18	0	r/w	rx_dtl_slow_ted_sign_lane	Rx DTL Low Speed TED Sign Polarity	internal
	17	0	r/w	rx_dtl_ted_sign_lane	Rx DTL High Speed TED Sign Polarity	internal
	16	0	r/w	RESERVED		internal
	[15:0]	16'h0	r/w	RX_DTL_FREQ_OFST_LANE[15:0]	Rx DTL Frequency Offset	
						
	# addr = 0x370c			dtl_lpf_reg0_lane	RX DTL Low Pass Filter Register0	
	[31:29]	3'h0	r/w	rx_dtl_lpf_kp_frac_lane[2:0]	Rx DTL LPF Proportional Fractional Bits	
	[28:25]	4'h7	r/w	rx_dtl_lpf_kp_shift_lane[3:0]	Rx DTL LPF Proportional Path Shift	internal
	24	1	r/w	rx_dtl_lpf_kp_en_lane	Rx DTL LPF Proportional Path Enable	internal
	[23:19]	5'h9	r/w	rx_dtl_lpf_ki_shift_lane[4:0]	Rx DTL LPF Integral Path Factor	internal
	18	1	r/w	rx_dtl_lpf_ki_en_lane	Rx DTL LPF Integral Path Enable	internal
	17	0	r/w	rx_dtl_lpf_ki_frac_lane	Rx DTL LPF Integral Fractional Bits	internal
	16	0	r/w	rx_dtl_lpf_frz_lane	Rx DTL LPF Freeze	internal
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x3710			cdr_lock_reg2_lane	RX DTL CDR Lock Register2	
	[31:26]	6'h8	r/w	rx_freq_det_cnt_lock_lane[5:0]	Rx Phase Frequency Detect Counter For Lock	internal
	[25:24]	2'h2	r/w	rx_freq_det_cnt_unlock_lane[1:0]	Rx Phase Frequency Detect Counter For Unlock	internal
	[23:20]	4'ha	r/w	rx_freq_det_dec_n1_lane[3:0]	Rx Phase Frequency Different Decimation Size N1	internal
	[19:16]	4'h8	r/w	rx_freq_det_avg_n2_lane[3:0]	Rx Phase Frequency Different Average Counter N2	internal
	15	0	r	RX_FREQ_LOCK_LANE	Rx Frequency Track Lock	
	14	1	r/w	rx_freq_det_mode_lane	Rx Frequency Track Lock mode	internal
	[13:0]	0	r/w	RESERVED		
						
	# addr = 0x3714			cdr_lock_reg3_lane	RX DTL CDR Lock Register3	
	[31:16]	16'h80	r/w	rx_freq_det_th1_lock_lane[15:0]	Rx Phase Frequency Detect Threshold1 For Lock	internal
	[15:0]	16'h80	r/w	rx_freq_det_th1_unlock_lane[15:0]	Rx Phase Frequency Detect Threshold1 For Unlock	internal
						
	# addr = 0x3718			dtl_lpf_reg1_lane	RX DTL Low Pass Filter Register1	
	[31:25]	7'h10	r/w	rx_dtl_clamping_val_lane[6:0]	DTL Clamping Value	internal
					Unit is 15.25ppm. Unsigned.	
	24	0	r/w	rx_dtl_floop_frz_lane	DTL Frequency Loop Freeze	internal
	[23:22]	2'h3	r/w	dtl_clamp_rst_mode_lane[1:0]	DTL Clamping Reset Mode	internal
					When dtl_clamping_en_lane = 0 , frequency offset is reset to:	
					2'b00: back to 0.	
					2'b01: clamp by register reg_rx_dtl_freq_ofst	
					2'b10: wrap around within two clamping value	
					2'b11: wrap around within all range	
	21	0	r/w	rx_dtl_clamping_en_lane	DTL Clamping Enable	internal
	20	0	r/w	clear_dtl_clamping_triggered_lane	Clear DTL Clamping Triggered	internal
	19	0	r	dtl_clamping_triggered_lane	DTL Clamping Triggered	internal
	18	1	r/w	DTL_SQ_DET_POFST_EN_LANE	SQ Detect Phase Loop Enable	
					Freeze the CDR phase loop when SQ is asserted.	
					0: Disable the SQ gating.	
					1: Enable the SQ gating.	
	17	1	r/w	DTL_SQ_DET_FOFST_EN_LANE	SQ Detect Frequency Loop Enable	
					Freeze the CDR frequency loop when SQ is asserted.	
					0: Disable the SQ gating.	
					1: Enable the SQ gating.	
	16	0	r/w	dtl_fofst_patt_protect_en_lane	Pattern Protection Enable	internal
	15	1	r/w	rx2pll_foffset_en_lane	Rx Frequency Offset To PLL Enable	internal
	[14:0]	0	r/w	RESERVED		
						
	# addr = 0x371c			dtl_ctrl_reg1_lane	RX DTL Control Register1	
	31	0	r/w	RESERVED		
	30	0	r/w	rx_dtl_blind_eql_en_lane	Rx DTL Blind Equalization Enable	internal
	29	0	r/w	rx_dtl_freq_ofst_valid_lane	Rx DTL Frequency Offset Valid	internal
	28	0	r/w	rx_dtl_ted_ofst_valid_lane	Rx DTL TED Offset Valid	internal
	[27:10]	0	r/w	RESERVED		
	9	0	r/w	rx_dtl_fofst_req_lane	Rx DTL Frequency Offset Read Request	internal
	8	0	r/w	rx_eom_dpher_ofst_valid_lane	EOM DPHER Offset Valid	internal
	[7:0]	8'h0	r/w	rx_eom_dpher_ofst_lane[7:0]	EOM DPHER Offset	internal
						
	# addr = 0x3720			dtl_ctrl_reg2_lane	RX DTL Control Register2	
	[31:0]	32'h0	r	rx_dtl_fofst_lane[31:0]	Rx DTL Frequency Offset	
					This signal is S32.35. Unit is 4.547X(10^-7) ppm.	
						
	# addr = 0x3724			dtl_clkgen_reg1_lane	RX DTL Clock Register1	
	31	0	r/w	dtl_clk_on_lane	DTL Clock On	internal
	30	1	r/w	dtl_clk_en_lane	DTL Clock Enable	internal
	29	0	r/w	dtl_rst_sync_lane	Reset DTL Sync	internal
	28	1	r/w	rx_dtl_cmn_clk_en_lane	Rx DTL Common Clock Enable	internal
	27	0	r/w	rx_dtl_cmn_clk_on_lane	Rx DTL Common Clock On	internal
	26	1	r/w	dtl_rst_lane	Reset DTL Async	internal
	25	0	r/w	rx_dtl_hs_clk_on_lane	Rx DTL High Speed Clock Enable	internal
	24	1	r/w	rx_dtl_hs_clk_en_lane	Rx DTL High Speed Clock On	internal
	23	0	r/w	rx_dtl_ls_clk_on_lane	Rx DTL Low Speed Clock Enable	internal
	22	1	r/w	rx_dtl_ls_clk_en_lane	Rx DTL Low Speed Clock On	internal
	21	1	r/w	rx_dtl_buf_clk_en_lane	LMS Buffer Clock Enable	internal
	20	0	r/w	rx_dtl_buf_clk_on_lane	LMS Buffer Clock Enable Force	internal
	19	1	r/w	rx_dtl_lms_blw_sq_frez_en_lane	LMS DTL BLW SQ Freeze Enable	internal
	18	1	r/w	rx_dtl_lms_gain_sq_frez_en_lane	LMS DTL Gain SQ Freeze Enable	internal
	17	1	r/w	rx_dtl_lms_ffe_sq_frez_en_lane	LMS DTL FFE SQ Freeze Enable	internal
	16	0	r/w	rx_dtl_lms_blw_pat_frez_en_lane	LMS DTL BLW Pattern Protection Freeze Enable	internal
	15	1	r/w	rx_dtl_lms_gain_pat_frez_en_lane	LMS DTL Gain Pattern Protection Freeze Enable	internal
	14	1	r/w	rx_dtl_lms_ffe_pat_frez_en_lane	LMS DTL FFE Pattern Protection Freeze Enable	internal
	[13:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	rx_dtl_lms_pre_run_time_lane[3:0]	LMS Buffer Pre-Run Time	internal
						
	# addr = 0x3728			dtl_ctrl_reg3_lane	RX DTL Control Register3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:22]	0	r/w	rx_eom_pi_dpher_lane[7:0]	Rx EOM PI DPHER	internal
	21	0	r/w	rx_eom_pi_dpher_force_lane	Rx EOM PI DPHER Force	internal
	20	0	r/w	rx_pi_clk_lane	Rx PI Clock	internal
	19	0	r/w	rx_pi_clk_force_lane	Rx PI Clock Force	internal
	[18:11]	0	r/w	rx_pi_dpher_lane[7:0]	Rx PI DPHER	internal
	10	0	r/w	rx_pi_dpher_force_lane	Rx PI DPHER Force	internal
	[9:8]	2'h1	r/w	rx_dtl_dpher_max_jump_lane[1:0]	Rx DTL Dpher Code Maximum Jump	internal
					Maximum step size jump for the DPHER code due to analog limitation.	
					2'b00: Max code jump is +/16	
					2'b01: Max code jump is +/8	
					2'b10: Max code jump is +/4	
					2'b11: Max code jump is +/2	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x372c			dtl_ctrl_reg4_lane	RX DTL Register	
	[31:0]	32'h0	r	rx_dtl_fofst_stable_lane[31:0]	Rx DTL Frequency Offset Stable	internal
					This signal is S32.35. Unit is 4.547X(10^-7) ppm. Only updated when rx_dtl_fofst_req toggles.	
						
	# addr = 0x3730			rx_dtl_lms_reg0	RX DTL LMS Register	
	31	0	r/w	rx_dtl_lms_req_lane	LMS Request To Read Coefficient Out	internal
	30	0	r/w	rx_dtl_lms_top_ld_lane	Load External Value Into All LMS Modules	internal
	29	0	r/w	rx_dtl_lms_top_en_lane	Synchronize All LMS Module Enable	internal
	28	0	r/w	rx_dtl_lms_run_stop_en_lane	Enable LMS Run-Stop Machine	internal
	[27:22]	0	r/w	RESERVED		
	[21:16]	6'hb	r/w	rx_dtl_lms_run_time_lane[5:0]	LMS Run-Stop Machine Run Time	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'hb	r/w	rx_dtl_lms_stop_time_lane[5:0]	LMS Run-Stop Machine Stop Time	internal
	7	0	r/w	rx_dtl_lms_ffe_pre3_clk_on_lane	LMS Clock Force	internal
	6	0	r/w	rx_dtl_lms_ffe_pre2_clk_on_lane	LMS Clock Force	internal
	5	0	r/w	rx_dtl_lms_ffe_pre1_clk_on_lane	LMS Clock Force	internal
	4	0	r/w	rx_dtl_lms_ffe_pst3_clk_on_lane	LMS Clock Force	internal
	3	0	r/w	rx_dtl_lms_ffe_pst2_clk_on_lane	LMS Clock Force	internal
	2	0	r/w	rx_dtl_lms_ffe_pst1_clk_on_lane	LMS Clock Force	internal
	1	0	r/w	rx_dtl_lms_blw_clk_on_lane	LMS Clock Force	internal
	0	0	r/w	rx_dtl_lms_gain_clk_on_lane	LMS Clock Force	internal
						
	# addr = 0x3734			rx_dtl_lms_blw_reg0	RX DTL LMS BLW Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	rx_dtl_lms_blw_mu_lane[3:0]	LMS Loop Gain	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	rx_dtl_lms_blw_ext_lane[4:0]	LMS Coefficient External Value	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	rx_dtl_lms_blw_coe_lane[4:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x3738			rx_dtl_lms_gain_reg0	RX DTL LMS GAIN Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	rx_dtl_lms_gain_ext_lane[9:4]	LMS Coefficient External Value	internal
	[23:20]	4'h0	r/w	rx_dtl_lms_gain_ext_lane[3:0]	LMS Coefficient External Value	internal
	[19:16]	0	r/w	RESERVED		
	[15:12]	4'h5	r/w	rx_dtl_lms_gain_mu_lane[3:0]	LMS Loop Gain	internal
	[11:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r	rx_dtl_lms_gain_coe_lane[9:8]	LMS Coefficient Read-Out Register	internal
	[7:0]	8'h0	r	rx_dtl_lms_gain_coe_lane[7:0]	LMS Coefficient Read-Out Register	internal
						
	# addr = 0x373c			rx_dtl_lms_ffe_reg0	RX DTL LMS FFE Register	
	31	1	r/w	rx_dtl_lms_ffe_pre3_clk_en_lane	LMS Clock Enable	internal
	30	1	r/w	rx_dtl_lms_ffe_pre2_clk_en_lane	LMS Clock Enable	internal
	29	1	r/w	rx_dtl_lms_ffe_pre1_clk_en_lane	LMS Clock Enable	internal
	28	1	r/w	rx_dtl_lms_ffe_pst3_clk_en_lane	LMS Clock Enable	internal
	27	1	r/w	rx_dtl_lms_ffe_pst2_clk_en_lane	LMS Clock Enable	internal
	26	1	r/w	rx_dtl_lms_ffe_pst1_clk_en_lane	LMS Clock Enable	internal
	25	1	r/w	rx_dtl_lms_blw_clk_en_lane	LMS Clock Enable	internal
	24	1	r/w	rx_dtl_lms_gain_clk_en_lane	LMS Clock Enable	internal
	23	1	r/w	rx_dtl_lms_ffe_pre3_en_lane	LMS Clock Enable	internal
	22	1	r/w	rx_dtl_lms_ffe_pre2_en_lane	LMS Clock Enable	internal
	21	1	r/w	rx_dtl_lms_ffe_pre1_en_lane	LMS Clock Enable	internal
	20	1	r/w	rx_dtl_lms_ffe_pst3_en_lane	LMS Clock Enable	internal
	19	1	r/w	rx_dtl_lms_ffe_pst2_en_lane	LMS Clock Enable	internal
	18	1	r/w	rx_dtl_lms_ffe_pst1_en_lane	LMS Clock Enable	internal
	17	1	r/w	rx_dtl_lms_blw_en_lane	LMS Enable	internal
	16	1	r/w	rx_dtl_lms_gain_en_lane	LMS Enable	internal
	15	1	r/w	rx_dtl_lms_ffe_pre3_ld_lane	LMS Clock Enable	internal
	14	1	r/w	rx_dtl_lms_ffe_pre2_ld_lane	LMS Clock Enable	internal
	13	1	r/w	rx_dtl_lms_ffe_pre1_ld_lane	LMS Clock Enable	internal
	12	1	r/w	rx_dtl_lms_ffe_pst3_ld_lane	LMS Clock Enable	internal
	11	1	r/w	rx_dtl_lms_ffe_pst2_ld_lane	LMS Clock Enable	internal
	10	1	r/w	rx_dtl_lms_ffe_pst1_ld_lane	LMS Clock Enable	internal
	9	1	r/w	rx_dtl_lms_blw_ld_lane	Load External Value Into LMS Coefficient	internal
	8	1	r/w	rx_dtl_lms_gain_ld_lane	Load External Value Into LMS Coefficient	internal
	7	0	r/w	rx_dtl_lms_ffe_pre3_inv_lane	LMS Clock Enable	internal
	6	0	r/w	rx_dtl_lms_ffe_pre2_inv_lane	LMS Clock Enable	internal
	5	0	r/w	rx_dtl_lms_ffe_pre1_inv_lane	LMS Clock Enable	internal
	4	0	r/w	rx_dtl_lms_ffe_pst3_inv_lane	LMS Clock Enable	internal
	3	0	r/w	rx_dtl_lms_ffe_pst2_inv_lane	LMS Clock Enable	internal
	2	0	r/w	rx_dtl_lms_ffe_pst1_inv_lane	LMS Clock Enable	internal
	1	0	r/w	rx_dtl_lms_blw_inv_lane	Revert LMS Loop Gain Sign	internal
	0	0	r/w	rx_dtl_lms_gain_inv_lane	Revert LMS Loop Gain Sign	internal
						
	# addr = 0x3740			rx_dtl_lms_ffe_mu	RX DTL LMS FFE Register	
	[31:28]	4'h5	r/w	rx_dtl_lms_ffe_pre1_mu_lane[3:0]	LMS Loop Gain	internal
	[27:24]	4'h5	r/w	rx_dtl_lms_ffe_pst1_mu_lane[3:0]	LMS Loop Gain	internal
	[23:20]	4'h5	r/w	rx_dtl_lms_ffe_mu_lane[3:0]	LMS Loop Gain	internal
	[19:0]	0	r/w	RESERVED		
						
	# addr = 0x3744			rx_dtl_lms_ffe_reg1	RX DTL LMS FFE Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	rx_dtl_lms_ffe_pre1_ext_lane[5:0]	LMS Coefficient External Value	internal
	[23:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	rx_dtl_lms_ffe_pre1_coe_lane[5:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x3748			rx_dtl_lms_ffe_reg2	RX DTL LMS FFE Register	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	rx_dtl_lms_ffe_pre2_ext_lane[4:0]	LMS Coefficient External Value	internal
	[23:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	rx_dtl_lms_ffe_pre2_coe_lane[4:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x374c			rx_dtl_lms_ffe_reg3	RX DTL LMS FFE Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	rx_dtl_lms_ffe_pre3_ext_lane[3:0]	LMS Coefficient External Value	internal
	[23:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	rx_dtl_lms_ffe_pre3_coe_lane[3:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x3750			rx_dtl_lms_ffe_reg4	RX DTL LMS FFE Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	rx_dtl_lms_ffe_pst1_ext_lane[5:0]	LMS Coefficient External Value	internal
	[23:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	rx_dtl_lms_ffe_pst1_coe_lane[5:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x3754			rx_dtl_lms_ffe_reg5	RX DTL LMS FFE Register	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	rx_dtl_lms_ffe_pst2_ext_lane[4:0]	LMS Coefficient External Value	internal
	[23:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	rx_dtl_lms_ffe_pst2_coe_lane[4:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x3758			rx_dtl_lms_ffe_reg6	RX DTL LMS FFE Register	
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	rx_dtl_lms_ffe_pst3_ext_lane[3:0]	LMS Coefficient External Value	internal
	[23:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	rx_dtl_lms_ffe_pst3_coe_lane[3:0]	LMS Coefficient Read-Out Register	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x3f00			dme_enc_reg0	DME Encoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	LOCAL_FIELD_FORCE_LANE	Force All 32 Local PHY Control And Status Bits To Use Register Value.	
					0: use hardware value	
					1: use register value	
	25	0	r/w	LOCAL_TX_INIT_FORCE_LANE	Force Tx_init Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	24	0	r/w	LOCAL_TRAIN_COMP_FORCE_LANE	Force Train_comp Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	23	0	r/w	LOCAL_ERROR_FIELD_FORCE_LANE	Force All Error Response Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	22	0	r/w	LOCAL_STATUS_FIELD_FORCE_LANE	Force 6 Bits Local Status Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	21	0	r/w	LOCAL_CTRL_FIELD_FORCE_LANE	Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.	
					0: use hardware value	
					1: use register value	
	20	0	r/w	dme_enc_balance_inv_lane	DME Encoder Balance Inverter.	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	[19:18]	2'h0	r/w	dme_enc_mode_lane[1:0]	Differential Manchester Encoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	17	0	r/w	DME_ENC_EN_LANE	DME Encoder Enable.	
					tx_train_enable and dme_enc_en both enables DME encoder.	
					0: Not enabled	
					1: Enabled	
	[16:14]	0	r/w	RESERVED		
	13	0	r/w	fiber_channel_mode_lane	Fiber Channel Mode	internal
					0: Not enabled	
					1: Enabled	
	[12:10]	3'h2	r/w	error_frame_num_lane[2:0]	Error Response TTIU Frame Numbers To Be Sent	internal
					When local PHY needs to send error response TTIU to remote PHY, (error_frame_num+1) frames error response TTIU and (error_frame_num+1) normal TTIU are sent out continuously	
	9	0	r/w	disable_reset_status_lane	Disable Reset Status When Errors Received	internal
					0: When local PHY receives error from remote PHY, local PHY resets local status bits.	
					1: When local PHY receives error from remote PHY, local PHY does NOT reset local status bits.	
	8	0	r/w	LOCAL_RD_REQ_LANE	Update Local_ctrl_bits_rd And Local_status_bits_rd	
					0: hold	
					1: update	
	7	0	r/w	LOCAL_BALANCE_CAL_EN_LANE	DME Encoder Balance Bit Hardware Calculation Enable.	
					It is only used when local_field_force is high.	
					0: balance bit is from register	
					1: balance bit is from register	
	6	1	r/w	LOCAL_ERROR_EN_LANE	Enable Error Response TTIU.	
					It is only used in SAS-3 mode.	
					0: does not send error response TTIU	
					1: send error response TTIU	
	5	0	r/w	LOCAL_FIELD_VALID_LANE	Local Field Valid	
					All 32 local PHY control and status bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	4	0	r/w	LOCAL_TX_INIT_VALID_LANE	Local TX Init Valid	
					tx_init status bit is written to remote PHY at the rising edge of this register. 	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	3	0	r/w	LOCAL_TRAIN_COMP_VALID_LANE	Local Train Complete Valid	
					train_comp status bit is written to remote PHY at the rising edge of this signal.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	2	0	r/w	LOCAL_ERROR_FIELD_VALID_LANE	Local Error Field Valid	
					All error response bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	1	0	r/w	LOCAL_STATUS_FIELD_VALID_LANE	Local Status Field Valid	
					A 6-bit status field is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	0	0	r/w	LOCAL_CTRL_FIELD_VALID_LANE	Local Control Field Valid	
					A 6-bit control field and 2-bit control field reset is written to remote PHY at the rising edge of this register	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
						
	# addr = 0x3f04			dme_enc_reg1	DME Encoder Register 1	
	[31:16]	16'h0	r/w	LOCAL_CTRL_BITS_LANE[15:0]	Local Control Bits To Be Sent To Remote PHY. 	
					It is only used when firmware wants to write control bits to remote PHY.	
	[15:0]	16'h0	r/w	LOCAL_STATUS_BITS_LANE[15:0]	Local Status Bits To Be Sent To Remote PHY.	
					 It is only used when firmware wants to write status bits to remote PHY.	
						
	# addr = 0x3f08			dme_enc_reg2	DME Encoder Register 2	
	[31:16]	0	r	local_ctrl_bits_rd_lane[15:0]	Local Control Bits To Be Sent To Remote PHY	internal
	[15:0]	0	r	local_status_bits_rd_lane[15:0]	Local Status Bits To Be Sent To Remote PHY.	internal
						
	# addr = 0x3f0c			dme_dec_reg0	DME Decoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	error_dec_rpt_en_lane	DME Decoder Repeat Check For Error Resopnse TTIU. 	internal
					0: The first new control or status bit is considered as error response TTIU.	
					1: Only second same control bits or status bits are considered. The first new control or status bit are not considered as error response TTIU.	
	28	0	r/w	always_check_coe_req_lane	Coefficient Request Check Always On	internal
					0: Only check the coefficient 1/2/3 request when the coefficient setting is 0 and the TRAIN COMP bit is 0.	
					1: Always check the coefficient 1/2/3 request regardless of the coefficient setting and the TRAIN COMP bit.	
	27	1	r/w	remote_train_comp_chk3_lane	Check Remote TX Train Complete Status Three Times	internal
					0: check remote_train_comp 1 time or 2 time depends on reg_dme_dec_rpt_en	
					1: check remote_train_comp 3 times	
	26	1	r/w	remote_error_en_lane	Remote Error Detect Enable.	internal
					It is used in TX training SAS3 mode.	
					0: Local PHY takes all the commands from remote PHY.	
					1: When remote control field has error, the command is not sent to local PHY	
	25	0	r/w	no_comb_error_lane	No Coefficient Request Combination Error	internal
					It is used in TX training SAS3 mode.	
					When reserved coefficient request combination is received, local PHY sends out error response code 1A	
					0: send error response	
					1: don't send error response	
	24	0	r/w	dme_dec_balance_inv_lane	DME Decoder Balance Bit Inverter	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	23	0	r/w	REMOTE_RD_REQ_LANE	Update Remote_ctrl_bits And Remote_status Bits	
					0: Hold	
					1: Update	
					Set to 1 to update status registers, set to 0 to hold status registers and read out the register values	
	22	1	r/w	dme_dec_rpt_en_lane	DME Decoder Repeat Check.	internal
					0: New control and status are sent out	
					1: only second same control bits or status bits are output. The first new control or status are not sent out.	
	21	1	r/w	dec_err_chk_en_lane	DME Decoder Error Check Enable	internal
					0: ignore DME decoder error	
					1: if DME decoder has error, control bits and status bits are ignored 	
	20	1	r/w	balance_chk_en_lane	DME Decoder Balance Bit Check Enable.	internal
					0: ignore balance bit	
					1: check balance bit. If balance bit is wrong, control bits and status bits are ignored	
	[19:18]	2'h0	r/w	ctrl_bit_pos_lane[1:0]	During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits	internal
					2'b00: center (20bit), left (16bit)	
					2'b01: center (20bit), right (16bit)	
					2'b10: left (20bit), left (16bit)	
					2'b11: right (20bit), right (16bit)	
	[17:16]	2'h0	r/w	dme_dec_mode_lane[1:0]	Differential Manchester Decoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	no_rsvd_ctrl_field_error_lane	No Reserved Control Field Error	internal
					0: When local PHY receives "3" in control 1/2/3 request, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "3" in control 1/2/3 request, it does not send error response TTIU to remote PHY.	
	2	0	r/w	no_rsvd_bit_error_in_error_lane	No Reserved Bit Error In Error Response TTIU	internal
					0: When local PHY receives "1" in reserved bit in error response TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in error response TTIU, it does not send error response TTIU to remote PHY.	
	1	0	r/w	no_rsvd_bit_error_in_normal_lane	No Reserved Bit Error In Normal TTIU	internal
					0: When local PHY receives "1" in reserved bit in control/status TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in control/status TTIU, it does not send error response TTIU to remote PHY.	
	0	0	r/w	no_rsvd_pt_type_error_lane	No Reserved Pattern Type Error	internal
					0: When local PHY receives 1/2/3/4/5/6 in pattern type, it sends error response TTIU to remote PHY	
					1: When local PHY receives 1/2/3/4/5/6 in pattern type, it does not send error response TTIU to remote PHY	
						
	# addr = 0x3f10			dme_dec_reg1	DME Decoder Register 1	
	[31:16]	0	r	REMOTE_CTRL_BITS_LANE[15:0]	Remote Control Bits Value	
	[15:0]	0	r	REMOTE_STATUS_BITS_LANE[15:0]	Remote Status Bits Value	
						
	# addr = 0x3f14			tx_train_if_reg0	TX Training Interface Register 0	
	31	0	r	tx_train_enable_rd_lane	Tx Training Enable Read Out	internal
	30	0	r	rx_train_enable_rd_lane	Rx Training Enable Read Out	internal
	29	1	r/w	update_then_hold_lane	TX Train Command Sequence	internal
					This bit is used to determine how to send command to remote PHY. It is only used in PHY layer training mode	
					0: send hold first and then send increase/decrease/reset command	
					1: send increase/decrease/reset command and then send hold command	
	28	0	r/w	PIN_TRAIN_COMPLETE_TYPE_LANE	PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type	
					0: de-assert PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE, PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_FAILED when tx_train_enable is low	
					1: PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE,  PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_COMPLETE only have one clock cycle	
	27	0	r/w	REMOTE_STATUS_RECHK_EN_LANE	Re-check Remote PHY Status	
					0: Don't send additional control command to re-check remote PHY status	
					1: When remote PHY's status is maximum or minimum, re-check its status by sending additional control command	
	26	1	r/w	remote_status_check_en_lane	Remote Status Check Enable.	internal
					0: Use loose rule to check	
					1: Use restrict rule to check	
	25	1	r/w	TX_TRAIN_CHK_INIT_LANE	Tx Train INIT Bit Check Enable	
					0: Starts the Tx training regardless of the local and remote TX INIT bits.	
					1: Starts the Tx training only when both the local and remote TX INIT bits are 0.	
	24	1	r/w	PATTERN_LOCK_LOST_TIMEOUT_EN_LANE	Pattern Lock Lost Timeout Enable	
					0: Timeout is not enabled	
					1: when pattern lock lost time is more than frame_det_max_time(default is 1ms), TX training completes and fails	
	[23:20]	4'h1	r/w	FRAME_DET_MAX_TIME_LANE[3:0]	Maximum Wait Time For Frame Detection	
					unit is 0.5ms, timeout duration is (n+1)*0.5ms	
	19	0	r/w	link_train_mode_lpbk_lane	Loop Back Mode When Link_train_mode Is High	internal
					0: Controlled by internal logic	
					1: All TX training related pins are connected accordingly inside phy for loopback, this is only for test purpose	
	18	0	r/w	RESERVED		
	17	0	r/w	link_train_if_mode_lane	TX Train Interface Mode	internal
					0: every command in interface are valid	
					1: commands in interfaces are directly from control and status fields	
					This bit is only used when link_train_mode is enabled	
	16	0	r/w	LINK_TRAIN_MODE_LANE	Special TX Training Mode	
					0: TX training control pins are not used; COMPHY takes care of TX training protocol.	
					1: TX training control pins are used by link layer	
	[15:13]	0	r/w	RESERVED		
	[12:11]	2'h0	r/w	TX_TRAIN_START_WAIT_TIME_LANE[1:0]	TX Training Start Wait Time	
					When TX training is enabled, wait a certain time to start training.	
					0: 0.5ms	
					1: 1ms	
					2: 1.5ms	
					3: 2ms	
	10	1	r/w	TRX_TRAIN_TIMEOUT_EN_LANE	TX/RX Training Timeout Enable	
					0: Disable timeout	
					1: TX/RX training triggers timeout when training time is more than TRX_TRAIN_TIMER or RX_TRAIN_TIMER. If timeout, TX/RX_TRAIN_FAILED is set to high.	
	9	0	r/w	RESERVED		
	8	1	r/w	status_det_timeout_en_lane	Status Detection Timeout Enable	internal
					0: Timeout is disabled	
					1: Timeout is enabled	
	[7:0]	8'h03	r/w	status_det_timeout_lane[7:0]	Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms	internal
						
	# addr = 0x3f18			tx_train_if_reg1	TX Training Interface Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h0bb7	r/w	TRX_TRAIN_TIMER_LANE[12:0]	TX Training Maximum Time	
					unit is 1ms	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r	tx_train_start_wait_time_done_lane	TX Training Start Wait Time Done	internal
					When TX training is enabled, wait a certain time to start training.	
	[12:0]	13'h0013	r/w	RX_TRAIN_TIMER_LANE[12:0]	RX Train Maximum Timer	
					unit is 1ms	
						
	# addr = 0x3f1c			tx_train_if_reg2	TX Training Interface Register 2	
	31	0	r/w	LOCAL_CTRL_FM_REG_EN_LANE	Local Control From Register Enable.	
					0: From pin	
					1: From register	
	30	0	r/w	RESERVED		
	[29:28]	2'h0	r/w	local_ctrl_field_pat_lane[1:0]	Local Control Field Pattern.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	[27:24]	4'h0	r/w	local_ctrl_field_reset_lane[3:0]	Local Control Field Reset.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	23	0	r/w	tx_ffe_train_done_lane	tx ffe train done	
	[22:17]	6'h0	r/w	local_ctrl_field_lane[5:0]	Local Control Field	internal
					It is only used when local_ctrl_fm_reg_en is set to high	
	16	0	r/w	local_status_fm_reg_en_lane	Local Status From Register Enable.	internal
					0: Not enabled	
					1: Enabled	
	15	0	r/w	remote_ctrl_field_ready_high_lane	Remote_ctrl_field_ready Always Asserted.	internal
					0: Use logic result	
					1: Force remote_ctrl_field_ready = 1	
	[14:13]	2'h0	r/w	PIN_TX_TRAIN_ERROR_LANE[1:0]	PIN_TX_TRAIN_ERROR	
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: No error	
					1: Error happened	
	12	0	r/w	pin_tx_train_failed_lane	Tx Train Fail Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: passed	
					1: Failed	
	11	0	r/w	pin_tx_train_complete_lane	Tx Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	10	0	r/w	local_train_comp_lane	Local Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	9	0	r/w	remote_ctrl_field_ready_lane	Remote Control Field Ready.	internal
					This bit is only used when LOCAL_STATUS_FM_REG_EN is set to high	
					0: Not ready	
					1: Ready	
	8	0	r/w	local_status_field_reset_lane	Local Status Field Reset	internal
	[7:6]	2'h0	r/w	local_status_field_pat_lane[1:0]	Local Status Field Pattern	internal
	[5:0]	6'h0	r/w	local_status_field_lane[5:0]	Local Status Field	internal
						
	# addr = 0x3f20			tx_train_if_reg3	TX Training Interface Register 3	
	31	0	r/w	remote_fm_reg_en_lane	Remote Signal From Register Enable.	internal
					0: The signals  local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from pins.	
					1: The signals local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from registers.	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	local_ctrl_field_ready_high_lane	Local_ctrl_field_ready Signal Always Asserted.	internal
					0:Local_ctrl_field_ready is controlled by logic	
					1: force local_ctrl_field_ready = 1	
	24	0	r/w	remote_train_comp_lane	Remote Train Complete	internal
					It is only used when remote_fm_reg_en is set to high	
					0: Not complete	
					1: Complete	
	23	1	r/w	remote_tx_init_lane	Remote TX Initialization	internal
					It is only used when remote_fm_reg_en is set to high	
					0: don't initialize	
					1: Initialize	
	[22:16]	7'h3	r/w	tx_train_comp_wait_frame_lane[6:0]	Wait Time For PIN_TX_TRAIN_COMPLETE	internal
					The wait time is 2*tx_train_comp_wait_frame[6:0] training frames.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r	frame_det_timeout_lane	Frame Detect Timeout Flag	internal
	8	0	r	REMOTE_TRAIN_COMP_RD_LANE	Remote PHY Train Complete Status	internal
					0: Not complete	
					1: Complete	
	7	0	r	LOCAL_TRAIN_COMP_RD_LANE	Local PHY Train Complete Status	internal
					0: Not complete	
					1: Complete	
	6	0	r	TX_TRAIN_COMPLETE_LANE	TX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	5	0	r	TX_TRAIN_FAILED_LANE	TX Training Failed Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	4	0	r	RX_TRAIN_COMPLETE_LANE	RX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	3	0	r	RX_TRAIN_FAILED_LANE	RX Training Falied Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	[2:1]	0	r	TX_TRAIN_ERROR_LANE[1:0]	TX Train Error Information	internal
					2'b00: pattern lock lost timer expires(only in auto mode)	
					2'b01: there are no additional, untried, commonly supported settings for local PHY	
					2'b10: MTTT timer expires for local PHY	
					2'b11: does not get remote PHY's complete status within MTTT timer	
	0	0	r	TRX_TRAIN_TIMEOUT_LANE	TX/RX Training Timeout Flag	internal
					0: No timeout	
					1: Timeout	
						
	# addr = 0x3f24			tx_train_patttern_reg0	TX Training Pattern Register 0	
	[31:30]	2'h1	r/w	tx_train_pat_coding_sel_lane[1:0]	Tx Train Pattern Coding Selection	internal
					Default Tx pattern coding selection	
					2'b00: PAM2 encoder	
					2'b01: No encoder	
					2'b10: PAM4 gray encoder	
					2'b11: PAM4 with precoding	
	[29:28]	2'h0	r/w	tx_train_pat_coding_sel_rx_lane[1:0]	Tx Train Pattern Coding Selection In Rx	internal
					Default Tx pattern coding selection	
					2'b00: No use	
					2'b01: No use	
					2'b10: gray encoder	
					2'b11: with precoding	
	27	0	r/w	tx_train_pat_coding_sel_force_lane	Force Tx Train Pattern Coding Selection	internal
					0: Disable	
					1: Force Tx train pattern with tx_train_pat_coding_sel	
	26	0	r/w	TX_TRAIN_PAT_EN_LANE	Tx Train Pattern Enable.	
					0: Only when PIN_Tx_TRAIN_ENABLE is high or  tx_train_enable is high and link_train_mode is  Tx data is from the PHY generated pattern.	
	[25:19]	0	r/w	RESERVED		
					1: Tx data is from PHY generated pattern if link_train_mode is 0.	
	18	1	r/w	TX_TRAIN_PAT_TWO_ZERO_LANE	Enable To Set Last Two Bits Of TX Training Pattern To 0	
					0: Not set	
					1: Set last two bits of TX training pattern to 0	
	17	1	r/w	tx_train_pat_mode_lane	TX Training Pattern Mode	internal
					0: reset tx training pattern in each training frame, and inverted between each frame if tx_train_pat_toggle is 1	
					1: freeze tx training pattern during frame marker and control field	
	16	0	r/w	TX_TRAIN_PAT_TOGGLE_LANE	Toggle TX Training Pattern In Each Training Frame	
					It is used when tx_train_pat_mode is 0	
					0: Not toggle	
					1: Toggle	
	[15:12]	0	r/w	RESERVED		
	[11:10]	2'h0	r/w	ETHERNET_MODE_LANE[1:0]	Ethernet Mode Enable	
					00: SAS mode	
					01: Ethernet pam2 mode	
					10: Ethernet pam4 mode	
					11: Reserved	
	[9:0]	10'h42	r/w	TRAIN_PAT_NUM_LANE[9:0]	Training Patten Number Including Frame Marker.	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
						
	# addr = 0x3f28			tx_train_driver_reg0	TX Training Driver Register 0	
	31	1	r/w	TX_POWER_PROTECT_EN_LANE	Tx Power Protection Enable	
					0: disable	
					1: when local PHY receives coefficient request with single argument, if TX power reaches TX_POWER_MAX[6:0], this coefficient keeps unchanged and returns max/min status.	
	[30:24]	7'h3f	r/w	TX_POWER_MAX_LANE[6:0]	Tx Maximum Power	
					It is used when TX_POWER_PROTECT_EN is set to high.	
	23	0	r/w	tx_amp_clamp_en_lane	Tx Main-cursor Emphasis Clamp Enable	internal
					0: disable	
					1: enable	
					When this register is set to 1, Tx main-cursor emphasis is clamped so that the Tx peak-to-peak maximum voltage is smaller than the register tx_p2p_vmax_lane.	
	[22:16]	7'h3f	r/w	tx_p2p_vmax_lane[6:0]	Tx Peak To Peak Maximum Voltage	internal
					It is used when tx_amp_clamp_en is set to high.	
	15	1	r/w	dual_arg_protect_en_lane	Dual Argument Protection Enable	internal
					0: disable	
					1: when local PHY receives coefficient request with dual arguments, if one coefficient can not be adjusted and the other one can be adjusted, both two coefficients keep unchanged. One coefficient status is max/min. The other coefficient status is updated.	
	[14:8]	7'h25	r/w	TX_AMP_MIN_LANE[6:0]	TX Amplitude Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	[6:0]	7'h3f	r/w	TX_AMP_MAX_LANE[6:0]	TX Amplitude Maximum Index Used For TX Training	
						
	# addr = 0x3f2c			tx_train_driver_reg1	TX Training Driver Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	TX_EMPH1_MIN_LANE[4:0]	TX Emphasis 1 Minimum Index Used For TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	5'h0f	r/w	TX_EMPH1_MAX_LANE[4:0]	TX Emphasis 1 Maximum Index Used For TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH0_MIN_LANE[4:0]	TX Emphasis 0 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0f	r/w	TX_EMPH0_MAX_LANE[4:0]	TX Emphasis 0 Maximum Index Used For TX Training	
						
	# addr = 0x3f30			tx_train_driver_reg2	TX Training Driver Register 2	
	[31:23]	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	1	r/w	TX_VMA_PROTECT_EN_LANE	TX Voltage Modulation Amplitude Protection Enable	
					If this register is set to 1, the TX VMA can't be smaller than the register value of TX_VMA_MIN_LANE[4:0].	
					0: disable TX VMA protection	
					1: enable TX VMA protection	
	[20:16]	5'h6	r/w	TX_VMA_MIN_LANE[4:0]	TX Minimum Voltage Modulation Amplitude	
					During TX training, the TX VMA can't be smaller than this register value when the register TX_VMA_PROTECT_EN_LANE is set to 1.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_MIN_LANE[4:0]	TX Emphasis 2 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h06	r/w	TX_EMPH2_MAX_LANE[4:0]	TX Emphasis 2 Maximum Index Used For TX Training	
						
	# addr = 0x3f34			tx_train_driver_reg3	TX Training Driver Register 3	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	tx_emph2_index_valid_lane	Tx Second Pre-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph2_index_force_lane is set to 1.	
					The register tx_emph2_default1 is sampled at its rising edge.	
	22	0	r/w	tx_emph2_index_force_lane	Tx Second Pre-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph2_default1	
	21	0	r/w	tx_emph1_index_valid_lane	Tx Post-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph1_index_force_lane is set to 1.	
					The register tx_emph1_default1 is sampled at its rising edge.	
	20	0	r/w	tx_emph1_index_force_lane	Tx Post-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph1_default1	
	19	0	r/w	tx_emph0_index_valid_lane	Tx First Pre-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph0_index_force_lane is set to 1.	
					The register tx_emph0_default1 is sampled at its rising edge.	
	18	0	r/w	tx_emph0_index_force_lane	Tx First Pre-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph0_default1	
	17	0	r/w	tx_amp_index_valid_lane	Tx Main-cursor Emphasis Index Valid	internal
					It is only used when the register tx_amp_index_force_lane is set to 1.	
					The register tx_amp_default1 is sampled at its rising edge.	
	16	0	r/w	tx_amp_index_force_lane	Tx Main-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_amp_default1	
	15	0	r/w	RESERVED		
	[14:8]	0	r/w	tx_amp_offset_lane[6:0]	TX Amplitude Offset For PCIE GEN3	internal
	[7:4]	4'h2	r/w	LOCAL_TX_PRESET_INDEX_LANE[3:0]	Local TX Coefficient Preset Index 	
					When TX train begin, local TX set it's TX coefficient to different preset value	
					4'h1: default 1	
					4'h2: default 2	
					4'h3: default 3	
					4'h4: default 4	
					4'h5: default 5	
					4'h6: default 6	
					4'h7: default 7	
					4'h8: default 8	
					4'h9: default 9	
					4'ha: default 10	
					4'hb: default 11	
					Other: reserved	
	3	0	r/w	tx_coe_fm_tx_train_dis_lane	Disable Tx Coefficient From Tx Training	internal
					This bit disables the Tx coefficient from Tx training	
					0: Save Tx coefficient to Gen table.	
					1: Gen table not updated by Tx training.	
	2	1	r/w	TX_COE_FM_PIN_PCIE3_EN_LANE	Tx Coefficient From Pin Enable For PCIE3 Mode.	
					This field is used in the PCIE3 mode.	
					0: Tx coefficient is from tx_margin tx_deemph	
					1: Tx coefficient is from PIN_RESERVED_INPUT_P[17:0]	
	1	1	r/w	local_tx_preset_en_lane	Enable Local TX Coefficient Preset In The Beginning Of TX Training	internal
					0: local TX coefficient doesn't preset in the beginning of TX training	
					1: local TX coefficient presets in the beginning of TX training	
	0	0	r/w	tx_train_coe_update_en_lane	Tx Training Coefficients Update Enable.	internal
					0: Only when Tx training or frame lock detection enable is high, Tx coefficients can be updated by the remote PHY.	
					1: When this bit =1  or Tx training is high or frame lock detection enable are 1, Tx coefficients can be updated by the remote PHY.	
						
	# addr = 0x3f38			tx_train_driver_reg4	TX Training Driver Register 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	0	r	FM_TRAIN_TX_EMPH2_LANE[4:0]	TX Pre 2 Emphasis During TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	0	r	FM_TRAIN_TX_EMPH1_LANE[4:0]	TX Post Emphasis During TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	0	r	FM_TRAIN_TX_EMPH0_LANE[4:0]	TX Pre Emphasis During TX Training	
	7	0	r/w	RESERVED		
	[6:0]	0	r	FM_TRAIN_TX_AMP_LANE[6:0]	TX Amplitude During TX Training	
						
	# addr = 0x3f3c			tx_train_default1	TX Training Default 1	
	[31:23]	0	r/w	RESERVED		
	[22:16]	7'h2f	r/w	TX_AMP_DEFAULT3_LANE[6:0]	TX Main Cursor	
	15	0	r/w	RESERVED		
	[14:8]	7'h2f	r/w	TX_AMP_DEFAULT2_LANE[6:0]	TX Main Cursor	
	7	0	r/w	RESERVED		
	[6:0]	7'h3f	r/w	TX_AMP_DEFAULT1_LANE[6:0]	TX Main Cursor	
						
	# addr = 0x3f40			tx_train_default2	TX Training Default 2	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0F	r/w	TX_EMPH0_DEFAULT3_LANE[4:0]	TX Pre Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h09	r/w	TX_EMPH0_DEFAULT2_LANE[4:0]	TX Pre Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH0_DEFAULT1_LANE[4:0]	TX Pre Cursor	
						
	# addr = 0x3f44			tx_train_default3	TX Training Default 3	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH1_DEFAULT3_LANE[4:0]	TX Post Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h06	r/w	TX_EMPH1_DEFAULT2_LANE[4:0]	TX Post Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH1_DEFAULT1_LANE[4:0]	TX Post Cursor	
						
	# addr = 0x3f48			tx_train_default4	TX Training Default 4	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH2_DEFAULT3_LANE[4:0]	TX Pre 2 Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_DEFAULT2_LANE[4:0]	TX Pre 2 Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH2_DEFAULT1_LANE[4:0]	TX Pre 2 Cursor	
						
	#addr = 0x3f4c			prbs_train0	PRBS Train Control	
	[31:16]	0	r/w	RESERVED		
	[15:12]	4'h7	r/w	train_prbs_data_window_offset_end_lane[3:0]	PRBS Train Data Window Offset End	internal
					Skip the last number of PRBS data to check in a frame	
	[11:8]	4'h7	r/w	train_prbs_data_window_offset_start_lane[3:0]	PRBS Train Data Window Offset Start	internal
					Skip the first number of PRBS data to check in a frame	
	[7:4]	0	r/w	RESERVED		
	3	0	r/w	TRAIN_PRBS_CHECK_EN_LANE	PRBS Train Check Data Enable	
					0 : Disable	
					1 : Enable	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x3f54			trx_train0	TRX Training Result0	
	31	0	r/w	RESERVED		
	[30:29]	2'h0	r/w	int_local_ctrl_g_lane[1:0]	Internal Local Ctrl Coefficient Control For PAM4	internal
	[28:26]	3'h0	r/w	int_local_ctrl_sel_lane[2:0]	Internal Local Ctrl Coefficient Selection For PAM4	internal
	[25:24]	2'h0	r/w	int_local_ctrl_pat_lane[1:0]	Internal Local Ctrl Pattern Selection For PAM4	internal
	23	0	r/w	int_local_ctrl_reset_lane	Internal Local Ctrl Reset	internal
	[22:21]	2'h0	r/w	int_local_ctrl_gn1_lane[1:0]	Internal Local Ctrl GN1 Value	internal
	[20:19]	2'h0	r/w	int_local_ctrl_g1_lane[1:0]	Internal Local Ctrl G1 Value	internal
	[18:17]	2'h0	r/w	int_local_ctrl_g0_lane[1:0]	Internal Local Ctrl G0 Value	internal
	16	0	r/w	int_local_ctrl_req_lane	Internal Local Ctrl Request	internal
	[15:8]	0	r/w	RESERVED		
	[7:4]	4'h2	r/w	int_tx_preset_index_lane[3:0]	Internal Remote TX Coefficient Preset Index 	internal
	3	0	r/w	int_tx_train_complete_lane	Internal TX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	2	0	r/w	int_tx_train_failed_lane	Internal TX Training Failed Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	1	0	r/w	int_rx_train_complete_lane	Internal RX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	0	0	r/w	int_rx_train_failed_lane	Internal RX Training Falied Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
						
	# addr = 0x3f58			trx_train1	TRX Training Result1	
	[31:16]	0	r/w	RESERVED		
	[15:13]	3'h0	r	int_remote_status_g_lane[2:0]	Internal Remote Status Coefficient Control For PAM4	internal
	[12:10]	3'h0	r	int_remote_status_sel_lane[2:0]	Internal Remote Status Coefficient Selection For PAM4	internal
	[9:8]	2'h0	r	int_remote_status_pat_lane[1:0]	Internal Remote Status Pattern Selection For PAM4	internal
	7	0	r	int_remote_status_reset_lane	Internal Remote Status Reset Updated For PAM4	internal
	[6:5]	2'h0	r	int_remote_status_gn1_lane[1:0]	Internal Remote Status GN1 Value	internal
	[4:3]	2'h0	r	int_remote_status_g1_lane[1:0]	Internal Remote Status G1 Value	internal
	[2:1]	2'h0	r	int_remote_status_g0_lane[1:0]	Internal Remote Status G0 Value	internal
	0	0	r	int_remote_status_ack_lane	Internal Remote Status Acknowledge	internal
						
	# addr = 0x3f5c			clk_gen	Clock Enable And Reset	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	rst_dme_dec_clk_lane	Reset For Differential Manchester Decoding Clock	internal
	7	0	r/w	dme_dec_clk_on_lane	Turn On Differential Manchester Decoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	6	1	r/w	dme_dec_clk_en_lane	Internal Logic Enable for  Differential Manchester Decoding Clock	internal
					0: clock gate is not  controlled by internal logic	
					1: clock gate is controlled by internal logic	
	5	0	r/w	rst_dme_enc_clk_lane	Reset For Differential Manchester Encoding Clock	internal
	4	0	r/w	dme_enc_clk_on_lane	Turn On Differential Manchester Encoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	3	1	r/w	dme_enc_clk_en_lane	Internal Logic Enable for  Differential Manchester Encoding Clock 	internal
					0: clock gate is not controlled by internal logic	
					1: clock gate is controlled by internal logic	
	2	0	r/w	rst_tx_train_if_clk_lane	Reset For TX Training Interface Clock	internal
	1	0	r/w	tx_train_if_clk_on_lane	Turn On TX Training Interface Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	0	1	r/w	tx_train_if_clk_en_lane	Internal Logic Enable for TX Training Interface Clock Enable	internal
					0: clock gate is not controlled by internal logic	
					1: clock gate is controlled by internal logic	
						
	# addr = 0x3f60			interrupt_reg0	Interrupt 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	local_ctrl_field_ready_isr_lane	Local Ctrl Field Ready Interrupt	
					1:  local ctrl field ready 	
					0:  local ctrl field not ready 	
	26	0	r/w	pin_papta_train_disable_isr_lane	PAPTA train disable interrupt.	
					1: PAPTA trainingis disable.	
					0: PAPTA training is not enable.	
	25	0	r/w	pin_papta_train_enable_isr_lane	PAPTA train Enable interrupt.	
					1: PAPTA trainingis enable.	
					0: PAPTA training is not enable.	
	24	0	r/w	rx_train_disable_isr_lane	Rx Train Disable Interrupt.	
					0: RX training is not disable.	
					1: RX training is disable.	
	23	0	r/w	tx_train_disable_isr_lane	Tx Train Disable Interrupt.	
					0: Tx training is not disable.	
					1: Tx training is disable.	
	22	0	r/w	remote_status_field_valid_mux_isr_lane	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	21	0	r/w	remote_ctrl_field_valid_mux_isr_lane	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	20	0	r/w	trx_train_stop_isr_lane	TRx Train Stop Interrupt.	
					0: TRX training is not stop.	
					1: TRX training is stop.	
	19	0	r/w	rx_train_enable_isr_lane	Rx Train Enable Interrupt.	
					0: RX training is not enable.	
					1: RX training is enable.	
	18	0	r/w	tx_train_enable_isr_lane	Tx Train Enable Interrupt.	
					0: Tx training is not enable.	
					1: Tx training is enable.	
	17	0	r/w	RX_TRAIN_COMPLETE_ISR_LANE	Rx Train Complete Interrupt. 	
					0: RX training is not done	
					1: RX training is done. 	
	16	0	r/w	TX_TRAIN_COMPLETE_ISR_LANE	Tx Train Complete Interrupt.	
					0: TX training is not done	
					1: TX training is done. If TX training is failed, this interrupt is also asserted.	
	15	0	r/w	LOCAL_FIELD_DONE_ISR_LANE	Local Field Done Interrupt	
					Firmware can use this bit to determine if a new command has been sent out or not.	
					0: Local PHY does not sent out new command yet.	
					1: Local PHY sends out new commands after local_field_valid is high. 	
	14	0	r/w	LOCAL_CTRL_VALID_ISR_LANE	Local Control Field Valid Interrupt.	
					0: There is no control fields from local PHY TX training engine.	
					1: There is control fields from local PHY TX training engine.	
	13	0	r/w	LOCAL_STATUS_VALID_ISR_LANE	Local Status Field Valid Interrupt.	
					0: There is no status fields from local PHY TX training engine.	
					1: There is status fields from local PHY TX training engine.	
	12	0	r/w	LOCAL_ERROR_VALID_ISR_LANE	Local Error Response Field Valid Interrupt.	
					0: There is no unsupported control fields from remote PHY.	
					1: There is unsupported control fields from remote PHY. Local PHY sends error response to remote PHY.	
	11	0	r/w	LOCAL_TRAIN_COMP_ISR_LANE	Local Phy Tx Train Complete Interrupt.	
					0: Local PHY has not completed TX training or TX training has failed	
					1: Local PHY has completed TX training. If TX training is failed, this interrupt is not asserted.	
	10	0	r/w	LOCAL_TX_INIT_ISR_LANE	Local Phy Tx Train Initialization Done Interrupt.	
					0: Local PHY is not ready to do TX training.	
					1: Local PHY is ready to do TX training.	
	9	0	r/w	REMOTE_TRAIN_COMP_ISR_LANE	Remote Phy Tx Train Complete Interrupt. 	
					0: Remote PHY has not completed TX training.	
					1: Remote PHY has completed TX training.	
	8	0	r/w	REMOTE_TX_INIT_ISR_LANE	Remote Phy Tx Train Initializating Done Interrupt.	
					0: Remote PHY is not ready to do TX training.	
					1: Remote PHY is ready to do TX training.	
	7	0	r/w	REMOTE_ERROR_VALID_ISR_LANE	Remote Error Response Field Valide Interrupt. 	
					0: There is no new error response bits from remote PHY	
					1: There is new error response bits from remote PHY. It is only applied to SAS-3 protocol.	
	6	0	r/w	REMOTE_STATUS_VALID_ISR_LANE	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	5	0	r/w	REMOTE_CTRL_VALID_ISR_LANE	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	4	0	r/w	REMOTE_BALANCE_ERR_ISR_LANE	Remote Ttiu Balance Bit Error Interrupt. 	
					It is only applied to SAS-3 protocol.	
					0: Balance bit is correct	
					1: Balance bit is wrong.	
	3	0	r/w	DME_DEC_ERROR_ISR_LANE	Dme Decoder Error Interrupt. 	
					0: Differential Manchester decoding is correct	
					1: There is something wrong with differential Manchester decoding	
	2	0	r/w	FRAME_DET_TIMEOUT_ISR_LANE	Frame Detection Timeout Interrupt.	
					0: No timeout	
					1: Frame detection timeout.	
	1	0	r/w	TRX_TRAIN_TIMEOUT_ISR_LANE	Tx/Rx Training Timeout Interrupt.	
					0: No timeout	
					1: TX/RX training timeout.	
	0	0	r/w	STATUS_DET_TIMEOUT_ISR_LANE	Status Detection Timeout Interrupt.	
					0: Local PHY can get correct coefficient status from remote PHY.	
					1: Local PHY cannot get correct coefficient status from remote PHY.	
						
	# addr = 0x3f64			interrupt_reg1	Interrupt 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	local_ctrl_field_ready_mask_lane	Local Ctrl Field Ready Interrupt Mask	
					1: Mask	
					0: Enable	
	26	0	r/w	pin_papta_train_disable_mask_lane	PAPTA train disable Interrupt Mask	
					1: Mask	
					0: Enable	
	25	0	r/w	pin_papta_train_enable_mask_lane	PAPTA train Enable interrupt Mask	
					1: Mask	
					0: Enable	
	24	0	r/w	rx_train_disable_mask_lane	Rx Train Disable Interrupt Mask.	
					0: Enable	
					1: Mask	
	23	0	r/w	tx_train_disable_mask_lane	Tx Train Disable Interrupt Mask.	
					0: Enable	
					1: Mask	
	22	0	r/w	remote_status_field_valid_mux_mask_lane	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	21	0	r/w	remote_ctrl_field_valid_mux_mask_lane	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	20	0	r/w	trx_train_stop_mask_lane	TRx Train Stop Interrupt Mask.	
					0: Enable	
					1: Mask	
	19	0	r/w	rx_train_enable_mask_lane	Rx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	18	0	r/w	tx_train_enable_mask_lane	Tx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	17	1	r/w	RX_TRAIN_COMPLETE_MASK_LANE	Rx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	16	1	r/w	TX_TRAIN_COMPLETE_MASK_LANE	Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	15	0	r/w	LOCAL_FIELD_DONE_MASK_LANE	Local Field Done Interrupt Mask.	
					0: Enable	
					1: Mask	
	14	0	r/w	LOCAL_CTRL_VALID_MASK_LANE	Local Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	13	0	r/w	LOCAL_STATUS_VALID_MASK_LANE	Local Status Field Valid Interrupt Mask	
					0: Enable	
					1: Mask	
	12	0	r/w	LOCAL_ERROR_VALID_MASK_LANE	Local Error Response Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	11	0	r/w	LOCAL_TRAIN_COMP_MASK_LANE	Local Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	10	0	r/w	LOCAL_TX_INIT_MASK_LANE	Local Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	9	0	r/w	REMOTE_TRAIN_COMP_MASK_LANE	Remote Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	8	0	r/w	REMOTE_TX_INIT_MASK_LANE	Remote Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	7	0	r/w	REMOTE_ERROR_VALID_MASK_LANE	Remote Error Response Field Valide Interrupt Mask.	
					0: Enable	
					1: Mask	
	6	0	r/w	REMOTE_STATUS_VALID_MASK_LANE	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	5	0	r/w	REMOTE_CTRL_VALID_MASK_LANE	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	4	0	r/w	REMOTE_BALANCE_ERR_MASK_LANE	Remote TTIU Balance Bit Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	3	0	r/w	DME_DEC_ERROR_MASK_LANE	Dme Decoder Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	2	0	r/w	FRAME_DET_TIMEOUT_MASK_LANE	Frame Detection Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	1	0	r/w	TRX_TRAIN_TIMEOUT_MASK_LANE	Trx Training Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	0	0	r/w	STATUS_DET_TIMEOUT_MASK_LANE	Status Detection Timeout Interrupt Mask. 	
					0: Enable	
					1: Mask	
						
	# addr = 0x3f68			trx_train_if_interrupt_clear_lane	Interrupt 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	local_ctrl_field_ready_isr_clear_lane	Local Ctrl Field Ready Interrupt Clear	
	26	0	r/w	pin_papta_train_disable_isr_clear_lane	PAPTA train disable Interrupt Clear	
	25	0	r/w	pin_papta_train_enable_isr_clear_lane	PAPTA train Enable interrupt Clear	
	24	0	r/w	rx_train_disable_isr_clear_lane	Rx Train Disable Interrupt Clear	
	23	0	r/w	tx_train_disable_isr_clear_lane	Tx Train Disable Interrupt Clear	
	22	0	r/w	remote_status_field_valid_mux_isr_clear_lane	Remote Status Field Valid Interrupt Clear	
	21	0	r/w	remote_ctrl_field_valid_mux_isr_clear_lane	Remote Control Field Valid Interrupt Clear	
	20	0	r/w	trx_train_stop_isr_clear_lane	TRx Train Stop Interrupt Clear	
	19	0	r/w	rx_train_enable_isr_clear_lane	Rx Train Enable Interrupt Clear	
	18	0	r/w	tx_train_enable_isr_clear_lane	Tx Train Enable Interrupt Clear	
	17	0	r/w	RX_TRAIN_COMPLETE_ISR_CLEAR_LANE	Rx Train Complete Interrupt Clear	
	16	0	r/w	TX_TRAIN_COMPLETE_ISR_CLEAR_LANE	Tx Train Complete Interrupt Clear	
	15	0	r/w	LOCAL_FIELD_DONE_ISR_CLEAR_LANE	Local Field Done Interrupt Clear	
	14	0	r/w	LOCAL_CTRL_VALID_ISR_CLEAR_LANE	Local Control Field Valid Interrupt Clear	
	13	0	r/w	LOCAL_STATUS_VALID_ISR_CLEAR_LANE	Local Status Field Valid Interrupt Clear	
	12	0	r/w	LOCAL_ERROR_VALID_ISR_CLEAR_LANE	Local Error Response Field Valid Interrupt Clear	
	11	0	r/w	LOCAL_TRAIN_COMP_ISR_CLEAR_LANE	Local Phy Tx Train Complete Interrupt Clear	
	10	0	r/w	LOCAL_TX_INIT_ISR_CLEAR_LANE	Local Phy Tx Train Initialization Done Interrupt Clear	
	9	0	r/w	REMOTE_TRAIN_COMP_ISR_CLEAR_LANE	Remote Phy Tx Train Complete Interrupt Clear	
	8	0	r/w	REMOTE_TX_INIT_ISR_CLEAR_LANE	Remote Phy Tx Train Initializating Done Interrupt Clear	
	7	0	r/w	REMOTE_ERROR_VALID_ISR_CLEAR_LANE	Remote Error Response Field Valide Interrupt Clear	
	6	0	r/w	REMOTE_STATUS_VALID_ISR_CLEAR_LANE	Remote Status Field Valid Interrupt Clear	
	5	0	r/w	REMOTE_CTRL_VALID_ISR_CLEAR_LANE	Remote Control Field Valid Interrupt Clear	
	4	0	r/w	REMOTE_BALANCE_ERR_ISR_CLEAR_LANE	Remote Ttiu Balance Bit Error Interrupt Clear	
	3	0	r/w	DME_DEC_ERROR_ISR_CLEAR_LANE	Dme Decoder Error Interrupt Clear	
	2	0	r/w	FRAME_DET_TIMEOUT_ISR_CLEAR_LANE	Frame Detection Timeout Interrupt Clear	
	1	0	r/w	TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE	Tx/Rx Training Timeout Interrupt Clear	
	0	0	r/w	STATUS_DET_TIMEOUT_ISR_CLEAR_LANE	Status Detection Timeout Interrupt Clear	
						
	# addr = 0x3f6c			tx_emphasis_control0	Tx Emphasis Control0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	0	r/w	tx_em_pre2_ctrl_lane[4:0]	Tx Second Pre-cursor Emphasis Control	internal
	[23:22]	0	r/w	RESERVED		
	21	0	r/w	tx_em_pre2_ctrl_force_lane	Tx Second Pre-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[20:16]	0	r/w	tx_em_post_ctrl_lane[4:0]	Tx Post-cursor Emphasis Control	internal
	15	0	r/w	tx_em_post_ctrl_force_lane	Tx Post-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	14	0	r/w	RESERVED		
	13	0	r/w	tx_em_main_ctrl_force_lane	Tx Main-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[12:8]	0	r/w	tx_em_pre_ctrl_lane[4:0]	Tx First Pre-cursor Emphasis Control	internal
	7	0	r/w	tx_em_pre_ctrl_force_lane	Tx First Pre-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[6:0]	7'h3f	r/w	tx_em_main_ctrl_lane[6:0]	Tx Main-cursor Emphasis Control	internal
						
	# addr = 0x3f70			tx_emphasis_control1	Tx Emphasis Control1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	tx_fir_c_ctrl3_lane[5:0]	Tx FIR Tap Control 3	internal
	[23:22]	0	r/w	tx_fir_sel_lane[1:0]	Tx FIR Tap Select	internal
	[21:16]	0	r/w	tx_fir_c_ctrl2_lane[5:0]	Tx FIR Tap Control 2	internal
	[15:10]	0	r/w	tx_fir_c_ctrl1_lane[5:0]	Tx FIR Tap Control 1	internal
	9	0	r/w	RESERVED		
	8	0	r/w	tx_fir_update_lane	Tx FIR Tap Update	internal
	7	0	r/w	tx_fir_update_force_lane	Tx FIR Tap Update Force	internal
					0: use internal logic	
					1: use register	
	[6:1]	0	r/w	tx_fir_tap_pol_lane[5:0]	Tx FIR Tap Polarity Control	internal
	0	0	r/w	tx_fir_tap_pol_force_lane	Tx FIR Tap Polarity Control Force	internal
					0: use internal logic	
					1: use register	
						
	# addr = 0x3f74			tx_emphasis_control2	Tx Emphasis Control2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r	to_ana_tx_fir_c0_lane[5:0]	Tx FIR Tap 0 Readout	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	0	r	to_ana_tx_fir_c1_lane[5:0]	Tx FIR Tap 1 Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	0	r	to_ana_tx_fir_c2_lane[5:0]	Tx FIR Tap 2 Readout	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	0	r	to_ana_tx_fir_c3_lane[5:0]	Tx FIR Tap 3 Readout	internal
						
	# addr = 0x3f78			tx_emphasis_control3	Tx Emphasis Control3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r	to_ana_tx_fir_c4_lane[5:0]	Tx FIR Tap 4 Readout	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	0	r	to_ana_tx_fir_c5_lane[5:0]	Tx FIR Tap 5 Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	0	r	to_ana_tx_fir_tap_pol_lane[5:0]	Tx FIR Tap Polarity Readout	internal
	7	0	r/w	tx_fir_tap_p_force_lane	Register to force the value of virtual coefficient CP in FIR Calculation from FW register.	internal
					1'b0: CP is driven by coefficient updating logic. (Default)	
					1'b1: CP is forced to be driven by FW register reg_tap_p_lane	
	[6:1]	0	r/w	tx_fir_tap_p_lane[5:0]	Value of virtual coefficient CP controlled by FW register.	internal
	0	0	r	to_ana_tx_fir_update_lane	Tx FIR Tap Update Readout	internal
						
	# addr = 0x3f7c			tx_train_pattern_reg1	Tx _training_pattern_reg1	
	[31:26]	0	r/w	RESERVED		
	[25:16]	10'h42	r/w	TRAIN_PAT_NUM_RX_LANE[9:0]	Training Patten Number Including Frame Marker In RX	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
	[15:10]	0	r/w	RESERVED		
	[9:0]	10'h42	r/w	TX_TRAIN_PAT_NUM_LANE[9:0]	Training Patten Number on TX side  Including Frame Marker.	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
						
	# addr = 0x3f80			tx_train_control_reg0	TX Training Control Register 0	
	[31:18]	0	r/w	RESERVED		
	[17:16]	2'b00	r/w	ctrl_field_start_adjust_lane[1:0]	Control Field Start Adjust	
					2'b11: generate  ctrl field start 3 txdclk earlier	
					2'b10: generate  ctrl field start 2 txdclk earlier	
					2'b01: generate  ctrl field start 1 txdclk earlier	
					2'b00: default value	
	15	0	r/w	RESERVED		
	14	0	r/w	force_tx_train_pat_tx_en_lane	Force Tx Training Pat Enable on Tx side	internal
	13	1	r/w	auto_force_dis_tx_lane	Disable HW to generate force_pll_ready and force_sel_bits 	internal
					0:  Not Disabled	
					1: Disabled	
	12	1	r/w	auto_force_dis_rx_lane	Disable HW to generate force_pll_ready and force_sel_bits 	internal
					0:  Not Disabled	
					1: Disabled	
	11	0	r/w	force_clk_ready_lane	Force Clk_8bit_ready and Clk_10bit_ready 	internal
					0: Not enabled	
					1: Enabled	
	10	0	r/w	PCIE_MODE_LANE	Pice mode is enable during tx training 	internal
					0: Not PCIE mode	
					1:  PCIE mode	
	[9:8]	2'b00	r/w	strx_train_coe_valid_dly_lane[1:0]	delay  strx_train_coe_valid	internal
					2'b11: delay 4 txdclk 	
					2'b10: delay 3 txdclk 	
					2'b01: delay 2 txdclk 	
					2'b00: delay 1 txdclk 	
	7	1	r/w	force_control_rx_en_lane	Force Control Enable bit on RX side	internal
					0: Not enabled	
					1: Enabled	
	6	0	r/w	force_tx_train_pat_rx_en_lane	force Tx Training Pat Enable on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	5	0	r/w	force_sel_bits_rx_lane	Force sel bit  on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	4	0	r/w	force_pll_ready_rx_lane	Force PLL READY on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	3	0	r/w	extend_trx_train_clk_rx_en_lane	Extend TRx Train Clock Enable on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	2	1	r/w	force_control_tx_en_lane	Force Control Enable bit on TX side.	internal
					0: Not enabled	
					1: Enabled	
	1	0	r/w	force_sel_bits_tx_lane	Force sel bit  on Tx side	internal
					This bit is only used when force_control_tx_en_lane  is set to 1.	
	0	0	r/w	force_pll_ready_tx_lane	Force PLL  READY on Tx side	internal
					This bit is only used when force_control_tx_en_lane  is set to 1.	
						
	# addr = 0x3f84			tx_train_control_reg1	TX Training Control Register 1	
	[31:11]	0	r/w	RESERVED		
	10	0	r/w	remote_valid_interrupt_ctrl_lane	 remote valid interrupt control 	internal
	9	0	r/w	control_32g_lane	extra control on 32G PHY	internal
					1: Enabled	
					0: Not enabled	
	8	0	r/w	pin_tx_train_enable_sel_lane	 tx_train_enable selection bit.	internal
	7	0	r/w	tx_coe_fm_pipe_lane	reset for  tx_coe_fm_pipe 	internal
	6	1	r/w	err_rsp_rpt_en_lane	 err_rsp_rpt_en	internal
	5	0	r/w	train_pin_fm_reg_en_lane	 train_pin_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	4	0	r/w	train_err_fm_reg_en_lane	 train_err_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	3	0	r/w	remote_comp_fm_reg_en_lane	 remote_comp_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	2	0	r/w	remote_init_fm_reg_en_lane	 remote_init_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	1	0	r/w	train_rdy_fm_reg_en_lane	 train_rdy_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	0	0	r/w	remote_valid_lane	 remote_valid_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
						
	# addr = 0x3f88			tx_train_control_reg2	TX Training Control Register 2	
	[31:15]	0	r/w	RESERVED		
	14	0	r	train_end_rd_lane	TX Training End	internal
	13	0	r	clock_sel_not_in_training_rd_lane	Clock used for normal data transfer	internal
					0: 40 bits clock is used	
					1: 32 bits clock is used	
	12	0	r	clock_sel_in_training_rd_lane	Clock used for Training	internal
					0: 40 bits clock is used	
					1: 32 bits clock is used	
	11	0	r	clk_10bit_ready_rd_lane	40 bit clock is stable	internal
	10	0	r	clk_8bit_ready_rd_lane	32 bit clock is stable	internal
	9	0	r	pll_ready_rx_rd_lane	PLL Ready RX  Read	internal
	8	0	r	tx_train_start_rd_lane	TX Training Start Read	internal
	[7:4]	0	r	pin_rx_preset_hint_rd_lane[3:0]	rx preset hint rd	internal
	3	0	r/w	RESERVED		
	2	0	r	eye_open_en_rd_lane	eye open en rd	internal
	1	0	r	pin_papta_train_enable_rd_lane	Read Out PAPTA train_enable	internal
	0	0	r	local_ctrl_field_ready_rd_lane	local ctrl field ready	internal
						
	# addr = 0x3f8c			tx_emph_ctrl_reg0	Tx Emphasis Control Register 0	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hc	r/w	tx_emph1_pipe0_lane[4:0]	Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -6dB De-emphasis	internal
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	23	0	r/w	RESERVED		
	[22:16]	7'h21	r/w	tx_amp_pipe0_lane[6:0]	Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -6dB De-emphasis	internal
					0000:  0, Nominal amplitude	
					0001: (1-1/45) of nominal amp.	
					...	
					1110:  (1-14/45) of nominal amp.	
	15	0	r/w	RESERVED		
	14	0	r	tx_swing_rd_lane	Read Out For PIPE Ctrl Dphy_ana_tx_swing	internal
	13	1	r/w	PCIE_GEN12_SEL_LANE	PCIe/USB3 Gen1/2 Mode Select	internal
					This field is used in the PCIe/USB3 mode.	
					0: GEN3/4/5 mode is selected	
					1: GEN1/2 mode is selected	
	[12:8]	5'h0	r/w	tx_emph1_pipe2_lane[4:0]	Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 No De-emphasis	internal
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	7	0	r/w	RESERVED		
	[6:0]	7'h2d	r/w	tx_amp_pipe2_lane[6:0]	Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 No De-emphasis	internal
					0000:  0, Nominal amplitude	
					0001: (1-1/45) of nominal amp.	
					...	
					1110:  (1-14/45) of nominal amp.	
						
	# addr = 0x3f90			tx_emph_ctrl_reg1	Tx Emphasis Control Register 1	
	[31:13]	0	r/w	RESERVED		
	[12:8]	5'h8	r/w	tx_emph1_pipe1_lane[4:0]	Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -3dB De-emphasis	internal
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	7	0	r/w	RESERVED		
	[6:0]	7'h25	r/w	tx_amp_pipe1_lane[6:0]	Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -3dB De-emphasis	internal
					0000:  0, Nominal amplitude	
					0001: (1-1/45) of nominal amp.	
					...	
					1110:  (1-14/45) of nominal amp.	
						
	# addr = 0x3f94			tx_amp_ctrl_reg0	Tx Amplitude Control Register 0	
	[31:28]	4'h1	r/w	tx_margin_v7_lane[3:0]	Tx Margin Voltage	internal
					000: TX amp=0.88V	
					Selected when PIPE PIN tx_margin is 7	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[27:24]	4'h2	r/w	tx_margin_v6_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 6	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[23:20]	4'h3	r/w	tx_margin_v5_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 5	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[19:16]	4'h0	r/w	tx_margin_v4_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 4	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[15:12]	4'h5	r/w	tx_margin_v3_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 3	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[11:8]	4'h6	r/w	tx_margin_v2_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 2	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[7:4]	4'h7	r/w	tx_margin_v1_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 1	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[3:0]	4'h4	r/w	tx_margin_v0_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 0	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
						
	# addr = 0x3f98			tx_amp_ctrl_reg1	Tx Amplitude Control Register 1	
	[31:6]	0	r/w	RESERVED		
	[5:2]	4'h4	r/w	tx_vref_tx_sel_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 0	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	1	1	r/w	tx_vref_txdrv_sel_fm_margin_pcie_en_lane	Tx Driver Reference Voltage Selection From Margin Level Enable For PCIE Mode	internal
					Used when tx_vref_txdrv_sel_force is 0.	
					1: Select from gen table	
					0: Select from registers tx_margin_v0/1/2/3/4/5/6/7	
	0	0	r/w	tx_vref_txdrv_sel_force_lane	Force Tx Drive Reference Voltage Selection	internal
					0: use internal logic	
					1: use gen table	
						
	# addr = 0x4100			pll_rs_lane_reg0	Rx Side PLL Lane Register 0	
	[31:16]	0	r	pll_rs_fbc_pllcal_cnt_lane[15:0]	Analog Rx Side Feedback Clock Count Result	internal
					This value is used to compare Rx Side Feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	pll_rs_fbc_cnt_timer_lane[15:0]	Analog Rx Side Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0x4104			pll_rs_lane_reg1	Rx Side PLL Lane Register 1	
	31	1	r/w	pll_rs_reset_ana_lane	Reset Rx Side PLL Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	30	0	r/w	ana_pll_rs_ld_cal_data_lane	Analog Rx Side PLL Load Calibration Data	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r	pll_rs_fbc_pllcal_cnt_ready_lane	Rx Side Feedback Clock Count Result Ready	internal
					This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read	
	26	0	r/w	rst_pll_rs_fbc_pllcal_clk_lane	Reset Rx Side FBC PLL Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	pll_rs_fbc_cnt_start_lane	Rx Side Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
	24	0	r/w	RESERVED		
	23	0	r/w	ref_clk_en_rs_lane	Force Reference Clock Rx Side Enable Lane. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	22	0	r/w	rst_ref_clk_rs_lane	Reset Reference Clock Rx Side Lane	internal
					1: Reset	
					0: Not reset	
	[21:20]	2'h0	r/w	ana_pll_rs_tempc_level_todig_lane[1:0]	Analog Rx Side PLL temp Calibration Level To Digital	internal
					Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.	
	19	0	r/w	ana_pll_rs_tempc_level_todig_fm_reg_lane	Analog Rx Side PLL temp Calibration Level To Digital Control From Register Selection	internal
					Force value of ana_tempc_level_todig from register ana_tempc_level_todig.	
	18	1	r/w	ana_pll_rs_tempc_level_todig_rd_req_lane	Rx Side PLL temperature Calibration Analog Feedback Read Request	internal
					0: Freeze ana_tempc_level_todig_rd	
					1: Keep updating ana_tempc_level_todig_rd	
	[17:16]	0	r	ana_pll_rs_tempc_level_todig_rd_lane[1:0]	Analog Rx Side PLL temp Calibration Level To Digital Indicator	internal
					Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration 	
	[15:0]	16'h0	r/w	PLL_RS_INIT_FOFFS_LANE[15:0]	Initial RX Frequency Offset	
					Rx Side PLL initial frequency offset. Unit is 0.95ppm.	
						
	# addr = 0x4108			pll_rs_lane_reg2	Rx Side PLL Lane Register 2	
	31	0	r/w	pll_rs_lcpll_tempc_cal_en_lane	Rx Side LCPLL Temperature Compensation Calibration Enable	internal
	30	0	r	pll_rs_lcpll_tempc_cal_done_lane	Rx Side LCPLL Temperature Compensation Calibration Done	internal
	29	1'h0	r/w	pll_rs_lcpll_tempc_step_lane	Rx Side LCPLL Calibration Code Step	internal
					1'b0 : 1 LSB	
					1'b1 : 2 LSB	
	28	0	r/w	pll_rs_lcpll_todig_tempc_polarity_lane	Rx Side LCPLL Temperature Compensation TODIG Polarity	internal
	27	0	r/w	pll_rs_lcpll_tempc_dis_lane	Rx Side LCPLL Temperature Calibration External Disable	internal
	26	0	r/w	pll_rs_lcpll_tempc_dac_max_min_overwrite_lane	Rx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite	internal
	[25:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	pll_rs_lcpll_tempc_mux_hold_sel_min_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_hold_sel Min Value	internal
	[15:12]	4'ha	r/w	pll_rs_lcpll_tempc_mux_hold_sel_max_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_hold_sel Max Value	internal
	[11:8]	4'h5	r/w	pll_rs_lcpll_cal_wait_tempc_5us_lane[3:0]	Rx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle	internal
	[7:4]	4'h5	r/w	pll_rs_lcpll_cal_wait_tempc_40us_lane[3:0]	Rx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle	internal
	[3:0]	4'h6	r/w	pll_rs_lcpll_cal_wait_tempc_100us_lane[3:0]	Rx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle	internal
						
	# addr = 0x410c			pll_rs_lane_reg3	Rx Side PLL Lane Register 3	
	[31:24]	8'h0	r/w	pll_rs_lcpll_tempc_dac_min_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MIN Valve	internal
	[23:16]	8'h2	r/w	pll_rs_lcpll_tempc_dac_min_p2_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2	internal
	[15:8]	8'hff	r/w	pll_rs_lcpll_tempc_dac_max_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MAX Valve	internal
	[7:0]	8'hfd	r/w	pll_rs_lcpll_tempc_dac_max_m2_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2	internal
						
	# addr = 0x4110			pll_rs_lane_reg4	Rx Side PLL Lane Register 4	
	[31:28]	4'h2	r/w	pll_rs_lcpll_tempc_mux_sel_ext_lane[3:0]	Rx Side LCPLL Temperature Compensation  Mux_hold_sel External Value	internal
	[27:24]	4'h2	r/w	pll_rs_lcpll_tempc_mux_hold_sel_ext_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_sel External Value	internal
	[23:16]	8'h0	r/w	pll_rs_lcpll_tempc_dac_sel_ext_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC External Valve	internal
	15	1'h0	r/w	pll_rs_lcpll_tempc_dac_valid_ext_lane	Rx Side LCPLL Temperature Compensation DAC VALID External Value	internal
	14	1'b1	r/w	pll_rs_lcpll_tempc_ext_en_lane	Rx Side LCPLL Temperature Compensation  External Value Enable	internal
	[13:0]	0	r/w	RESERVED		
						
	# addr = 0x4114			pll_rs_lane_reg5	Rx Side PLL Lane Register 5	
	[31:28]	4'h3	r	pll_rs_lcpll_tempc_mux_sel_lane[3:0]	Rx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value	internal
	[27:24]	4'h3	r	pll_rs_lcpll_tempc_mux_hold_sel_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_sel  Read Value	internal
	[23:16]	8'h0	r	pll_rs_lcpll_tempc_dac_sel_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC  Read Valve	internal
	15	1'h0	r	pll_rs_lcpll_tempc_dac_valid_lane	Rx Side LCPLL Temperature Compensation DAC Read VALID  Value	internal
	[14:13]	2'b0	r	pll_rs_lcpll_tempc_level_todig_lane[1:0]	Rx Side LCPLL Temperature Compensation  TODIG Read Value	internal
	[12:0]	0	r/w	RESERVED		
						
	# addr = 0x4118			pll_rs_dtx_reg0	Rx Side PLL Lane Register 6	
	[31:30]	0	r/w	pll_rs_dtx_floop_step_size_lane[1:0]	DTX Frequency Loop Step Size For Rx Side PLL	internal
					0: 1/512	
					1: 1/1024	
					2: 1/2048	
					3: 1/4096	
	29	0	r/w	RESERVED		
	28	1	r/w	PLL_RS_DTX_FOFFSET_SEL_LANE	DTX Frequency Offset Selection For Rx Side PLL	internal
					0: Use Rx Frequency Offset	
					1: Use Far End Loopback FIFO information generated frequency offset	
	27	0	r/w	pll_rs_foff_inv_force_lane	Frequency Offset Invert Force For Tx PLL.	internal
	26	0	r/w	pll_rs_foff_inv_lane	Frequency Offset Invert For Tx PLL.	internal
	25	0	r/w	RESERVED		
	24	1	r/w	reset_pll_rs_dtx_lane	Reset RX DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	23	1	r/w	pll_rs_dtx_clk_off_lane	RX DTX Clock Off	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	22	0	r	PLL_RS_DTX_CLAMPING_TRIGGER_LANE	DTX Clamping Trigger	
					A value of 1 in this register indicates the DTX clamping is triggered.	
	21	1	r/w	PLL_RS_DTX_CLAMPING_EN_LANE	DTX Clamping Enable	
					Enable DTX clamping protection logic. This is valid only in repeat mode.	
	20	0	r/w	PLL_RS_DTX_CLAMPING_TRIGGER_CLEAR_LANE	DTX Clamping Trigger Clear	
					Manually clear DTX Clamping trigger flag.	
	[19:18]	2'h1	r/w	PLL_RS_DTX_CLAMPING_SEL_LANE[1:0]	DTX Clamping Select	
					DTX Clamping Select. This is valid only in repeat mode.	
					2'b00: Clamp at +/- 122 ppm.	
					2'b01: Clamp at +/- 244 ppm.	
					2'b10: Clamp at +/- 488 ppm.	
					2'b11: Clamp at +/- 976 ppm.	
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x411c			pll_rs_dtx_reg1	Rx Side PLL Lane Register 7	
	[31:28]	4'h0	r/w	RESERVED		
	27	1	r/w	pll_rs_dtx_floop_foffset_rd_req_lane	DTX Frequency Loop Offset Read Request	internal
					when this bit is high, dtx_floop_foffset read value is updated.	
	[26:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	pll_rs_dtx_floop_foffset_lane[15:0]	DTX Frequency Loop Offset	internal
					It is 2's complement value. This is from far end loopback FIFO status	
					The unit is 0.48ppm	
						
	# addr = 0x4120			pll_rs_lane_reg8	Rx Side PLL Lane Register 8	
	[31:28]	0	r	pll_rs_rsvd_pll_out_rd_lane[3:0]	PLL_RS_RSVD_PLL_OUT Value	internal
	[27:24]	4'h0	r/w	ana_pll_rs_rsvd_pll_out_lane[3:0]	Analog Rx Side PLL Reserved Output	internal
					Set value of ana_pll_rs_rsvd_pll_out when register ana_pll_rs_rsvd_pll_out_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	ana_pll_rs_rsvd_pll_out_fm_reg_lane	Force Value Of Ana_pll_rs_rsvd_pll_out From Register	internal
	[22:16]	0	r/w	RESERVED		
	[15:12]	4'hc	r/w	ana_pll_rs_rsvd0_lane[3:0]	Analog Rx Side PLL Reserved Register	internal
	11	0	r/w	ana_pll_rs_lock_lane	Set Value Of ana_pll_rs_lock 	internal
					This register is valid when register ana_pll_rs_lock_fm_reg is 1 or PHY is in isolation/scan Mode.	
	10	0	r/w	ana_pll_rs_lock_fm_reg_lane	Value Of pll_rs_lock Control From Register Selection.	internal
					This register is used with register pll_rs_lock	
	9	0	r	ANA_PLL_RS_LOCK_RD_LANE	Rx Side PLL Lock Indicator	
					0: Rx Side PLL is not locked. Real time signal.	
					1: Rx Side PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.	
	8	1	r/w	ANA_PLL_RS_FBCK_SEL_LANE	PLL Feedback Clock Selection	
					Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Rx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	7	0	r/w	ana_pll_rs_pu_pll_lane	Power Up RX Analog PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL	
					0: Power down analog PLL	
	6	0	r/w	ana_pll_rs_pu_pll_dly_lane	Power Up RX Analog PLL Delay	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Delay	
					0: Power down analog PLL Delay	
	5	0	r/w	RESERVED		
	4	0	r/w	ana_pll_rs_pu_pll_force_lane	RX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection	internal
					0: Controlled by internal logic	
					1: Use registers ana_pll_rs_pu_pll to control ana_pll_rs_pu_pll	
					ana_pll_rs_pu_pll_dly to control ana_pll_rs_pu_pll_dly	
	3	0	r/w	RESERVED		
	2	0	r/w	ana_pll_rs_clk_ready_lane	PLL_CLK_READY Signal Value For RX LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	1	0	r/w	ana_pll_rs_clk100m_125m_sel_lane	Analog Rx Side PLL Clock 100M Or 125M Select	
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	0	0	r/w	ana_pll_rs_clk100mor125m_en_lane	Analog Rx Side PLL Clock 100M Or 125M Enable	
						
	# addr = 0x4124			pll_rs_dtx_reg2	Rx Side PLL Lane DTX Register 2	
	31	0	r/w	RESERVED		
	[30:27]	0	r/w	pll_rs_ssc_step_125ppm_lane[3:0]	SSC Step Value For 125PPM	internal
	26	0	r/w	pll_rs_ssc_acc_factor_lane	SSC Accumulator Factor	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:13]	0	r/w	RESERVED		
	[12:0]	13'h05cf	r/w	pll_rs_ssc_m_lane[12:0]	SSC Parameter	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
						
	# addr = 0x4128			pll_rs_lane_reg9	Rx Side PLL Lane Register 9	
	31	0	r/w	pll_rs_repeat_mode_en_fm_reg_lane	Rx Side PLL Force Value Of Repeat_mode_en From Register	internal
	30	0	r/w	pll_rs_repeat_mode_en_lane	Rx Side PLL Repeat Mode Enable	internal
					0: Repeat mode is disable. The input signal repeat mode enable is ignored.	
					1: Repeat mode is enable. The input signal repeat mode enable is valid	
	29	0	r/w	pll_rs_local_dig_rx2tx_lpbk_en_fm_reg_lane	Rx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register	internal
	28	0	r/w	pll_rs_local_dig_rx2tx_lpbk_en_lane	Rx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).	internal
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	27	0	r/w	pll_rs_rx2pll_freq_tran_en_fm_reg_lane	Rx Side PLL Force Value Of rx2pll_freq_tran_en From Register	internal
	26	0	r/w	pll_rs_rx2pll_freq_tran_en_lane	Rx Side PLL DTX Rx to PLL Frequency Transfer Enable	internal
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use Rx DTX frequency offset.	
	25	0	r/w	pll_rs_fifo_cnt_chg_valid_fm_reg_lane	Rx Side PLL Force Value Of fifo_cnt_chg_valid From Register	internal
	24	0	r/w	pll_rs_fifo_cnt_chg_valid_lane	Rx Side PLL fifo_cnt_chg_valid	internal
	23	0	r/w	pll_rs_fifo_cnt_chg_fm_reg_lane	Rx Side PLL Force Value Of fifo_cnt_chg From Register	internal
	[22:19]	0	r/w	pll_rs_fifo_cnt_chg_lane[3:0]	Rx Side PLL fifo_cnt_chg	internal
	18	0	r/w	pll_rs_fifo_empty_fm_reg_lane	Rx Side PLL Force Value Of fifo_empty From Register	internal
	17	0	r/w	pll_rs_fifo_empty_lane	Rx Side PLL fifo_empty	internal
	16	0	r/w	pll_rs_fifo_full_fm_reg_lane	Rx Side PLL Force Value Of fifo_full From Register	internal
	15	0	r/w	pll_rs_fifo_full_lane	Rx Side PLL fifo_full	internal
	14	0	r/w	pll_rs_txclk_sync_en_fm_reg_lane	Rx Side PLL Force Value Of txclk_sync_en From Register	internal
	13	0	r/w	pll_rs_txclk_sync_en_lane	Rx Side PLL txclk_sync_en	internal
	12	0	r/w	pll_rs_sft_rst_no_reg_fm_reg_lane	Rx Side PLL Soft Reset Without Register From Register	internal
	11	0	r/w	pll_rs_sft_rst_no_reg_lane	Rx Side PLL Soft Reset Without Register	internal
	[10:9]	0	r	pll_rs_id_rd_lane[1:0]	Rx Side PLL ID Read value	
	8	0	r/w	ana_pll_rs_refclk_sel_lane	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	[7:0]	8'h18	r/w	pll_rs_ref1m_gen_div_lane[7:0]	Reference 1 MHz Generation Divider	internal
						
	# addr = 0x412c			pll_rs_lane_reg6	Rx Side PLL Lane Register 6	
	31	0	r/w	pll_rs_ssc_amp_fm_reg_lane	SSC Amplitude Setting From Register	internal
	[30:24]	0	r/w	pll_rs_ssc_amp_lane[6:0]	SSC Amplitude Setting	internal
					SSC Amplitude, Unit is around 125ppm, check user manual for detail	
	23	1	r/w	pll_rs_ssc_dspread_rs_lane	Rx Side PLL Spread Spectrum Clock Down-spread Select	internal
					0: Center-spread	
					1: Down-spread	
	22	0	r/w	pll_rs_ssc_dspread_rs_fm_reg_lane	Rx Side PLL Spread Spectrum Clock Down-spread Select From Register	internal
	21	0	r/w	pll_rs_ssc_en_fm_reg_lane	Rx Side PLL SSC Enable From Register	internal
	20	0	r/w	pll_rs_ssc_en_lane	Rx Side PLL SSC Enable	internal
	[19:18]	0	r/w	RESERVED		
	17	0	r/w	pll_rs_rx_foffset_valid_fm_reg_lane	Rx Side PLL Force Value Of rx_foffset_valid From Register	internal
	16	0	r/w	pll_rs_rx_foffset_valid_lane	Rx Side PLL rx_foffset_valid	internal
	15	0	r/w	pll_rs_to_dtx_rx_foffset_fm_reg_lane	Rx Side PLL Force Value Of to_dtx_rx_foffset From Register	internal
	[14:0]	0	r/w	pll_rs_to_dtx_rx_foffset_lane[14:0]	Rx Side PLL to_dtx_rx_foffset	internal
						
	# addr = 0x4130			pll_rs_lane_reg10	Rx Side PLL Lane Register 10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_hi1_pll_rs_lane[5:0]	First Level Test Bus Selection For Optional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[15:14]	0	r/w	RESERVED		
	[13:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	RESERVED		
	[5:0]	0	r/w	testbus_sel_lo1_pll_rs_lane[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
						
	# addr = 0x4134			pll_rs_lane_reg11	Rx Side PLL Lane Register 11	
	[31:16]	0	r/w	testbus_sel_swap_pll_rs_lane[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	dig_test_bus_pll_rs_lane[15:0]	Digital Test Bus Register Read Out.	internal
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0x4138			pll_rs_lane_reg12	Rx Side PLL Lane Register 12	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	rx_pll_rate_sel_lane[4:0]	RX PLL rate sel.	internal
	[15:10]	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	pll_rs_fbdiv_cal_lane[9:0]	PLL RS FBDIV.	internal
						
	# addr = 0x4200			pll_ts_lane_reg0	Tx Side PLL Lane Register 0	
	[31:16]	0	r	pll_ts_fbc_pllcal_cnt_lane[15:0]	Analog Tx Side Feedback Clock Count Result	internal
					This value is used to compare Tx Side Feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	pll_ts_fbc_cnt_timer_lane[15:0]	Analog Tx Side Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0x4204			pll_ts_lane_reg1	Tx Side PLL Lane Register 1	
	31	1	r/w	pll_ts_reset_ana_lane	Reset Tx Side PLL Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	30	0	r/w	ana_pll_ts_ld_cal_data_lane	Analog Tx Load Calibration Data	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r	pll_ts_fbc_pllcal_cnt_ready_lane	Tx Side Feedback Clock Count Result Ready	internal
					This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read	
	26	0	r/w	rst_pll_ts_fbc_pllcal_clk_lane	Reset Tx FBC PLL Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	pll_ts_fbc_cnt_start_lane	Tx Side Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
	24	0	r/w	RESERVED		
	23	0	r/w	ref_clk_en_ts_lane	Force Reference Clock Tx Side Enable Lane. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	22	0	r/w	rst_ref_clk_ts_lane	Reset Reference Clock Tx Side Lane	internal
					1: Reset	
					0: Not reset	
	[21:20]	2'h0	r/w	ana_pll_ts_tempc_level_todig_lane[1:0]	Analog Tx Side Temp Calibration Level To Digital	internal
					Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.	
	19	0	r/w	ana_pll_ts_tempc_level_todig_fm_reg_lane	Analog Tx Side Temp Calibration Level To Digital Control From Register Selection	internal
					Force value of ana_tempc_level_todig from register ana_tempc_level_todig.	
	18	1	r/w	ana_pll_ts_tempc_level_todig_rd_req_lane	Tx Side Temperature Calibration Analog Feedback Read Request	internal
					0: Freeze ana_tempc_level_todig_rd	
					1: Keep updating ana_tempc_level_todig_rd	
	[17:16]	0	r	ana_pll_ts_tempc_level_todig_rd_lane[1:0]	Analog Tx Side Temp Calibration Level To Digital Indicator	internal
					Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration 	
	[15:0]	16'h0	r/w	PLL_TS_INIT_FOFFS_LANE[15:0]	Initial TX Frequency Offset	
					Tx Side PLL initial frequency offset. Unit is 0.95ppm.	
						
	# addr = 0x4208			pll_ts_lane_reg2	Tx Side PLL Lane Register 2	
	31	0	r/w	pll_ts_lcpll_tempc_cal_en_lane	Tx Side LCPLL Temperature Compensation Calibration Enable	internal
	30	0	r	pll_ts_lcpll_tempc_cal_done_lane	Tx Side LCPLL Temperature Compensation Calibration Done	internal
	29	1'h0	r/w	pll_ts_lcpll_tempc_step_lane	Tx Side LCPLL Calibration Code Step	internal
					1'b0 : 1 LSB	
					1'b1 : 2 LSB	
	28	0	r/w	pll_ts_lcpll_todig_tempc_polarity_lane	Tx Side LCPLL Temperature Compensation TODIG Polarity	internal
	27	0	r/w	pll_ts_lcpll_tempc_dis_lane	Tx Side LCPLL Temperature Calibration External Disable	internal
	26	0	r/w	pll_ts_lcpll_tempc_dac_max_min_overwrite_lane	Tx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite	internal
	[25:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	pll_ts_lcpll_tempc_mux_hold_sel_min_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_hold_sel Min Value	internal
	[15:12]	4'ha	r/w	pll_ts_lcpll_tempc_mux_hold_sel_max_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_hold_sel Max Value	internal
	[11:8]	4'h5	r/w	pll_ts_lcpll_cal_wait_tempc_5us_lane[3:0]	Tx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle	internal
	[7:4]	4'h5	r/w	pll_ts_lcpll_cal_wait_tempc_40us_lane[3:0]	Tx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle	internal
	[3:0]	4'h6	r/w	pll_ts_lcpll_cal_wait_tempc_100us_lane[3:0]	Tx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle	internal
						
	# addr = 0x420c			pll_ts_lane_reg3	Tx Side PLL Lane Register 3	
	[31:24]	8'h0	r/w	pll_ts_lcpll_tempc_dac_min_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MIN Valve	internal
	[23:16]	8'h2	r/w	pll_ts_lcpll_tempc_dac_min_p2_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2	internal
	[15:8]	8'hff	r/w	pll_ts_lcpll_tempc_dac_max_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MAX Valve	internal
	[7:0]	8'hfd	r/w	pll_ts_lcpll_tempc_dac_max_m2_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2	internal
						
	# addr = 0x4210			pll_ts_lane_reg4	Tx Side PLL Lane Register 4	
	[31:28]	4'h2	r/w	pll_ts_lcpll_tempc_mux_sel_ext_lane[3:0]	Tx Side LCPLL Temperature Compensation  Mux_hold_sel External Value	internal
	[27:24]	4'h2	r/w	pll_ts_lcpll_tempc_mux_hold_sel_ext_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_sel External Value	internal
	[23:16]	8'h0	r/w	pll_ts_lcpll_tempc_dac_sel_ext_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC External Valve	internal
	15	1'h0	r/w	pll_ts_lcpll_tempc_dac_valid_ext_lane	Tx Side LCPLL Temperature Compensation DAC VALID External Value	internal
	14	1'b1	r/w	pll_ts_lcpll_tempc_ext_en_lane	Tx Side LCPLL Temperature Compensation  External Value Enable	internal
	[13:0]	0	r/w	RESERVED		
						
	# addr = 0x4214			pll_ts_lane_reg5	Tx Side PLL Lane Register 5	
	[31:28]	4'h3	r	pll_ts_lcpll_tempc_mux_sel_lane[3:0]	Tx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value	internal
	[27:24]	4'h3	r	pll_ts_lcpll_tempc_mux_hold_sel_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_sel  Read Value	internal
	[23:16]	8'h0	r	pll_ts_lcpll_tempc_dac_sel_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC  Read Valve	internal
	15	1'h0	r	pll_ts_lcpll_tempc_dac_valid_lane	Tx Side LCPLL Temperature Compensation DAC Read VALID  Value	internal
	[14:13]	2'b0	r	pll_ts_lcpll_tempc_level_todig_lane[1:0]	Tx Side LCPLL Temperature Compensation  TODIG Read Value	internal
	[12:0]	0	r/w	RESERVED		
						
	# addr = 0x4218			pll_ts_dtx_reg0	Tx Side PLL Lane Register 6	
	[31:30]	0	r/w	pll_ts_dtx_floop_step_size_lane[1:0]	DTX Frequency Loop Step Size For Tx Side PLL	internal
					0: 1/512	
					1: 1/1024	
					2: 1/2048	
					3: 1/4096	
	29	0	r/w	RESERVED		
	28	1	r/w	PLL_TS_DTX_FOFFSET_SEL_LANE	DTX Frequency Offset Selection For Tx Side PLL	internal
					0: Use Tx Frequency Offset	
					1: Use Far End Loopback FIFO information generated frequency offset	
	27	0	r/w	pll_ts_foff_inv_force_lane	Frequency Offset Invert Force For Tx Side PLL.	internal
	26	0	r/w	pll_ts_foff_inv_lane	Frequency Offset Invert For Tx Side PLL.	internal
	25	0	r/w	RESERVED		
	24	1	r/w	reset_pll_ts_dtx_lane	Reset TX DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	23	1	r/w	pll_ts_dtx_clk_off_lane	TX DTX Clock Off	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	22	0	r	PLL_TS_DTX_CLAMPING_TRIGGER_LANE	DTX Clamping Trigger	
					A value of 1 in this register indicates the DTX clamping is triggered.	
	21	1	r/w	PLL_TS_DTX_CLAMPING_EN_LANE	DTX Clamping Enable	
					Enable DTX clamping protection logic. This is valid only in repeat mode.	
	20	0	r/w	PLL_TS_DTX_CLAMPING_TRIGGER_CLEAR_LANE	DTX Clamping Trigger Clear	
					Manually clear DTX Clamping trigger flag.	
	[19:18]	2'h1	r/w	PLL_TS_DTX_CLAMPING_SEL_LANE[1:0]	DTX Clamping Select	
					DTX Clamping Select. This is valid only in repeat mode.	
					2'b00: Clamp at +/- 122 ppm.	
					2'b01: Clamp at +/- 244 ppm.	
					2'b10: Clamp at +/- 488 ppm.	
					2'b11: Clamp at +/- 976 ppm.	
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x421c			pll_ts_dtx_reg1	Tx Side PLL Lane Register 7	
	[31:28]	4'h0	r/w	RESERVED		
	27	1	r/w	pll_ts_dtx_floop_foffset_rd_req_lane	DTX Frequency Loop Offset Read Request	internal
					when this bit is high, dtx_floop_foffset read value is updated.	
	[26:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	pll_ts_dtx_floop_foffset_lane[15:0]	DTX Frequency Loop Offset	internal
					It is 2's complement value. This is from far end loopback FIFO status	
					The unit is 0.48ppm	
						
	# addr = 0x4220			pll_ts_lane_reg8	Tx Side PLL Lane Register 8	
	[31:28]	0	r	pll_ts_rsvd_pll_out_rd_lane[3:0]	PLL_TS_RSVD_PLL_OUT Value	internal
	[27:24]	4'h0	r/w	ana_pll_ts_rsvd_pll_out_lane[3:0]	Analog Tx Side PLL Reserved Output	internal
					Set value of ana_pll_ts_rsvd_pll_out when register ana_pll_ts_rsvd_pll_out_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	ana_pll_ts_rsvd_pll_out_fm_reg_lane	Force Value Of Ana_pll_ts_rsvd_pll_out From Register	internal
	[22:16]	0	r/w	RESERVED		
	[15:12]	4'hc	r/w	ana_pll_ts_rsvd0_lane[3:0]	Analog Tx Side PLL Reserved Register	internal
	11	0	r/w	ana_pll_ts_lock_lane	Set Value Of Tx_ana_pll_lock 	internal
					This register is valid when register tx_ana_pll_lock_fm_reg is 1 or PHY is in isolation/scan Mode.	
	10	0	r/w	ana_pll_ts_lock_fm_reg_lane	Value Of Tx_ana_pll_lock Control From Register Selection.	internal
					This register is used with register tx_ana_pll_lock	
	9	0	r	ANA_PLL_TS_LOCK_RD_LANE	Tx Side PLL Lock Indicator	
					0: Tx Side PLL is not locked. Real time signal.	
					1: Tx Side PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_TX instead.	
	8	1	r/w	ANA_PLL_TS_FBCK_SEL_LANE	PLL Feedback Clock Selection	
					Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	7	0	r/w	ana_pll_ts_pu_pll_lane	Power Up TX Analog PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL	
					0: Power down analog PLL	
	6	0	r/w	ana_pll_ts_pu_pll_dly_lane	Power Up TX Analog PLL Delay	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Delay	
					0: Power down analog PLL Delay	
	5	0	r/w	RESERVED		
	4	0	r/w	ana_pll_ts_pu_pll_force_lane	TX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection	internal
					0: Controlled by internal logic	
					1: Use registers ana_pll_ts_pu_pll to control ana_pll_ts_pu_pll	
					ana_pll_ts_pu_pll_dly to control ana_pll_ts_pu_pll_dly	
	3	0	r/w	RESERVED		
	2	0	r/w	ana_pll_ts_clk_ready_lane	PLL_CLK_READY Signal Value For TX LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	1	0	r/w	ana_pll_ts_clk100m_125m_sel_lane	Analog Tx Side PLL Clock 100M Or 125M Select	
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	0	0	r/w	ana_pll_ts_clk100mor125m_en_lane	Analog Tx Side PLL Clock 100M Or 125M Enable	
						
	# addr = 0x4224			pll_ts_dtx_reg2	Tx Side PLL Lane DTX Register 2	
	31	0	r/w	RESERVED		
	[30:27]	0	r/w	pll_ts_ssc_step_125ppm_lane[3:0]	SSC Step Value For 125PPM	internal
	26	0	r/w	pll_ts_ssc_acc_factor_lane	SSC Accumulator Factor	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:13]	0	r/w	RESERVED		
	[12:0]	13'h05cf	r/w	pll_ts_ssc_m_lane[12:0]	SSC Parameter	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
						
	# addr = 0x4228			pll_ts_lane_reg9	Tx Side PLL Lane Register 9	
	31	0	r/w	pll_ts_repeat_mode_en_fm_reg_lane	Tx Side PLL Force Value Of Repeat_mode_en From Register	internal
	30	0	r/w	pll_ts_repeat_mode_en_lane	Tx Side PLL Repeat Mode Enable	internal
					0: Repeat mode is disable. The input signal repeat mode enable is ignored.	
					1: Repeat mode is enable. The input signal repeat mode enable is valid	
	29	0	r/w	pll_ts_local_dig_rx2tx_lpbk_en_fm_reg_lane	Tx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register	internal
	28	0	r/w	pll_ts_local_dig_rx2tx_lpbk_en_lane	Tx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).	internal
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	27	0	r/w	pll_ts_rx2pll_freq_tran_en_fm_reg_lane	Tx Side PLL Force Value Of rx2pll_freq_tran_en From Register	internal
	26	0	r/w	pll_ts_rx2pll_freq_tran_en_lane	Tx Side PLL DTX Rx to PLL Frequency Transfer Enable	internal
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use Rx DTX frequency offset.	
	25	0	r/w	pll_ts_fifo_cnt_chg_valid_fm_reg_lane	Tx Side PLL Force Value Of fifo_cnt_chg_valid From Register	internal
	24	0	r/w	pll_ts_fifo_cnt_chg_valid_lane	Tx Side PLL fifo_cnt_chg_valid	internal
	23	0	r/w	pll_ts_fifo_cnt_chg_fm_reg_lane	Tx Side PLL Force Value Of fifo_cnt_chg From Register	internal
	[22:19]	0	r/w	pll_ts_fifo_cnt_chg_lane[3:0]	Tx Side PLL fifo_cnt_chg	internal
	18	0	r/w	pll_ts_fifo_empty_fm_reg_lane	Tx Side PLL Force Value Of fifo_empty From Register	internal
	17	0	r/w	pll_ts_fifo_empty_lane	Tx Side PLL fifo_empty	internal
	16	0	r/w	pll_ts_fifo_full_fm_reg_lane	Tx Side PLL Force Value Of fifo_full From Register	internal
	15	0	r/w	pll_ts_fifo_full_lane	Tx Side PLL fifo_full	internal
	14	0	r/w	pll_ts_txclk_sync_en_fm_reg_lane	Tx Side PLL Force Value Of txclk_sync_en From Register	internal
	13	0	r/w	pll_ts_txclk_sync_en_lane	Tx Side PLL txclk_sync_en	internal
	12	0	r/w	pll_ts_sft_rst_no_reg_fm_reg_lane	Tx Side PLL Soft Reset Without Register From Register	internal
	11	0	r/w	pll_ts_sft_rst_no_reg_lane	Tx Side PLL Soft Reset Without Register	internal
	[10:9]	0	r	pll_ts_id_rd_lane[1:0]	Tx Side PLL ID Read value	
	8	0	r/w	ana_pll_ts_refclk_sel_lane	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	[7:0]	8'h18	r/w	pll_ts_ref1m_gen_div_lane[7:0]	Reference 1 MHz Generation Divider	internal
						
	# addr = 0x422c			pll_ts_lane_reg6	Tx Side PLL Lane Register 6	
	31	0	r/w	pll_ts_ssc_amp_fm_reg_lane	SSC Amplitude Setting From Register	internal
	[30:24]	0	r/w	pll_ts_ssc_amp_lane[6:0]	SSC Amplitude Setting	internal
					SSC Amplitude, Unit is around 125ppm, check user manual for detail	
	[23:22]	0	r/w	RESERVED		
	21	1	r/w	pll_ts_ssc_dspread_ts_lane	Tx Side PLL Spread Spectrum Clock Down-spread Select	internal
					0: Center-spread	
					1: Down-spread	
	20	0	r/w	pll_ts_ssc_dspread_ts_fm_reg_lane	Tx side PLL Spread Spectrum Clock Down-spread Select From Register	internal
	19	0	r/w	pll_ts_ssc_en_fm_reg_lane	Tx Side PLL SSC Enable From Register	internal
	18	0	r/w	pll_ts_ssc_en_lane	Tx Side PLL SSC Enable	internal
	17	0	r/w	pll_ts_rx_foffset_valid_fm_reg_lane	Tx Side PLL Force Value Of rx_foffset_valid From Register	internal
	16	0	r/w	pll_ts_rx_foffset_valid_lane	Tx Side PLL rx_foffset_valid	internal
	15	0	r/w	pll_ts_to_dtx_rx_foffset_fm_reg_lane	Tx Side PLL Force Value Of to_dtx_rx_foffset From Register	internal
	[14:0]	0	r/w	pll_ts_to_dtx_rx_foffset_lane[14:0]	Tx Side PLL to_dtx_rx_foffset	internal
						
	# addr = 0x4230			pll_ts_lane_reg10	Tx Side PLL Lane Register 10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_hi1_pll_ts_lane[5:0]	First Level Test Bus Selection For Optional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[15:14]	0	r/w	RESERVED		
	[13:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	RESERVED		
	[5:0]	0	r/w	testbus_sel_lo1_pll_ts_lane[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
						
	# addr = 0x4234			pll_ts_lane_reg11	Tx Side PLL Lane Register 11	
	[31:16]	0	r/w	testbus_sel_swap_pll_ts_lane[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	dig_test_bus_pll_ts_lane[15:0]	Digital Test Bus Register Read Out.	internal
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0x4238			pll_ts_lane_reg12	Tx Side PLL Lane Register 12	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_pll_rate_sel_lane[4:0]	TX PLL rate sel.	internal
	[15:10]	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	pll_ts_fbdiv_cal_lane[9:0]	PLL TS FBDIV.	internal
						
	# addr = 0x6000			cal_ctrl1_lane	Calibration Control Lane 1	
	31	0	r/w	RESERVED		
	30	0	r	load_rx_speedtbl_done_lane	RX Speed Table load Done 	internal
	29	0	r	load_tx_speedtbl_done_lane	TX Speed Table load Done 	internal
	28	0	r	load_speedtbl_done_lane	Speed Table load Done 	internal
	27	0	r	cal_done_lane	Calibration Done 	internal
	26	0	r	tx_cal_done_lane	Tx Calibration Done 	internal
	25	0	r	rx_cal_done_lane	Rx Calibration Done 	internal
	[24:23]	0	r/w	RESERVED		
	22	0	r	adc_vddr_cal_done_lane	ADC VDDR Calibration Done.	internal
					0: ADC VDDR Calibration is in progress or has not started. 	
					1: ADC VDDR Calibration is done. 	
	21	0	r	adc_cmn_mode_cal_done_lane	ADC Common Mode Calibration Done.	internal
					0: ADC Common Mode Calibration is in progress or has not started. 	
					1: ADC Common Mode Calibration is done. 	
	20	0	r	adc_cal_done_lane	ADC Calibration Done.	internal
					0: ADC Calibration is in progress or has not started. 	
					1: ADC Calibration is done. 	
	19	0	r	align90_comp_cal_done_lane	Align90 Comparator Calibration Done.	internal
					0: Align90 Comparator Calibration is in progress or has not started. 	
					1: Align90 Comparator Calibration is done. 	
	18	0	r	sq_ofst_cal_done_lane	Squelch Offset Calibration Done.	internal
					0: Squelch offset calibration is in progress or has not started. 	
					1: Squelch offset calibration is done.	
	17	0	r	txdcc_pdiv_cal_done_lane	Tx DCC Post Divider Calibration Done Indicator. 	internal
					0: TX DCC PDIV calibration is in progress or has not started. 	
					1: TX DCC PDIV calibration is done.	
	16	0	r	txdcc_cal_done_lane	Tx DCC Calibration Done Indicator. 	internal
					0: TX DCC calibration is in progress or has not started. 	
					1: TX DCC calibration is done.	
	15	0	r	vdd_cal_done_lane	VDD Calibration Done Indicator. 	internal
					0: VDD calibration is in progress or has not started. 	
					1: VDD calibration is done.	
	14	0	r	rximp_cal_done_lane	Rx Impedance Calibration Done. 	internal
					0: Rx impedance calibration is in progress or has not started. 	
					1: Rx impedance calibration is done.	
	13	0	r	tximp_cal_done_lane	Tx Impedance Calibration Done.	internal
					0: Tx impedance calibration is in progress or has not started. 	
					1: Tx impedance calibration is done.	
	12	0	r	sampler_res_cal_done_lane	Sampler Resolution Calibration Done.	internal
					0: Sampler resolution calibration is in progress or has not started. 	
					1: Sampler resolution calibration is done.	
	11	0	r	sampler_cal_done_lane	Sampler Calibration Done.	internal
					0: Sampler calibration is in progress or has not started. 	
					1: Sampler calibration is done.	
	10	0	r	eom_align_cal_done_lane	Eom Alignment Calibration Done.	internal
					0: EOM alignment calibration is in progress or has not started. 	
					1: EOM alignment calibration is done.	
	9	0	r	rxalign90_cal_done_lane	Rx Align90 Calibration Done.	internal
					0: Rx align90 calibration is in progress or has not started. 	
					1: Rx align90 calibration is done.	
	8	0	r	rx_eom_cal_done_lane	RX EOM Calibration Done.	internal
					0: Rx EOM calibration is in progress or has not started. 	
					1: Rx EOM calibration is done.	
	7	0	r	rxdcc_data_cal_done_lane	Rx DCC Center Calibration Done.	internal
					0: Rx DCC center calibration is in progress or has not started. 	
					1: Rx DCC center calibration is done.	
	6	0	r	rx_clk_cal_done_lane	RX CLK Calibration Done.	internal
					0: Rx CLK calibration is in progress or has not started. 	
					1: Rx CLK calibration is done.	
	5	0	r	txdetect_cal_done_lane	Tx Timing Detect Calibration Done.	internal
					0: Tx timing detect calibration is in progress or has not started. 	
					1: Tx timing detect calibration is done.	
	4	0	r	dll_eom_vdata_cal_done_lane	DLL EOM VDATA Calibration Done.	internal
					0: DLL EOM VDATA calibration is in progress or has not started. 	
					1: DLL EOM VDATA calibration is done.	
	3	0	r	dll_cal_done_lane	DLL Calibration Done.	internal
					0: DLL calibration is in progress or has not started. 	
					1: DLL calibration is done.	
	2	0	r	sq_thresh_cal_done_lane	SQ Threshold Calibration Done.	internal
					0: SQ Threshold calibration is in progress or has not started. 	
					1: SQ Threshold calibration is done.	
	1	0	r	dll_gm_cal_done_lane	DLL Gm Calibration Done.	internal
					0: DLL gm calibration is in progress or has not started. 	
					1: DLL gm calibration is done.	
	0	0	r	dll_comp_cal_done_lane	DLL Comparator Calibration Done.	internal
					0: DLL comparator calibration is in progress or has not started. 	
					1: DLL comparator calibration is done.	
						
	# addr = 0x6004			cal_ctrl2_lane	Calibration Control Lane 2	
	31	0	r	sellv_rx_clktopvddl_pass_lane	VDD Calibration Sellv_Rx_clktopvddl Pass Indicator.	internal
	30	0	r	sellv_rx_thdrv_pass_lane	VDD Calibration Sellv_Rx_thdrv Pass Indicator.	internal
	29	0	r	txdcc_pdiv_cal_pass_lane	TXDCC Post Divider Calibration Pass Indicator.	internal
	28	0	r	sellv_rx_thclk_sampler_pass_lane	VDD Calibration Sellv_Rx_thclk_sampler Pass Indicator.	internal
	27	0	r	sellv_rx_skew_eomclk_pass_lane	VDD Calibration Sellv_Rx_skew_eomclk Pass Indicator.	internal
	26	0	r	sellv_rx_a90_dataclk_pass_lane	VDD Calibration Sellv_Rx align90 dataclk Pass Indicator.	internal
	25	0	r	sellv_rxintp_pass_lane	VDD Calibration Sellv_Rxintp Pass Indicator.	internal
	24	0	r	sellv_rxdll_pass_lane	VDD Calibration Sellv_Rxdll Pass Indicator.	internal
	23	0	r	sellv_txdata_pass_lane	VDD Calibration Sellv_Txdata Pass Indicator.	internal
	22	0	r	sellv_txclk_pass_lane	VDD Calibration Sellv_Txclk Pass Indicator.	internal
	21	0	r	sq_ofst_cal_pass_lane	Squelch Offset Calibration Pass	internal
	20	0	r	txdcc_cal_pass_lane	Tx DCC Calibration Pass Indicator.	internal
	19	0	r	align90_tracking_pass_lane	Rx Align90 Phaseshifter Tracking Pass Indicator.	internal
	18	0	r	align90_comp_pass_lane	Rx Align90 Comparator Calibration Pass Indicator.	internal
	17	0	r	vdd_cal_pass_lane	VDD Calibration Pass Indicator.	internal
	16	0	r	rximp_cal_pass_lane	Rx Impedance Calibration Pass Indicator.	internal
	15	0	r	tximp_cal_pass_lane	Tx Impedance Calibration Pass Indicator.	internal
	14	0	r	sampler_cal_pass_lane	Sampler Calibration Pass Indicator.	internal
	13	0	r	eom_eomdat_cal_pass_lane	EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.	internal
	12	0	r	eom_eomedg_fine_cal_pass_lane	EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.	internal
	11	0	r	eom_eomedg_coarse_cal_pass_lane	EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.	internal
	10	0	r	eom_dac_cal_pass_lane	EOM Alignment Comparator Offset Calibration Pass Indicator.	internal
	9	0	r	rxalign90_cal_pass_lane	Rx Align90 Calibration Pass Indicator.	internal
	8	0	r	rx_eom_cal_pass_lane	Rx EOM Calibration Pass Indicator.	internal
	7	0	r	rxdcc_data_cal_pass_lane	Rx DCC Center Calibration Pass Indicator.	internal
	6	0	r	rx_clk_cal_pass_lane	Rx CLK Calibration Pass Indicator.	internal
	5	0	r	txdetect_cal_pass_lane	Tx Timing Detect Calibration Pass Indicator.	internal
	4	0	r	dll_eom_vdata_cal_pass_lane	DLL EOM VDATA Calibration Pass Indicator.	internal
	3	0	r	dll_cal_pass_lane	DLL Calibration Pass Indicator.	internal
	2	0	r	sq_thresh_cal_pass_lane	Squelch Threshold Calibration Pass	internal
	1	0	r	dll_gm_cal_pass_lane	DLL Gm Calibration Pass Indicator.	internal
	0	0	r	dll_comp_cal_pass_lane	DLL Comparator Calibration Pass Indicator.	internal
						
	# addr = 0x6008			cal_ctrl3_lane	Calibration Control Lane 3	
	31	0	r	sellv_rx_ctle_pass_lane	VDD Calibration Sellv_Rx_ctle Pass Indicator.	internal
	30	0	r	sellv_rx_div2_pass_lane	VDD Calibration Sellv_Rx_div2 Pass Indicator.	internal
	29	0	r	sellv_rx_intpeom_dlleom_pass_lane	VDD Calibration Sellv_Rx_intpeom_dlleom Pass Indicator.	internal
	28	0	r	adc_cal_pass_lane	ADC Calibration Pass Indicator.	internal
	27	0	r	adc_cmn_mode_cal_pass_lane	ADC Common Mode Calibration Pass Indicator.	internal
	26	0	r	adc_vddr_cal_pass_lane	ADC VDDR Calibration Pass Indicator.	internal
	[25:24]	0	r/w	RESERVED		
	23	0	r	rximp_cal_timeout_lane	Rx Impedance Calibration Timeout Indicator.	internal
	22	0	r	tximp_cal_timeout_lane	Tx Impedance Calibration Timeout Indicator.	internal
	21	0	r/w	dll_vdda_tracking_on_lane	DLL VDDA Tracking On.	internal
					0: DLL VDDA tracking off.	
					1: DLL VDDA tracking on.	
	20	0	r/w	txdcc_cal_stop_sel_lane	Tx DCC Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	19	0	r/w	cal_vdd_continuous_mode_en_lane	VDD Calibration Continuous Mode Enable.	internal
					0: VDD calibration continuous mode is disabled.	
					1: VDD calibration continuous mode is enabled. 	
	18	0	r/w	rxdcc_data_cal_stop_sel_lane	Rx DCC Center Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	17	0	r/w	rxdcc_eom_cal_stop_sel_lane	Rx DCC EOM Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	16	0	r/w	rxdcc_dll_cal_stop_sel_lane	Rx DCC DLL Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	[15:8]	8'h0	r	pllcal_on_lane[7:0]	Indicator For PLL Calibration Ongoing For MCU Debug	internal
	[7:0]	8'h0	r	load_cal_on_lane[7:0]	Indicator For Speed Change Ongoing For MCU Debug	internal
						
	# addr = 0x600c			cal_ctrl4_lane	Calibration Control Lane 4	
	[31:24]	8'h0	r	tx_pll_rate_lane[7:0]	Tx PLL Rate For MCU Debug	internal
	[23:16]	8'h0	r	rx_pll_rate_lane[7:0]	Rx PLL Rate For MCU Debug	internal
	[15:8]	8'h3	r/w	sampler_sample_size_lane[7:0]	Sampler Sample Size Option (2^N)	internal
					 0: 2^0	
					 1:  2^1	
					 2:  2^2	
					 3:  2^3	
					 4: 2^4	
					 5: 2^5	
					 6: 2^6	
					All Others : N.A	
	[7:0]	8'h0	r/w	sampler_cal_avg_mode_lane[7:0]	Sampler Cal Result Average Option For Debug.	internal
					0= Average sum of POS values average and NEG  values average.(default:0).	
					1= POS average only.	
					2= NEG average only.	
						
	# addr = 0x6010			pll_rs_cal_ctrl_lane	Calibration Control Lane 5	
	[31:16]	16'h0	r/w	RESERVED		
	[15:0]	16'h0	r/w	pll_rs_speed_thresh_lane[15:0]	PLL RS Speed Threshold.	internal
						
	# addr = 0x6014		`	CAL_SAVE_DATA1_LANE	Calibration Result 1	
	[31:24]	8'h0	r/w	CAL_SQ_THRESH_LANE[7:0]	Squelch Calibration Threshold Result.	
	[23:16]	8'h0	r/w	CAL_SQ_OFFSET_LANE[7:0]	Squelch Calibration Offset Result.	
	[15:8]	8'h0	r/w	CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]	EOM Alignment Comparator Offset Calibration Result.	
	[7:0]	8'h0	r/w	CAL_DLL_CMP_OFFSET_LANE[7:0]	Rx DLL Comparator Calibration Result.	
						
	# addr = 0x6018			CAL_SAVE_DATA2_LANE	Calibration Result 4	
	[31:24]	8'h37	r/w	cal_tximp_tunep_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[23:16]	8'h8	r/w	cal_tximp_tunen_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[15:8]	8'hc	r/w	CAL_RX_IMP_LANE[7:0]	Rx Impedance Calibration Result.	
	[7:0]	8'h0	r/w	CAL_ALIGN90_CMP_OFFSET_LANE[7:0]	ALIGN90 Calibration Compartor Offset Result.	
						
	# addr = 0x601c			CAL_SAVE_DATA3_LANE	Calibration Result 5	
	[31:24]	8'h37	r/w	cal_tximp_tunep_bot_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[23:16]	8'h8	r/w	cal_tximp_tunen_bot_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
	[15:8]	8'h37	r/w	cal_tximp_tunep_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
	[7:0]	8'h8	r/w	cal_tximp_tunen_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
						
	# addr = 0x6020			CAL_SAVE_DATA4_LANE	Calibration Result 6	
	[31:24]	8'h0	r/w	CAL_OFST_D_TOP_O_LANE[7:0]	Sampler Cal Result For Odd Top Data Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_D_BOT_E_LANE[7:0]	Sampler Cal Result For Even Bottom Data Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_D_MID_E_LANE[7:0]	Sampler Cal Result For Even Middle Data Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_D_TOP_E_LANE[7:0]	Sampler Cal Result For Even Top Data Sampler.	
						
	# addr = 0x6024			CAL_SAVE_DATA5_LANE	Calibration Result 7	
	[31:24]	8'h0	r/w	CAL_OFST_S_MID_E_LANE[7:0]	Sampler Cal Result For Even Middle Slicer Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_S_TOP_E_LANE[7:0]	Sampler Cal Result For Even Top Slicer Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_D_BOT_O_LANE[7:0]	Sampler Cal Result For Odd Bottom Data Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_D_MID_O_LANE[7:0]	Sampler Cal Result For Odd Middle Data Sampler.	
						
	# addr = 0x6028			CAL_SAVE_DATA6_LANE	Calibration Result 8	
	[31:24]	8'h0	r/w	CAL_OFST_S_BOT_O_LANE[7:0]	Sampler Cal Result For Odd Bottom Slicer Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_S_MID_O_LANE[7:0]	Sampler Cal Result For Odd Middle Slicer Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_S_TOP_O_LANE[7:0]	Sampler Cal Result For  Odd Top Slicer Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_S_BOT_E_LANE[7:0]	Sampler Cal Result For Even Bottom Slicer Sampler.	
						
	# addr = 0x602c			CAL_SAVE_DATA7_LANE	Calibration Result 9	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r/w	CAL_SAMPLER_RES_LANE[7:0]	Sampler Resolution Result.	
	[15:8]	8'h0	r/w	CAL_OFST_EDGE_O_LANE[7:0]	Sampler Cal Result For Odd Edge Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_EDGE_E_LANE[7:0]	Sampler Cal Result For Even Edge Sampler.	
						
	# addr = 0x6030			trx_train_if_timers1_lane		
	[31:24]	8'h03	r/w	tx_train_status_det_timer_lane[7:0]	Status Detection Maximum Time.	internal
					Unit is 0.5ms, use (n+1)/2 ms.	
	[23:0]	0	r/w	RESERVED		
						
	# addr = 0x6034			trx_train_if_timers_enable_lane		
	31	1'b1	r/w	tx_train_status_det_timer_enable_lane	Tx Train Status Detection Timeout Enable.	internal
	30	1'b1	r/w	RX_TRAIN_TIMER_ENABLE_LANE	Rx Train Timeout Enable.	
	29	1'b1	r/w	TX_TRAIN_TIMER_ENABLE_LANE	Tx Train Timeout Enable.	
	28	1'b1	r/w	TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE	Tx Train Frame Detection Timeout Enable.	
	27	1'b0	r/w	frame_lock_sel_timeout_lane	Frame Lock Select Timeout Signals.	internal
					0: Use internal generated frame lock signal to start TRx train frame detection timers.	
					1: Use PIN_Tx_TRAIN_ENABLE as frame_lock to start TRx train frame detection timers.	
	26	0	r	tx_train_status_det_timeout_int_lane	Tx Train Status Detect Timeout Out Indicator From MCU	internal
	[25:0]	0	r/w	RESERVED		
						
	# addr = 0x6038			dfe_control_0		
	[31:24]	8'h0	r/w	dfe_dbg_step_mode_lane[7:0]	DFE Debug Step By Step Mode Enable	internal
	[23:16]	8'h0	r/w	dfe_force_zero_lane[7:0]	Firmware Use Only.	internal
	[15:0]	16'h0	r/w	dfe_adapt_lp_num_load1_lane[15:0]	DFE Adapt Loop Number Load Value1 During Training (Value+1).	internal
						
	# addr = 0x603c			dfe_control_1		
	[31:24]	8'hc	r/w	phase_adapt_temp_thr_lane[7:0]	Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)	internal
	23	1'b0	r/w	rx_train_only_dfe_lane	Run Rx Train Only DFE Mode For Debug	internal
	22	1'h0	r/w	sq_auto_train_lane	SQ Auto TxTrain Enable	internal
	21	1'h0	r/w	phase_adapt_temp_auto_en_lane	Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)	internal
	20	1'h0	r	phase_adapt_sat_detect_lane	Detected F0/F1 Saturation During Phase Adapt	internal
	19	1'h0	r/w	RESERVED		
	18	1'h0	r/w	RESERVED		
	[17:16]	2'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	ESM_VOLTAGE_LANE[7:0]	Eye Shape Monitor Voltage Value	
	7	1'b0	r	dfe_cal_done_lane	DFE Adaptation Calculation Done Indicator From MCU	internal
	6	1'b0	r/w	RESERVED		
	5	1'b0	r/w	EOM_CALL_CONV_LANE	Call Enable For EOM Convolution	
	4	1'b0	r/w	EOM_CALL_LANE	Call Enable For Eye Shape Monitor	
	3	1'b0	r/w	EOM_READY_LANE	Eye Monitor Drawing Ready 	
	2	1'b0	r/w	RESERVED		
	[1:0]	2'h0	r/w	RESERVED		
						
	# addr = 0x6040			dfe_control_2		
	[31:24]	8'h0	r/w	adapt_slicer_en_lane[7:0]	DFE Slicer Sampler Enable For DFE Only Mode	internal
	[23:16]	8'h0	r/w	adapt_data_en_lane[7:0]	DFE Data Sampler Enable For DFE Only Mode	internal
	[15:8]	8'h0	r/w	adapted_phase_offset_data_lane[7:0]	Adapted Phase Offset Data.	internal
	[7:0]	8'h0	r/w	dfe_dbg_step_lane[7:0]	DFE Debug Step By Step	internal
						
	# addr = 0x6044			dfe_control_3		
	[31:24]	8'h0	r/w	opt_phase_offset_normal_lane[7:0]	Optinum Phase Offset Data In Normal Mode.	internal
	[23:16]	8'h0	r/w	cal_phase_lane[7:0]	Align90_Ref Calibration Save For Current PLL Rate.	internal
	[15:8]	8'h0	r/w	cal_eom_dpher_lane[7:0]	EOM Align Calibration Save For Current PLL Rate.	internal
	7	1'h0	r/w	train_use_s_lane	Enable Train Use Slice Clock Path.	internal
	6	1'h0	r/w	train_use_d_lane	Enable Train Use Data Clock Path.	internal
	[5:4]	2'h0	r/w	train_ph_control_mode_lane[1:0]	Train Phase Control Mode.	internal
	3	1'h1	r/w	TX_TRAIN_P2P_HOLD_LANE	TX Train Peak To Peak Hold Enable	
	[2:0]	3'h0	r/w	RESERVED		
						
	# addr = 0x6048			dfe_control_4		
	[31:24]	8'h0	r/w	train_f0b_lane[7:0]	Train F0b	internal
	[23:16]	8'h0	r/w	train_f0a_max_lane[7:0]	Tran_F0a Max.	internal
	[15:8]	8'h0	r/w	train_f0a_lane[7:0]	Train F0a.	internal
	[7:0]	8'h0	r/w	train_f0d_lane[7:0]	Train F0d.	internal
						
	# addr = 0x604c			dfe_control_5		
	31	1'b1	r/w	FAST_DFE_TIMER_EN_LANE	Fast DFE Timer Enable.	
	30	1'b1	r/w	EYE_CHECK_BYPASS_LANE	Eye Check Bypass Enable.	
	[29:24]	6'h3f	r/w	thre_excellent_lane[5:0]	DFE Level Check Threshold For Excellent.	internal
	23	1'b0	r/w	maxeo_adapt_normal_mode_en_lane	Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain	internal
	22	1'h0	r/w	pattern_protect_en_lane	Enable Pattern Protection	internal
	21	1'h0	r	eom_phase_ui_align_failed_lane	Debug For During Phase Adapt	internal
	20	1'h0	r/w	RESERVED		
	19	1'h0	r/w	phase_adapt_ui_align_skip_lane	UI Align Skip Enable During Phase Adapt	internal
	[18:16]	3'h1	r/w	thre_poor_lane[2:0]	DFE Level Check Threshold For Poor.	internal
	15	1'b1	r/w	CDRPHASE_OPT_EN_LANE	CDR Phase OPT Enable.	
	14	1'b1	r/w	saturate_disable_lane	DFE Saturate Disable.	internal
	13	1'b1	r/w	edge_sampler_normal_en_lane	1=Enable Edge Sampler Update Normal Mode	internal
	[12:8]	5'h2	r/w	THRE_GOOD_LANE[4:0]	DFE Level Check Threshold For Good.	
	7	1'h0	r/w	f1_align_skip_lane	EOM F1 Aligment Skip	internal
	6	1'b0	r/w	phase_adapt_mode_lane	1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode	internal
	5	1'b0	r/w	phase_adapt_enable_lane	1=Enable Phase Adapt	internal
	4	1'b0	r/w	dfe_adapt_normal_soft_cont_en_lane	1=Enable Software Contious Mode 	internal
	3	1'b0	r/w	dfe_adapt_normal_force_skip_lane	1=Disable DFE Adaptation During Normal Mode	internal
	2	1'b0	r/w	TX_NO_INIT_LANE	No TX Init During TxTrain	
	1	1'b0	r/w	RX_NO_INIT_LANE	No RX Init During RxTrain	
	0	1'b0	r/w	RESERVED		
						
	# addr = 0x6050			train_control_0		
	[31:24]	8'h0	r/w	midpoint_large_thres_k_lane[7:0]	MIDPOINT_LARGE_THRES_K	internal
	[23:16]	8'h0	r/w	midpoint_large_thres_c_lane[7:0]	MIDPOINT_LARGE_THRES_C	internal
	[15:8]	8'h0	r/w	midpoint_small_thres_k_lane[7:0]	MIDPOINT_SMALL_THRES_K	internal
	[7:0]	8'h0	r/w	midpoint_small_thres_c_lane[7:0]	MIDPOINT_SMALL_THRES_C	internal
						
	# addr = 0x6054			train_control_1		
	[31:24]	8'h0	r/w	sumf_boost_target_k_lane[7:0]	SUMF_BOOST_TARGET_K	internal
	[23:16]	8'h0	r/w	sumf_boost_target_c_lane[7:0]	SUMF_BOOST_TARGET_C	internal
	[15:8]	8'h0	r/w	midpoint_phase_os_lane[7:0]	MIDPOINT_PHASE_OS	internal
	[7:0]	8'h0	r/w	ini_phase_offset_lane[7:0]	Initial Phase Offset	internal
						
	# addr = 0x6058			train_control_2		
	[31:28]	4'h0	r/w	rx_rxffe_r_ini_lane[3:0]	RX_RXFFE_R_INI	internal
	[27:24]	4'h0	r/w	rxffe_r_gain_train_lane[3:0]	RXFFE_R_GAIN_TRAIN	internal
	23	1'h0	r/w	TX_ADAPT_G0_EN_LANE	1-Enable TX FFE Adapt G0	
	22	1'h0	r/w	TX_ADAPT_GN1_EN_LANE	1-Enable TX FFE Adapt GN1	
	21	1'h0	r/w	TX_ADAPT_G1_EN_LANE	1-Enable TX FFE Adapt G1	
	20	1'h0	r	remote_multi_rsv_coe_req_err_int_lane	TX TRAIN IF Remote Control Multi Reserved Coeffient Request Error	internal
	19	1'h0	r	tx_train_remote_pattern_error_int_lane	TX TRAIN Remote Control Pattern Error Detected 	internal
	18	1'h0	r/w	ESM_EN_LANE	1-Enable EOM_EN	
	17	1'h0	r	tx_train_frame_lock_det_fail_int_lane	TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode	internal
	16	1'b0	r/w	ESM_PATH_SEL_LANE	1-Select EOM Slice Path, 0-Select EOM Data Path	
	15	1'b1	r	tx_train_fail_int_lane	TX Train Fail Indicator From MCU	internal
	14	1'b1	r	tx_train_complete_int_lane	TX Train Complete Indicator From MCU	internal
	[13:10]	4'h0	r/w	ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]	DFE Adapt Sampler Enable During EOM Draw	
	[9:0]	10'h0	r/w	ESM_PHASE_LANE[9:0]	Eye Shape Monitor Phase Value(-512 ~ +512)	
						
	# addr = 0x605c			rpta_config_0		
	[31:24]	8'h0	r/w	eom_clk_offset_2c_lane[7:0]	EOM Adapt Initial Offset For Debug	internal
	[23:16]	8'h0	r/w	eom_adapt_step_size_lane[7:0]	EOM Adapt Step Size For EOM Clock Alignment	internal
	[15:0]	16'h0	r/w	eom_conv_num_lane[15:0]	Number Of EOM Converge 	internal
						
	# addr = 0x6060			rpta_config_1		
	[31:24]	8'h0	r/w	ph_conv_num_lane[7:0] 	Number Of Data Clock Phase Converge	internal
	[23:16]	8'h0	r/w	ph_adapt_step_size_lane[7:0] 	Data Path Adapt Step Size	internal
	[15:8]	8'h0	r/w	f0d_thre_lane[7:0]	F0d Threshold For Data Path Adapt	internal
	[7:0]	8'h0	r/w	data_clk_offset_2c_lane[7:0]	Data Path Adapt Initial Offset For Debug	internal
						
	# addr = 0x6064			dll_cal	DLL Calibration	
	[31:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	dll_gmsel_min_lane[3:0]	DLL_GM_SEL Minimum Value	internal
	[7:4]	4'h3	r/w	dll_eom_gmsel_min_lane[3:0]	DLL_EOM_GM_SEL Minimum Value	internal
	[3:2]	2'h1	r/w	dll_sellv_rxdll_final_step_num_sel_lane[1:0]	DLL_SELLV_RXDLL Final Step Number Selection	internal
					2'b00: 16 steps	
					2'b01: 24 steps	
					2'b10: 32 steps	
					2'b11: 48 steps	
	[1:0]	2'h1	r/w	dll_sellv_rxeomdll_final_step_num_sel_lane[1:0]	DLL_SELLV_RXEOMDLL Final Step Number Selection	internal
					2'b00: 16 steps	
					2'b01: 24 steps	
					2'b10: 32 steps	
					2'b11: 48 steps	
						
	# addr = 0x6068			cli_arg	CLI Argument	
	[31:24]	8'h0	r/w	train_ph_os_data_2c_lane[7:0]	Phase_Offset_Data Input For Phase Control Function Test	internal
	[23:16]	8'h0	r/w	train_ph_os_esm_2c_lane[7:0]	Phase_Offset_ESM Input For Phase Control Function Test	internal
	[15:9]	7'h0	r/w	RESERVED		
	8	0	r/w	cli_start_lane	CLI Start For Test	internal
	[7:0]	8'h0	r/w	cli_cmd_lane[7:0]	CLI Command For Test	internal
						
	# addr = 0x606c			mcu_command0_lane	Lane MCU Command Register 0	
	[31:0]	32'h0	r/w	mcu_command0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x6070			cal_status_read	Calibration Status	
	[31:22]	10'h0	r/w	RESERVED		
	21	0	r	rx_pllvdda_cal_pass_lane	RX PLL VDDA Calibration Pass Indicator.	internal
	20	0	r	tx_pllvdda_cal_pass_lane	TX PLL VDDA Calibration Pass Indicator.	internal
	19	0	r	rx_plldcc_cal_pass_lane	RX PLL DCC Calibration Pass Indicator.	internal
	18	0	r	tx_plldcc_cal_pass_lane	TX PLL DCC Calibration Pass Indicator.	internal
	17	0	r	process_cal_pass_lane	Process Calibration Pass Indicator.	internal
	16	0	r	rx_pll_amp_cal_pass_lane	RX PLL Amplitude Calibration Pass Indicator.  	internal
	15	0	r	tx_pll_amp_cal_pass_lane	TX PLL Amplitude Calibration Pass Indicator.  	internal
	14	0	r	rx_pll_temp_cal_pass_lane	RX PLL Temperature Calibration Pass Indicator.	internal
	13	0	r	tx_pll_temp_cal_pass_lane	TX PLL Temperature Calibration Pass Indicator.	internal
	12	0	r	rx_pll_cal_pass_lane	RX PLL Calibration Pass Indicator.	internal
	11	0	r	tx_pll_cal_pass_lane	TX PLL Calibration Pass Indicator.	internal
	10	0	r	rx_pllvdda_cal_done_lane	RX PLL VDDA Calibration Done Indicator. 	internal
					0: PLL VDDA calibration is in progress or has not started. 	
					1: PLL VDDA calibration is done.	
	9	0	r	tx_pllvdda_cal_done_lane	TX PLL VDDA Calibration Done Indicator. 	internal
					0: PLL VDDA calibration is in progress or has not started. 	
					1: PLL VDDA calibration is done.	
	8	0	r	process_cal_done_lane	Process Calibration Done.	internal
					0: Process calibration is in progress or has not started. 	
					1: Process calibration is done.	
	7	0	r	rx_pll_amp_cal_done_lane	RX PLL Amplitude Calibration Done Indicator. 	internal
					0: PLL amplitude calibration is in progress or has not started. 	
					1: PLL amplitude calibration is done.	
	6	0	r	tx_pll_amp_cal_done_lane	TX PLL Amplitude Calibration Done Indicator. 	internal
					0: PLL amplitude calibration is in progress or has not started. 	
					1: PLL amplitude calibration is done.	
	5	0	r	rx_pll_temp_cal_done_lane	RX PLL Temperature Calibration Done.	internal
					0: PLL temperature calibration is in progress or has not started. 	
					1: PLL temperature calibration is done.	
	4	0	r	tx_pll_temp_cal_done_lane	TX PLL Temperature Calibration Done.	internal
					0: PLL temperature calibration is in progress or has not started. 	
					1: PLL temperature calibration is done.	
	3	0	r	rx_pll_cal_done_lane	RX PLL Calibration Done.	internal
					0: PLL calibration is in progress or has not started. 	
					1: PLL calibration is done.	
	2	0	r	tx_pll_cal_done_lane	TX PLL Calibration Done.	internal
					0: PLL calibration is in progress or has not started. 	
					1: PLL calibration is done.	
	1	0	r	rx_plldcc_cal_done_lane	PLL DCC Calibration Done.	internal
					0: PLL DCC calibration is in progress or has not started. 	
					1: PLL DCC calibration is done.	
	0	0	r	tx_plldcc_cal_done_lane	PLL DCC Calibration Done.	internal
					0: PLL DCC calibration is in progress or has not started. 	
					1: PLL DCC calibration is done.	
						
	# addr = 0x6074			Chest_lane		
	[31:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	chest_val_out_lane[15:8]	Chest Result For EOM Firmware	internal
	[7:0]	0	r/w	chest_val_out_lane[7:0]	Chest Result For EOM Firmware	internal
						
	# addr = 0x6078			txtrain_if_reg0		
	31	0	r/w	RESERVED		
	30	0	r/w	txtrain_status_valid_lane	Remote Status Valid	internal
					0: Not valid, remote never reply or reply with wrong TTIU.	
					1: Valid	
	[29:27]	3'h0	r/w	txtrain_status_c1_lane[2:0]	Remote Post Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[26:24]	3'h0	r/w	txtrain_status_c0_lane[2:0]	Remote Main Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[23:22]	0	r/w	RESERVED		
	[21:19]	3'h0	r/w	txtrain_status_cn1_lane[2:0]	Remote Pre Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[18:16]	3'h0	r/w	txtrain_status_cn2_lane[2:0]	Remote Pre2 Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	15	0	r/w	RESERVED		
	14	0	r/w	txtrain_fail_lane	Tx Training Fail	internal
					0: Eye open	
					1: Eye not open	
	[13:10]	4'h0	r/w	txtrain_ctrl_preset_lane[3:0]	Remote Tx Coefficient Preset Index	internal
					0: Independent coe control	
					1: No coefficient	
					2: Pre COE -15%, Post COE -10%, Main COE 75%	
					3: Pre COE -25%, Post COE -25%, Main COE 60%	
					Others: invalid	
	[9:8]	2'h0	r/w	txtrain_ctrl_c1_lane[1:0]	Remote Post Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[7:6]	2'h0	r/w	txtrain_ctrl_c0_lane[1:0]	Remote Main Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[5:4]	2'h0	r/w	txtrain_ctrl_cn1_lane[1:0]	Remote Pre Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[3:2]	2'h0	r/w	txtrain_ctrl_cn2_lane[1:0]	Remote Pre2 Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[1:0]	2'h0	r/w	txtrain_ctrl_pat_lane[1:0]	Remote Tx Training Data Encoder Control	internal
					(only for PAM4 training)	
					0: PAM2 encoder	
					1: Revered	
					2: Gray coding	
					3: Pre coding (include Gray coding)	
						
	# addr = 0x607c			system_config_0		
	[31:20]	0	r/w	RESERVED		
	[19:18]	0	r/w	pll_sel_lane[1:0]	PLL Selection For Each Lane	internal
					This signal is decoded from PIN_SPD_CFG and register lane_id_rd_lane	
					0:TX is using TS PLL, RX is using RS PLL 	
					1:TX is using TS PLL, RX is using TS PLL 	
					2:TX is using RS PLL, RX is using RS PLL 	
					3:TX is using RS PLL, RX is using TS PLL 	
	[17:16]	0	r/w	mcu_ctrl_pll_lane[1:0]	MCU Has Access To PLL Registers	internal
					This signal is decoded from PIN_SPD_CFG and register lane_id_rd_lane	
					0: MCU has no access to PLL registers	
					1: MCU has access to PLL RS registers	
					2: MCU has access to PLL TS registers	
					3: MCU has access to both PLL TS and RS registers	
	[15:0]	0	r	refclk_freq_rd_lane[15:0]	Reference Frequency X4 Clock Read For Internal MCU Use	internal
						
	# addr = 0x6080			pll_ts_cal_ctrl_lane	Calibration Control Lane5	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	pll_ts_speed_thresh_lane[15:0]	PLL TS Speed Threshold.	internal
						
	# addr = 0x6084			tx_train_sat_chk_ctrl_0		
	[31:24]	8'h40	r/w	rx_train_adc_sat_check_small_sig_th_lane[7:0]	Small signal indicator U8.8 (default 0.25)	
	[23:16]	8'h20	r/w	rx_train_adc_sat_check_large_sig_th_lane[7:0]	Large signal indicator U8.8 (default 0.125)	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h30	r/w	rx_train_adc_sat_check_th1_lane[5:0]	ADC saturation check th1	
	7	1'b1	r/w	rx_train_adc_sat_check_phase_scan_en_lane	Phase scan enable	
	6	0	r/w	RESERVED		
	[5:0]	6'h10	r/w	rx_train_adc_sat_check_th2_lane[5:0]	ADC saturation check th2	
						
	# addr = 0x6088			tx_train_sat_chk_ctrl_1		
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h8000	r/w	rx_train_adc_sat_check_phase_scan_ppm_lane[15:0]	The phase scan rotation speed	
						
	# addr = 0x608c			rx_blind_train_ctrl_0		
	[31:24]	8'h20	r/w	rx_train_blind_max_trial_lane[7:0]	Maximum number of trials	
	23	0	r/w	RESERVED		
	22	1'b1	r/w	rx_train_blind_phase_scan_en_lane	Phase scan enable	
	[21:16]	6'h3c	r/w	rx_train_blind_adc_th1_lane[5:0]	Threshold to be used for saturation check	
	[15:14]	2'b10	r/w	rx_train_blind_ctle_c_step_lane[1:0]	The step of CTLE C control	
	[13:12]	2'b1	r/w	rx_train_blind_ctle_r_step_lane[1:0]	The step of the CTLE R control	
	[11:10]	2'b1	r/w	rx_train_blind_gain_coarse_step_lane[1:0]	The gain-coarse step	
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0x6090			rx_blind_train_ctrl_1		
	[31:16]	16'h28f	r/w	rx_train_blind_adc_sat_th_lane[15:0]	ADC saturation level threshold U16.6 (default 0.01)	
	[15:0]	16'h8000	r/w	rx_train_blind_phase_scan_ppm_lane[15:0]	The phase scan rotation speed	
						
	# addr = 0x6094			eom_hist_reg0		
	[31:0]	32'h0	r	EOM_HIST_N_BOT_H_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x6098			eom_hist_reg1		
	[31:0]	32'h0	r	EOM_HIST_N_BOT_L_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x609c			eom_hist_reg2		
	[31:0]	32'h0	r	EOM_HIST_N_MID_H_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60a0			eom_hist_reg3		
	[31:0]	32'h0	r	EOM_HIST_N_MID_L_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60a4			eom_hist_reg4		
	[31:0]	32'h0	r	EOM_HIST_N_TOP_H_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60a8			eom_hist_reg5		
	[31:0]	32'h0	r	EOM_HIST_N_TOP_L_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60ac			eom_hist_reg6		
	[31:0]	32'h0	r	EOM_HIST_N_D00_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60b0			eom_hist_reg7		
	[31:0]	32'h0	r	EOM_HIST_N_D01_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60b4			eom_hist_reg8		
	[31:0]	32'h0	r	EOM_HIST_N_D10_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60b8			eom_hist_reg9		
	[31:0]	32'h0	r	EOM_HIST_N_D11_CNT_LANE[31:0]	EOM_HIST_N_BOT_H_CNT	internal
						
	# addr = 0x60bc			tx_shaped_based_train_ctrl_0		
	[31:24]	8'ha	r/w	tx_train_min_trial_lane[7:0]	Minimum number of iterations before exiting	
	[23:16]	8'h14	r/w	tx_train_max_trial_lane[7:0]	Maximum number of trials	
	15	1'b1	r/w	tx_train_g1_adapt_en_lane	Enable adaptation of TX-FFE pst1	
	14	1'b1	r/w	tx_train_gn1_adapt_en_lane	Enable adaptation of TX-FFE pre1	
	13	1'b1	r/w	tx_train_gn2_adapt_en_lane	Enable adaptation of TX-FFE pre2	
	12	1'b0	r/w	tx_train_gn3_adapt_en_lane	Enable adaptation of TX-FFE pre3 (not currently supported)	
	[11:0]	0	r/w	RESERVED		
						
	# addr = 0x60c0			tx_shaped_based_train_ctrl_1		
	[31:24]	8'ha	r/w	tx_train_g1_high_th_lane[7:0]	dtl-ffe pst1 high level threshold for g1 change (int8_t)	
	[23:16]	8'hf6	r/w	tx_train_g1_low_th_lane[7:0]	dtl-ffe pst1 low level threshold for g1 change (int8_t)	
	[15:8]	8'ha	r/w	tx_train_gn1_high_th_lane[7:0]	dtl-ffe pre1 high level threshold for gn1 change (int8_t)	
	[7:0]	8'hf6	r/w	tx_train_gn1_low_th_lane[7:0]	dtl-ffe pre1 low level threshold for gn1 change (int8_t)	
						
	# addr = 0x60c4			tx_shaped_based_train_ctrl_2		
	[31:24]	8'h7	r/w	tx_train_gn2_high_th_lane[7:0]	dtl-ffe pst2 high level threshold for gn2 change (int8_t)	
	[23:16]	8'hf9	r/w	tx_train_gn2_low_th_lane[7:0]	dtl-ffe pst2 low level threshold for gn2 change (int8_t)	
	[15:8]	8'h7	r/w	tx_train_gn3_high_th_lane[7:0]	dtl-ffe pre3 high level threshold for gn3 change (int8_t)	
	[7:0]	8'hf9	r/w	tx_train_gn3_low_th_lane[7:0]	dtl-ffe pre3 low level threshold for gn3 change (int8_t)	
						
	# addr = 0x60c8			sigmnt_ave		
	[31:24]	8'h0	r/w	sigmnt_adc_to_dp_val_ave_lane[15:8]	adc_to_dp signal monitor average value	
	[23:16]	8'h0	r/w	sigmnt_adc_to_dp_val_ave_lane[7:0]	adc_to_dp signal monitor average value	
	[15:8]	8'h0	r/w	sigmnt_shared_val_ave_lane[15:8]	shared signal monitor average value	
	[7:0]	8'h0	r/w	sigmnt_shared_val_ave_lane[7:0]	shared signal monitor average value	
						
	# addr = 0x60cc			adc_to_dp_sigmnt_cdf		
	[31:24]	8'h0	r/w	sigmnt_adc_to_dp_val_cdf1_lane[15:8]	adc_to_dp signal monitor cdf1 value	
	[23:16]	8'h0	r/w	sigmnt_adc_to_dp_val_cdf1_lane[7:0]	adc_to_dp signal monitor cdf1 value	
	[15:8]	8'h0	r/w	sigmnt_adc_to_dp_val_cdf2_lane[15:8]	adc_to_dp signal monitor cdf2 value	
	[7:0]	8'h0	r/w	sigmnt_adc_to_dp_val_cdf2_lane[7:0]	adc_to_dp signal monitor cdf2 value	
						
	# addr = 0x60d0			shared_sigmnt_cdf		
	[31:24]	8'h0	r/w	sigmnt_shared_val_cdf1_lane[15:8]	shared signal monitor cdf1 value	
	[23:16]	8'h0	r/w	sigmnt_shared_val_cdf1_lane[7:0]	shared signal monitor cdf1 value	
	[15:8]	8'h0	r/w	sigmnt_shared_val_cdf2_lane[15:8]	shared signal monitor cdf2 value	
	[7:0]	8'h0	r/w	sigmnt_shared_val_cdf2_lane[7:0]	shared signal monitor cdf2 value	
						
	# addr = 0x60d4			trx_training_opt_ctrl_0		
	[31:24]	8'h64	r/w	trx_train_iter_max_lane[7:0]	Maximum number of iterations	
	[23:16]	8'ha	r/w	trx_train_iter_min_lane[7:0]	Minimum number of iterations	
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h76	r/w	trx_train_adapt_dir_lane[6:0]	[R, C, c1, c0, cn1, cn2, cn3]	
	[7:0]	8'h40	r/w	trx_train_snr_sat_loss_lane[7:0]	The SNR loss in case of ADC saturation U8.5	
						
	# addr = 0x60d8			trx_training_opt_ctrl_1		
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h3c	r/w	trx_train_adc_in_sat_th_lane[5:0]	Threshold to be used for saturation check	
	[23:16]	8'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	trx_train_adc_in_th_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	trx_train_snr_check_lane[7:0]	TBD	
						
	# addr = 0x60dc			trx_training_top_ctrl		
	31	0	r/w	trx_train_debug_en_lane	Training debug mode enable	internal
	30	0	r/w	pause_lane	Pause during debug; Toggle the signal to go to next train module	internal
	[29:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	RESERVED		
	7	0	r/w	trx_train_final_tuning_bypass_en_lane	Bypass TRX train final tuning	internal
	6	0	r/w	trx_train_opt_bypass_en_lane	Bypass TRX train	internal
	5	0	r/w	tx_train_txffe_set_pre_bypass_en_lane	Bypass TRX train TXFFE set preset	internal
	4	0	r/w	trx_train_sweep_coarse_ctle_bypass_en_lane	Bypass TRX train sweep coarse CTLE	internal
	3	0	r/w	trx_train_lock_cdr_bypass_en_lane	Bypass TRX train lock CDR	internal
	2	0	r/w	tx_train_ffe_det_pre_bypass_en_lane	Bypass TRX train TXFFE detect preset	internal
	1	0	r/w	rx_train_blind_bypass_en_lane	Bypass RX blind train	internal
	0	0	r/w	trx_train_sat_check_bypass_en_lane	Bypass Initial ADC saturation check	internal
						
	# addr = 0x60e0			end_xdat_lane		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'haa	r/w	end_xdat_lane[7:0]	End Of XDATA Lane For Firmware Only	internal
					
	#addr = 0x6100			cds_dtl_cfg_reg0	CDS DTL Register 0
	[31:29]	3'h6	r/w	cds_dtl_blind_lms_ffe_pre_en_lane[2:0]	CDS DTL Blind LMS Enable
	[28:26]	3'h6	r/w	cds_dtl_blind_lms_ffe_pst_en_lane[2:0]	CDS DTL Blind LMS Enable
	25	1	r/w	cds_dtl_blind_lms_gain_en_lane	CDS DTL Blind LMS Enable
	24	0	r/w	cds_dtl_blind_lms_blw_en_lane	CDS DTL Blind LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:16]	4'h4	r/w	cds_dtl_blind_lms_ffe_pre1_mu_lane[3:0]	CDS DTL Blind LMS Step Size
	[15:12]	4'h4	r/w	cds_dtl_blind_lms_ffe_pst1_mu_lane[3:0]	CDS DTL Blind LMS Step Size
	[11:8]	4'h4	r/w	cds_dtl_blind_lms_ffe_all_mu_lane[3:0]	CDS DTL Blind LMS Step Size
	[7:4]	4'h2	r/w	cds_dtl_blind_lms_gain_mu_lane[3:0]	CDS DTL Blind LMS Step Size
	[3:0]	4'h5	r/w	cds_dtl_blind_lms_blw_mu_lane[3:0]	CDS DTL Blind LMS Step Size
					
	#addr = 0x6104			cds_dtl_cfg_reg1	CDS DTL Register 1
	[31:29]	3'h7	r/w	cds_dtl_eql_lms_ffe_pre_en_lane[2:0]	CDS DTL Equalization LMS Enable
	[28:26]	3'h7	r/w	cds_dtl_eql_lms_ffe_pst_en_lane[2:0]	CDS DTL Equalization LMS Enable
	25	1	r/w	cds_dtl_eql_lms_gain_en_lane	CDS DTL Equalization LMS Enable
	24	1	r/w	cds_dtl_eql_lms_blw_en_lane	CDS DTL Equalization LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:16]	4'h4	r/w	cds_dtl_eql_lms_ffe_pre1_mu_lane[3:0]	CDS DTL Equalization LMS Step Size
	[15:12]	4'h4	r/w	cds_dtl_eql_lms_ffe_pst1_mu_lane[3:0]	CDS DTL Equalization LMS Step Size
	[11:8]	4'h4	r/w	cds_dtl_eql_lms_ffe_all_mu_lane[3:0]	CDS DTL Equalization LMS Step Size
	[7:4]	4'h2	r/w	cds_dtl_eql_lms_gain_mu_lane[3:0]	CDS DTL Equalization LMS Step Size
	[3:0]	4'h5	r/w	cds_dtl_eql_lms_blw_mu_lane[3:0]	CDS DTL Equalization LMS Step Size
					
	#addr = 0x6108			cds_dtl_cfg_reg2	CDS DTL Register 2
	[31:29]	3'h0	r/w	cds_dtl_coarse_lms_ffe_pre_en_lane[2:0]	CDS DTL Coarse LMS Enable
	[28:26]	3'h0	r/w	cds_dtl_coarse_lms_ffe_pst_en_lane[2:0]	CDS DTL Coarse LMS Enable
	25	1	r/w	cds_dtl_coarse_lms_gain_en_lane	CDS DTL Coarse LMS Enable
	24	1	r/w	cds_dtl_coarse_lms_blw_en_lane	CDS DTL Coarse LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:16]	4'h5	r/w	cds_dtl_coarse_lms_ffe_pre1_mu_lane[3:0]	CDS DTL Coarse LMS Step Size
	[15:12]	4'h5	r/w	cds_dtl_coarse_lms_ffe_pst1_mu_lane[3:0]	CDS DTL Coarse LMS Step Size
	[11:8]	4'h5	r/w	cds_dtl_coarse_lms_ffe_all_mu_lane[3:0]	CDS DTL Coarse LMS Step Size
	[7:4]	4'h3	r/w	cds_dtl_coarse_lms_gain_mu_lane[3:0]	CDS DTL Coarse LMS Step Size
	[3:0]	4'h5	r/w	cds_dtl_coarse_lms_blw_mu_lane[3:0]	CDS DTL Coarse LMS Step Size
					
	#addr = 0x610c			cds_dtl_cfg_reg3	CDS DTL Register 3
	[31:29]	3'h3	r/w	cds_dtl_fine_lms_ffe_pre_en_lane[2:0]	CDS DTL Fine LMS Enable
	[28:26]	3'h3	r/w	cds_dtl_fine_lms_ffe_pst_en_lane[2:0]	CDS DTL Fine LMS Enable
	25	1	r/w	cds_dtl_fine_lms_gain_en_lane	CDS DTL Fine LMS Enable
	24	1	r/w	cds_dtl_fine_lms_blw_en_lane	CDS DTL Fine LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:16]	4'h6	r/w	cds_dtl_fine_lms_ffe_pre1_mu_lane[3:0]	CDS DTL Fine LMS Step Size
	[15:12]	4'h6	r/w	cds_dtl_fine_lms_ffe_pst1_mu_lane[3:0]	CDS DTL Fine LMS Step Size
	[11:8]	4'h6	r/w	cds_dtl_fine_lms_ffe_all_mu_lane[3:0]	CDS DTL Fine LMS Step Size
	[7:4]	4'h4	r/w	cds_dtl_fine_lms_gain_mu_lane[3:0]	CDS DTL Fine LMS Step Size
	[3:0]	4'h5	r/w	cds_dtl_fine_lms_blw_mu_lane[3:0]	CDS DTL Fine LMS Step Size
					
	#addr = 0x6110			cds_dtl_cfg_reg4	CDS DTL Register 4
	[31:29]	3'h3	r/w	cds_dtl_accu_lms_ffe_pre_en_lane[2:0]	CDS DTL Accurate LMS Enable
	[28:26]	3'h3	r/w	cds_dtl_accu_lms_ffe_pst_en_lane[2:0]	CDS DTL Accurate LMS Enable
	25	1	r/w	cds_dtl_accu_lms_gain_en_lane	CDS DTL Accurate LMS Enable
	24	1	r/w	cds_dtl_accu_lms_blw_en_lane	CDS DTL Accurate LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:16]	4'h6	r/w	cds_dtl_accu_lms_ffe_pre1_mu_lane[3:0]	CDS DTL Accurate LMS Step Size
	[15:12]	4'h6	r/w	cds_dtl_accu_lms_ffe_pst1_mu_lane[3:0]	CDS DTL Accurate LMS Step Size
	[11:8]	4'h6	r/w	cds_dtl_accu_lms_ffe_all_mu_lane[3:0]	CDS DTL Accurate LMS Step Size
	[7:4]	4'h4	r/w	cds_dtl_accu_lms_gain_mu_lane[3:0]	CDS DTL Accurate LMS Step Size
	[3:0]	4'h5	r/w	cds_dtl_accu_lms_blw_mu_lane[3:0]	CDS DTL Accurate LMS Step Size
					
	#addr = 0x6114			cds_dtl_cfg_reg5	CDS DTL Register 5
	31	0	r/w	RESERVED	
	[30:28]	3'h4	r/w	cds_dtl_coarse_lpf_kp_frac_lane[2:0]	CDS DTL Coarse LPF Proportional Fractional Bits
	[27:24]	4'h9	r/w	cds_dtl_coarse_lpf_kp_shift_lane[3:0]	CDS DTL Coarse LPF Proportional Path Shift
	[23:22]	0	r/w	RESERVED	
	21	0	r/w	cds_dtl_coarse_lpf_ki_frac_lane	CDS DTL Coarse LPF Integral Fractional Bits
	[20:16]	5'hd	r/w	cds_dtl_coarse_lpf_ki_shift_lane[4:0]	CDS DTL Coarse LPF Integral Path Factor
	15	0	r/w	RESERVED	
	[14:12]	3'h0	r/w	cds_dtl_fine_lpf_kp_frac_lane[2:0]	CDS DTL Fine LPF Proportional Fractional Bits
	[11:8]	4'h8	r/w	cds_dtl_fine_lpf_kp_shift_lane[3:0]	CDS DTL Fine LPF Proportional Path Shift
	[7:6]	0	r/w	RESERVED	
	5	0	r/w	cds_dtl_fine_lpf_ki_frac_lane	CDS DTL Fine LPF Integral Fractional Bits
	[4:0]	5'hb	r/w	cds_dtl_fine_lpf_ki_shift_lane[4:0]	CDS DTL Fine LPF Integral Path Factor
					
	#addr = 0x6118			cds_dtl_cfg_reg6	CDS DTL Register 6
	[31:15]	0	r/w	RESERVED	
	[14:12]	3'h0	r/w	cds_dtl_accu_lpf_kp_frac_lane[2:0]	CDS DTL Accurate LPF Proportional Fractional Bits
	[11:8]	4'h7	r/w	cds_dtl_accu_lpf_kp_shift_lane[3:0]	CDS DTL Accurate LPF Proportional Path Shift
	[7:6]	0	r/w	RESERVED	
	5	0	r/w	cds_dtl_accu_lpf_ki_frac_lane	CDS DTL Accurate LPF Integral Fractional Bits
	[4:0]	5'h9	r/w	cds_dtl_accu_lpf_ki_shift_lane[4:0]	CDS DTL Accurate LPF Integral Path Factor
					
	#addr = 0x611c			cds_dtl_cfg_reg7	CDS DTL Register 7
	31	0	r/w	RESERVED	
	[30:28]	3'h4	r/w	cds_dtl_coarse_lpf_kp_frac_ls_lane[2:0]	CDS DTL Coarse LPF Proportional Fractional Bits
	[27:24]	4'h9	r/w	cds_dtl_coarse_lpf_kp_shift_ls_lane[3:0]	CDS DTL Coarse LPF Proportional Path Shift
	[23:22]	0	r/w	RESERVED	
	21	0	r/w	cds_dtl_coarse_lpf_ki_frac_ls_lane	CDS DTL Coarse LPF Integral Fractional Bits
	[20:16]	5'hd	r/w	cds_dtl_coarse_lpf_ki_shift_ls_lane[4:0]	CDS DTL Coarse LPF Integral Path Factor
	15	0	r/w	RESERVED	
	[14:12]	3'h0	r/w	cds_dtl_fine_lpf_kp_frac_ls_lane[2:0]	CDS DTL Fine LPF Proportional Fractional Bits
	[11:8]	4'h8	r/w	cds_dtl_fine_lpf_kp_shift_ls_lane[3:0]	CDS DTL Fine LPF Proportional Path Shift
	[7:6]	0	r/w	RESERVED	
	5	0	r/w	cds_dtl_fine_lpf_ki_frac_ls_lane	CDS DTL Fine LPF Integral Fractional Bits
	[4:0]	5'hb	r/w	cds_dtl_fine_lpf_ki_shift_ls_lane[4:0]	CDS DTL Fine LPF Integral Path Factor
					
	#addr = 0x6120			cds_dp_cfg_reg0	CDS Data Path Register 0
	[31:24]	8'hf	r/w	cds_dp_blind_lms_ffe_pre_en_lane[7:0]	CDS DP Blind LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:0]	20'hfffff	r/w	cds_dp_blind_lms_ffe_pst_en_lane[19:0]	CDS DP Blind LMS Enable
					
	#addr = 0x6124			cds_dp_cfg_reg1	CDS Data Path Register 1
	[31:16]	0	r/w	RESERVED	
	[15:8]	8'h0	r/w	cds_dp_blind_lms_ffe_flt_en_lane[7:0]	CDS DP Blind LMS Step Size
	[7:3]	0	r/w	RESERVED	
	2	1	r/w	cds_dp_blind_lms_gain_en_lane	CDS DP Blind LMS Enable
	1	0	r/w	cds_dp_blind_lms_blw_en_lane	CDS DP Blind LMS Enable
	0	0	r/w	cds_dp_blind_lms_dfe_en_lane	CDS DP Blind LMS Enable
					
	#addr = 0x6128			cds_dp_cfg_reg2	CDS Data Path Register 2
	[31:28]	4'h4	r/w	cds_dp_blind_lms_ffe_pre1_mu_lane[3:0]	CDS DP Blind LMS Step Size
	[27:24]	4'h4	r/w	cds_dp_blind_lms_ffe_pre_all_mu_lane[3:0]	CDS DP Blind LMS Step Size
	[23:20]	4'h4	r/w	cds_dp_blind_lms_ffe_pst1_mu_lane[3:0]	CDS DP Blind LMS Step Size
	[19:16]	4'h4	r/w	cds_dp_blind_lms_ffe_pst_all_mu_lane[3:0]	CDS DP Blind LMS Step Size
	[15:12]	4'h4	r/w	cds_dp_blind_lms_ffe_flt_mu_lane[3:0]	CDS DP Blind LMS Step Size
	[11:8]	4'h4	r/w	cds_dp_blind_lms_gain_mu_lane[3:0]	CDS DP Blind LMS Step Size
	[7:4]	4'h5	r/w	cds_dp_blind_lms_blw_mu_lane[3:0]	CDS DP Blind LMS Step Size
	[3:0]	4'h5	r/w	cds_dp_blind_lms_dfe_mu_lane[3:0]	CDS DP Blind LMS Step Size
					
	#addr = 0x612c			cds_dp_cfg_reg3	CDS Data Path Register 3
	[31:24]	8'hf	r/w	cds_dp_coarse_lms_ffe_pre_en_lane[7:0]	CDS DP Coarse LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:0]	20'hfffff	r/w	cds_dp_coarse_lms_ffe_pst_en_lane[19:0]	CDS DP Coarse LMS Enable
					
	#addr = 0x6130			cds_dp_cfg_reg4	CDS Data Path Register 4
	[31:16]	0	r/w	RESERVED	
	[15:8]	8'hff	r/w	cds_dp_coarse_lms_ffe_flt_en_lane[7:0]	CDS DP Coarse LMS Step Size
	[7:3]	0	r/w	RESERVED	
	2	1	r/w	cds_dp_coarse_lms_gain_en_lane	CDS DP Coarse LMS Enable
	1	1	r/w	cds_dp_coarse_lms_blw_en_lane	CDS DP Coarse LMS Enable
	0	1	r/w	cds_dp_coarse_lms_dfe_en_lane	CDS DP Coarse LMS Enable
					
	#addr = 0x6134			cds_dp_cfg_reg5	CDS Data Path Register 5
	[31:28]	4'h4	r/w	cds_dp_coarse_lms_ffe_pre1_mu_lane[3:0]	CDS DP Coarse LMS Step Size
	[27:24]	4'h4	r/w	cds_dp_coarse_lms_ffe_pre_all_mu_lane[3:0]	CDS DP Coarse LMS Step Size
	[23:20]	4'h4	r/w	cds_dp_coarse_lms_ffe_pst1_mu_lane[3:0]	CDS DP Coarse LMS Step Size
	[19:16]	4'h4	r/w	cds_dp_coarse_lms_ffe_pst_all_mu_lane[3:0]	CDS DP Coarse LMS Step Size
	[15:12]	4'h4	r/w	cds_dp_coarse_lms_ffe_flt_mu_lane[3:0]	CDS DP Coarse LMS Step Size
	[11:8]	4'h6	r/w	cds_dp_coarse_lms_gain_mu_lane[3:0]	CDS DP Coarse LMS Step Size
	[7:4]	4'h5	r/w	cds_dp_coarse_lms_blw_mu_lane[3:0]	CDS DP Coarse LMS Step Size
	[3:0]	4'h5	r/w	cds_dp_coarse_lms_dfe_mu_lane[3:0]	CDS DP Coarse LMS Step Size
					
	#addr = 0x6138			cds_dp_cfg_reg6	CDS Data Path Register 6
	[31:24]	8'hf	r/w	cds_dp_fine_lms_ffe_pre_en_lane[7:0]	CDS DP Fine LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:0]	20'hfffff	r/w	cds_dp_fine_lms_ffe_pst_en_lane[19:0]	CDS DP Fine LMS Enable
					
	#addr = 0x613c			cds_dp_cfg_reg7	CDS Data Path Register 7
	[31:16]	0	r/w	RESERVED	
	[15:8]	8'hff	r/w	cds_dp_fine_lms_ffe_flt_en_lane[7:0]	CDS DP Fine LMS Step Size
	[7:3]	0	r/w	RESERVED	
	2	1	r/w	cds_dp_fine_lms_gain_en_lane	CDS DP Fine LMS Enable
	1	1	r/w	cds_dp_fine_lms_blw_en_lane	CDS DP Fine LMS Enable
	0	1	r/w	cds_dp_fine_lms_dfe_en_lane	CDS DP Fine LMS Enable
					
	#addr = 0x6140			cds_dp_cfg_reg8	CDS Data Path Register 8
	[31:28]	4'h6	r/w	cds_dp_fine_lms_ffe_pre1_mu_lane[3:0]	CDS DP Fine LMS Step Size
	[27:24]	4'h6	r/w	cds_dp_fine_lms_ffe_pre_all_mu_lane[3:0]	CDS DP Fine LMS Step Size
	[23:20]	4'h6	r/w	cds_dp_fine_lms_ffe_pst1_mu_lane[3:0]	CDS DP Fine LMS Step Size
	[19:16]	4'h6	r/w	cds_dp_fine_lms_ffe_pst_all_mu_lane[3:0]	CDS DP Fine LMS Step Size
	[15:12]	4'h6	r/w	cds_dp_fine_lms_ffe_flt_mu_lane[3:0]	CDS DP Fine LMS Step Size
	[11:8]	4'h5	r/w	cds_dp_fine_lms_gain_mu_lane[3:0]	CDS DP Fine LMS Step Size
	[7:4]	4'h5	r/w	cds_dp_fine_lms_blw_mu_lane[3:0]	CDS DP Fine LMS Step Size
	[3:0]	4'h5	r/w	cds_dp_fine_lms_dfe_mu_lane[3:0]	CDS DP Fine LMS Step Size
					
	#addr = 0x6144			cds_dp_cfg_reg9	CDS Data Path Register 9
	[31:24]	8'hf	r/w	cds_dp_accu_lms_ffe_pre_en_lane[7:0]	CDS DP Accurate LMS Enable
	[23:20]	0	r/w	RESERVED	
	[19:0]	20'hfffff	r/w	cds_dp_accu_lms_ffe_pst_en_lane[19:0]	CDS DP Accurate LMS Enable
					
	#addr = 0x6148			cds_dp_cfg_reg10	CDS Data Path Register 10
	[31:16]	0	r/w	RESERVED	
	[15:8]	8'hff	r/w	cds_dp_accu_lms_ffe_flt_en_lane[7:0]	CDS DP Accurate LMS Step Size
	[7:3]	0	r/w	RESERVED	
	2	1	r/w	cds_dp_accu_lms_gain_en_lane	CDS DP Accurate LMS Enable
	1	1	r/w	cds_dp_accu_lms_blw_en_lane	CDS DP Accurate LMS Enable
	0	1	r/w	cds_dp_accu_lms_dfe_en_lane	CDS DP Accurate LMS Enable
					
	#addr = 0x614c			cds_dp_cfg_reg11	CDS Data Path Register 11
	[31:28]	4'h6	r/w	cds_dp_accu_lms_ffe_pre1_mu_lane[3:0]	CDS DP Accurate LMS Step Size
	[27:24]	4'h6	r/w	cds_dp_accu_lms_ffe_pre_all_mu_lane[3:0]	CDS DP Accurate LMS Step Size
	[23:20]	4'h6	r/w	cds_dp_accu_lms_ffe_pst1_mu_lane[3:0]	CDS DP Accurate LMS Step Size
	[19:16]	4'h6	r/w	cds_dp_accu_lms_ffe_pst_all_mu_lane[3:0]	CDS DP Accurate LMS Step Size
	[15:12]	4'h6	r/w	cds_dp_accu_lms_ffe_flt_mu_lane[3:0]	CDS DP Accurate LMS Step Size
	[11:8]	4'h6	r/w	cds_dp_accu_lms_gain_mu_lane[3:0]	CDS DP Accurate LMS Step Size
	[7:4]	4'h5	r/w	cds_dp_accu_lms_blw_mu_lane[3:0]	CDS DP Accurate LMS Step Size
	[3:0]	4'h6	r/w	cds_dp_accu_lms_dfe_mu_lane[3:0]	CDS DP Accurate LMS Step Size
					
	#addr = 0x6150			cds_timer0	CDS Timer 0
	[31:16]	16'h0	r/w	cds_dtl_blind_timer_lane[15:0]	CDS Timer
	[15:0]	16'h0	r/w	cds_dtl_eql_timer_lane[15:0]	CDS Timer
					
	#addr = 0x6154			cds_timer1	CDS Timer 1
	[31:16]	16'h0	r/w	cds_dtl_coarse_timer_lane[15:0]	CDS Timer
	[15:0]	16'h0	r/w	cds_dtl_fine_timer_lane[15:0]	CDS Timer
					
	#addr = 0x6158			cds_timer2	CDS Timer 2
	[31:16]	0	r/w	RESERVED	
	[15:0]	16'h0	r/w	cds_dtl_accu_timer_lane[15:0]	CDS Timer
					
	#addr = 0x615c			cds_timer3	CDS Timer 3
	[31:16]	16'h0	r/w	cds_dp_blind_timer_lane[15:0]	CDS Timer
	[15:0]	16'h0	r/w	cds_dp_coarse_timer_lane[15:0]	CDS Timer
					
	#addr = 0x6160			cds_timer4	CDS Timer 4
	[31:16]	16'h0	r/w	cds_dp_fine_timer_lane[15:0]	CDS Timer
	[15:0]	16'h0	r/w	cds_dp_accu_timer_lane[15:0]	CDS Timer
					
	#addr = 0x6164			cds_misc	CDS Misc
	[31:27]	0	r/w	RESERVED	
	[26:16]	11'h180	r/w	cds_dp_blind_lms_gain_lane[10:0]	CDS DP Blind LMS Gain Initial Value
	[15:0]	16'h8000	r/w	cds_dtl_freq_ofst_lane[15:0]	CDS DTL Frequency Offset Initial Value 
					
	#addr = 0x6168			cds_top	CDS Top
	[31:8]	0	r/w	RESERVED	
	[7:0]	0	r	cds_state_lane[7:0]	CDS State Read Out
					
	#addr = 0x6170			cds_dtl_lms_reg0	CDS DTL LMS Register 0
	[31:30]	0	r/w	RESERVED	
	[29:24]	0	r/w	cds_dtl_lms_ffe_pre1_ext_lane[5:0]	CDS DTL LMS External Force Value
	[23:21]	0	r/w	RESERVED	
	[20:16]	0	r/w	cds_dtl_lms_ffe_pre2_ext_lane[4:0]	CDS DTL LMS External Force Value
	[15:14]	0	r/w	RESERVED	
	[13:8]	0	r/w	cds_dtl_lms_ffe_pst1_ext_lane[5:0]	CDS DTL LMS External Force Value
	[7:5]	0	r/w	RESERVED	
	[4:0]	0	r/w	cds_dtl_lms_ffe_pst2_ext_lane[4:0]	CDS DTL LMS External Force Value
					
	#addr = 0x6174			cds_dtl_lms_reg1	CDS DTL LMS Register 1
	[31:28]	0	r/w	cds_dtl_lms_ffe_pre3_ext_lane[3:0]	CDS DTL LMS External Force Value
	[27:24]	0	r/w	cds_dtl_lms_ffe_pst3_ext_lane[3:0]	CDS DTL LMS External Force Value
	[23:18]	0	r/w	RESERVED	
	[17:8]	0	r/w	cds_dtl_lms_gain_ext_lane[9:0]	CDS DTL LMS External Force Value
	[7:5]	0	r/w	RESERVED	
	[4:0]	0	r/w	cds_dtl_lms_blw_ext_lane[4:0]	CDS DTL LMS External Force Value
					
	#addr = 0x6178			cds_dtl_lms_reg2	CDS DTL LMS Register 2
	[31:30]	0	r/w	RESERVED	
	[29:24]	0	r/w	cds_dtl_lms_ffe_pre1_sav_lane[5:0]	CDS DTL LMS Saved Value
	[23:21]	0	r/w	RESERVED	
	[20:16]	0	r/w	cds_dtl_lms_ffe_pre2_sav_lane[4:0]	CDS DTL LMS Saved Value
	[15:14]	0	r/w	RESERVED	
	[13:8]	0	r/w	cds_dtl_lms_ffe_pst1_sav_lane[5:0]	CDS DTL LMS Saved Value
	[7:5]	0	r/w	RESERVED	
	[4:0]	0	r/w	cds_dtl_lms_ffe_pst2_sav_lane[4:0]	CDS DTL LMS Saved Value
					
	#addr = 0x617c			cds_dtl_lms_reg3	CDS DTL LMS Register 3
	[31:28]	0	r/w	cds_dtl_lms_ffe_pre3_sav_lane[3:0]	CDS DTL LMS Saved Value
	[27:24]	0	r/w	cds_dtl_lms_ffe_pst3_sav_lane[3:0]	CDS DTL LMS Saved Value
	[23:18]	0	r/w	RESERVED	
	[17:8]	0	r/w	cds_dtl_lms_gain_sav_lane[9:0]	CDS DTL LMS Saved Value
	[7:5]	0	r/w	RESERVED	
	[4:0]	0	r/w	cds_dtl_lms_blw_sav_lane[4:0]	CDS DTL LMS Saved Value
					
	#addr = 0x6180			cds_dp_lms_reg0	CDS DP LMS Register 0
	31	0	r/w	RESERVED	
	[30:24]	0	r/w	cds_dp_lms_ffe_pre1_ext_lane[6:0]	CDS DP LMS External Force Value
	[23:21]	0	r/w	RESERVED	
	[20:16]	0	r/w	cds_dp_lms_ffe_pre2_ext_lane[4:0]	CDS DP LMS External Force Value
	[15:12]	0	r/w	cds_dp_lms_ffe_pre3_ext_lane[3:0]	CDS DP LMS External Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_pre4_ext_lane[2:0]	CDS DP LMS External Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_pre5_ext_lane[2:0]	CDS DP LMS External Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_pre6_ext_lane[2:0]	CDS DP LMS External Force Value
					
	#addr = 0x6184			cds_dp_lms_reg1	CDS DP LMS Register 1
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_pre7_ext_lane[2:0]	CDS DP LMS External Force Value
	27	0	r/w	RESERVED	
	[26:24]	0	r/w	cds_dp_lms_ffe_pre8_ext_lane[2:0]	CDS DP LMS External Force Value
	23	0	r/w	RESERVED	
	[22:16]	0	r/w	cds_dp_lms_ffe_pst1_ext_lane[6:0]	CDS DP LMS External Force Value
	[15:14]	0	r/w	RESERVED	
	[13:8]	0	r/w	cds_dp_lms_ffe_pst2_ext_lane[5:0]	CDS DP LMS External Force Value
	[7:5]	0	r/w	RESERVED	
	[4:0]	0	r/w	cds_dp_lms_ffe_pst3_ext_lane[4:0]	CDS DP LMS External Force Value
					
	#addr = 0x6188			cds_dp_lms_reg2	CDS DP LMS Register 2
	[31:28]	0	r/w	cds_dp_lms_ffe_pst4_ext_lane[3:0]	CDS DP LMS External Force Value
	[27:24]	0	r/w	cds_dp_lms_ffe_pst5_ext_lane[3:0]	CDS DP LMS External Force Value
	[23:20]	0	r/w	cds_dp_lms_ffe_pst6_ext_lane[3:0]	CDS DP LMS External Force Value
	19	0	r/w	RESERVED	
	[18:16]	0	r/w	cds_dp_lms_ffe_pst7_ext_lane[2:0]	CDS DP LMS External Force Value
	15	0	r/w	RESERVED	
	[14:12]	0	r/w	cds_dp_lms_ffe_pst8_ext_lane[2:0]	CDS DP LMS External Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_pst9_ext_lane[2:0]	CDS DP LMS External Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_pst10_ext_lane[2:0]	CDS DP LMS External Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_pst11_ext_lane[2:0]	CDS DP LMS External Force Value
					
	#addr = 0x618c			cds_dp_lms_reg3	CDS DP LMS Register 3
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_pst12_ext_lane[2:0]	CDS DP LMS External Force Value
	27	0	r/w	RESERVED	
	[26:24]	0	r/w	cds_dp_lms_ffe_pst13_ext_lane[2:0]	CDS DP LMS External Force Value
	23	0	r/w	RESERVED	
	[22:20]	0	r/w	cds_dp_lms_ffe_pst14_ext_lane[2:0]	CDS DP LMS External Force Value
	19	0	r/w	RESERVED	
	[18:16]	0	r/w	cds_dp_lms_ffe_pst15_ext_lane[2:0]	CDS DP LMS External Force Value
	15	0	r/w	RESERVED	
	[14:12]	0	r/w	cds_dp_lms_ffe_pst16_ext_lane[2:0]	CDS DP LMS External Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_pst17_ext_lane[2:0]	CDS DP LMS External Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_pst18_ext_lane[2:0]	CDS DP LMS External Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_pst19_ext_lane[2:0]	CDS DP LMS External Force Value
					
	#addr = 0x6190			cds_dp_lms_reg4	CDS DP LMS Register 4
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_pst20_ext_lane[2:0]	CDS DP LMS External Force Value
	27	0	r/w	RESERVED	
	[26:24]	0	r/w	cds_dp_lms_ffe_flt1_ext_lane[2:0]	CDS DP LMS External Force Value
	23	0	r/w	RESERVED	
	[22:20]	0	r/w	cds_dp_lms_ffe_flt2_ext_lane[2:0]	CDS DP LMS External Force Value
	19	0	r/w	RESERVED	
	[18:16]	0	r/w	cds_dp_lms_ffe_flt3_ext_lane[2:0]	CDS DP LMS External Force Value
	15	0	r/w	RESERVED	
	[14:12]	0	r/w	cds_dp_lms_ffe_flt4_ext_lane[2:0]	CDS DP LMS External Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_flt5_ext_lane[2:0]	CDS DP LMS External Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_flt6_ext_lane[2:0]	CDS DP LMS External Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_flt7_ext_lane[2:0]	CDS DP LMS External Force Value
					
	#addr = 0x6194			cds_dp_lms_reg5	CDS DP LMS Register 5
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_flt8_ext_lane[2:0]	CDS DP LMS External Force Value
	[27:14]	0	r/w	RESERVED	
	[13:8]	0	r/w	cds_dp_lms_blw_ext_lane[5:0]	CDS DP LMS External Force Value
	[7:6]	0	r/w	RESERVED	
	[5:0]	0	r/w	cds_dp_lms_dfe_ext_lane[5:0]	CDS DP LMS External Force Value
					
	#addr = 0x6198			cds_dp_lms_reg6	CDS DP LMS Register 6
	[31:11]	0	r/w	RESERVED	
	[10:0]	0	r/w	cds_dp_lms_gain_ext_lane[10:0]	CDS DP LMS External Force Value
					
	#addr = 0x61a0			cds_dp_lms_reg8	CDS DP LMS Register 8
	31	0	r/w	RESERVED	
	[30:24]	0	r/w	cds_dp_lms_ffe_pre1_sav_lane[6:0]	CDS DP LMS Saved Force Value
	[23:21]	0	r/w	RESERVED	
	[20:16]	0	r/w	cds_dp_lms_ffe_pre2_sav_lane[4:0]	CDS DP LMS Saved Force Value
	[15:12]	0	r/w	cds_dp_lms_ffe_pre3_sav_lane[3:0]	CDS DP LMS Saved Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_pre4_sav_lane[2:0]	CDS DP LMS Saved Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_pre5_sav_lane[2:0]	CDS DP LMS Saved Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_pre6_sav_lane[2:0]	CDS DP LMS Saved Force Value
					
	#addr = 0x61a4			cds_dp_lms_reg9	CDS DP LMS Register 9
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_pre7_sav_lane[2:0]	CDS DP LMS Saved Force Value
	27	0	r/w	RESERVED	
	[26:24]	0	r/w	cds_dp_lms_ffe_pre8_sav_lane[2:0]	CDS DP LMS Saved Force Value
	23	0	r/w	RESERVED	
	[22:16]	0	r/w	cds_dp_lms_ffe_pst1_sav_lane[6:0]	CDS DP LMS Saved Force Value
	[15:14]	0	r/w	RESERVED	
	[13:8]	0	r/w	cds_dp_lms_ffe_pst2_sav_lane[5:0]	CDS DP LMS Saved Force Value
	[7:5]	0	r/w	RESERVED	
	[4:0]	0	r/w	cds_dp_lms_ffe_pst3_sav_lane[4:0]	CDS DP LMS Saved Force Value
					
	#addr = 0x61a8			cds_dp_lms_reg10	CDS DP LMS Register 10
	[31:28]	0	r/w	cds_dp_lms_ffe_pst4_sav_lane[3:0]	CDS DP LMS Saved Force Value
	[27:24]	0	r/w	cds_dp_lms_ffe_pst5_sav_lane[3:0]	CDS DP LMS Saved Force Value
	[23:20]	0	r/w	cds_dp_lms_ffe_pst6_sav_lane[3:0]	CDS DP LMS Saved Force Value
	19	0	r/w	RESERVED	
	[18:16]	0	r/w	cds_dp_lms_ffe_pst7_sav_lane[2:0]	CDS DP LMS Saved Force Value
	15	0	r/w	RESERVED	
	[14:12]	0	r/w	cds_dp_lms_ffe_pst8_sav_lane[2:0]	CDS DP LMS Saved Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_pst9_sav_lane[2:0]	CDS DP LMS Saved Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_pst10_sav_lane[2:0]	CDS DP LMS Saved Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_pst11_sav_lane[2:0]	CDS DP LMS Saved Force Value
					
	#addr = 0x61ac			cds_dp_lms_reg11	CDS DP LMS Register 11
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_pst12_sav_lane[2:0]	CDS DP LMS Saved Force Value
	27	0	r/w	RESERVED	
	[26:24]	0	r/w	cds_dp_lms_ffe_pst13_sav_lane[2:0]	CDS DP LMS Saved Force Value
	23	0	r/w	RESERVED	
	[22:20]	0	r/w	cds_dp_lms_ffe_pst14_sav_lane[2:0]	CDS DP LMS Saved Force Value
	19	0	r/w	RESERVED	
	[18:16]	0	r/w	cds_dp_lms_ffe_pst15_sav_lane[2:0]	CDS DP LMS Saved Force Value
	15	0	r/w	RESERVED	
	[14:12]	0	r/w	cds_dp_lms_ffe_pst16_sav_lane[2:0]	CDS DP LMS Saved Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_pst17_sav_lane[2:0]	CDS DP LMS Saved Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_pst18_sav_lane[2:0]	CDS DP LMS Saved Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_pst19_sav_lane[2:0]	CDS DP LMS Saved Force Value
					
	#addr = 0x61b0			cds_dp_lms_reg12	CDS DP LMS Register 12
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_pst20_sav_lane[2:0]	CDS DP LMS Saved Force Value
	27	0	r/w	RESERVED	
	[26:24]	0	r/w	cds_dp_lms_ffe_flt1_sav_lane[2:0]	CDS DP LMS Saved Force Value
	23	0	r/w	RESERVED	
	[22:20]	0	r/w	cds_dp_lms_ffe_flt2_sav_lane[2:0]	CDS DP LMS Saved Force Value
	19	0	r/w	RESERVED	
	[18:16]	0	r/w	cds_dp_lms_ffe_flt3_sav_lane[2:0]	CDS DP LMS Saved Force Value
	15	0	r/w	RESERVED	
	[14:12]	0	r/w	cds_dp_lms_ffe_flt4_sav_lane[2:0]	CDS DP LMS Saved Force Value
	11	0	r/w	RESERVED	
	[10:8]	0	r/w	cds_dp_lms_ffe_flt5_sav_lane[2:0]	CDS DP LMS Saved Force Value
	7	0	r/w	RESERVED	
	[6:4]	0	r/w	cds_dp_lms_ffe_flt6_sav_lane[2:0]	CDS DP LMS Saved Force Value
	3	0	r/w	RESERVED	
	[2:0]	0	r/w	cds_dp_lms_ffe_flt7_sav_lane[2:0]	CDS DP LMS Saved Force Value
					
	#addr = 0x61b4			cds_dp_lms_reg13	CDS DP LMS Register 13
	31	0	r/w	RESERVED	
	[30:28]	0	r/w	cds_dp_lms_ffe_flt8_sav_lane[2:0]	CDS DP LMS Saved Force Value
	[27:14]	0	r/w	RESERVED	
	[13:8]	0	r/w	cds_dp_lms_blw_sav_lane[5:0]	CDS DP LMS Saved Force Value
	[7:6]	0	r/w	RESERVED	
	[5:0]	0	r/w	cds_dp_lms_dfe_sav_lane[5:0]	CDS DP LMS Saved Force Value
					
	#addr = 0x61b8			cds_dp_lms_reg14	CDS DP LMS Register 14
	[31:11]	0	r/w	RESERVED	
	[10:0]	0	r/w	cds_dp_lms_gain_sav_lane[10:0]	CDS DP LMS Saved Force Value
						
	# addr = 0x8000			cmn_reg_1		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	RESERVED		
	5	0	r/w	bg_rst	reset signal for bandgap, active high  -- set bg_rst to "1" when AVDD=0, when AVDD=1, set bg_rst=0	
					0: high_psr function is depending on the selection of BG_HIGH_PSR_EN	
					1:High_PSR disabled	
	4	1	r/w	bg_high_psr_en	enable/disable the PSR enhance loop	
					0: Disable	
					1: Enable	
	[3:1]	3'h2	r/w	bg_div_sel[2:0]	Setting For Bandgap Chopper Clock Divider	
					3'b000: /4; 	
					3'b001: /8; 	
					3'b010: /16; 	
					3'b011: /32	
					3'b1xx: /2	
	0	1	r/w	bg_chopper_en	Enable Bandgap Chopper	
					0: Disable	
					1: Enable	
						
	# addr = 0x8004			cmn_reg_2		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	bg_res_trim_sel[2:0]	Bandgap Signle Point Trim Option. 	
					Corr=TT: 3'b100; 	
					Corr=FF: 3'b000;	
					Corr=SS: 3'b111	
	[4:3]	2'h1	r/w	bg_vbg_sel[1:0]	Setting For Banggap Output Reference Voltage VBG0P84V. 	
					2'b00: 0.78V; 	
					2'b01: 0.80V; 	
					2'b10: 0.82V; 	
					2'b11: 0.84V	
	[2:0]	3'h3	r/w	vref_processmon_sel[2:0]	Voltage Reference For Process Monitor
					000: 0.44v
					001: 0.45v
					010:0.46v
					011: 0.47v
					100: 0.48v
					101:0.49v
					110: 0.50v
					111: 0.51v	
						
	# addr = 0x8008			cmn_reg_3		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	reg_ring_i[1:0]	VDDA CP Ring Current Setting	
					00: 30uA	
					01: 35uA	
					10: 40uA	
					11: 45uA	
	[5:3]	3'h3	r/w	vref_vdda_cp_sel[2:0]	Charge Pump Input 1.2V Regulaiton Setting:	
	[2:0]	3'h3	r/w	reg_cp_brch_sel[2:0]	Select Charge Pump Branches and the current it can provide, 100uA/branch	
					000: 3 Branches, 300uA, for one lane	
					001: 5 Branches	
					010: 7 Branches	
					011: 9 Branches	
					100: 11 Branches, 1100uA for 4 lanes	
						
	# addr = 0x800c			cmn_reg_4		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	vddr1p2_sel[1:0]	Select Voltage Reference For TRX Master Regulator	
					00: 0.78V/0.58V For IVREF_MASTREG_VOUT_SEL=0/1	
					01: 0.80V/0.60V For IVREF_MASTREG_VOUT_SEL=0/1	
					10: 0.82V/0.62V For IVREF_MASTREG_VOUT_SEL=0/1	
					11: 0.84V/0.64V For IVREF_MASTREG_VOUT_SEL=0/1	
					Feedback Resistor Ratio Is 13KOhm/8KOhm	
	5	1'h1	r/w	avddr12_sel	used to Select Voltage Reference For TRX Master Regulator, not used now	
	[4:3]	2'h0	r/w	RESERVED		
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch0[2:0]	Voltage Reference For  lane0 RX LCVCO	
					3'b000: 0.58V;	
					3'b001: 0.6V;	
					3'b010: 0.62V; 	
					3'b011: 0.64V	
					3'b100: 0.78V;	
					3'b101: 0.8V;	
					3'b110: 0.82V; 	
					3'b111: 0.84V	
						
	# addr = 0x8010			cmn_reg_5		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:3]	2'h1	r/w	vref_0p7v_sq_sel[1:0]	Voltage Reference For SQ	
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch1[2:0]	Voltage Reference For  lane1 RX LCVCO	
						
	# addr = 0x8014			cmn_reg_6		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	sellv_cmp_v0p9v[2:0]	select the gate voltage for VDDR0P9V, which is used for the supply of AUTOZERO comparator	
					3'b000: 0.82v 	
					3'b001: 0.84v	
					3'b010: 0.86v	
					3'b011: 0.88v	
					3'b100: 0.90v (nominal VDDR0P9V)	
					3'b101: 0.92v	
					3'b110: 0.94v	
					3'b111: 0.96v	
	[4:0]	5'h14	r/w	sellv_rxintp_ch0[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 0, nominal 0.85v, for both 112G and 56G	
					5'b00000: 0.70V; 	
					5'b00001: 0.71V;	
					5'b00010: 0.72V; 	
					5'b00011: 0.73V;	
					….	
					5'b11101: 0.99V; 	
					5'b11110: 1.00V; 	
					5'b11111: 1.01V	
						
	# addr = 0x8018			cmn_reg_7		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxintp_ch1[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 1, for both 112G and 56G	
						
	# addr = 0x801c			cmn_reg_8		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxintp_ch2[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 2,for both 112G and 56G	
						
	# addr = 0x8020			cmn_reg_9		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxintp_ch3[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 3, for both 112G and 56G	
						
	# addr = 0x8024			cmn_reg_10		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch0[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 0, for both 112G and 56G	
						
	# addr = 0x8028			cmn_reg_11		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch1[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 1, for both 112G and 56G	
						
	# addr = 0x802c			cmn_reg_12		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch2[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 2, for both 112G and 56G	
						
	# addr = 0x8030			cmn_reg_13		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch3[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 3, for both 112G and 56G	
						
	# addr = 0x8034			cmn_reg_14		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch0[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 0	
						
	# addr = 0x8038			cmn_reg_15		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch1[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 1	
						
	# addr = 0x803c			cmn_reg_16		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch2[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 2	
						
	# addr = 0x8040			cmn_reg_17		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch3[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 3	
						
	# addr = 0x8044			cmn_reg_18		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch0[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 0	
						
	# addr = 0x8048			cmn_reg_19		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch1[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 1	
						
	# addr = 0x804c			cmn_reg_20		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch2[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 2	
						
	# addr = 0x8050			cmn_reg_21		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch3[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 3	
						
	# addr = 0x8054			cmn_reg_22		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch0[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 0	
						
	# addr = 0x8058			cmn_reg_23		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch1[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 1	
						
	# addr = 0x805c			cmn_reg_24		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch2[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 2	
						
	# addr = 0x8060			cmn_reg_25		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch3[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 3	
						
	# addr = 0x8064			cmn_reg_26		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch0[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 0, 112G only	
						
	# addr = 0x8068			cmn_reg_27		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch1[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 1, 112G only	
						
	# addr = 0x806c			cmn_reg_28		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch2[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 2, 112G only	
						
	# addr = 0x8070			cmn_reg_29		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch3[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 3, 112G only	
						
	# addr = 0x8074			cmn_reg_30		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch0[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 0, nominal 0.85v	
					5'b00000: 0.70V; 	
					5'b00001: 0.71V;	
					5'b00010: 0.72V; 	
					5'b00011: 0.73V;	
					….	
					5'b01111:0.85v	
					….	
					5'b11101: 0.99V; 	
					5'b11110: 1.00V; 	
					5'b11111: 1.01V	
						
	# addr = 0x8078			cmn_reg_31		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch1[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 1	
						
	# addr = 0x807c			cmn_reg_32		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch2[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 2	
						
	# addr = 0x8080			cmn_reg_33		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch3[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 3	
						
	# addr = 0x8084			cmn_reg_34		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch0[4:0]	Voltage Reference for Slave Regulator of Tx loopback Data Channel 0	
						
	# addr = 0x8088			cmn_reg_35		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch1[4:0]	Voltage Reference for Slave Regulator of Tx loop back Data Channel 1	
						
	# addr = 0x808c			cmn_reg_36		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch2[4:0]	Voltage Reference for Slave Regulator of Tx loop back Data Channel 2	
						
	# addr = 0x8090			cmn_reg_37		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch3[4:0]	Voltage Reference for Slave Regulator of Tx loop back Data Channel 3	
						
	# addr = 0x8094			cmn_reg_38		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch0[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 0	
						
	# addr = 0x8098			cmn_reg_39		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch1[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 1	
						
	# addr = 0x809c			cmn_reg_40		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch2[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 2	
						
	# addr = 0x80a0			cmn_reg_41		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch3[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 3	
						
	# addr = 0x80a4			cmn_reg_42		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	RESERVED		
	[5:3]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch2[2:0]	Voltage Reference For lane2 RX LCVCO	
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch3[2:0]	Voltage Reference For lane3 RX LCVCO	
						
	# addr = 0x80a8			cmn_reg_43		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch0[2:0]	Voltage Reference For lane0 TX LCVCO	
	[4:2]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch1[2:0]	Voltage Reference For lane1 TX LCVCO	
	[1:0]	2'h0	r/w	ivref_mastreg_vout_sel[1:0]	resistor feedback network selection for the output voltage vs AVDD supply
					ivref_mastreg_vout_sel[1]=1, vin=0.58v~0.64v, VOUT default 0.8v
					ivref_mastreg_vout_sel[1]=0, vin=0.78v~0.84v, VOUT default 0.9v	
						
	# addr = 0x80ac			cmn_reg_44		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:2]	3'h3	r/w	ivref_mastreg_cur_sel[2:0]	Control Master Regulator Loading Current	
					[0] = 1 Turns On 15uA	
					[1] = 1 Turns On 30uA	
					[2] = 1 Turns on 60uA	
	[1:0]	2'h0	r/w	reg_cp_extra_brch_sel[1:0]	Charge Pump Power On Extra Branch Setting	
					00: No Extra Branch	
					01: 1 Extra	
					10: 2 Extras	
					11: 4 Extras	
						
	# addr = 0x80b0			cmn_reg_45		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	reg_avddcp_1p8v_sel[1:0]	charge pump output voltage control	
					00: 1.8v-25mv	
					01: 1.8v default value	
					10: 1.8v+25mv	
					11: 1.8v+50mv	
	[5:3]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch2[2:0]	Voltage Reference For lane2 TX LCVCO	
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch3[2:0]	Voltage Reference For lane3 TX LCVCO	
						
	# addr = 0x80b4			cmn_reg_46		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tsen_adc_mode[1:0]	Temperature Sensor/ADC Mode Selection Control. 
					0x0: Internal sensor.
					0x1: On-chip/off-chip remote ADC input.
					0x2: On-chip remote sensor.
					0x3: Off-chip remote sensor or external reference input for ADC calibration.	
					01: ADC Function; 	
					10: On-die Remote Temp Sensor; 	
					11: Off-chip Remote Temp Sensor.	
	5	1'h0	r/w	dro_en	DRO Enable Signal	
	[4:1]	4'h0	r/w	dro_sel[3:0]	Setting For Different Types Of Ring Osc	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x80b8			cmn_reg_47		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tsen_ch_sel[2:0]	Remote Diode Sensor Channel Select:
					Temperature Sensor and ADC Input Channel Select.
					0x0: TSEN_INP[0], TSEN_INN[0], and TSEN_DVBE[0]  for off-chip remote Temperature Sensor; ADC_INP[0] for ADC mode.
					0x1: TSEN_INP[1], TSEN_INN[1], and TSEN_DVBE[1], ADC_INP[1] for ADC mode.
					0x2: TSEN_INP[2], TSEN_INN[2], and TSEN_DVBE[2], ADC_INP[2] for ADC mode.
					0x3: TSEN_INP[3], TSEN_INN[3], and TSEN_DVBE[3], ADC_INP[3] for ADC mode.
					0x4: TSEN_INP[4], TSEN_INN[4], and TSEN_DVBE[4], ADC_INP[4] for ADC mode.
					0x5: TSEN_INP[5], TSEN_INN[5], and TSEN_DVBE[5], ADC_INP[5] for ADC mode.
					0x6: TSEN_INP[6], TSEN_INN[6], and TSEN_DVBE[6], ADC_INP[6] for ADC mode.
					0x7: TSEN_INP[7], TSEN_INN[7], and TSEN_DVBE[7], ADC_INP[7] for ADC mode.	
	[4:2]	3'h7	r/w	tsen_adc_clk_div[2:0]	temp sensor clock divide Select	
					000: div2	
					001: div3	
					010: div4	
					011 div8	
					100 div12	
					101 div16	
					110 div24	
					111 div32 for 40MHz crystal, divide by 32 to get the output clock(for data) <=1.25MHz	
	[1:0]	2'h3	r/w	tsen_adc_osr[1:0]	Over Sample Ratio Select. 	
					00: 64; 	
					01:128;	
					10:256;	
					11: 512;	
						
	# addr = 0x80bc			cmn_reg_48		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tsen_ana_maxsp[1:0]	temp sensor max speed Select.	
					00: <1.25MHz	
					01: <2.5MHz	
					10: <5MHz	
					11: <10MHz	
	[5:4]	2'h0	r/w	RESERVED		
	3	1'h1	r/w	tsen_adc_single_diff	Temperature Measurement single_ended/differential input Select.	
					0:single-ended mode;	
					1:differential mode	
	2	1'h0	r/w	tsen_adc_cal	ADC offset self Calibration Select	
					0: automatic self-offset calibration skipped	
					1: automatic self -offset calibration enforced	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	tsen_adc_cont_sel	Temp Sensor ADC continuous mode Select. 	
					0: single shot mode; 	
					1: continuous mode	
						
	# addr = 0x80c0			cmn_reg_49		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tsen_adc_debug_en	Debug Function Enable Select. 	
					0: normal mode 	
					1: debug mode	
	[6:3]	4'h8	r/w	bg_trim[3:0]	Bandgap Single-point Trim Select for TESN:
					0x0: -14 mV at 85°C.
					0x1: -12.3 mV at 85°C.
					0x2: -10.5 mV at 85°C.
					0x3: -8.7 mV at 85°C.
					0x4: -7 mV at 85°C.
					0x5: -5.2 mV at 85°C.
					0x6: -3.4 mV at 85°C.
					0x7: -1.7 mV at 85°C.
					0x8: 1.204Vat 85°C - Default
					0x9: +2 mV at 85°C.	
	[2:0]	3'h0	r/w	tsen_adc_atest_sel[2:0]	Analog Test Point Select For Debug	
						
	# addr = 0x80c4			cmn_reg_50		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	RESERVED		
	5	1'h0	r/w	pcm_en	PCM Enable Signal	
	[4:0]	5'h00	r/w	pcm_ctrl[4:0]	Setting For Different Test Points Of PCM	
						
	# addr = 0x80c8			cmn_reg_51		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	test[7:0]	Test Bus	
						
	# addr = 0x80cc			cmn_reg_52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	tp_en	Enable PHY Analog Testpoint. 	
					0: Disable; 	
					1: Enable	
	6	1'h0	r/w	avddr12_sel_mast_reg	Not Used	
	[5:4]	2'h3	r/w	pullup_rxtx_sel[1:0]	Control PULUP Current In Master Regulator	
	3	1'h0	r/w	pulup	Pull Up Master Regulator Output Voltage	
	[2:0]	3'h0	r/w	RESERVED		
						
	# addr = 0x80d0			cmn_reg_53		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	shrtr	Short Internal R For Fast Settling	
	6	1'h0	r/w	shrtr_force	Froce The SHRTR Singal	
	[5:4]	2'h0	r/w	RESERVED		
	[3:0]	4'h9	r/w	vref_vddadll_half_sel[3:0]	VDDADLL Vref Select	
						
	# addr = 0x80d4			cmn_reg_54		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	vref_sampler_vcm_sel[2:0]	Sampler VCM Vref Select
					0.84/0.83/0.81/0.75/0.73/0.70/0.68/0.65	
	[4:2]	3'h0	r/w	RESERVED		
	1	1'h0	r/w	rximpcal_en	Rx Impedance Calibration Enable	
	0	1'h0	r/w	tximpcal_en	Tx Impedance Calibration Enable	
						
	# addr = 0x80d8			cmn_reg_55		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h4	r/w	tximpcal_drvamp[3:0]	Tx Voltage Range Select	
	[3:1]	3'h2	r/w	vth_tximpcal[2:0]	Tx Impendance Select	
	0	1'b0	r/w	vddacal_comp_en	VDDA_CAL comparator enable (calibrate the slave regulator voltages)
					1: turn on the comparator and the voltage path for VDDA calibration
					0: turn off the comparator and the voltage path for VDDA calibration	
						
	# addr = 0x80dc			cmn_reg_56		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	vth_rximpcal[3:0]	Rx Impedance Select	
	[3:0]	4'h8	r/w	vref_vddacal_sel[3:0]	VDDACAL Vref Select, reference voltage is half of the target regulator level	
						
	# addr = 0x80e0			cmn_reg_57	Digital Common Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	cmn_dig_cal_clk_en	Common Calibration Reference Clock Enable	
	6	1'h0	r/w	cmn_dig_cal_clk_rst	Common Calibration Reference Clock Reset	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	cmn_dig_testbus_sel[3:0]	Common Calibration Testbus Selection	
						
	# addr = 0x80e4			cmn_reg_58	Digital Common Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	cmn_dig_cal2m_div[7:0]	Common Calibration Reference Clock Divide Ratio	
						
	# addr = 0x80e8			cmn_reg_59		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch0[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 0	
						
	# addr = 0x80ec			cmn_reg_60		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch1[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 1	
						
	# addr = 0x80f0			cmn_reg_61		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch2[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 2	
						
	# addr = 0x80f4			cmn_reg_62		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch3[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 3	
						
	# addr = 0x80f8			cmn_reg_63		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	vdd_cal_sel[3:0]	select the slave regulator inside TRX for vdd_calibration	
	3	1'b0	r/w	vdd_cal_en_trx3	enable the vdd calibration for TRX3	
	2	1'b0	r/w	vdd_cal_en_trx2	enable the vdd calibration for TRX2	
	1	1'b0	r/w	vdd_cal_en_trx1	enable the vdd calibration for TRX1	
	0	1'b0	r/w	vdd_cal_en_trx0	enable the vdd calibration for TRX0	
						
	# addr = 0x80fc			cmn_reg_64		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	vref_vddacal_pll_pfd_sel[3:0]	select the reference voltage level for PLL PFD regulator, reference is half of the target regulator level 	
	[3:0]	4'h8	r/w	vref_vddacal_pll_clk_sel[3:0]	select the reference voltage level for PLL CLK regulators, reference is half of the target regulator level 	
						
	# addr = 0x8100			cmn_reg_65		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tsen_adc_rsvd[15:8]	reserved bits for Temperature Sensor	
						
	# addr = 0x8104			cmn_reg_66		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tsen_adc_rsvd[7:0]	reserved bits for Temperature Sensor	
						
	# addr = 0x8108			cmn_reg_67		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	cmn_ana_rsvda[7:0]	reserved bits	
					cmn_ana_rsvda[0] is used for CLKEN of bandgap control
					1: Enable Bandgap Chopper Clock; 0: Disable Bandgap Chopper Clock	
					cmn_ana_rsvda[1] is used for select of bandgap chopper clock source
					1: select the external refclk ; 0: select Bandgap internal free-running oscillation clock	
					~cmn_ana_rsvda[4],cmn_ana_rsvda[3:2]=AVDD_SEL[2:0] is used to select VDDCP AVDD range.
					AVDD_SEL[2:0](it's the internal signal inside VDDCP):
					000: 0.9~0.95v
					001: 0.95~1.0v
					010: 1.0~1.05v
					011: 1.05~1.1v
					1XX: 1.1~1.25v	
					cmn_ana_rsvda[4] is used to select 1.2v/0.9v AVDD
					0: 1.2v
					1: 0.9v	
					cmn_ana_rsvda[7:5] is assigned to PCM_VREF_SEl[2:0].
					PCM_SEL_VREF[2:0] select internal regulator voltage inside process_mon block:
					000: 900mv -- for 1.2v AVDD
					001:875mv
					010:850mv
					011:825mv
					100:800mv -- for 0.9v AVDD
					101:775mv
					110:750mv
					111:725mv
						
	# addr = 0x810c			cmn_reg_68		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	cmn_ana_rsvdb[7:0]	reserved bits	
					cmn_ana_rsvdb[1] is assigned to ~TSEN_AVDD_VREF_SEL[1]
					cmn_ana_rsvdb[0] is assigned to TSEN_AVDD_VREF_SEL[0]
					TSEN_AVDD_VREF_SEL[1:0] select TESN AVDD/AVDDL configuration
					cmn_ana_rsvdb[1:0]=00, TSEN_VREF_SEL[1:0]=10, AVDD and AVDDL are both connected to 1.2v AVDD supply
					cmn_ana_rsvdb[1:0]=01,TSEN_VREF_SEL[1:0]=11, AVDD is connected to charge pump regulator 1.35v, AVDDL is connected to 0.9v AVDD supply	
					cmn_ana_rsvdb[2] is assigned to TSEN_AVDD_FILTER_EN	
						
	# addr = 0x8110			cmn_reg_69		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	cmn_ana_rsvdc[7:0]	reserved bits	
						
	# addr = 0x8114			cmn_reg_70		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	cmn_ana_rsvdd[7:0]	reserved bits	
						
	# addr = 0x8118			cmn_reg_71		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch0[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 0, 112G only	
						
	# addr = 0x811c			cmn_reg_72		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch1[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 1, 112G only	
						
	# addr = 0x8120			cmn_reg_73		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch2[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 2, 112G only	
						
	# addr = 0x8124			cmn_reg_74		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch3[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 3,112G only	
						
	# addr = 0x8128			cmn_reg_75		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch0[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 0	
						
	# addr = 0x812c			cmn_reg_76		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch1[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 1	
						
	# addr = 0x8130			cmn_reg_77		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch2[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 2	
						
	# addr = 0x8134			cmn_reg_78		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch3[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 3	
						
	# addr = 0x8138			cmn_reg_79		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch0[4:0]	Voltage Reference for Slave Regulator of Rx div2 Channel 0, 112G only	
						
	# addr = 0x813c			cmn_reg_80		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch1[4:0]	Voltage Reference for Slave Regulator of Rx div2(112G) Channel 1, 112G only	
						
	# addr = 0x8140			cmn_reg_81		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch2[4:0]	Voltage Reference for Slave Regulator of Rx div2(112G) Channel 2, 112G only	
						
	# addr = 0x8144			cmn_reg_82		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch3[4:0]	Voltage Reference for Slave Regulator of Rx div2 (112G) Channel 3, 112G only	
						
	# addr = 0x8148			cmn_reg_83		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch0[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 0, 112G only	
						
	# addr = 0x814c			cmn_reg_84		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch1[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 1, 112G only	
						
	# addr = 0x8150			cmn_reg_85		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch2[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 2, 112G only	
						
	# addr = 0x8154			cmn_reg_86		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch3[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 3, 112G only	
						
	# addr = 0x8158			cmn_reg_87	Digital Common Calibration Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	cmn_dig_scan_ff[7:0]	Common Dig Input Scan Mux Value for Test_mode	
						
	# addr = 0x8400			rx_imp_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_imp_comn_ext_en	TBD	
	6	1'h0	r/w	rx_imp_cmp_ctrl_ext	TBD	
	5	1'h0	r/w	rx_imp_auto_zero_clk_ext	TBD	
	4	1'h0	r	rx_imp_updn_rd	TBD	
	3	1'h0	r/w	rx_imp_top_start	TBD	
	[2:0]	3'h0	r/w	rx_imp_testbus_core_sel[2:0]	TBD	
						
	# addr = 0x8404			rx_imp_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	rx_imp_top_done	TBD	
	[6:0]	0	r/w	RESERVED		
						
	# addr = 0x8408			rx_imp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_imp_cal_single_en	TBD	
	6	1'h0	r/w	rx_imp_cal_bypass_en	TBD	
	5	1'h0	r/w	rx_imp_cal_dir_inv	TBD	
	[4:2]	3'h0	r/w	rx_imp_cal_single_mode_stepsize[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_imp_cal_updn_toggle_dir_sel[1:0]	TBD	
						
	# addr = 0x840c			rx_imp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_imp_cal_toggle_times[2:0]	TBD	
	4	1'h0	r/w	rx_imp_cal_result_avg_en	TBD	
	[3:1]	3'h1	r/w	rx_imp_cal_auto_zero_clk_h_2m_pulse_cnt[2:0]	TBD	
	0	1'h0	r/w	rx_imp_cal_timeout_chk_dis	TBD	
						
	# addr = 0x8410			rx_imp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_imp_cal_sample_pulse_div[7:0]	TBD	
						
	# addr = 0x8414			rx_imp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_imp_cal_timeout_steps[2:0]	TBD	
	[4:0]	5'h1f	r/w	rx_imp_cal_val_max[4:0]	TBD	
						
	# addr = 0x8418			rx_imp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	rx_imp_cal_val_min[4:0]	TBD	
	2	1'h0	r/w	rx_imp_cal_indv_ext_en	TBD	
	1	1'h0	r/w	rx_imp_cal_cal_en_ext	TBD	
	0	1'h0	r	rx_imp_cal_cal_done_rd	TBD	
						
	# addr = 0x841c			rx_imp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'he	r/w	rx_imp_cal_result_ext[4:0]	TBD	
	2	1'h0	r	rx_imp_cal_timeout_rd	TBD	
	1	1'h0	r	rx_imp_cal_overflow_rd	TBD	
	0	1'h0	r	rx_imp_cal_underflow_rd	TBD	
						
	# addr = 0x8420			rx_imp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	rx_imp_cal_result_rd[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xa200			mcu_control_0	MCU CMN Control Register 0	
	[31:19]	0	r/w	RESERVED		
	18	0	r/w	mcu_ocds_en_cmn	CMN MCU OCDS enable	internal
	17	0	r/w	fw_ready_fm_reg	Firmware ready from register	internal
	16	0	r/w	fw_ready	Firmware ready	internal
	[15:10]	0	r/w	RESERVED		
	9	0	r/w	INIT_XDATA_FROM_PMEM	Initialize Xdata from Program Memory By MCU	
					1: MCU moves xdata from pram to PHY memory	
					0: SoC downloads xdata to PHY	
	8	0	r/w	INIT_DONE_CMN	CMN MCU Initialization Done	
	7	0	r/w	MCU_INIT_DONE	MCU Initialization Done.	
	[6:5]	0	r/w	RESERVED		
	4	0	r/w	MCU_EN_CMN	Enable CMN MCU	
					1 : Enable CMN MCU	
					0 : Disable CMN MCU	
					Do not enable MCU before program is loaded	
	3	0	r/w	MCU_EN_LANE3	Enable MCU Lane 3	
					1 : Enable MCU lane3	
					0 : Disable MCU lane3	
					Do not enable MCU before program is loaded	
	2	0	r/w	MCU_EN_LANE2	Enable MCU Lane 2	
					1 : Enable MCU lane2	
					0 : Disable MCU lane2	
					Do not enable MCU before program is loaded	
	1	0	r/w	MCU_EN_LANE1	Enable MCU Lane 1	
					1 : Enable MCU lane1	
					0 : Disable MCU lane1	
					Do not enable MCU before program is loaded	
	0	0	r/w	MCU_EN_LANE0	Enable MCU Lane 0	
					1 : Enable MCU lane0	
					0 : Disable MCU lane0	
					Do not enable MCU before program is loaded	
						
	# addr = 0xa204			mcu_control_1	MCU CMN Control Register 1	
	31	0	r/w	cmn_mcu_restart	MCU Restart	
					Setting this register 0 then 1 resets and restarts MCU	
	[30:17]	0	r/w	RESERVED		
	16	0	r/w	hold_mcu_cmn	CMN MCU  Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set CMN MCU into hold mode	
					0 : Normal operation	
					0 : Normal operation	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane0	MCU Lane0 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 0 into hold mode	
					0 : Normal operation	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa208			mcu_control_2	MCU CMN Control Register 2	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane1	MCU Lane1 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 1 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa20c			mcu_control_3	MCU CMN Control Register 3	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane2	MCU Lane2 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 2 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa210			mcu_control_4	MCU CMN Control Register 4	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane3	MCU Lane3 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 3 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa214			MCU_Debug0	MCU CMN Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug_cmn_3[7:0]	For Firmware Use	internal
	[23:16]	8'h0	r/w	mcu_debug_cmn_2[7:0]	For Firmware Use	internal
	[15:8]	8'h0	r/w	mcu_debug_cmn_1[7:0]	For Firmware Use	internal
	[7:0]	8'h0	r/w	mcu_debug_cmn_0[7:0]	For Firmware Use	internal
						
	# addr = 0xa218			MCU_Debug1	MCU CMN Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug_cmn_7[7:0]	For Firmware Use	internal
	[23:16]	8'h0	r/w	mcu_debug_cmn_6[7:0]	For Firmware Use	internal
	[15:8]	8'h0	r/w	mcu_debug_cmn_5[7:0]	For Firmware Use	internal
	[7:0]	8'h0	r/w	mcu_debug_cmn_4[7:0]	For Firmware Use	internal
						
	# addr = 0xa21c			memory_control_1	Memory Control Register 1	
	31	1'b0	r/w	sram_ceb_force_enable_cmn	Force all memory CEB to 0 ( enable )	internal
	[30:12]	0	r/w	RESERVED		
	[11:10]	2'h2	r/w	cache_rtsel_cmn[1:0]	CMN Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[9:8]	2'h1	r/w	cache_wtsel_cmn[1:0]	CMN Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[7:6]	2'h2	r/w	iram_rtsel_cmn[1:0]	CMN IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[5:4]	2'h1	r/w	iram_wtsel_cmn[1:0]	CMN IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[3:2]	2'h1	r/w	xram_cmn_wtsel[1:0]	Common Xdata Ram Write Timing Control For Debug Only	internal
	[1:0]	2'h2	r/w	xram_cmn_rtsel[1:0]	Common Xdata Ram Read Timing Control For Debug Only	internal
						
	# addr = 0xa220			memory_control_4	Memory Control Register 4	
	31	0	r	xdata_clear_done_cmn	Xdata memory clear done	
	30	0	r/w	xdata_clear_enable_cmn	Xdata memory clear enable	
	29	1'b1	r/w	xdata_auto_clear_enable_cmn	Xdata memory is clear when cmn MCU is enabled	
	28	0	r/w	IRAM_ECC_2ERR_SET_CMN	Set IRAM MEM ECC For 2 Bit Error	
					Rising edge to set error status	
	27	0	r/w	CACHE_ECC_2ERR_SET_CMN	Set Cache Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	26	0	r/w	XDATA_ECC_2ERR_SET_CMN	Set Xdata Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	25	0	r/w	IRAM_ECC_1ERR_SET_CMN	Set IRAM MEM ECC For 1 Bit Error	
					Rising edge to set error status	
	24	0	r/w	CACHE_ECC_1ERR_SET_CMN	Set Cache Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	23	0	r/w	XDATA_ECC_1ERR_SET_CMN	Set Xdata Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	22	0	r/w	IRAM_ECC_2ERR_CLEAR_CMN	IRAM MEM ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	21	0	r/w	CACHE_ECC_2ERR_CLEAR_CMN	Cache Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	20	0	r/w	XDATA_ECC_2ERR_CLEAR_CMN	Xdata Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	19	0	r/w	IRAM_ECC_1ERR_CLEAR_CMN	IRAM MEM ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	18	0	r/w	CACHE_ECC_1ERR_CLEAR_CMN	Cache Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	17	0	r/w	XDATA_ECC_1ERR_CLEAR_CMN	Xdata Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	16	0	r/w	IRAM_ECC_2ERR_ENABLE_CMN	IRAM MEM ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	15	0	r/w	CACHE_ECC_2ERR_ENABLE_CMN	Cache Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	14	0	r/w	XDATA_ECC_2ERR_ENABLE_CMN	Xdata Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	13	0	r/w	IRAM_ECC_1ERR_ENABLE_CMN	IRAM MEM ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	12	0	r/w	CACHE_ECC_1ERR_ENABLE_CMN	Cache Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	11	0	r/w	XDATA_ECC_1ERR_ENABLE_CMN	Xdata Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	10	0	r	IRAM_ECC_2ERR_CMN	IRAM MEM ECC 2 Bits Error Detected	
	9	0	r	CACHE_ECC_2ERR_CMN	Cache Mem ECC 2 Bits Error Detected	
	8	0	r	XDATA_ECC_2ERR_CMN	Xdata Mem ECC 2 Bits Error Detected	
	7	0	r	IRAM_ECC_1ERR_CMN	IRAM MEM ECC 1 Bit Error Detected	
	6	0	r	CACHE_ECC_1ERR_CMN	Cache Mem ECC 1 Bit Error Detected	
	5	0	r	XDATA_ECC_1ERR_CMN	Xdata Mem ECC 1 Bit Error Detected	
	[4:3]	0	r/w	RESERVED		
	2	1	r/w	ecc_enable	Enable Memory ECC Function	internal
					1: Enable Memory ECC Function	
					0: Disable Memory ECC Function	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xa224			mcu_info_0	MCU Information Register 0	
	[31:0]	32'h0	r/w	set_mcu_command_lane0[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa228			mcu_info_1	MCU Information Register 1	
	[31:0]	32'h0	r/w	set_mcu_command_lane1[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa22c			mcu_info_2	MCU Information Register 2	
	[31:0]	32'h0	r/w	set_mcu_command_lane2[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa230			mcu_info_3	MCU Information Register 3	
	[31:0]	32'h0	r/w	set_mcu_command_lane3[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
					[8] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
						
	# addr = 0xa234			mem_cmn_ecc_err_address0	MEMORY CMN ECC ERROR ADDR	
	[31:24]	0	r	CACHE_ECC_ERR_ADDR_CMN[7:0]	Cache LANE ECC Error Address	
	[23:16]	0	r	IRAM_ECC_ERR_ADDR_CMN[7:0]	Iram LANE ECC Error Address	
	[15:9]	0	r/w	RESERVED		
	[8:0]	0	r	XDATA_ECC_ERR_ADDR_CMN[8:0]	Xdata LANE ECC Error Address	
						
	# addr = 0xa238			ana_if_cmn_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r/w	ana_reg_cmn_wd[7:0]	Common Analog Register WD Input	internal
					Force analog input REG_CMN_WD_BOT and REG_CMN_WD_BOT when register ana_reg_cmn_force is 1 	
	[15:8]	0	r	ana_reg_cmn_rd_out[7:0]	Common Analog Register RD_OUT Output	internal
	[7:4]	0	r/w	RESERVED		
	3	0	r/w	ana_reg_cmn_rst	Common Analog Register RST Input	internal
					Force analog input REG_CMN_RST_BOT and REG_CMN_RST_BOT when register ana_reg_cmn_force is 1 	
	2	0	r/w	ana_reg_cmn_we	Common Analog Register WE Input	internal
					Force analog input REG_CMN_WE_BOT and REG_CMN_WE_BOT when register ana_reg_cmn_force is 1 	
	1	0	r/w	ana_reg_cmn_re	Common Analog Register RE Input	internal
					Force analog input REG_CMN_RE_BOT and REG_CMN_RE_BOT when register ana_reg_cmn_force is 1 	
	0	0	r/w	ana_reg_cmn_force	Common Analog Register Force	internal
					Force analog CMN register control	
						
	# addr = 0xa23c			ana_if_cmn_reg1	Analog Interface Register 1	
	[31:17]	0	r/w	RESERVED		
	[16:8]	0	r/w	ana_reg_cmn_addr[8:0]	Common Analog Register ADDR Input	internal
					Force analog input REG_CMN_ADDR_BOT and REG_CMN_ADDR_TOP when register ana_reg_cmn_force is 1 	
	[7:6]	0	r/w	RESERVED		
	[5:3]	3'h3	r/w	ana_reg_hd_dly_sel[2:0]	Analog Register Hold Time Select	internal
	[2:0]	3'h3	r/w	ana_reg_su_dly_sel[2:0]	Analog Register Setup Time Select	internal
						
	# addr = 0xa240			ana_if_cmn_reg2	Analog Interface Register 2	
	[31:24]	0	r/w	ana_reg_pll_wd_cmn0[7:0]	Force PLL Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_rd_out_cmn0[7:0]	PLL Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_rst_cmn0	Force PLL Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	12	0	r/w	ana_reg_pll_we_cmn0	Force PLL Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	11	0	r/w	ana_reg_pll_re_cmn0	Force PLL Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	10	0	r/w	ana_reg_pll_force_cmn0	PLL Analog Register Force	internal
					Force Analog PLL Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[9:0]	0	r/w	ana_reg_pll_addr_cmn0[9:0]	Force PLL Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
						
	# addr = 0xa244			ana_if_cmn_reg3	Analog Interface Register 3	
	[31:24]	0	r/w	ana_reg_pll_wd_cmn1[7:0]	Force PLL Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_rd_out_cmn1[7:0]	PLL Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_rst_cmn1	Force PLL Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	12	0	r/w	ana_reg_pll_we_cmn1	Force PLL Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	11	0	r/w	ana_reg_pll_re_cmn1	Force PLL Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	10	0	r/w	ana_reg_pll_force_cmn1	PLL Analog Register Force	internal
					Force Analog PLL Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[9:0]	0	r/w	ana_reg_pll_addr_cmn1[9:0]	Force PLL Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
						
	# addr = 0xa248			mcu_sync1	MCU Sync 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	mcu_local_ack	External MCU Local Acknowledge	internal
	[23:16]	0	r/w	mcu_local_status[7:0]	External MCU Local Status	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_local_req	External MCU Local Request	internal
	[7:0]	0	r/w	mcu_local_command[7:0]	External MCU Local Command	internal
						
	# addr = 0xa24c			mcu_sync2	MCU Sync 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r	mcu_remote_ack_rd	External MCU Remote Acknowledge	internal
	[23:16]	0	r	mcu_remote_status_rd[7:0]	External MCU Remote Status	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r	mcu_remote_req_rd	External MCU Remote Request	internal
	[7:0]	0	r	mcu_remote_command_rd[7:0]	External MCU Remote Command	internal
						
	# addr = 0xa250			mcu_sync3	MCU Sync 3	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	mcu_remote_status_fm_reg	Force mcu_remote_status from registers	internal
	27	0	r/w	mcu_remote_req_fm_reg	Force mcu_remote_req from register	internal
	26	0	r/w	mcu_remote_command_fm_reg	Force mcu_remote_command[7:0] from register	internal
	25	0	r/w	mcu_remote_ack_fm_reg	Force mcu_remote_ack from register	internal
	24	0	r/w	mcu_remote_ack	MCU Remote Acknowledge	internal
	[23:16]	0	r/w	mcu_remote_status[7:0]	MCU Remote Status	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_remote_req	MCU Remote Request	internal
	[7:0]	0	r/w	mcu_remote_command[7:0]	MCU Remote Command	internal
						
	# addr = 0xa254			cmn_irq	cmn irq	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_timer3_cmn_isr	CMN MCU Timer3 IRQ ISR	internal
	4	0	r/w	int_timer2_cmn_isr	CMN MCU Timer2 IRQ ISR	internal
	3	0	r/w	int_timer1_cmn_isr	CMN MCU Timer1 IRQ ISR	internal
	2	0	r/w	int_timer0_cmn_isr	CMN MCU Timer0 IRQ ISR	internal
	1	0	r/w	mcu_remote_ack_isr	External MCU Remote Acknowledge Interrupt	internal
	0	0	r/w	mcu_remote_req_isr	External MCU Remote Request Interrupt	internal
						
	# addr = 0xa258			cmn_irq_mask	cmn irq mask	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_timer3_cmn_mask	CMN MCU Timer3 IRQ Mask	internal
	4	0	r/w	int_timer2_cmn_mask	CMN MCU Timer2 IRQ Mask	internal
	3	0	r/w	int_timer1_cmn_mask	CMN MCU Timer1 IRQ Mask	internal
	2	0	r/w	int_timer0_cmn_mask	CMN MCU Timer0 IRQ Mask	internal
	1	0	r/w	mcu_remote_ack_mask	External MCU Remote Acknowledge Interrupt Mask	internal
	0	0	r/w	mcu_remote_req_mask	External MCU Remote Request Interrupt Mask	internal
						
	# addr = 0xa25c			cmn_irq_clear	cmn irq clear	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_timer3_cmn_isr_clear	CMN Timer3 IRQ ISR Clear	internal
	4	0	r/w	int_timer2_cmn_isr_clear	CMN Timer2 IRQ ISR Clear	internal
	3	0	r/w	int_timer1_cmn_isr_clear	CMN Timer1 IRQ ISR Clear	internal
	2	0	r/w	int_timer0_cmn_isr_clear	CMN Timer0 IRQ ISR Clear	internal
	1	0	r/w	mcu_remote_ack_isr_clear	External MCU Remote Acknowledge Interrupt Clear	internal
	0	0	r/w	mcu_remote_req_isr_clear	External MCU Remote Request Interrupt Clear	internal
						
	# addr = 0xa260			mcu_addr_reg	CMN MCU Address 	
	[31:18]	0	r/w	RESERVED		
	[17:0]	0	r	memaddr_cmn[17:0]	CMN MCU instruction address read out	
						
	# addr = 0xa264			cmn_mcu_int_reg0	CMN MCU INT0 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int0_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT0	
	13	0	r/w	int0_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT0	
	12	0	r/w	int0_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT0	
	11	0	r/w	int0_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT0	
	10	0	r/w	int0_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT0	
	9	0	r/w	int0_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT0	
	8	0	r/w	int0_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT0	
	7	0	r/w	int0_mcu_remote_req_int_en	mcu_remote_req_int enable for INT0	
	6	0	r/w	int0_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT0	
	5	0	r/w	int0_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT0	
	4	0	r/w	int0_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT0	
	3	0	r/w	int0_lane3_int_int_en	lane3_int_int enable for INT0	
	2	0	r/w	int0_lane2_int_int_en	lane2_int_int enable for INT0	
	1	0	r/w	int0_lane1_int_int_en	lane1_int_int enable for INT0	
	0	0	r/w	int0_lane0_int_int_en	lane0_int_int enable for INT0	
						
	# addr = 0xa268			cmn_mcu_int_reg1	CMN MCU INT1 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int1_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT1	
	13	0	r/w	int1_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT1	
	12	0	r/w	int1_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT1	
	11	0	r/w	int1_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT1	
	10	0	r/w	int1_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT1	
	9	0	r/w	int1_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT1	
	8	0	r/w	int1_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT1	
	7	0	r/w	int1_mcu_remote_req_int_en	mcu_remote_req_int enable for INT1	
	6	0	r/w	int1_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT1	
	5	0	r/w	int1_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT1	
	4	0	r/w	int1_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT1	
	3	0	r/w	int1_lane3_int_int_en	lane3_int_int enable for INT1	
	2	0	r/w	int1_lane2_int_int_en	lane2_int_int enable for INT1	
	1	0	r/w	int1_lane1_int_int_en	lane1_int_int enable for INT1	
	0	0	r/w	int1_lane0_int_int_en	lane0_int_int enable for INT1	
						
	# addr = 0xa26c			cmn_mcu_int_reg2	CMN MCU INT2 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int2_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT2	
	13	0	r/w	int2_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT2	
	12	0	r/w	int2_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT2	
	11	0	r/w	int2_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT2	
	10	0	r/w	int2_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT2	
	9	0	r/w	int2_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT2	
	8	0	r/w	int2_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT2	
	7	0	r/w	int2_mcu_remote_req_int_en	mcu_remote_req_int enable for INT2	
	6	0	r/w	int2_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT2	
	5	0	r/w	int2_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT2	
	4	0	r/w	int2_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT2	
	3	0	r/w	int2_lane3_int_int_en	lane3_int_int enable for INT2	
	2	0	r/w	int2_lane2_int_int_en	lane2_int_int enable for INT2	
	1	0	r/w	int2_lane1_int_int_en	lane1_int_int enable for INT2	
	0	0	r/w	int2_lane0_int_int_en	lane0_int_int enable for INT2	
						
	# addr = 0xa270			cmn_mcu_int_reg3	CMN MCU INT3 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int3_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT3	
	13	0	r/w	int3_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT3	
	12	0	r/w	int3_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT3	
	11	0	r/w	int3_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT3	
	10	0	r/w	int3_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT3	
	9	0	r/w	int3_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT3	
	8	0	r/w	int3_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT3	
	7	0	r/w	int3_mcu_remote_req_int_en	mcu_remote_req_int enable for INT3	
	6	0	r/w	int3_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT3	
	5	0	r/w	int3_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT3	
	4	0	r/w	int3_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT3	
	3	0	r/w	int3_lane3_int_int_en	lane3_int_int enable for INT3	
	2	0	r/w	int3_lane2_int_int_en	lane2_int_int enable for INT3	
	1	0	r/w	int3_lane1_int_int_en	lane1_int_int enable for INT3	
	0	0	r/w	int3_lane0_int_int_en	lane0_int_int enable for INT3	
						
	# addr = 0xa274			cmn_mcu_int_reg4	CMN MCU INT4 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int4_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT4	
	13	0	r/w	int4_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT4	
	12	0	r/w	int4_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT4	
	11	0	r/w	int4_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT4	
	10	0	r/w	int4_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT4	
	9	0	r/w	int4_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT4	
	8	0	r/w	int4_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT4	
	7	0	r/w	int4_mcu_remote_req_int_en	mcu_remote_req_int enable for INT4	
	6	0	r/w	int4_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT4	
	5	0	r/w	int4_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT4	
	4	0	r/w	int4_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT4	
	3	0	r/w	int4_lane3_int_int_en	lane3_int_int enable for INT4	
	2	0	r/w	int4_lane2_int_int_en	lane2_int_int enable for INT4	
	1	0	r/w	int4_lane1_int_int_en	lane1_int_int enable for INT4	
	0	0	r/w	int4_lane0_int_int_en	lane0_int_int enable for INT4	
						
	# addr = 0xa278			cmn_mcu_int_reg5	CMN MCU INT5 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int5_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT5	
	13	0	r/w	int5_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT5	
	12	0	r/w	int5_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT5	
	11	0	r/w	int5_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT5	
	10	0	r/w	int5_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT5	
	9	0	r/w	int5_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT5	
	8	0	r/w	int5_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT5	
	7	0	r/w	int5_mcu_remote_req_int_en	mcu_remote_req_int enable for INT5	
	6	0	r/w	int5_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT5	
	5	0	r/w	int5_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT5	
	4	0	r/w	int5_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT5	
	3	0	r/w	int5_lane3_int_int_en	lane3_int_int enable for INT5	
	2	0	r/w	int5_lane2_int_int_en	lane2_int_int enable for INT5	
	1	0	r/w	int5_lane1_int_int_en	lane1_int_int enable for INT5	
	0	0	r/w	int5_lane0_int_int_en	lane0_int_int enable for INT5	
						
	# addr = 0xa27c			cmn_mcu_int_reg6	CMN MCU INT6 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int6_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT6	
	13	0	r/w	int6_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT6	
	12	0	r/w	int6_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT6	
	11	0	r/w	int6_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT6	
	10	0	r/w	int6_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT6	
	9	0	r/w	int6_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT6	
	8	0	r/w	int6_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT6	
	7	0	r/w	int6_mcu_remote_req_int_en	mcu_remote_req_int enable for INT6	
	6	0	r/w	int6_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT6	
	5	0	r/w	int6_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT6	
	4	0	r/w	int6_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT6	
	3	0	r/w	int6_lane3_int_int_en	lane3_int_int enable for INT6	
	2	0	r/w	int6_lane2_int_int_en	lane2_int_int enable for INT6	
	1	0	r/w	int6_lane1_int_int_en	lane1_int_int enable for INT6	
	0	0	r/w	int6_lane0_int_int_en	lane0_int_int enable for INT6	
						
	# addr = 0xa280			cmn_mcu_int_reg7	CMN MCU INT7 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int7_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT7	
	13	0	r/w	int7_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT7	
	12	0	r/w	int7_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT7	
	11	0	r/w	int7_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT7	
	10	0	r/w	int7_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT7	
	9	0	r/w	int7_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT7	
	8	0	r/w	int7_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT7	
	7	0	r/w	int7_mcu_remote_req_int_en	mcu_remote_req_int enable for INT7	
	6	0	r/w	int7_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT7	
	5	0	r/w	int7_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT7	
	4	0	r/w	int7_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT7	
	3	0	r/w	int7_lane3_int_int_en	lane3_int_int enable for INT7	
	2	0	r/w	int7_lane2_int_int_en	lane2_int_int enable for INT7	
	1	0	r/w	int7_lane1_int_int_en	lane1_int_int enable for INT7	
	0	0	r/w	int7_lane0_int_int_en	lane0_int_int enable for INT7	
						
	# addr = 0xa284			cmn_mcu_int_reg8	CMN MCU INT8 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int8_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT8	
	13	0	r/w	int8_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT8	
	12	0	r/w	int8_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT8	
	11	0	r/w	int8_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT8	
	10	0	r/w	int8_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT8	
	9	0	r/w	int8_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT8	
	8	0	r/w	int8_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT8	
	7	0	r/w	int8_mcu_remote_req_int_en	mcu_remote_req_int enable for INT8	
	6	0	r/w	int8_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT8	
	5	0	r/w	int8_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT8	
	4	0	r/w	int8_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT8	
	3	0	r/w	int8_lane3_int_int_en	lane3_int_int enable for INT8	
	2	0	r/w	int8_lane2_int_int_en	lane2_int_int enable for INT8	
	1	0	r/w	int8_lane1_int_int_en	lane1_int_int enable for INT8	
	0	0	r/w	int8_lane0_int_int_en	lane0_int_int enable for INT8	
						
	# addr = 0xa288			cmn_mcu_int_reg9	CMN MCU INT9 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int9_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT9	
	13	0	r/w	int9_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT9	
	12	0	r/w	int9_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT9	
	11	0	r/w	int9_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT9	
	10	0	r/w	int9_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT9	
	9	0	r/w	int9_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT9	
	8	0	r/w	int9_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT9	
	7	0	r/w	int9_mcu_remote_req_int_en	mcu_remote_req_int enable for INT9	
	6	0	r/w	int9_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT9	
	5	0	r/w	int9_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT9	
	4	0	r/w	int9_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT9	
	3	0	r/w	int9_lane3_int_int_en	lane3_int_int enable for INT9	
	2	0	r/w	int9_lane2_int_int_en	lane2_int_int enable for INT9	
	1	0	r/w	int9_lane1_int_int_en	lane1_int_int enable for INT9	
	0	0	r/w	int9_lane0_int_int_en	lane0_int_int enable for INT9	
						
	# addr = 0xa28c			cmn_mcu_int_reg10	CMN MCU INT10 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int10_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT10	
	13	0	r/w	int10_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT10	
	12	0	r/w	int10_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT10	
	11	0	r/w	int10_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT10	
	10	0	r/w	int10_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT10	
	9	0	r/w	int10_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT10	
	8	0	r/w	int10_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT10	
	7	0	r/w	int10_mcu_remote_req_int_en	mcu_remote_req_int enable for INT10	
	6	0	r/w	int10_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT10	
	5	0	r/w	int10_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT10	
	4	0	r/w	int10_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT10	
	3	0	r/w	int10_lane3_int_int_en	lane3_int_int enable for INT10	
	2	0	r/w	int10_lane2_int_int_en	lane2_int_int enable for INT10	
	1	0	r/w	int10_lane1_int_int_en	lane1_int_int enable for INT10	
	0	0	r/w	int10_lane0_int_int_en	lane0_int_int enable for INT10	
						
	# addr = 0xa290			cmn_mcu_int_reg11	CMN MCU INT11 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int11_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT11	
	13	0	r/w	int11_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT11	
	12	0	r/w	int11_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT11	
	11	0	r/w	int11_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT11	
	10	0	r/w	int11_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT11	
	9	0	r/w	int11_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT11	
	8	0	r/w	int11_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT11	
	7	0	r/w	int11_mcu_remote_req_int_en	mcu_remote_req_int enable for INT11	
	6	0	r/w	int11_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT11	
	5	0	r/w	int11_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT11	
	4	0	r/w	int11_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT11	
	3	0	r/w	int11_lane3_int_int_en	lane3_int_int enable for INT11	
	2	0	r/w	int11_lane2_int_int_en	lane2_int_int enable for INT11	
	1	0	r/w	int11_lane1_int_int_en	lane1_int_int enable for INT11	
	0	0	r/w	int11_lane0_int_int_en	lane0_int_int enable for INT11	
						
	# addr = 0xa294			cmn_mcu_int_reg12	CMN MCU INT12 Register	
	[31:15]	0	r/w	RESERVED		
	14	0	r/w	int12_refclk_dis_en_int_en_cmn	CMN refclk_dis_en_int_en for INT12	
	13	0	r/w	int12_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT12	
	12	0	r/w	int12_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT12	
	11	0	r/w	int12_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT12	
	10	0	r/w	int12_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT12	
	9	0	r/w	int12_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT12	
	8	0	r/w	int12_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT12	
	7	0	r/w	int12_mcu_remote_req_int_en	mcu_remote_req_int enable for INT12	
	6	0	r/w	int12_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT12	
	5	0	r/w	int12_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT12	
	4	0	r/w	int12_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT12	
	3	0	r/w	int12_lane3_int_int_en	lane3_int_int enable for INT12	
	2	0	r/w	int12_lane2_int_int_en	lane2_int_int enable for INT12	
	1	0	r/w	int12_lane1_int_int_en	lane1_int_int enable for INT12	
	0	0	r/w	int12_lane0_int_int_en	lane0_int_int enable for INT12	
						
	# addr = 0xa298			cmn_mcu_status_reg0	CMN MCU status register 0	
	[31:0]	0	r/w	mcu_status0_cmn[31:0]	CMN MCU status register 0	
						
	# addr = 0xa29c			cmn_mcu_status_reg1	CMN MCU status register 1	
	[31:0]	0	r/w	mcu_status1_cmn[31:0]	CMN MCU status register 1	
						
	# addr = 0xa2a0			cmn_mcu_status_reg2	CMN MCU status register 2	
	[31:0]	0	r/w	mcu_status2_cmn[31:0]	CMN MCU status register 2	
						
	# addr = 0xa2a4			cmn_mcu_status_reg3	CMN MCU status register 3	
	[31:0]	0	r/w	mcu_status3_cmn[31:0]	CMN MCU status register 3	
						
	# addr = 0xa300			test0	Common Test Registers 0	
	[31:16]	16'h0	r/w	dig_rsvd0[15:0]	Digital Reserved Registers 0	internal
	[15:0]	16'h0	r/w	dig_int_rsvd0[15:0]	Digital Internal Reserved Registers 0	internal
						
	# addr = 0xa304			test1	Common Test Registers 1	
	[31:16]	16'h0	r/w	ana_cmn_rsvd0[15:0]	Analog Common Reserved Registers 0	internal
	[15:0]	16'h0	r/w	ana_cmn_rsvd1[15:0]	Analog Common Reserved Registers 1	internal
						
	# addr = 0xa308			test2	Common Test Registers 2	
	31	0	r/w	stresstest_en	Stress Test Enable	internal
					This is used for analog port STRESSTEST_EN in normal function mode	
					0: Normal voltage	
					1: Voltage stress test	
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_LO0_CMN[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_lo1_cmn[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[15:0]	16'hff00	r/w	ana_cmn_ana_rsvd_in[15:0]	Analog CMN_ANA_RSVD_IN Input	internal
						
	# addr = 0xa30c			test3	Common Test Registers 3	
	[31:29]	0	r/w	TESTBUS_LANE_SEL0[2:0]	Lane Selection For Testbus Result	
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[28:23]	0	r/w	RESERVED		
	[22:20]	0	r/w	testbus_lane_sel1[2:0]	Lane Selection For Optional Testbus Result	internal
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[19:14]	0	r/w	RESERVED		
	13	0	r/w	TESTBUS_HI8BSEL_8BMODE	Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.	
					0: The 8 LSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
					1: The 8 MSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
	[12:8]	0	r/w	RESERVED		
	[7:4]	0	r/w	testbus_sel_order0[3:0]	Rotate Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
	[3:0]	0	r/w	testbus_sel_order1[3:0]	Rotate Optional Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
						
	# addr = 0xa310			test4	Common Test Registers 4	
	[31:16]	0	r/w	testbus_sel_swap[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	DIG_TEST_BUS[15:0]	Digital Test Bus Register Read Out.	
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0xa314			test5	Common Test Registers 5	
	[31:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	TESTBUS_SEL_HI0_CMN[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	testbus_sel_hi1_cmn[5:0]	First Level Test Bus Selection For Opitional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
						
	# addr = 0xa318			system	Common System Registers	
	[31:29]	3'h0	r/w	LANE_SEL[2:0]	Register Lane Selection.	
					These registers select which lane to program.	
					3'b000: First lane	
					3'b001: Second lane	
					Others: N-1 lane	
	28	0	r/w	RESERVED		
	27	1	r/w	BROADCAST	Register Broadcast Mode.	
					This register indicates that the PHY is in Broadcast mode	
					0: Not in Broadcast mode. Program LANE_SEL[2:0] To access each lane.	
					1: APB and SIF Broadcast to all lanes. LANE_SEL[2:0] is ignored.	
	[26:24]	3'h4	r/w	PHY_MODE[2:0]	PHY Mode	
					These registers select the current PHY mode	
					3'b100: SERDES	
					All other values: modes currently not supported.	
	23	0	r/w	PHY_ISOLATE_MODE	PHY Isolate Mode	
					0: PHY is in Normal mode	
					1: PHY is in Isolation mode. (This is used to isolate the PHY from outside logic to test it in standalone mode.)	
	22	0	r/w	RESERVED		
	21	0	r/w	SFT_RST_NO_REG_CMN	Software Reset For Internal Logic.	
					Soft reset internal logic except control registers. It shall be set to 0 to release reset	
					0: Not reset	
					1: Reset	
	20	0	r/w	SFT_RST_ONLY_REG	PHY Register Soft Reset With Auto Clear.	
					This register resets all PHY registers to default values including itself. It doesn't reset any PHY state machines. After this register is set to 1h, it is cleared back to 0h automatically. This field is ORed with PIN_RESET to generate a reset for all PHY registers. 	
					0: No reset	
					1: Reset	
	19	0	r/w	PHY_MODE_FM_REG	PHY Mode Select From Registers	
					PHY mode is determined by register instead of input pins	
					1'b1 : PHY mode is determined by register PHY_MODE[2:0]	
					1'b0 : PHY mode is determined by PIN_PHY_MODE[2:0]	
	[18:16]	3'h4	r	pin_phy_mode_rd[2:0]	PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]	internal
					These registers show the result of phy mode	
					3'b000: SATA	
					3'b001: SAS	
					3'b010: RESERVED	
					3'b011: PCIE	
					3'b100: SERDES	
					3'b101: USB3	
					All other values: modes currently not supported.	
	[15:13]	0	r/w	RESERVED		
	12	0	r/w	spd_cfg_fm_reg	PHY Speed Config From Register Enable	internal
	[11:8]	4'h0	r/w	spd_cfg[3:0]	PHY Speed Config From Register Value	internal
	[7:5]	0	r/w	RESERVED		
	[4:1]	4'h0	r	pin_spd_cfg_rd[3:0]	PHY Speed Config Read Value From PIN_SPD_CFG	internal
	0	0	r/w	rst_reg_clk_cmn	Reset Common Control Registers	internal
					1: Reset	
					0: Not reset	
						
	# addr = 0xa31c			pm_cmn_reg1	Power Control Common Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	ana_pu_bg_force	Analog PU_BG Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register pu_bg	
	29	0	r	pin_pu_ivref_rd	Internal Pu_ivref Read Value	internal
	28	0	r/w	ana_pu_bg	Power Up Analog BG	internal
					1: Power up analog BG	
					0: Power down analog BG	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	ana_pu_ivref_force	Analog PU_IVREF Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref	
	22	0	r/w	RESERVED		
	21	0	r/w	ana_pu_ivref_dly1_force	Analog PU_IVREF_DLY1 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly1	
	20	0	r	pu_pll_or	Logic OR Of All PU PLL Value	internal
					This register indicates any PIN_PU_PLL is high in multiple lane design	
					1'b0: All PIN_PU_PLL is low	
					1'b1: At least one PIN_PU_PLL is high	
	19	0	r/w	ana_pu_ivref_dly2_force	PU_IVREF_DLY2 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly2	
	18	0	r/w	RESERVED		
	17	0	r/w	ana_pu_ivref_dly3_force	PU_IVREF_DLY3 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly3	
	16	0	r	pin_refclk_dis_rd	PIN Referece Clock Disable Value	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	REFCLK_SEL	Reference Clock Selection	
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	12	0	r/w	RESERVED		
	11	0	r	pu_bg_rdy_rd	PIN BG READY Value Read	internal
	10	0	r/w	RESERVED		
					This register is used to control analog input LD_CAL_DATA	
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r	pin_refclk_sel_rd	Reference Clock Selection Read Value	internal
	6	0	r/w	ana_refclk_sel	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	5	1	r/w	cmn_pwron_seq	Power Up Sequence Status	internal
					This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.	
					0: Power up sequence is done.	
					1: Power up sequence is not done.	
	4	0	r/w	RESERVED		
	3	0	r	pu_bg_fell	PU_BG Fell	internal
					PU_BG falling edge was captured. This register is used by firmware.	
	2	0	r/w	RESERVED		
	1	0	r	pu_ivref_fell	PU_ivref Fell	internal
					PU_ivref falling edge was captured. This register is used by firmware.	
	0	0	r/w	RESERVED		
						
	# addr = 0xa320			input_cmn_pin_reg0	Input Interface Register0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:23]	0	r/w	RESERVED		
	[22:7]	16'h0	r/w	reserved_input[15:0]	Reserved_input	internal
					Set value of reserved_input when register reserved_input_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_fm_reg	Reserved_input From Registers Selection	internal
					1: From registers reserved_input[15:0]	
					0: From PIN_RESERVED_INPUT when PHY_ISOLATE_MODE = 0 or from register reserved_input[15:0] When PHY_ISOLATE_MODE=1	
	5	0	r/w	bg_rdy	BG Is Ready	internal
					Set value of bg_rdy when register bg_rdy_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	bg_rdy_fm_reg	Bg_rdy Control From Registers Selection	internal
					1: From register bg_rdy	
					0: From PIN_BG_RDY when PHY_ISOLATE_MODE=0 or from register bg_rdy when PHY_ISOLATE_MODE=1	
	3	0	r/w	RESERVED		
	2	0	r/w	refclk_sel_fm_reg	Value Of Refclk_sel From Register Selection	internal
					1: From register refclk_sel	
					0: From PIN_REFCLK_SEL when PHY_ISOLATE_MODE=0 or from register refclk_sel when PHY_ISOLATE_MODE=1	
	1	0	r/w	pu_ivref	Power Up IVREF	internal
					Set value of pu_ivref when register pu_ivref_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_ivref_fm_reg	Pu_ivref Control From Register Selection	internal
					1: From register pu_ivref	
					0: From PIN_PU_IVREF when PHY_ISOLATE_MODE = 0 or from register pu_ivref when PHY_ISOLATE_MODE=1	
						
	# addr = 0xa324			input_cmn_pin_reg1	Input Interface Register1	
	[31:16]	16'h0	r/w	ana_cmn_ana_rsvd_out[15:0]	Analog Common Reserved Output	internal
					Set value of ana_cmn_ana_rsvd_out when register ana_cmn_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_cmn_ana_rsvd_out_fm_reg	Ana_cmn_ana_rsvd_out From Register Selection	internal
	14	0	r/w	refclk_dis	Reference Clock Disable	internal
					Set value of refclk_dis when register refclk_dis_fm_reg is 1 or in isolation/scan mode.	
					1: Disable reference clock	
					0: Not disable reference clock	
	13	0	r/w	refclk_dis_fm_reg	Refclk_dis Control From Register Selection.	internal
					1: Controlled by register refclk_dis	
					0: Controlled by PIN_REFCLK_DIS ( PHY_ISOLATE_MODE=0) or by register refclk_dis (PHY_ISOLATE_MODE=1) or by PIPE logic (PIN_PIPE_SEL=1)	
	12	0	r/w	ana_cmn_processmon_fclk_rdy	Analog Process Monitor FCLK Ready	internal
					Set value of ana_processmon_fclk_rdy when register ana_processmon_fclk_rdy_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_cmn_processmon_fclk_rdy_fm_reg	Analog Process Monitor FCLK Ready Control From Register Slection	internal
					Force value of ana_processmon_fclk_rdy from register ana_processmon_fclk_rdy.	
	10	0	r/w	RESERVED		
	9	0	r	processmon_cnt_ready	Process Monitor Count Ready Indicator	internal
	8	0	r/w	RESERVED		
	7	0	r/w	clear_phy_fm_rst	Clear Phy_fm_rst Status	internal
					The rising edge of this register clear phy_fm_rst register	
					MCU shall write 0 then 1 to reset phy_fm_rst	
	6	0	r	phy_fm_rst	PHY CMN Reset Status	internal
					1: PHY CMN has been reset	
					0: PHY CMN has not been reset	
	5	0	r/w	ref_fref_sel_fm_reg	Ref_fref_sel Control From Register Selection	internal
					1: Controlled by register REF_FREF_SEL[4:0]	
					0: Controlled by PIN_REF_FREF_SEL (PHY_ISOLATE_MODE=0) or by registers REF_FREF_SEL[4:0] ( PHY_ISOLATE_MODE=1)	
	[4:0]	5'h2	r/w	REF_FREF_SEL[4:0]	Reference Clock Frequency Select.	
					This registers indicate the reference clock frequency in MHz used at the SoC level for the PHY internal logic. 	
					5'h00: 25	
					5'h01: 30	
					5'h02: 40	
					5'h03: 50	
					5'h04: 62.5	
					5'h05: 100	
					5'h06: 125	
					5'h07: 156.25	
						
	# addr = 0xa328			input_cmn_pin_reg2	Input Interface Register2	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	iddq	IDDQ Enable	internal
					Set IDDQ mode when register iddq_fm_reg or phy_isolate_mode is 1	
	8	0	r/w	iddq_fm_reg	IDDQ Control From Register Selection	internal
					1: IDDQ mode is controlled by register iddq	
					0: IDDQ mode is controlled by PIN_IDDQ if when register phy_isolate_mode is 0	
	[7:4]	0	r/w	RESERVED		
	3	0	r	phy_fm_rst_lane3	PHY LANE3 Reset Status	internal
					1: PHY LANE3 has been reset	
					0: PHY LANE3 has not been reset	
	2	0	r	phy_fm_rst_lane2	PHY LANE2 Reset Status	internal
					1: PHY LANE2 has been reset	
					0: PHY LANE2 has not been reset	
	1	0	r	phy_fm_rst_lane1	PHY LANE1 Reset Status	internal
					1: PHY LANE1 has been reset	
					0: PHY LANE1 has not been reset	
	0	0	r	phy_fm_rst_lane0	PHY LANE1 Reset Status	internal
					1: PHY LANE0 has been reset	
					0: PHY LANE0 has not been reset	
						
	# addr = 0xa32c			ana_tsen_control	Input Interface Register3	
	[31:27]	5'h0	r	pin_ref_fref_sel_rd[4:0]	Reference Frequency Selection Read	internal
	26	0	r/w	ana_cmn_tsen_adc_rdy	Ana_tsen_adc_rdy 	internal
					Set value of ana_tsen_adc_rdy when register ana_tsen_adc_rdy_fm_reg is 1 or PHY is in isolation/scan mode.	
	25	0	r/w	ana_cmn_tsen_adc_rdy_fm_reg	Ana_tsen_adc_rdy Control From Register Selection	internal
					This register is used with register ana_tsen_adc_rdy	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	burn_in_test	BURN_IN Test Mode	internal
					Set value of burn_in_test when register burn_in_test_fm_reg is 1 or PHY is in isolation/scan mode.	
	18	0	r/w	burn_in_test_fm_reg	Value Of Burn_in_test Control From Register Selection	internal
					This register is used with register burn_in_test	
	17	1	r/w	tsen_adc_rd_req	TSEN Data Read Request	internal
					0: Freeze ana_tsen_adc_data	
					1: Keep updating ana_tsen_adc_data	
	16	0	r	tsen_adc_rdy	TSEN Ready Signal For MCU	internal
					0: tsen_adc_data is invalid	
					1: tsen_adc_data is ready	
	[15:0]	16'h0	r	tsen_adc_data[15:0]	TSEN_ADC_DATA Output For MCU	internal
						
	# addr = 0xa330			processmon_reg0	Process Calibration Related Register 0	
	[31:16]	0	r	processmon_cnt[15:0]	Analog Feedback Clock Count Result	internal
					This value is used to compare feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	processmon_cnt_timer[15:0]	Analog Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0xa334			processmon_reg1	Process Calibration Related Register 1	
	[31:9]	0	r/w	RESERVED		
	8	0	r	ana_processmon_fclk_rdy_rd	Analog Process Monitor FCLK Ready Readback	internal
					Analog ANA_PROCESSMON_FCLK_RDY Readback Value	
	[7:4]	4'h8	r/w	ANA_PROCESS_VALUE[3:0]	Process Calibration Value To Analog	
					Typically, this field holds the result of process calibration	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	processmon_cnt_start	Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
						
	# addr = 0xa338			clkgen_cmn_reg1	Clock gen cmn reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	refclk_dis_ack_force	PIN_REFCLK_DIS_ACK Control From Register Selection	internal
					0: PIN_REFCLK_DIS_ACK is controlled by internal logic	
					1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack	
	28	0	r/w	refclk_dis_ack	PIN_REFCLK_DIS_ACK Value	internal
					Valid only when register refclk_dis_ack_forceis 1.	
	27	0	r/w	ref_clk_en	Force Referece Clock Enable. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_processmon_fclk	Reset Process Monitor Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	rst_pm_150m_clk	Reset Power Control  Clock	internal
					1: Reset	
					0: Not reset	
	24	0	r/w	rst_ref_clk	Reset Reference Clock	internal
					1: Reset	
					0: Not reset	
	23	1	r/w	pm_150m_clk_en	150M Clock Enable	internal
					This Clock is for power control module	
					1: Enable	
					0: Disable	
	[22:16]	0	r/w	RESERVED		
	15	0	r/w	pu_fm_reg_lane3	Force PU3 from register	internal
	14	0	r/w	pu_fm_reg_lane2	Force PU2 from register	internal
	13	0	r/w	pu_fm_reg_lane1	Force PU1 from register	internal
	12	0	r/w	pu_fm_reg_lane0	Force PU0 from register	internal
	11	1	r/w	pu_lane3	Power up lane3	internal
	10	1	r/w	pu_lane2	Power up lane2	internal
	9	1	r/w	pu_lane1	Power up lane1	internal
	8	1	r/w	pu_lane0	Power up lane0	internal
	[7:1]	0	r/w	RESERVED		
	0	1	r/w	EN_CMN	Enable Common Module	
						
	# addr = 0xa33c			cmn_reg1	common register 1	
	[31:2]	0	r/w	RESERVED		
	1	0	r/w	PHY_MCU_REMOTE_ACK	PHY MCU Remote Acknowledge	
	0	0	r/w	PHY_MCU_REMOTE_REQ	PHY MCU Remote Reqest	
						
	# addr = 0xa340			cmn_calibration	_field description_	
	[31:16]	16'h31	r/w	ana_tsen_adc_clk_cnt[15:0]	Analog Temp Sensor Clock Frequency Count	internal
					Set ana_tsen_adc_clk frequency based on refclk	
	[15:12]	0	r/w	RESERVED		
	11	1	r/w	ana_tsen_adc_clk_en 	Analog Temp Sensor Clock Frequency Count Enable	internal
					Enable ana_tsen_adc_clk for analog temp. sensor	
	10	0	r/w	ana_tsen_adc_start	Analog Input TSEN_ADC_START Control	internal
	9	1	r/w	ana_tsen_adc_reset	Analog Input ANA_TSEN_ADC_RESET Control	internal
	8	0	r/w	ana_tsen_adc_en	Analog Input ANA_TSEN_ADC_EN Control	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0xa348			input_cmn_pin_reg3	Input Interface Register4	
	[31:17]	0	r/w	RESERVED		
	16	0	r/w	ana_cmn_tsen_adc_data_fm_reg	Force Value Of Ana_tsen_adc_data From Register.	internal
	[15:0]	16'h0	r/w	ana_cmn_tsen_adc_data[15:0]	Ana_tsen_adc_data	internal
					Set value of ana_tsen_adc_data when register ana_tsen_adc_data_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0xa34c			pm_cmn_reg2	Power control common register 2	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	ana_pu_tx_or_force	Force Value Of PU_TX_OR	internal
	27	0	r/w	ana_pu_tx_or	Logic OR'ed Value Of All PU_TX Signals	internal
					Logic OR All PU_TX Signals Together And Send To Analog CMN Block	
	26	0	r/w	ana_pu_pll_or_force	Force Value Of PU_PLL_OR	internal
	25	0	r/w	ana_pu_pll_or	Logic OR'ed Value Of All PU_PLL Signals	internal
					Logic OR All PU_PLL Signals Together And Send To Analog CMN Block	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	ana_pu_ivref	Analog Input ANA_PU_IVREF Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	18	0	r/w	ana_pu_ivref_dly1	Analog Input ANA_PU_IVREF_DLY1 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	17	0	r/w	ana_pu_ivref_dly2	Analog Input ANA_PU_IVREF_DLY2 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	16	0	r/w	ana_pu_ivref_dly3	Analog Input ANA_PU_IVREF_DLY3 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0xa350			cmn_register0	CMN Register 0	
	[31:24]	0	r/w	RESERVED		
	23	0	r	sft_rst_no_reg_tx_rd_lane3	LAN3 TX soft reset status	
	22	0	r	sft_rst_no_reg_tx_rd_lane2	LAN2 TX soft reset status	
	21	0	r	sft_rst_no_reg_tx_rd_lane1	LAN1 TX soft reset status	
	20	0	r	sft_rst_no_reg_tx_rd_lane0	LAN0 TX soft reset status	
	19	0	r	sft_rst_no_reg_rx_rd_lane3	LAN3 RX soft reset status	
	18	0	r	sft_rst_no_reg_rx_rd_lane2	LAN2 RX soft reset status	
	17	0	r	sft_rst_no_reg_rx_rd_lane1	LAN1 RX soft reset status	
	16	0	r	sft_rst_no_reg_rx_rd_lane0	LAN0 RX soft reset status	
	15	0	r	pin_pu_rd_lane3	LANE 3 PU status	
	14	0	r	pin_pu_rd_lane2	LANE 2 PU status	
	13	0	r	pin_pu_rd_lane1	LANE 1 PU status	
	12	0	r	pin_pu_rd_lane0	LANE 0 PU status	
	11	0	r	pin_pu_pll_rd_lane3	LANE 3 PIN_PU_PLL status	
	10	0	r	pin_pu_pll_rd_lane2	LANE 2 PIN_PU_PLL status	
	9	0	r	pin_pu_pll_rd_lane1	LANE 1 PIN_PU_PLL status	
	8	0	r	pin_pu_pll_rd_lane0	LANE 0 PIN_PU_PLL status	
	7	0	r	pin_pu_rx_rd_lane3	LANE 3 PIN_PU_RX status	
	6	0	r	pin_pu_rx_rd_lane2	LANE 2 PIN_PU_RX status	
	5	0	r	pin_pu_rx_rd_lane1	LANE 1 PIN_PU_RX status	
	4	0	r	pin_pu_rx_rd_lane0	LANE 0 PIN_PU_RX status	
	3	0	r	pin_pu_tx_rd_lane3	LANE 3 PIN_PU_TX status	
	2	0	r	pin_pu_tx_rd_lane2	LANE 2 PIN_PU_TX status	
	1	0	r	pin_pu_tx_rd_lane1	LANE 1 PIN_PU_TX status	
	0	0	r	pin_pu_tx_rd_lane0	LANE 0 PIN_PU_TX status	
						
	# addr = 0xa354			test6	_field description_	
	[31:16]	0	r/w	testbus_dbg[15:0]	Debug Dummy Register. 	internal
					Used For Shadow Register During Debug	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0xa358			cmn_reserved_reg1	Common Reserved Register 1	
	[31:16]	0	r	cmn_ana_rsvd_out_rd[15:0]	CMN_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_rd[15:0]	PIN_RESERVED_INPUT Value	internal
						
	# addr = 0xa35c			cmn_reserved_reg2	Common Reserved Register 2	
	31	1	r/w	int12_enable_cmn	Overall CMN MCU INT12 Enable	internal
	30	1	r/w	int11_enable_cmn	Overall CMN MCU INT11 Enable	internal
	29	1	r/w	int10_enable_cmn	Overall CMN MCU INT10 Enable	internal
	28	1	r/w	int9_enable_cmn	Overall CMN MCU INT9 Enable	internal
	27	1	r/w	int8_enable_cmn	Overall CMN MCU INT8 Enable	internal
	26	1	r/w	int7_enable_cmn	Overall CMN MCU INT7 Enable	internal
	25	1	r/w	int6_enable_cmn	Overall CMN MCU INT6 Enable	internal
	24	1	r/w	int5_enable_cmn	Overall CMN MCU INT5 Enable	internal
	23	1	r/w	int4_enable_cmn	Overall CMN MCU INT4 Enable	internal
	22	1	r/w	int3_enable_cmn	Overall CMN MCU INT3 Enable	internal
	21	1	r/w	int2_enable_cmn	Overall CMN MCU INT2 Enable	internal
	20	1	r/w	int1_enable_cmn	Overall CMN MCU INT1 Enable	internal
	19	1	r/w	int0_enable_cmn	Overall CMN MCU INT0 Enable	internal
	[18:16]	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output[15:0]	PIN_RESERVED_OUTPUT Value	internal
						
	# addr = 0xa360			cmn_mcu_timer_control	CMN MCU Ext Timer Control Register 0	
	[31:30]	2'h0	r/w	timer3_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
	[29:28]	2'h0	r/w	timer2_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
	[27:26]	2'h0	r/w	timer1_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
	[25:24]	2'h0	r/w	timer0_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
	[23:22]	2'h0	r/w	pwm3_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
	[21:20]	2'h0	r/w	pwm2_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
	[19:18]	2'h0	r/w	pwm1_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
	[17:16]	2'h0	r/w	pwm0_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
	[15:14]	2'h0	r/w	timer_2ex_sel_cmn[1:0]	CMN MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[13:12]	2'h0	r/w	timer_2_sel_cmn[1:0]	CMN MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[11:10]	2'h0	r/w	timer_1_sel_cmn[1:0]	CMN MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[9:8]	2'h0	r/w	timer_0_sel_cmn[1:0]	CMN MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[7:5]	0	r/w	RESERVED		
	4	0	r/w	swd_cmn	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_cmn	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_cmn	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_cmn	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_cmn	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0xa364			cmn_mcu_timer0_control	CMN MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_cmn[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_cmn[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa368			cmn_mcu_timer1_control	CMN MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_cmn[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_cmn[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa36c			cmn_mcu_timer2_control	CMN MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_cmn[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_cmn[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa370			cmn_mcu_timer3_control	CMN MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_cmn[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_cmn[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa374			cmn_mcu_timer_ctrl_2_lane	CMN MCU Ext Timer Control Register 8	
	31	1	r/w	pwm0_en_cmn	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm0_counter_cmn[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0xa378			cmn_mcu_timer_ctrl_3_lane	CMN MCU Ext Timer Control Register 9	
	31	1	r/w	pwm1_en_cmn	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm1_counter_cmn[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0xa37c			cmn_mcu_timer_ctrl_4_lane	CMN_MCU Ext Timer Control Register 10	
	31	1	r/w	pwm2_en_cmn	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm2_counter_cmn[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0xa380			cmn_mcu_timer_ctrl_5_lane	CMN MCU Ext Timer Control Register 11	
	31	1	r/w	pwm3_en_cmn	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm3_counter_cmn[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0xa384			cmn_isr_1	MCU ISR Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_isr	Lane 3 INT ISR	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_isr	Lane 2 INT ISR	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_isr	Lane 1 INT ISR	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_isr	Lane 0 INT ISR	
						
	# addr = 0xa388			cmn_isr_mask_1	MCU ISR Mask Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_mask	Lane 3 INT ISR Mask	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_mask	Lane 2 INT ISR Mask	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_mask	Lane 1 INT ISR Mask	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_mask	Lane 0 INT ISR Mask	
						
	# addr = 0xa38c			cmn_isr_clear_1	MCU ISR Clear Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_isr_clear	Lane 3 INT ISR Clear	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_isr_clear	Lane 2 INT ISR Clear	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_isr_clear	Lane 1 INT ISR Clear	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_isr_clear	Lane 0 INT ISR Clear	
						
	# addr = 0xa390			set_lane_isr	MCU  INT Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	set_int_isr_lane3	Set Lane 3 INT ISR	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	set_int_isr_lane2	Set Lane 2 INT ISR	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	set_int_isr_lane1	Set Lane 1 INT ISR	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	set_int_isr_lane0	Set Lane 0 INT ISR	
						
	# addr = 0xa394			cmn_mcu_gpio	CMN MCU GPIO Control Register	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	gpi_cmn_fm_reg	Force Value Of GPI_CMN From Register	internal
					Set value of GPI CMN when register gpi_cmn_fm_reg is 1 or in isolation and scan mode.	
	24	0	r/w	gpo_sel_cmn	GPIO Control Select	internal
					1: PIN_GPO_CMN is controlled by CMN MCU output ports	
					0: PIN_GPO_CMN is controlled by registers pin_gpo_cmn[7:0]	
	[23:16]	0	r/w	pin_gpo_cmn[7:0]	PIN_GPO_CMN Control Register	internal
					Set PIN_GPO_CMN value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_cmn[7:0]	PIN_GPO_CMN Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_cmn[7:0]	PIN_GPI_CMN Read Back Value	internal
						
	# addr = 0xa398			cmn_cache_debug0	CMN Cache Control Debug Register 0	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	mem_line_sel1_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[15:14]	0	r/w	RESERVED		
	[13:9]	5'h0	r/w	line_tag_sel_cmn[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[8:0]	9'h0	r	line_tag_cmn[8:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0xa39c			cmn_cache_debug1	CMN Cache Control Debug Register 1	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	mem_line_sel0_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[23:16]	8'h0	r/w	gpi_cmn[7:0]	GPI CMN	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	miss_line_sel1_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	miss_line_sel0_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0xa3a0			mcu_sdt_cmn	CMN MCU Watch Dong Timer Control Register 1	
	31	0	r/w	mcu_wdt_reset_cmn	MCU Watch Dog Timer RESET.	internal
					Set 0 to 1 or 1 to 0 to reset watch dog timer	
	[30:16]	0	r/w	RESERVED		
	15	0	r/w	mcu_wdt_en_cmn	CMN MCU Watch Dog Timer Enable	internal
	[14:0]	15'h400	r/w	mcu_wdt_cnt_hi_cmn[14:0]	CMN MCU Watch Dog Timer counter	internal
						
	# addr = 0xa3a4			xdata_mem_checksum_cmn_0	XDATA MEMORY CMN CHECKSUM Registers 0	
	[31:0]	32'hffffffff	r/w	XDATA_MEM_CHECKSUM_EXP_CMN[31:0]	Xdata Memory CMN Checksum Expected Value	
						
	# addr = 0xa3a8			xdata_mem_checksum_cmn_1	XDATA MEMORY CMN CHECKSUM Registers 1	
	[31:0]	32'h0	r	XDATA_MEM_CHECKSUM_CMN[31:0]	Xdata Memory CMN Checksum Readback	
						
	# addr = 0xa3ac			xdata_mem_checksum_cmn_2	XDATA MEMORY CMN CHECKSUM Registers 2	
	[31:2]	0	r/w	RESERVED		
	1	0	r	XDATA_MEM_CHECKSUM_PASS_CMN	PHY Xdata CMN Memory Checksum PASS	
	0	0	r/w	XDATA_MEM_CHECKSUM_RESET_CMN	Reset PHY Xdata CMN Memory Checksum Calculation Value	
						
	# addr = 0xa3b0			cmn_isr_2	MCU ISR Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	sft_rst_cmn_chg_falling_isr	PHY Soft Reset CMN Change Falling Edge Interrupt	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	sft_rst_cmn_chg_rising_isr	PHY Soft Reset CMN Change Rising Edge Interrupt	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_isr	PHY MCU Remote Acknowledge Interrupt	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_isr	PHY MCU Remote Reqest Interrupt	
						
	# addr = 0xa3b4			cmn_isr_mask_2	MCU ISR Mask Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	sft_rst_cmn_chg_falling_mask	PHY Soft Reset CMN Change Falling Edge Interrupt Mask	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	sft_rst_cmn_chg_rising_mask	PHY Soft Reset CMN Change Rising Edge Interrupt Mask	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_mask	PHY MCU Remote Acknowledge Interrupt Mask	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_mask	PHY MCU Remote Reqest Interrupt Mask	
						
	# addr = 0xa3b8			cmn_isr_clear_2	MCU ISR Clear Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	sft_rst_cmn_chg_falling_isr_clear	PHY Soft Reset CMN Change Falling Edge Interrupt Clear	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	sft_rst_cmn_chg_rising_isr_clear	PHY Soft Reset CMN Change Rising Edge Interrupt Clear	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_isr_clear	PHY MCU Remote Acknowledge Interrupt Clear	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_isr_clear	PHY MCU Remote Reqest Interrupt Clear	
						
	# addr = 0xa3bc			pll_ctrl_reg0	Pll Control Register 0	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	pll_rs_mcu_ctrl_sel3	PLL3 RS Register Control Select 	internal
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	pll_rs_mcu_ctrl_sel2	PLL2 RS Register Control Select 	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	pll_rs_mcu_ctrl_sel1	PLL1 RS Register Control Select 	internal
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	pll_rs_mcu_ctrl_sel0	PLL0 RS Register Control Select 	internal
						
	# addr = 0xa3c0			pll_ctrl_reg1	Pll Control Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	pll_ts_mcu_ctrl_sel3	PLL3 TS Register Control Select 	internal
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	pll_ts_mcu_ctrl_sel2	PLL2 TS Register Control Select 	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	pll_ts_mcu_ctrl_sel1	PLL1 TS Register Control Select 	internal
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	pll_ts_mcu_ctrl_sel0	PLL0 TS Register Control Select 	internal
						
	# addr = 0xa3c4			pll_ctrl_reg2	Pll Control Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	pll_tsrs_switch_lane3	Switch TS PLL and RS PLL For Lane 3	internal
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	pll_tsrs_switch_lane2	Switch TS PLL and RS PLL For Lane 2	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	pll_tsrs_switch_lane1	Switch TS PLL and RS PLL For Lane 1	internal
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	pll_tsrs_switch_lane0	Switch TS PLL and RS PLL For Lane 0	internal
						
	# addr = 0xa3f8			cid_reg0	Chip ID	
	[31:28]	4'h6	r	CID0[7:4]	PHY Technology. 	
					This field defines the process node used for this PHY design.	
					{CID0 comes from the IP.}	
					4'b0000: 90 nm or 80 nm	
					4'b0001: 65 nm or 55 nm	
					4'b0010: 40 nm	
					4'b0011: 28 nm	
					4'b0100: 16nm	
					4'b0110: 7nm	
					Other values: Reserved	
	[27:24]	4'h5	r	CID0[3:0]	PHY Type. 	
					This field defines the PHY type.	
					{CID0 comes from the IP.}	
					4'b0000: COMPHY-L	
					4'b0001: COMPHY-M	
					4'b0010: COMPHY-H	
					4'b0011: COMPHY-S	
					4'b0100: COMPHY_56G	
					4'b0101: COMPHY_112G	
					Others: Reserved	
	[23:20]	0	r	CID1[7:4]	Major Revision.	
					This field defines the all-layer change for a given PHY type. This field is incremented each time an all-layer revision is taped out.	
					{CID1 comes from the SoC.}	
	[19:16]	0	r	CID1[3:0]	Minor Revision.	
					This field defines a metal revision to a given PHY type. This field is incremented each time a metal revision is taped out for the PHY for a given major revision.	
					{CID1 comes from the SoC.}	
	[15:14]	2'h0	r	cid3[7:6]	Process Node	internal
					2'b00: FF+	
					2'b01: FFC	
					2'b10: Reserved	
					2'b11: Reserved	
	[13:12]	2'h0	r	cid3[5:4]	Foundry	internal
					2'b00: TSMC	
					2'b01: UMC	
					2'b10: Reserved	
					2'b11: Reserved	
	[11:10]	2'h2	r	cid3[3:2]	Chip Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[9:8]	2'h2	r	cid3[1:0]	Digital Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[7:0]	8'h10	r	cid2[7:0]	Main Revision	internal
					It is from CHIP_ID	
						
	# addr = 0xa3fc			cid_reg1	_field description_	
	[31:29]	3'h2	r	PHY_LANE_NUM[2:0]	Physical Number Of Lanes	
					The physically supported number of lanes in this PHY	
					3'h0: 1 lane	
					3'h1: 2 lanes	
					3'h2: 4 lanes	
					Others: reserved	
	[28:24]	0	r/w	RESERVED		
	[23:16]	8'h10	r	dig_id[7:0]	Digital Revision	internal
					dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.	
					dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision. 	
					This field is incremented every time a metal revision is taped out for the PHY for a given major rev. 	
	[15:0]	16'h0000	r	ana_id[15:0]	Analog ID	internal
						
	# addr = 0xe600			FW_Rev	Firmware Revision	
	[31:24]	0	r/w	FW_MAJOR_VER[7:0]	Firmware Major Version.	
	[23:16]	0	r/w	FW_MINOR_VER[7:0]	Firmware Minor Version.	
	[15:8]	0	r/w	FW_PATCH_VER[7:0]	Firmware Patch Version.	
	[7:0]	0	r/w	FW_BUILD_VER[7:0]	Firmware Build Version.	
						
	# addr = 0xe604			control_config0	Calibration enable control	
	[31:27]	0	r/w	RESERVED		
	26	0	r/w	BYPASS_RX_INIT	Bypass RX Initialization For Simulation Only	
	25	0	r/w	skip_cdr_dfe_scheme	Skip CDR DFE SCHEME For Simulation Faster	internal
	24	0	r/w	FORCE_CONT_CAL_SKIP	Force Continuous Calibration To Skip.	
	23	0	r/w	BYPASS_SPEED_TABLE_LOAD	Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only	
	22	0	r/w	BYPASS_XDAT_INIT	Bypass XDATA Initialization By Firmware For Simulation Only	
	21	0	r/w	BYPASS_POWER_ON_DELAY	Bypass Delay During Power Up For Simulation Only	
	[20:18]	3'h0	r/w	BYPASS_DELAY[2:0]	Bypass Delay For Simulation Only	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
	17	0	r/w	POWER_UP_SIMPLE_EN	Power Up Simple. For COSIM Use.	
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	HW_DRV_SPD_UP	Speed up all the HW driver functions	
	13	0	r/w	TRAIN_SIM_EN	Train For Simulation Enable. For Simulation Only.	
	12	0	r/w	FAST_DFE_TIMER_EN	Fast DFE Timer Enable.	
	11	0	r/w	EXT_FORCE_CAL_DONE	Externally Force Calibration Done, Use Pre-loaded Values	
	10	0	r/w	FAST_POWER_ON_EN	Fast Power On Enable. For Simulation Only.	
	9	0	r/w	RESERVED		
	8	0	r	CAL_DONE	Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	7	0	r	RX_CAL_DONE	RX Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	6	0	r	TX_CAL_DONE	TX Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	5	0	r/w	RESERVED		
	4	0	r/w	ANA_CLK100M_125M_SEL	PIN_CLK100M_125M Clock Frequency Selection	
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	3	0	r/w	ANA_CLK100M_125M_EN	PIN_CLK100M_125M Enable	
					0: Not enable	
					1: Enable	
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	RESERVED		
						
	# addr = 0xe608			control_config1	Calibration Configuration 1	
	31	0	r/w	rx_clk_cal_ext_en	Rx Clock Calibration External Enable	internal
	30	0	r/w	txalign90_cal_ext_en	Tx Align90 Calibration External Enable	internal
	29	0	r/w	tx_pll_cal_ext_en	Tx PLL Calibration External Enable	internal
	28	0	r/w	rx_pll_cal_ext_en	Rx PLL Calibration External Enable	internal
	27	0	r/w	sq_cal_ext_en	Squelch Calibration External Enable	internal
	26	0	r/w	process_cal_ext_en	Process Calibration External Enable	internal
	25	0	r/w	txdcc_cal_ext_en	Tx DCC Calibration External Enable	internal
	24	0	r/w	txdcc_pdiv_cal_ext_en	Tx DCC Post Divider Calibration External Enable	internal
	23	1	r/w	vdd_cal_ext_en	VDD Calibration External Enable	internal
	22	0	r/w	rximp_cal_ext_en	Rx Impedance Calibration External Enable	internal
	21	0	r/w	tximp_cal_ext_en	Tx Impedance Calibration External Enable	internal
	20	0	r/w	sampler_cal_ext_en	Sampler Calibration External Enable	internal
	19	0	r/w	eom_align_cal_ext_en	EOM Alignment Calibration External Enable	internal
	18	0	r/w	rxalign90_cal_ext_en	Rx Align90 Calibration External Enable	internal
	17	0	r/w	rxdcc_eom_cal_ext_en	Rx DCC EOM Calibration External Enable	internal
	16	0	r/w	rxdcc_data_cal_ext_en	Rx DCC Data Calibration External Enable	internal
	15	0	r/w	rxdcc_dll_cal_ext_en	Rx DCC DLL Calibration External Enable	internal
	14	0	r/w	txdetect_cal_ext_en	Tx Detect Calibration External Enable	internal
	13	0	r/w	eom_dll_cal_ext_en	EOM DLL Calibration External Enable	internal
	12	0	r/w	rxdll_cal_ext_en	Rx DLL Calibration External Enable	internal
	11	0	r/w	pll_temp_cal_ext_en	PLL Temperature Calibration External Enable	internal
	10	0	r/w	pll_cal_ext_en	PLL Calibration External Enable	internal
	9	0	r/w	tx_plldcc_cal_ext_en	Tx PLL DCC Calibration External Enable	internal
	8	0	r/w	rx_plldcc_cal_ext_en	Rx PLL DCC Calibration External Enable	internal
	7	0	r/w	ring_pll_cal_ext_en	RING PLL Calibration External Enable	internal
	6	1	r/w	txclk_vdd_cal_ext_en	TxClk VDD Calibration External Enable	internal
	5	1	r/w	txdata_vdd_cal_ext_en	TxDATA VDD Calibration External Enable	internal
	4	1	r/w	txpre_vdd_cal_ext_en	TX Pre-Driver VDD Calibration External Enable	internal
	3	1	r/w	rxdclk_vdd_cal_ext_en	Rx Data Clock VDD Calibration External Enable	internal
	2	1	r/w	rxeomclk_vdd_cal_ext_en	Rx EOM Clock VDD Calibration External Enable	internal
	1	1	r/w	rxsmplr_vdd_cal_ext_en	Rx Sampler VDD Calibration External Enable	internal
	0	0	r/w	cal_start	Calbration Manual Start.	internal
						
	# addr = 0xe60c			control_config2	Calibration Configuration 1	
	31	0	r/w	txclk_vdd_cal_cont_en	TxClk VDD Calibration Continuous Enable	internal
	30	0	r/w	txdata_vdd_cal_cont_en	TxDATA VDD Calibration Continuous Enable	internal
	29	0	r/w	txpre_vdd_cal_cont_en	TX Pre-Driver VDD Calibration Continuous Enable	internal
	28	0	r/w	rxdclk_vdd_cal_cont_en	Rx Data Clock VDD Calibration Continuous Enable	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_en	Rx EOM Clock VDD Calibration Continuous Enable	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_en	Rx Sampler VDD Calibration Continuous Enable	internal
	25	1	r/w	rxdcc_data_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	24	1	r/w	rxdcc_eom_cal_cont_en	Rx DCC EOM Calibration Continuous Enable	internal
	23	1	r/w	txdcc_cal_cont_en	Tx DCC Calibration Continuous Enable	internal
	22	1	r/w	txdcc_pdiv_cal_cont_en	Tx DCC Post Divider Calibration Continuous Enable	internal
	21	1	r/w	tx_plldcc_cal_cont_en	Tx PLL DCC Calibration Continuous Mode Enable.	internal
	20	1	r/w	rx_plldcc_cal_cont_en	Rx PLL DCC Calibration Continuous Mode Enable.	internal
	19	1	r/w	align90_cal_cont_en	Rx Align90 Calibration  Continuous Enable	
	18	1	r/w	eom_dll_cal_cont_en	EOM DLL Continuous Calibration Enable	internal
	17	1	r/w	rxdll_cal_cont_en	Rx DLL Continuous Calibration Enable	internal
	16	0	r/w	txdetect_cal_cont_en	Tx Detect Continuous Calibration Enable	internal
	15	1	r/w	rxdcc_dll_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	14	0	r/w	pll_temp_cal_cont_en	PLL Temperature Calibration Continuous Enable	internal
	13	1	r/w	tx_pllamp_cal_cont_en	Tx PLL AMP Calibration Continuous Mode Enable.	internal
	12	1	r/w	rx_pllamp_cal_cont_en	Rx PLL AMP Calibration Continuous Mode Enable.	internal
	11	0	r/w	adc_cal_cont_en	ADC Calibration Continuous Mode Enable.	internal
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	1	r/w	adc_vddr_cal_ext_en	ADC VDDR Calibration External Enable	internal
	3	1	r/w	adc_cmn_mode_cal_ext_en	ADC Common Mode Calibration External Enable	internal
	2	0	r/w	adc_cal_ext_en	ADC Calibration External Enable	internal
	1	0	r/w	tx_pllvdda_cal_ext_en	Tx PLL VDDA Calibration External Enable	internal
	0	0	r/w	rx_pllvdda_cal_ext_en	Rx PLL VDDA Calibration External Enable	internal
						
	# addr = 0xe610			control_config3	Calibration Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	cal_process_result_sel	Process Calibration Result Selection	internal
					0: Use ULVT result;	
					1: Use LVT result.	
	26	0	r/w	pllamp_cal_speedup_disable	PLLamp_Cal Speed Up For Debug.	internal
					0: Fast Mode(Default).	
					1: Slow Mode.	
	[25:24]	2'h0	r/w	RESERVED		
	23	0	r/w	fast_pll_mode	Fast PLL Cal Mode For Debug.	internal
					0: Fast_Mode.	
					1: Normal_Mode.	
	[22:21]	2'h0	r/w	spdchg_fast_pll_mode[1:0]	Speed Change Fast PLL Cal Mode 0/1/2 For Debug.	internal
	[20:18]	3'h0	r/w	tempc_step_ctrl[2:0]	Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.	internal
	[17:16]	2'h0	r/w	tempc_dac_mode[1:0]	PLL Temperature Calibration Mode 0/1/2 For Debug.	internal
	[15:8]	8'h0	r/w	thold_sel2[7:0]	PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time For Debug.	internal
	[7:0]	8'h0	r/w	tshrtr[7:0]	PLL Fast Cal SHRTR Time 0/1/2/3 For Debug.	internal
						
	# addr = 0xe614			control_config4	Calibration Configuration 3	
	[31:24]	8'h0e	r/w	vcoamp_vth_freq[7:0]	PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.	internal
	[23:16]	8'h0f	r/w	vcoamp_vth_amp[7:0]	PLL VCO Amplitude Threshold For Initial PLL Amp Power On.	internal
	[15:8]	8'h0c	r/w	vcoamp_vth_normal[7:0]	PLL VCO Amplitude Threshold For Normal Mode.	internal
	[7:0]	8'h2	r/w	fbc_ratio[7:0]	FBC Measure Time.	internal
					0: 4uS.	
					1: 8uS.	
					2: 16uS.	
					3: 32uS.	
					4-255 : Not used	
						
	# addr = 0xe618			control_config5	Calibration Configuration 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	1'h0	r/w	tpllfreq4	PLLfreqcal Wait Time4 For Debug.	internal
					0: 50uS.	
					1: 100uS.	
	[27:26]	2'h0	r/w	tpllfreq3[1:0]	PLLfreqcal Wait Time3 For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[25:24]	2'h0	r/w	tpllfreq2[1:0]	PLLfreqcal Wait Time2  For Debug	internal
					0: 4uS.	
					1: 6uS.	
					2: 8uS.	
					3: 10uS.	
	[23:22]	2'h0	r/w	tpllfreq1[1:0]	PLLfreqcal Wait Time1  For Debug	internal
					0: 5uS.	
					1: 7.5uS.	
					2: 10uS.	
					3: 12.5uS.	
	[21:20]	2'h0	r/w	tpllfreq0[1:0]	PLLfreqcal Wait Time0  For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[19:18]	2'h0	r/w	tpllamp0[1:0]	PLLampcal_En Wait Time  For Debug	internal
					0: 25uS.	
					1: 37.5uS.	
					2: 50uS.	
					3: 62.5uS.	
	[17:16]	2'h0	r/w	tpllamp1[1:0]	PLL Amp Cal Settle Time 0/1/2/3 For Debug	internal
					 0: Slow=25uS, fast=2.5uS (default).	
					 1: Slow=37.5uS, fast=3.75uS.	
					 2: Slow=50uS, fast=5uS.	
					 0: Slow=62.5uS, fast=6.25uS.	
					 If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).	
					 Else slow mode.	
	[15:0]	16'h0	r/w	RESERVED		
						
	# addr = 0xe61c			control_config6	Calibration Configuration 5	
	31	0	r/w	RESERVED		
	30	0	r	mcu_sync_lane3_rd	MCU Sync Lane3	internal
	29	0	r	tximp_cal_done_lane3_rd	TXIMP Calibration Done Lane3	internal
	28	0	r	power_on_seq_lane3_rd	Power On Seq Lane3	internal
	27	0	r	pu_ivref_off_ready_lane3_rd	PU_IVREF Off Ready Lane3	internal
	26	0	r	rximp_cal_done_lane3_rd	RXIMP Calibration Done Lane3	internal
	25	0	r	cal_done_lane3_rd	Calibration Done Lane3	internal
	24	0	r	mcu_init_done_lane3_rd	MCU Init Done Lane3	internal
	23	0	r/w	RESERVED		
	22	0	r	mcu_sync_lane2_rd	MCU Sync Lane2	internal
	21	0	r	tximp_cal_done_lane2_rd	TXIMP Calibration Done Lane2	internal
	20	0	r	power_on_seq_lane2_rd	Power On Seq Lane2	internal
	19	0	r	pu_ivref_off_ready_lane2_rd	PU_IVREF Off Ready Lane2	internal
	18	0	r	rximp_cal_done_lane2_rd	RXIMP Calibration Done Lane2	internal
	17	0	r	cal_done_lane2_rd	Calibration Done Lane2	internal
	16	0	r	mcu_init_done_lane2_rd	MCU Init  Done Lane2	internal
	15	0	r/w	RESERVED		
	14	0	r	mcu_sync_lane1_rd	MCU Sync Lane1	internal
	13	0	r	tximp_cal_done_lane1_rd	TXIMP Calibration Done Lane1	internal
	12	0	r	power_on_seq_lane1_rd	Power On Seq Lane1	internal
	11	0	r	pu_ivref_off_ready_lane1_rd	PU_IVREF Off Ready Lane1	internal
	10	0	r	rximp_cal_done_lane1_rd	RXIMP Calibration Done Lane1	internal
	9	0	r	cal_done_lane1_rd	Calibration Done Lane1	internal
	8	0	r	mcu_init_done_lane1_rd	MCU Init  Done Lane1	internal
	7	0	r/w	RESERVED		
	6	0	r	mcu_sync_lane0_rd	MCU Sync Lane0	internal
	5	0	r	tximp_cal_done_lane0_rd	TXIMP Calibration Done Lane0	internal
	4	0	r	power_on_seq_lane0_rd	Power On Seq Lane0	internal
	3	0	r	pu_ivref_off_ready_lane0_rd	PU_IVREF Off Ready Lane0	internal
	2	0	r	rximp_cal_done_lane0_rd	RXIMP Calibration Done Lane0	internal
	1	0	r	cal_done_lane0_rd	Calibration Done Lane0	internal
	0	0	r	mcu_init_done_lane0_rd	MCU Init  Done Lane0	internal
						
	# addr = 0xe620			control_config7	Calibration Threshold 1	
	[31:24]	8'h6	r/w	CAL_SQ_THRESH_IN[7:0] 	SQ Threshold.	
	[23:16]	8'h13	r/w	CAL_PROC_SUBSS[7:0]  	Process Threshold  SUBSS[4:0].	
	[15:8]	8'h10	r/w	CAL_PROC_SS2TT[7:0]   	Process Threshold  SS2TT[4:0].	
	[7:0]	8'h15	r/w	CAL_PROC_TT2FF[7:0] 	Process Threshold  TT2FF[4:0].	
						
	# addr = 0xe624			CAL_DATA0	Calibration Result 0	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]	PLLTemp Calibration Mux Hold Sel Result For R0.	
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R0[7:0]	PLL Temp Calibration Mux Sel Result For R0.	
	[15:8]	8'h0	r/w	CAL_TEMPC_DAC_SEL[7:0]	PLL Temp Calibration DAC Sel Result.	
	[7:0]	8'h0	r/w	RESERVED		
						
	# addr = 0xe628			train_if_config	Train Interface Config	
	[31:1]	0	r/w	RESERVED		
	0	1	r/w	PIPE4_EN	PCIE3 PIPE4 Interface Enable. 	
					In PCIe mode, default value=1. All in other phy modes, default value=0.	
					0: Do not support PCIE3 PIPE4 interface.	
					1: Support PCIE3 PIPE4 interface.	
						
	# addr = 0xe62c			control_config8	Config control	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	AUTO_RX_INIT_EN	Automatic Rx_Init Enable.	
					1: Enable automatic rx_init trigger after power up, partial slumber/slumber and speed change.	
					0: Disable automatic rx_init trigger after power up, partial slumber/slumber and speed change (Default).	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	RESERVED		
						
	# addr = 0xe630			control_config9	Config control	
	31	0	r/w	txclk_vdd_cal_cont_cur_load_en	TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	30	0	r/w	txdata_vdd_cal_cont_cur_load_en	TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	29	0	r/w	txpre_vdd_cal_cont_cur_load_en	TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	28	0	r/w	rxdclk_vdd_cal_cont_cur_load_en	Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_cur_load_en	Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_cur_load_en	Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	25	0	r/w	rxdcc_data_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	24	0	r/w	rxdcc_eom_cal_cont_cur_load_en	Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	23	0	r/w	txdcc_cal_cont_cur_load_en	Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	22	0	r/w	txdcc_pdiv_cal_cont_cur_load_en	Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	21	0	r/w	pllamp_cal_cont_cur_load_en	PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	20	0	r/w	plldcc_cal_cont_cur_load_en	PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	19	0	r/w	align90_cal_cont_cur_load_en	Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	18	0	r/w	eom_dll_cal_cont_cur_load_en	EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	17	0	r/w	rxdll_cal_cont_cur_load_en	Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	16	0	r/w	txdetect_cal_cont_cur_load_en	Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	15	0	r/w	rxdcc_dll_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe634			con_cal_step_size1	Calibration Configuration 	
	[31:24]	8'h20	r/w	txclk_vdd_cal_step_size[7:0]	TXCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdata_vdd_cal_step_size[7:0]	TXDATA VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	txpre_vdd_cal_step_size[7:0]	TXPRE VDD Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdclk_vdd_cal_step_size[7:0]	RXDCLK VDD Cal Continuous Step Size 	internal
						
	# addr = 0xe638			con_cal_step_size2	Calibration Configuration 	
	[31:24]	8'h20	r/w	rxeomclk_vdd_cal_step_size[7:0]	RXEOMCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	rxsmplr_vdd_cal_step_size[7:0]	RXSMPLR VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdcc_data_cal_step_size[7:0]	RXDCC Data Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdcc_eom_cal_step_size[7:0]	RXDCC EOM Cal Continuous Step Size 	internal
						
	# addr = 0xe63c			con_cal_step_size3	Calibration Configuration 	
	[31:24]	8'h20	r/w	txdcc_cal_step_size[7:0]	TXDCC CAl Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdcc_pdiv_cal_step_size[7:0]	TXDCC PDIV Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	pllamp_cal_step_size[7:0]	PLLAMP Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	plldcc_cal_step_size[7:0]	PLLDCC Cal Continuous Step Size 	internal
						
	# addr = 0xe640			con_cal_step_size4	Calibration Configuration 	
	[31:24]	8'h20	r/w	align90_cal_step_size[7:0]	ALIGN90 Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	eom_dll_cal_step_size[7:0]	EOM DLL Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdll_cal_step_size[7:0]	RXDLL CAl Continuous Step Size 	internal
	[7:0]	8'h20	r/w	txdetect_cal_step_size[7:0]	TXDETECT Cal Continuous Step Size 	internal
						
	# addr = 0xe644			con_cal_step_size5	Calibration Configuration 	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe648			cal_time_out_and_dis	Calibration Configuration 	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	eom_align_cal_timeout_dis	EOM Align Calibration Timeout Disable.	internal
	11	0	r/w	plldcc_cal_timeout	PLLDCC Calibration Timeout	internal
	10	0	r/w	rx_pll_cal_timeout_dis	TX PLL Calibration Timeout Disable.	internal
	9	0	r/w	tx_pll_cal_timeout_dis	RX PLL Calibration Timeout Disable.	internal
	8	0	r/w	align90_cal_timeout_dis	Align90 Calibration Timeout Disable.	internal
	7	0	r/w	rximp_cal_timeout_dis	Rx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	6	0	r/w	tximp_cal_timeout_dis	Tx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	5	0	r/w	plldcc_cal_timeout_dis	PLL DCC Calibration Timeout Disable	internal
	4	0	r/w	txdcc_cal_timeout_dis	TXDCC Calibration Timeout Disable	internal
	3	0	r/w	txdcc_pdiv_cal_timeout_dis	TXDCC Post-Divider Calibration Timeout Disable	internal
	2	0	r/w	rxdcc_dll_cal_timeout_dis	RXDCC DLL Clock Calibration Timeout Disable	internal
	1	0	r/w	rxdcc_data_cal_timeout_dis	RXDCC DATA Clock Calibration Timeout Disable	internal
	0	0	r/w	rxdcc_eom_cal_timeout_dis	RXDCC EOM Clock Calibration Timeout Disable	internal
						
	# addr = 0xe64c			mcu_config	MCU Configuration 	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	RESERVED		
	[7:0]	0	r/w	master_mcu_sel[7:0]	Master MCU Selection	internal
					0: MCU0	
					1: MCU1	
					2: MCU2	
					3: MCU3	
					All others : N.A	
						
	# addr = 0xe650			CAL_DATA1	Calibration Result 1	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]	PLLTemp Calibration Mux Hold Sel Result For Rate 1.	internal
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R1[7:0]	PLL Temp Calibration Mux Sel Result For Rate 1.	internal
	[15:0]	16'h0	r/w	CAL_PROCESS_DRO_FREQ_CNT[15:0]	Process Calibration Result DRO_FREQ_CNT	internal
						
	# addr = 0xe654			cal_status_read_cmn	Calibration Status	
	[31:3]	0	r/w	RESERVED		
	2	0	r	vdd_cal_done	VDD Calibration Done.	internal
	1	0	r	process_cal_pass	Process Calibration Pass Indicator.	internal
	0	0	r	process_cal_done	Process Calibration Done.	internal
						
	# addr = 0xe658			cal_status_read_cmn1	Calibration Status	
	[31:24]	0	r/w	RESERVED		
	23	0	r	SELLV_RX_CTLE_CH1_PASS	VDD Calibration Pass Indicator.	internal
	22	0	r	SELLV_RX_DIV2_CH1_PASS	VDD Calibration Pass Indicator.	internal
	21	0	r	SELLV_RX_INTPEOM_DLLEOM_CH1_PASS	VDD Calibration Pass Indicator.	internal
	20	0	r	SELLV_RX_CLKTOPVDDL_CH1_PASS	VDD Calibration Pass Indicator.	internal
	19	0	r	SELLV_RX_THDRV_CH1_PASS	VDD Calibration Pass Indicator.	internal
	18	0	r	SELLV_RX_THCLK_SAMPLER_CH1_PASS	VDD Calibration Pass Indicator.	internal
	17	0	r	SELLV_RX_SKEW_EOMCLK_CH1_PASS	VDD Calibration Pass Indicator.	internal
	16	0	r	SELLV_RX_A90_DATACLK_CH1_PASS	VDD Calibration Pass Indicator.	internal
	15	0	r	SELLV_RXDLL_CH1_PASS	VDD Calibration Pass Indicator.	internal
	14	0	r	SELLV_RXINTP_CH1_PASS	VDD Calibration Pass Indicator.	internal
	13	0	r	SELLV_TXDATA_CH1_PASS	VDD Calibration Pass Indicator.	internal
	12	0	r	SELLV_TXCLK_CH1_PASS	VDD Calibration Pass Indicator.	internal
	11	0	r	SELLV_RX_CTLE_CH0_PASS	VDD Calibration Pass Indicator.	internal
	10	0	r	SELLV_RX_DIV2_CH0_PASS	VDD Calibration Pass Indicator.	internal
	9	0	r	SELLV_RX_INTPEOM_DLLEOM_CH0_PASS	VDD Calibration Pass Indicator.	internal
	8	0	r	SELLV_RX_CLKTOPVDDL_CH0_PASS	VDD Calibration Pass Indicator.	internal
	7	0	r	SELLV_RX_THDRV_CH0_PASS	VDD Calibration Pass Indicator.	internal
	6	0	r	SELLV_RX_THCLK_SAMPLER_CH0_PASS	VDD Calibration Pass Indicator.	internal
	5	0	r	SELLV_RX_SKEW_EOMCLK_CH0_PASS	VDD Calibration Pass Indicator.	internal
	4	0	r	SELLV_RX_A90_DATACLK_CH0_PASS	VDD Calibration Pass Indicator.	internal
	3	0	r	SELLV_RXDLL_CH0_PASS	VDD Calibration Pass Indicator.	internal
	2	0	r	SELLV_RXINTP_CH0_PASS	VDD Calibration Pass Indicator.	internal
	1	0	r	SELLV_TXDATA_CH0_PASS	VDD Calibration Pass Indicator.	internal
	0	0	r	SELLV_TXCLK_CH0_PASS	VDD Calibration Pass Indicator.	internal
						
	# addr = 0xe65c			cal_status_read_cmn2	Calibration Status	
	[31:24]	0	r/w	RESERVED		
	23	0	r	SELLV_RX_CTLE_CH3_PASS	VDD Calibration Pass Indicator.	internal
	22	0	r	SELLV_RX_DIV2_CH3_PASS	VDD Calibration Pass Indicator.	internal
	21	0	r	SELLV_RX_INTPEOM_DLLEOM_CH3_PASS	VDD Calibration Pass Indicator.	internal
	20	0	r	SELLV_RX_CLKTOPVDDL_CH3_PASS	VDD Calibration Pass Indicator.	internal
	19	0	r	SELLV_RX_THDRV_CH3_PASS	VDD Calibration Pass Indicator.	internal
	18	0	r	SELLV_RX_THCLK_SAMPLER_CH3_PASS	VDD Calibration Pass Indicator.	internal
	17	0	r	SELLV_RX_SKEW_EOMCLK_CH3_PASS	VDD Calibration Pass Indicator.	internal
	16	0	r	SELLV_RX_A90_DATACLK_CH3_PASS	VDD Calibration Pass Indicator.	internal
	15	0	r	SELLV_RXDLL_CH3_PASS	VDD Calibration Pass Indicator.	internal
	14	0	r	SELLV_RXINTP_CH3_PASS	VDD Calibration Pass Indicator.	internal
	13	0	r	SELLV_TXDATA_CH3_PASS	VDD Calibration Pass Indicator.	internal
	12	0	r	SELLV_TXCLK_CH3_PASS	VDD Calibration Pass Indicator.	internal
	11	0	r	SELLV_RX_CTLE_CH2_PASS	VDD Calibration Pass Indicator.	internal
	10	0	r	SELLV_RX_DIV2_CH2_PASS	VDD Calibration Pass Indicator.	internal
	9	0	r	SELLV_RX_INTPEOM_DLLEOM_CH2_PASS	VDD Calibration Pass Indicator.	internal
	8	0	r	SELLV_RX_CLKTOPVDDL_CH2_PASS	VDD Calibration Pass Indicator.	internal
	7	0	r	SELLV_RX_THDRV_CH2_PASS	VDD Calibration Pass Indicator.	internal
	6	0	r	SELLV_RX_THCLK_SAMPLER_CH2_PASS	VDD Calibration Pass Indicator.	internal
	5	0	r	SELLV_RX_SKEW_EOMCLK_CH2_PASS	VDD Calibration Pass Indicator.	internal
	4	0	r	SELLV_RX_A90_DATACLK_CH2_PASS	VDD Calibration Pass Indicator.	internal
	3	0	r	SELLV_RXDLL_CH2_PASS	VDD Calibration Pass Indicator.	internal
	2	0	r	SELLV_RXINTP_CH2_PASS	VDD Calibration Pass Indicator.	internal
	1	0	r	SELLV_TXDATA_CH2_PASS	VDD Calibration Pass Indicator.	internal
	0	0	r	SELLV_TXCLK_CH2_PASS	VDD Calibration Pass Indicator.	internal
						
	# addr = 0xe660			loop_cnts	Loop Count Control	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h10	r/w	phase_tracking_loop_cnts[7:0]	Loop Number For Phase Tracking.	internal
						
	# addr = 0xe664			mcu_config1	MCU Configuration	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h190	r/w	MCU_FREQ[15:0]	MCUCLK Frequency For Firmware Delay Timer 	
						
	# addr = 0xe668			end_xdat_cmn		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'haa	r/w	end_xdat_cmn[7:0]	End Of Xdata Common For Firmware Only	internal
