<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='5465' type='5450'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='13116'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='27592'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='429' macro='1' c='_ZL16printFMACommentsPKN4llvm6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='178'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275878' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275878' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276005' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276005' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFMA3Info.cpp' l='66' macro='1'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='3215'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5920' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
