\doxysubsubsubsection{LSI Configuration }
\hypertarget{group___r_c_c___l_s_i___configuration}{}\label{group___r_c_c___l_s_i___configuration}\index{LSI Configuration@{LSI Configuration}}
Collaboration diagram for LSI Configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=324pt]{group___r_c_c___l_s_i___configuration}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}}()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___r_c_c___l_s_i___configuration_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}\index{LSI Configuration@{LSI Configuration}!\_\_HAL\_RCC\_LSI\_DISABLE@{\_\_HAL\_RCC\_LSI\_DISABLE}}
\index{\_\_HAL\_RCC\_LSI\_DISABLE@{\_\_HAL\_RCC\_LSI\_DISABLE}!LSI Configuration@{LSI Configuration}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_DISABLE}{\_\_HAL\_RCC\_LSI\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(*(\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}{RCC\_CSR\_LSION\_BB}}\ =\ \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00860}{860}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}\index{LSI Configuration@{LSI Configuration}!\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}}
\index{\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}!LSI Configuration@{LSI Configuration}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_ENABLE}{\_\_HAL\_RCC\_LSI\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(*(\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}{RCC\_CSR\_LSION\_BB}}\ =\ \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{ENABLE}})}

\end{DoxyCode}


Macros to enable or disable the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. 

LSI can not be disabled if the IWDG is running. 

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00859}{859}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

