Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Oct 18 14:47:00 2023
| Host         : HWLAB23 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             152 |           68 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                | m1/sig_dly_reg_1[0]              |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | m1/sig_dly_reg_2[0]              |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | m2/FSM_onehot_counter_reg[0][0]  |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | m2/counter                       |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                | m1/p1                            |                  |                4 |              8 |         2.00 |
|  M1/M/outp_inferred__0/i__n_0 |                                  |                  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                |                                  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                | m2/FSM_onehot_counter3_reg[1][0] |                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                | m2/FSM_onehot_counter_reg[1][0]  |                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                | m2/E[0]                          |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                | m1/E[0]                          |                  |               23 |             64 |         2.78 |
|  clk_IBUF_BUFG                | write_enable__0                  |                  |               12 |             96 |         8.00 |
+-------------------------------+----------------------------------+------------------+------------------+----------------+--------------+


