<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>CNTACR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CNTACR&lt;n&gt;, Counter-timer Access Control Registers, n = 0 - 7</h1><p>The CNTACR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Provides top-level access controls for the elements of a timer frame. CNTACR&lt;n&gt; provides the controls for frame CNTBaseN.</p>

      
        <p>In addition to the CNTACR&lt;n&gt; control:</p>

      
        <ul>
<li><a href="ext-cntnsar.html">CNTNSAR</a> controls whether CNTACR&lt;n&gt; is accessible by Non-secure accesses.
</li><li>If frame CNTEL0BaseN is implemented, the <a href="ext-cntel0acr.html">CNTEL0ACR</a> in frame CNTBaseN provides additional control of accesses to frame CNTEL0BaseN.
</li></ul>
      <h2>Configuration</h2><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CNTACR&lt;n&gt; is implemented in the Core power domain or in the Debug power domain.
    </p>
        <p>For more information, see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer'</span>.</p>

      
        <p>Implemented only if the value of <a href="ext-cnttidr.html">CNTTIDR</a>.Frame&lt;n&gt; is 1.</p>

      
        <p>An implementation of the counters might not provide configurable access to some or all of the features. In this case, the associated field in the CNTACR&lt;n&gt; register is:</p>

      
        <ul>
<li>RAZ/WI if access is always denied.
</li><li>RAO/WI if access is always permitted.
</li></ul>
      <h2>Attributes</h2>
        <p>CNTACR&lt;n&gt; is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="26"><a href="#fieldset_0-31_6">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5">RWPT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4">RWVT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">RVOFF</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">RFRQ</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">RVCT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">RPCT</a></td></tr></tbody></table><h4 id="fieldset_0-31_6">Bits [31:6]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-5_5">RWPT, bit [5]</h4><div class="field">
      <p>Read/write access to the EL1 Physical Timer registers <a href="ext-cntp_cval.html">CNTP_CVAL</a>, <a href="ext-cntp_tval.html">CNTP_TVAL</a>, and <a href="ext-cntp_ctl.html">CNTP_CTL</a>, in frame &lt;n&gt;.</p>
    <table class="valuetable"><tr><th>RWPT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No access to the EL1 Physical Timer registers in frame &lt;n&gt;. The registers are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Read/write access to the EL1 Physical Timer registers in frame &lt;n&gt;.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-4_4">RWVT, bit [4]</h4><div class="field">
      <p>Read/write access to the Virtual Timer register <a href="ext-cntv_cval.html">CNTV_CVAL</a>, <a href="ext-cntv_tval.html">CNTV_TVAL</a>, and <a href="ext-cntv_ctl.html">CNTV_CTL</a>, in frame &lt;n&gt;.</p>
    <table class="valuetable"><tr><th>RWVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No access to the Virtual Timer registers in frame &lt;n&gt;. The registers are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Read/write access to the Virtual Timer registers in frame &lt;n&gt;.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-3_3">RVOFF, bit [3]</h4><div class="field">
      <p>Read-only access to <a href="ext-cntvoff.html">CNTVOFF</a>, in frame &lt;n&gt;.</p>
    <table class="valuetable"><tr><th>RVOFF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No access to <a href="ext-cntvoff.html">CNTVOFF</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Read-only access to <a href="ext-cntvoff.html">CNTVOFF</a> in frame &lt;n&gt;.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-2_2">RFRQ, bit [2]</h4><div class="field">
      <p>Read-only access to <a href="ext-cntfrq.html">CNTFRQ</a>, in frame &lt;n&gt;.</p>
    <table class="valuetable"><tr><th>RFRQ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No access to <a href="ext-cntfrq.html">CNTFRQ</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Read-only access to <a href="ext-cntfrq.html">CNTFRQ</a> in frame &lt;n&gt;.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-1_1">RVCT, bit [1]</h4><div class="field">
      <p>Read-only access to <a href="ext-cntvct.html">CNTVCT</a>, in frame &lt;n&gt;.</p>
    <table class="valuetable"><tr><th>RVCT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No access to <a href="ext-cntvct.html">CNTVCT</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Read-only access to <a href="ext-cntvct.html">CNTVCT</a> in frame &lt;n&gt;.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">RPCT, bit [0]</h4><div class="field">
      <p>Read-only access to <a href="ext-cntpct.html">CNTPCT</a>, in frame &lt;n&gt;.</p>
    <table class="valuetable"><tr><th>RPCT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No access to <a href="ext-cntpct.html">CNTPCT</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Read-only access to <a href="ext-cntpct.html">CNTPCT</a> in frame &lt;n&gt;.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing CNTACR&lt;n&gt;</h2>
        <p>In a system that recognizes two Security states:</p>

      
        <ul>
<li>CNTACR&lt;n&gt; is always accessible by Secure accesses.
</li><li><a href="ext-cntnsar.html">CNTNSAR</a>.NS&lt;n&gt; determines whether CNTACR&lt;n&gt; is accessible by Non-secure accesses.
</li></ul>
      <h4>CNTACR&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>Timer</td><td>CNTCTLBase</td><td><span class="hexnumber">0x040</span> + (4 * n)</td><td>CNTACR&lt;n&gt;</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
