{
    "code": "module TopModule (\n    logic clk,\n    logic a,\n    logic reset,\n    logic [2:0] q\n);\n\n    always @(*) begin\n        if (reset) begin\n            q <= 3'b000;\n        end else if (a == 0) begin\n            q <= q + 1;\n        end\n    end\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}