<?xml version="1.0"?>
<dblpperson name="Bajaj Ronak" pid="121/1708" n="9">
<person key="homepages/121/1708" mdate="2012-11-12">
<author pid="121/1708">Bajaj Ronak</author>
</person>
<r><inproceedings key="conf/vlsid/SivanesanCB18" mdate="2018-05-08">
<author pid="217/0987">Mayuran Sivanesan</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="121/1708">Bajaj Ronak</author>
<title>Accelerating Hash Computations Through Efficient Instruction-Set Customisation.</title>
<pages>362-367</pages>
<year>2018</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2018.91</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2018.91</ee>
<crossref>conf/vlsid/2018</crossref>
<url>db/conf/vlsid/vlsid2018.html#SivanesanCB18</url>
</inproceedings>
</r>
<r><article key="journals/tcad/RonakF17" mdate="2020-09-24">
<author orcid="0000-0002-8964-2944" pid="121/1708">Bajaj Ronak</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Multipumping Flexible DSP Blocks for Resource Reduction on Xilinx FPGAs.</title>
<pages>1471-1482</pages>
<year>2017</year>
<volume>36</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2016.2629421</ee>
<url>db/journals/tcad/tcad36.html#RonakF17</url>
</article>
</r>
<r><article key="journals/tcad/RonakF16" mdate="2020-09-24">
<author pid="121/1708">Bajaj Ronak</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Mapping for Maximum Performance on FPGA DSP Blocks.</title>
<pages>573-585</pages>
<year>2016</year>
<volume>35</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2015.2474363</ee>
<url>db/journals/tcad/tcad35.html#RonakF16</url>
</article>
</r>
<r><inproceedings key="conf/fccm/RonakF16" mdate="2017-05-21">
<author pid="121/1708">Bajaj Ronak</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Initiation Interval Aware Resource Sharing for FPGA DSP Blocks.</title>
<pages>135</pages>
<year>2016</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2016.40</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2016.40</ee>
<crossref>conf/fccm/2016</crossref>
<url>db/conf/fccm/fccm2016.html#RonakF16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/RonakF16" mdate="2017-05-21">
<author pid="121/1708">Bajaj Ronak</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Improved resource sharing for FPGA DSP blocks.</title>
<pages>1-4</pages>
<year>2016</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2016.7577373</ee>
<crossref>conf/fpl/2016</crossref>
<url>db/conf/fpl/fpl2016.html#RonakF16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/RonakF15" mdate="2017-05-24">
<author pid="121/1708">Bajaj Ronak</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Minimizing DSP block usage through multi-pumping.</title>
<pages>184-187</pages>
<year>2015</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2015.7393146</ee>
<crossref>conf/fpt/2015</crossref>
<url>db/conf/fpt/fpt2015.html#RonakF15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/RonakF14" mdate="2017-06-02">
<author pid="121/1708">Bajaj Ronak</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Experiments in Mapping Expressions to DSP Blocks.</title>
<pages>101</pages>
<year>2014</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2014.34</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2014.34</ee>
<crossref>conf/fccm/2014</crossref>
<url>db/conf/fccm/fccm2014.html#RonakF14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/RonakF14" mdate="2017-06-02">
<author pid="121/1708">Bajaj Ronak</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Efficient mapping of mathematical expressions into DSP blocks.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2014.6927419</ee>
<crossref>conf/fpl/2014</crossref>
<url>db/conf/fpl/fpl2014.html#RonakF14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/RonakF12" mdate="2017-06-02">
<author pid="121/1708">Bajaj Ronak</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Evaluating the efficiency of DSP Block synthesis inference from flow graphs.</title>
<pages>727-730</pages>
<year>2012</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2012.6339163</ee>
<crossref>conf/fpl/2012</crossref>
<url>db/conf/fpl/fpl2012.html#RonakF12</url>
</inproceedings>
</r>
<coauthors n="3" nc="1">
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="-1"><na f="f/Fahmy:Suhaib_A=" pid="83/2660">Suhaib A. Fahmy</na></co>
<co c="0"><na f="s/Sivanesan:Mayuran" pid="217/0987">Mayuran Sivanesan</na></co>
</coauthors>
</dblpperson>

