{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 23:17:27 2013 " "Info: Processing started: Mon Mar 11 23:17:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 141L -c 141L " "Info: Command: quartus_sta 141L -c 141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[15\]\|combout " "Warning: Node \"inst2\|out\[15\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[7\]\|combout " "Warning: Node \"inst2\|out\[7\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[3\]\|combout " "Warning: Node \"inst2\|out\[3\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[6\]\|combout " "Warning: Node \"inst2\|out\[6\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[4\]\|combout " "Warning: Node \"inst2\|out\[4\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[0\]\|combout " "Warning: Node \"inst2\|out\[0\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[2\]\|combout " "Warning: Node \"inst2\|out\[2\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[5\]\|combout " "Warning: Node \"inst2\|out\[5\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[1\]\|combout " "Warning: Node \"inst2\|out\[1\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[6\]\|combout " "Warning: Node \"inst6\|instr_out\[6\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[7\]\|combout " "Warning: Node \"inst6\|instr_out\[7\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[4\]\|combout " "Warning: Node \"inst6\|instr_out\[4\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[5\]\|combout " "Warning: Node \"inst6\|instr_out\[5\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[0\]\|combout " "Warning: Node \"inst6\|instr_out\[0\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[8\]\|combout " "Warning: Node \"inst6\|instr_out\[8\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[3\]\|combout " "Warning: Node \"inst6\|instr_out\[3\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[1\]\|combout " "Warning: Node \"inst6\|instr_out\[1\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|instr_out\[2\]\|combout " "Warning: Node \"inst6\|instr_out\[2\]\|combout\" is a latch" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[14\]\|combout " "Warning: Node \"inst2\|out\[14\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[13\]\|combout " "Warning: Node \"inst2\|out\[13\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[8\]\|combout " "Warning: Node \"inst2\|out\[8\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[9\]\|combout " "Warning: Node \"inst2\|out\[9\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[11\]\|combout " "Warning: Node \"inst2\|out\[11\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[10\]\|combout " "Warning: Node \"inst2\|out\[10\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|out\[12\]\|combout " "Warning: Node \"inst2\|out\[12\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "141L.sdc " "Critical Warning: Synopsys Design Constraints File file not found: '141L.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info: create_clock -period 1.000 -name clock clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register_ex:inst11\|out_extended\[4\] register_ex:inst11\|out_extended\[4\] " "Info: create_clock -period 1.000 -name register_ex:inst11\|out_extended\[4\] register_ex:inst11\|out_extended\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name next_pc_logic:inst3\|temp_out\[0\] next_pc_logic:inst3\|temp_out\[0\] " "Info: create_clock -period 1.000 -name next_pc_logic:inst3\|temp_out\[0\] next_pc_logic:inst3\|temp_out\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr12~10  from: dataa  to: combout " "Info: Cell: inst6\|WideOr12~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr12~15  from: datab  to: combout " "Info: Cell: inst6\|WideOr12~15  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr14~2  from: dataa  to: combout " "Info: Cell: inst6\|WideOr14~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.406 " "Info: Worst-case setup slack is -14.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.406    -34248.225 clock  " "Info:   -14.406    -34248.225 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.870       -48.777 next_pc_logic:inst3\|temp_out\[0\]  " "Info:    -5.870       -48.777 next_pc_logic:inst3\|temp_out\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.757       -80.238 register_ex:inst11\|out_extended\[4\]  " "Info:    -5.757       -80.238 register_ex:inst11\|out_extended\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.523 " "Info: Worst-case hold slack is -8.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.523       -70.940 next_pc_logic:inst3\|temp_out\[0\]  " "Info:    -8.523       -70.940 next_pc_logic:inst3\|temp_out\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.040       -54.764 register_ex:inst11\|out_extended\[4\]  " "Info:    -5.040       -54.764 register_ex:inst11\|out_extended\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.406       -21.968 clock  " "Info:    -1.406       -21.968 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.917 " "Info: Worst-case minimum pulse width slack is -4.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.917      -457.350 next_pc_logic:inst3\|temp_out\[0\]  " "Info:    -4.917      -457.350 next_pc_logic:inst3\|temp_out\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -4329.380 clock  " "Info:    -1.380     -4329.380 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register_ex:inst11\|out_extended\[4\]  " "Info:     0.500         0.000 register_ex:inst11\|out_extended\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr12~10  from: dataa  to: combout " "Info: Cell: inst6\|WideOr12~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr12~15  from: datab  to: combout " "Info: Cell: inst6\|WideOr12~15  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|WideOr14~2  from: dataa  to: combout " "Info: Cell: inst6\|WideOr14~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.215 " "Info: Worst-case setup slack is -6.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.215    -14703.290 clock  " "Info:    -6.215    -14703.290 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.417       -19.482 next_pc_logic:inst3\|temp_out\[0\]  " "Info:    -2.417       -19.482 next_pc_logic:inst3\|temp_out\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214       -29.054 register_ex:inst11\|out_extended\[4\]  " "Info:    -2.214       -29.054 register_ex:inst11\|out_extended\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.168 " "Info: Worst-case hold slack is -4.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.168       -34.976 next_pc_logic:inst3\|temp_out\[0\]  " "Info:    -4.168       -34.976 next_pc_logic:inst3\|temp_out\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658       -30.309 register_ex:inst11\|out_extended\[4\]  " "Info:    -2.658       -30.309 register_ex:inst11\|out_extended\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108       -34.721 clock  " "Info:    -1.108       -34.721 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.998 " "Info: Worst-case minimum pulse width slack is -1.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.998      -165.542 next_pc_logic:inst3\|temp_out\[0\]  " "Info:    -1.998      -165.542 next_pc_logic:inst3\|temp_out\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -4329.380 clock  " "Info:    -1.380     -4329.380 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register_ex:inst11\|out_extended\[4\]  " "Info:     0.500         0.000 register_ex:inst11\|out_extended\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 23:17:30 2013 " "Info: Processing ended: Mon Mar 11 23:17:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
