<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ExplorerOne: src/drivers/stm32f3discovery/stm/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ExplorerOne
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c718a368270b13c54d94892d20736f45.html">drivers</a></li><li class="navelem"><a class="el" href="dir_f5ba85cfe6517ebfcf5b642124b5d51a.html">stm32f3discovery</a></li><li class="navelem"><a class="el" href="dir_3229df0ad3c71d10e4182eb303214001.html">stm</a></li><li class="navelem"><a class="el" href="dir_0c1379cdda03614ff332060ed92ccdf6.html">STM32F3xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_5d2055370f1526a8f27cbd1448473024.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f3xx_ll_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f3xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef __STM32F3xx_LL_RCC_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define __STM32F3xx_LL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f3xx_8h.html">stm32f3xx.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Defines used for the bit position in the register and perform offsets*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define RCC_POSITION_HPRE       (uint32_t)POSITION_VAL(RCC_CFGR_HPRE)     </span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define RCC_POSITION_PPRE1      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE1)    </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define RCC_POSITION_PPRE2      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE2)    </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define RCC_POSITION_HSICAL     (uint32_t)POSITION_VAL(RCC_CR_HSICAL)     </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define RCC_POSITION_HSITRIM    (uint32_t)POSITION_VAL(RCC_CR_HSITRIM)    </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define RCC_POSITION_PLLMUL     (uint32_t)POSITION_VAL(RCC_CFGR_PLLMUL)   </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define RCC_POSITION_USART1SW   (uint32_t)0U                              </span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define RCC_POSITION_USART2SW   (uint32_t)16U                             </span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define RCC_POSITION_USART3SW   (uint32_t)18U                             </span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define RCC_POSITION_TIM1SW     (uint32_t)8U                              </span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define RCC_POSITION_TIM8SW     (uint32_t)9U                              </span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define RCC_POSITION_TIM15SW    (uint32_t)10U                             </span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define RCC_POSITION_TIM16SW    (uint32_t)11U                             </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define RCC_POSITION_TIM17SW    (uint32_t)13U                             </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define RCC_POSITION_TIM20SW    (uint32_t)15U                             </span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define RCC_POSITION_TIM2SW     (uint32_t)24U                             </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define RCC_POSITION_TIM34SW    (uint32_t)25U                             </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>{</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  uint32_t HCLK_Frequency;          </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  uint32_t PCLK2_Frequency;         </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define HSE_VALUE    8000000U  </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define HSI_VALUE    8000000U  </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define LSE_VALUE    32768U    </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define LSI_VALUE    40000U    </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#if !defined  (EXTERNAL_CLOCK_VALUE)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define EXTERNAL_CLOCK_VALUE    12288000U </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_RCC_CFGR_MCOF                  RCC_CFGR_MCOF     </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#if defined(RCC_CSR_V18PWRRSTF)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_RCC_CSR_V18PWRRSTF             RCC_CSR_V18PWRRSTF      </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_V18PWRRSTF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                ((uint32_t)0x00000000U) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_1 </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_0 </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV   </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCOSEL_PLL_DIV2     </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#if defined(RCC_CFGR_PLLNODIV)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLNODIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2   </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4   </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8   </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16  </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_32                 RCC_CFGR_MCOPRE_DIV32  </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_64                 RCC_CFGR_MCOPRE_DIV64  </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_128                RCC_CFGR_MCOPRE_DIV128 </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#if defined(RCC_CFGR3_USART1SW_PCLK1)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24U) | RCC_CFGR3_USART1SW_PCLK1)  </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2    (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24U) | RCC_CFGR3_USART1SW_PCLK2)  </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_USART1SW_PCLK1*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24U) | RCC_CFGR3_USART1SW_SYSCLK) </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24U) | RCC_CFGR3_USART1SW_LSE)    </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24U) | RCC_CFGR3_USART1SW_HSI)    </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#if defined(RCC_CFGR3_USART2SW)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24U) | RCC_CFGR3_USART2SW_PCLK)   </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24U) | RCC_CFGR3_USART2SW_SYSCLK) </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24U) | RCC_CFGR3_USART2SW_LSE)    </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24U) | RCC_CFGR3_USART2SW_HSI)    </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#if defined(RCC_CFGR3_USART3SW)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24U) | RCC_CFGR3_USART3SW_PCLK)   </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24U) | RCC_CFGR3_USART3SW_SYSCLK) </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24U) | RCC_CFGR3_USART3SW_LSE)    </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24U) | RCC_CFGR3_USART3SW_HSI)    </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART3SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART4SW &gt;&gt; 8U) | RCC_CFGR3_UART4SW_PCLK)   </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART4SW &gt;&gt; 8U) | RCC_CFGR3_UART4SW_SYSCLK) </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART4SW &gt;&gt; 8U) | RCC_CFGR3_UART4SW_LSE)    </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART4SW &gt;&gt; 8U) | RCC_CFGR3_UART4SW_HSI)    </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART5SW &gt;&gt; 8U) | RCC_CFGR3_UART5SW_PCLK)   </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART5SW &gt;&gt; 8U) | RCC_CFGR3_UART5SW_SYSCLK) </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART5SW &gt;&gt; 8U) | RCC_CFGR3_UART5SW_LSE)    </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART5SW &gt;&gt; 8U) | RCC_CFGR3_UART5SW_HSI)    </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C1SW &lt;&lt; 24U) | RCC_CFGR3_I2C1SW_HSI)    </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C1SW &lt;&lt; 24U) | RCC_CFGR3_I2C1SW_SYSCLK) </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#if defined(RCC_CFGR3_I2C2SW)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C2SW &lt;&lt; 24U) | RCC_CFGR3_I2C2SW_HSI)    </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C2SW &lt;&lt; 24U) | RCC_CFGR3_I2C2SW_SYSCLK) </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_I2C2SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#if defined(RCC_CFGR3_I2C3SW)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C3SW &lt;&lt; 24U) | RCC_CFGR3_I2C3SW_HSI)    </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C3SW &lt;&lt; 24U) | RCC_CFGR3_I2C3SW_SYSCLK) </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_I2C3SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_SYSCLK      RCC_CFGR_I2SSRC_SYSCLK </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_PIN         RCC_CFGR_I2SSRC_EXT    </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#if defined(RCC_CFGR3_TIMSW)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#define LL_RCC_TIM1_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM1SW_PCLK2)   </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define LL_RCC_TIM1_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM1SW_PLL)     </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM8SW)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define LL_RCC_TIM8_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM8SW_PCLK2)   </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define LL_RCC_TIM8_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM8SW_PLL)     </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM8SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM15SW)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define LL_RCC_TIM15_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM15SW_PCLK2) </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define LL_RCC_TIM15_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM15SW_PLL)   </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM15SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM16SW)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define LL_RCC_TIM16_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM16SW_PCLK2) </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define LL_RCC_TIM16_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM16SW_PLL)   </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM16SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM17SW)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define LL_RCC_TIM17_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM17SW_PCLK2) </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define LL_RCC_TIM17_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM17SW_PLL)   </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM17SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM20SW)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define LL_RCC_TIM20_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM20SW_PCLK2) </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define LL_RCC_TIM20_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM20SW_PLL)   </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM20SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM2SW)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define LL_RCC_TIM2_CLKSOURCE_PCLK1      (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM2SW_PCLK1)   </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define LL_RCC_TIM2_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM2SW_PLL)     </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM2SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM34SW)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define LL_RCC_TIM34_CLKSOURCE_PCLK1     (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM34SW_PCLK1) </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#define LL_RCC_TIM34_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) &lt;&lt; 27U) | RCC_CFGR3_TIM34SW_PLL)   </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM34SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_TIMSW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#if defined(HRTIM1)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define LL_RCC_HRTIM1_CLKSOURCE_PCLK2    RCC_CFGR3_HRTIM1SW_PCLK2 </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define LL_RCC_HRTIM1_CLKSOURCE_PLL      RCC_CFGR3_HRTIM1SW_PLL   </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#endif </span><span class="comment">/* HRTIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_HSI_DIV244  RCC_CFGR3_CECSW_HSI_DIV244 </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_LSE         RCC_CFGR3_CECSW_LSE        </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL         RCC_CFGR_USBPRE_DIV1    </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 RCC_CFGR_USBPRE_DIV1_5  </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#if defined(RCC_CFGR_ADCPRE)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2      </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4      </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6      </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8      </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#elif defined(RCC_CFGR2_ADC1PRES)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_HCLK          RCC_CFGR2_ADC1PRES_NO     </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_1     RCC_CFGR2_ADC1PRES_DIV1   </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_2     RCC_CFGR2_ADC1PRES_DIV2   </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_4     RCC_CFGR2_ADC1PRES_DIV4   </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_6     RCC_CFGR2_ADC1PRES_DIV6   </span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_8     RCC_CFGR2_ADC1PRES_DIV8   </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_10    RCC_CFGR2_ADC1PRES_DIV10  </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_12    RCC_CFGR2_ADC1PRES_DIV12  </span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_16    RCC_CFGR2_ADC1PRES_DIV16  </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_32    RCC_CFGR2_ADC1PRES_DIV32  </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_64    RCC_CFGR2_ADC1PRES_DIV64  </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_128   RCC_CFGR2_ADC1PRES_DIV128 </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSRC_PLL_DIV_256   RCC_CFGR2_ADC1PRES_DIV256 </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#if defined(RCC_CFGR2_ADCPRE12) &amp;&amp; defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_NO)     </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV1)   </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV2)   </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV4)   </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV6)   </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV8)   </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV10)  </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV12)  </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV16)  </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV32)  </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV64)  </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV128) </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE12 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE12_DIV256) </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_NO)     </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV1)   </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV2)   </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV4)   </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV6)   </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV8)   </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV10)  </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV12)  </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV16)  </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV32)  </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV64)  </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV128) </span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE34 &lt;&lt; 16U) | RCC_CFGR2_ADCPRE34_DIV256) </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_HCLK         RCC_CFGR2_ADCPRE12_NO     </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    RCC_CFGR2_ADCPRE12_DIV1   </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    RCC_CFGR2_ADCPRE12_DIV2   </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    RCC_CFGR2_ADCPRE12_DIV4   </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    RCC_CFGR2_ADCPRE12_DIV6   </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    RCC_CFGR2_ADCPRE12_DIV8   </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   RCC_CFGR2_ADCPRE12_DIV10  </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   RCC_CFGR2_ADCPRE12_DIV12  </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   RCC_CFGR2_ADCPRE12_DIV16  </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   RCC_CFGR2_ADCPRE12_DIV32  </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   RCC_CFGR2_ADCPRE12_DIV64  </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  RCC_CFGR2_ADCPRE12_DIV128 </span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  RCC_CFGR2_ADCPRE12_DIV256 </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_ADCPRE12 &amp;&amp; RCC_CFGR2_ADCPRE34 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_ADCPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#if defined(RCC_CFGR_SDPRE)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_1    RCC_CFGR_SDPRE_DIV1   </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_2    RCC_CFGR_SDPRE_DIV2   </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_4    RCC_CFGR_SDPRE_DIV4   </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_6    RCC_CFGR_SDPRE_DIV6   </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_8    RCC_CFGR_SDPRE_DIV8   </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_10   RCC_CFGR_SDPRE_DIV10  </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_12   RCC_CFGR_SDPRE_DIV12  </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_14   RCC_CFGR_SDPRE_DIV14  </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_16   RCC_CFGR_SDPRE_DIV16  </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_20   RCC_CFGR_SDPRE_DIV20  </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_24   RCC_CFGR_SDPRE_DIV24  </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_28   RCC_CFGR_SDPRE_DIV28  </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_32   RCC_CFGR_SDPRE_DIV32  </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_36   RCC_CFGR_SDPRE_DIV36  </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_40   RCC_CFGR_SDPRE_DIV40  </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_44   RCC_CFGR_SDPRE_DIV44  </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSRC_SYS_DIV_48   RCC_CFGR_SDPRE_DIV48  </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SDPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE          RCC_POSITION_USART1SW </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#if defined(RCC_CFGR3_USART2SW)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE          RCC_POSITION_USART2SW </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#if defined(RCC_CFGR3_USART3SW)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE          RCC_POSITION_USART3SW </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART3SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE           RCC_CFGR3_UART4SW </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE           RCC_CFGR3_UART5SW </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE            RCC_CFGR3_I2C1SW </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#if defined(RCC_CFGR3_I2C2SW)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE            RCC_CFGR3_I2C2SW </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_I2C2SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#if defined(RCC_CFGR3_I2C3SW)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE            RCC_CFGR3_I2C3SW </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_I2C3SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE             RCC_CFGR_I2SSRC       </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#if defined(RCC_CFGR3_TIMSW)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_RCC_TIM1_CLKSOURCE            (RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW)  </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM2SW)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define LL_RCC_TIM2_CLKSOURCE            (RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW)  </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM2SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM8SW)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define LL_RCC_TIM8_CLKSOURCE            (RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW)  </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM8SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM15SW)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define LL_RCC_TIM15_CLKSOURCE           (RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM15SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM16SW)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_RCC_TIM16_CLKSOURCE           (RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM16SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM17SW)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_RCC_TIM17_CLKSOURCE           (RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM17SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM20SW)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_RCC_TIM20_CLKSOURCE           (RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM20SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#if defined(RCC_CFGR3_TIM34SW)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define LL_RCC_TIM34_CLKSOURCE           (RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIM34SW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_TIMSW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#if defined(HRTIM1)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define LL_RCC_HRTIM1_CLKSOURCE          RCC_CFGR3_HRTIM1SW </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#endif </span><span class="comment">/* HRTIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE             RCC_CFGR3_CECSW </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE             RCC_CFGR_USBPRE </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#if defined(RCC_CFGR_ADCPRE)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE             RCC_CFGR_ADCPRE </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_ADCPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#if defined(RCC_CFGR2_ADC1PRES)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define LL_RCC_ADC1_CLKSOURCE            RCC_CFGR2_ADC1PRES </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE           RCC_CFGR2_ADCPRE12 </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">#if defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define LL_RCC_ADC34_CLKSOURCE           RCC_CFGR2_ADCPRE34 </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_ADCPRE34*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_ADC1PRES*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRE12 || RCC_CFGR2_ADCPRE34 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#if defined(RCC_CFGR_SDPRE)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_RCC_SDADC_CLKSOURCE           RCC_CFGR_SDPRE  </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SDPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMUL2  </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">#define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMUL5  </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMUL7  </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMUL9  </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMUL10  </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMUL11  </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12  </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMUL13  </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMUL14  </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMUL15  </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16  </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_NONE              0x00000000U                                   </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE_PREDIV                    </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI_PREDIV                    </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI_DIV_2         RCC_CFGR_PLLSRC_HSI_DIV2                      </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1)    </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2)    </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3)    </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4)    </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5)    </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6)    </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7)    </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8)    </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9)    </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10)   </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11)   </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12)   </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13)   </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14)   </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15)   </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16)   </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSRC_PREDIV1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV_DIV1   </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV_DIV2   </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV_DIV3   </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV_DIV4   </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV_DIV5   </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV_DIV6   </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV_DIV7   </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV_DIV8   </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV_DIV9   </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV_DIV10  </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV_DIV11  </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV_DIV12  </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV_DIV13  </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV_DIV14  </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV_DIV15  </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV_DIV16  </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">          (((__INPUTFREQ__) / ((((__PLLPREDIV__) &amp; RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) &amp; RCC_CFGR_PLLMUL) &gt;&gt; RCC_POSITION_PLLMUL) + 2U))</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">          ((__INPUTFREQ__) * ((((__PLLMUL__) &amp; RCC_CFGR_PLLMUL) &gt;&gt; RCC_POSITION_PLLMUL) + 2U))</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSRC_PREDIV1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>{</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  SET_BIT(RCC-&gt;CR, RCC_CR_CSSON);</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>}</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_DisableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>{</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  CLEAR_BIT(RCC-&gt;CR, RCC_CR_CSSON);</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>}</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>{</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>}</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>{</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>}</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>{</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>}</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>{</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>}</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>{</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>}</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>{</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  SET_BIT(RCC-&gt;CR, RCC_CR_HSION);</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>}</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>{</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSION);</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>}</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>{</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>}</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>{</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_HSICAL) &gt;&gt; RCC_CR_HSICAL_Pos);</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>}</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>{</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, Value &lt;&lt; RCC_CR_HSITRIM_Pos);</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>}</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>{</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_HSITRIM) &gt;&gt; RCC_CR_HSITRIM_Pos);</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>}</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>{</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>}</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>{</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>}</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>{</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>}</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>{</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>}</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>{</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  MODIFY_REG(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, LSEDrive);</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>}</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>{</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>));</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>}</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>{</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>));</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>}</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>{</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  SET_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>}</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>{</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  CLEAR_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>}</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>{</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>));</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>}</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>{</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>}</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>{</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>}</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>{</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>}</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>{</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>}</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>{</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>}</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>{</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>}</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>{</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>}</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>{</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>}</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>{</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="preprocessor">#if defined(RCC_CFGR_PLLNODIV)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLNODIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCOSEL, MCOxSource);</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>}</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>{</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>  MODIFY_REG(RCC-&gt;CFGR3, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a> &lt;&lt; ((USARTxSource  &amp; 0xFF000000U) &gt;&gt; 24U)), (USARTxSource &amp; 0x00FFFFFFU));</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>}</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUARTClockSource(uint32_t UARTxSource)</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>{</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  MODIFY_REG(RCC-&gt;CFGR3, ((UARTxSource  &amp; 0x0000FFFFU) &lt;&lt; 8U), (UARTxSource &amp; (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafe6ba15e5a6395d34ec4efcfdec1fb5e">RCC_CFGR3_UART4SW</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a3aca842bd03a6c1f3e7172dbac6222">RCC_CFGR3_UART5SW</a>)));</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>}</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span> </div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>{</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>  MODIFY_REG(RCC-&gt;CFGR3, ((I2CxSource  &amp; 0xFF000000U) &gt;&gt; 24U), (I2CxSource &amp; 0x00FFFFFFU));</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>}</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetI2SClockSource(uint32_t I2SxSource)</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>{</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a>, I2SxSource);</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>}</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#if defined(RCC_CFGR3_TIMSW)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetTIMClockSource(uint32_t TIMxSource)</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>{</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>  MODIFY_REG(RCC-&gt;CFGR3, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga57f98dc12daae0157a6899479559ebaf">RCC_CFGR3_TIM1SW</a> &lt;&lt; (TIMxSource &gt;&gt; 27U)), (TIMxSource &amp; 0x03FFFFFFU));</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>}</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_TIMSW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#if defined(HRTIM1)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetHRTIMClockSource(uint32_t HRTIMxSource)</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>{</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_HRTIMSW, HRTIMxSource);</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>}</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#endif </span><span class="comment">/* HRTIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetCECClockSource(uint32_t CECxSource)</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>{</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_CECSW, CECxSource);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>}</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>{</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>, USBxSource);</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>}</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#if defined(RCC_CFGR_ADCPRE)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>{</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_ADCPRE, ADCxSource);</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>}</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#elif defined(RCC_CFGR2_ADC1PRES)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>{</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_ADC1PRES, ADCxSource);</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>}</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>{</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#if defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  MODIFY_REG(RCC-&gt;CFGR2, (ADCxSource &gt;&gt; 16U), (ADCxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  MODIFY_REG(RCC-&gt;CFGR2, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0dde7b64230bd50b6d2c5d4e7b0caf06">RCC_CFGR2_ADCPRE12</a>, ADCxSource);</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_ADCPRE34 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>}</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_ADCPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#if defined(RCC_CFGR_SDPRE)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetSDADCClockSource(uint32_t SDADCxSource)</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>{</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SDPRE, SDADCxSource);</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>}</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SDPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>{</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR3, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a> &lt;&lt; USARTx)) | (USARTx &lt;&lt; 24U));</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>}</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="preprocessor">#if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>{</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR3, UARTx) | (UARTx &gt;&gt; 8U));</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>}</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>{</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR3, I2Cx) | (I2Cx &lt;&lt; 24U));</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>}</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span> </div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>{</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, I2Sx));</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>}</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#if defined(RCC_CFGR3_TIMSW)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>__STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>{</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR3, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga57f98dc12daae0157a6899479559ebaf">RCC_CFGR3_TIM1SW</a> &lt;&lt; TIMx)) | (TIMx &lt;&lt; 27U));</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>}</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_TIMSW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">#if defined(HRTIM1)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>__STATIC_INLINE uint32_t LL_RCC_GetHRTIMClockSource(uint32_t HRTIMx)</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>{</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR3, HRTIMx));</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>}</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">#endif </span><span class="comment">/* HRTIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span> </div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>{</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR3, CECx));</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>}</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>{</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, USBx));</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>}</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span> </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#if defined(RCC_CFGR_ADCPRE)</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>{</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, ADCx));</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>}</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#elif defined(RCC_CFGR2_ADC1PRES)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>{</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, ADCx));</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>}</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="preprocessor">#elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>{</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="preprocessor">#if defined(RCC_CFGR2_ADCPRE34)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, ADCx) | (ADCx &lt;&lt; 16U));</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, ADCx));</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_ADCPRE34*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>}</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_ADCPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span> </div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="preprocessor">#if defined(RCC_CFGR_SDPRE)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>__STATIC_INLINE uint32_t LL_RCC_GetSDADCClockSource(uint32_t SDADCx)</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>{</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, SDADCx));</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>}</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SDPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>{</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>  MODIFY_REG(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>}</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span> </div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>{</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>}</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>{</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>}</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>{</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>}</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>{</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>));</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>}</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>{</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>  SET_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>}</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>{</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  CLEAR_BIT(RCC-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>}</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>{</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>  SET_BIT(RCC-&gt;CR, RCC_CR_PLLON);</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>}</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span> </div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>{</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLON);</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>}</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span> </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>{</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>}</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span> </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="preprocessor">#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>{</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>, Source | PLLMul);</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  MODIFY_REG(RCC-&gt;CFGR2, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>, PLLDiv);</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>}</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span> </div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span> </div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>{</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>, (Source &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>) | PLLMul);</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>  MODIFY_REG(RCC-&gt;CFGR2, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>, (Source &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>));</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>}</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSRC_PREDIV1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span> </div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>{</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>  MODIFY_REG(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>}</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span> </div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>{</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>));</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>}</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>{</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>));</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>}</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>{</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>));</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>}</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span> </div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>{</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>);</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>}</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span> </div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>{</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>);</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>}</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span> </div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>{</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>);</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>}</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span> </div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>{</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>);</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>}</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span> </div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>{</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>);</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>}</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span> </div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>{</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>);</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>}</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span> </div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>{</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>));</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>}</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span> </div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>{</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>));</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>}</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>{</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>));</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>}</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span> </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>{</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>));</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>}</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span> </div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="preprocessor">#if defined(RCC_CFGR_MCOF)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_MCO1(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>{</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31ecf4c116dbfee3092cd246b1ba0266">RCC_CFGR_MCOF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31ecf4c116dbfee3092cd246b1ba0266">RCC_CFGR_MCOF</a>));</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>}</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span> </div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>{</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>));</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>}</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span> </div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>{</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>));</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>}</div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span> </div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>{</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>));</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>}</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>{</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>));</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>}</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span> </div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>{</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>));</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>}</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span> </div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>{</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>));</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>}</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span> </div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>{</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>));</div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>}</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span> </div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>{</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>));</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>}</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>{</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>));</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>}</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span> </div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="preprocessor">#if defined(RCC_CSR_V18PWRRSTF)</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_V18PWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>{</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>));</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>}</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_V18PWRRSTF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>{</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>  SET_BIT(RCC-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>}</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span> </div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>{</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>}</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span> </div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>{</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>}</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span> </div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>{</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>}</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span> </div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>{</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>}</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span> </div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>{</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>  SET_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>}</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span> </div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>{</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>}</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span> </div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>{</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>}</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>{</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>}</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span> </div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>{</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>}</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span> </div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>{</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>  CLEAR_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>}</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span> </div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>{</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>));</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>}</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span> </div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>{</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>));</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>}</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span> </div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>{</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>));</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>}</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span> </div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>{</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>));</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>}</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span> </div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>{</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>));</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>}</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span> </div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>ErrorStatus LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="preprocessor">#if defined(UART4) || defined(UART5)</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>uint32_t    LL_RCC_GetUARTClockFreq(uint32_t UARTxSource);</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 || UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="preprocessor">#if (defined(RCC_CFGR_ADCPRE) || defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34))</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>uint32_t    LL_RCC_GetADCClockFreq(uint32_t ADCxSource);</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_ADCPRE || RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRE12 || RCC_CFGR2_ADCPRE34 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="preprocessor">#if defined(RCC_CFGR_SDPRE)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>uint32_t    LL_RCC_GetSDADCClockFreq(uint32_t SDADCxSource);</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_SDPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>uint32_t    LL_RCC_GetCECClockFreq(uint32_t CECxSource);</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="preprocessor">#if defined(RCC_CFGR3_TIMSW)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>uint32_t    LL_RCC_GetTIMClockFreq(uint32_t TIMxSource);</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_TIMSW*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>uint32_t    LL_RCC_GetHRTIMClockFreq(uint32_t HRTIMxSource);</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="preprocessor">#endif </span><span class="comment">/* RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span> </div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>}</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span> </div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F3xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span> </div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9618</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga022892b6d0e4ee671b82e7f6552b0074"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9722</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0dde7b64230bd50b6d2c5d4e7b0caf06"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0dde7b64230bd50b6d2c5d4e7b0caf06">RCC_CFGR2_ADCPRE12</a></div><div class="ttdeci">#define RCC_CFGR2_ADCPRE12</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9748</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9200</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0f007895a17e668f22f7b8b24ca90aec"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9366</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga11ea196450aac9ac35e283a66afc3da6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIR_HSERDYF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9363</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga14163f80ac0b005217eb318d0639afef"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></div><div class="ttdeci">#define RCC_CSR_OBLRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9666</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9390</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9211</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9675</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1b70927cab2ba9cf82d1620cf88b0f95"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9384</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9678</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9399</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga27b69a225968d4cc74a0390b729a3baf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_V18PWRRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9660</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9649</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga31ecf4c116dbfee3092cd246b1ba0266"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga31ecf4c116dbfee3092cd246b1ba0266">RCC_CFGR_MCOF</a></div><div class="ttdeci">#define RCC_CFGR_MCOF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9337</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9402</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9669</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9241</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9281</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9624</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5492f9b58600cf66616eb931b48b3c11"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSERDYIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9381</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga57f98dc12daae0157a6899479559ebaf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga57f98dc12daae0157a6899479559ebaf">RCC_CFGR3_TIM1SW</a></div><div class="ttdeci">#define RCC_CFGR3_TIM1SW</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9830</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5a3aca842bd03a6c1f3e7172dbac6222"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5a3aca842bd03a6c1f3e7172dbac6222">RCC_CFGR3_UART5SW</a></div><div class="ttdeci">#define RCC_CFGR3_UART5SW</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9878</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5d43413fd6b17bd988ccae9e34296412"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a></div><div class="ttdeci">#define RCC_CFGR_I2SSRC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9314</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9684</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6a0ad2672c9ba1b26012cbc6d423dff8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSERDYIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9375</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9646</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9654</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga837e2d7e2395ac45ebe2aea95ecde9bf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a></div><div class="ttdeci">#define RCC_CSR_PORRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9672</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga872ba937149a7372138df06f8188ab56"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9372</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9396</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9387</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9628</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9621</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9657</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab7ecf61cefe76571a3492ec9f9df6407"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a></div><div class="ttdeci">#define RCC_CFGR3_USART1SW</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9796</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9268</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9634</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabfc100e7ae673dfcec7be79af0d91dfe"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIR_LSERDYF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9357</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac714351a6f9dab4741354fb017638580"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9378</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9681</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacb94ccfe6a212f020e732d1dd787a6fb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9354</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9393</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad38877547c4cbbb94659d5726f377163"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9360</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9255</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad66b719e4061294de35af58cc27aba7f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a></div><div class="ttdeci">#define RCC_CIR_CSSF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9369</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade6d5077566e1bf81dd47156743dd05e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a></div><div class="ttdeci">#define RCC_CFGR_USBPRE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9306</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9663</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9222</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe6ba15e5a6395d34ec4efcfdec1fb5e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe6ba15e5a6395d34ec4efcfdec1fb5e">RCC_CFGR3_UART4SW</a></div><div class="ttdeci">#define RCC_CFGR3_UART4SW</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:9867</div></div>
<div class="ttc" id="astm32f3xx_8h_html"><div class="ttname"><a href="stm32f3xx_8h.html">stm32f3xx.h</a></div><div class="ttdoc">CMSIS STM32F3xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
