
main/out/main.elf:     file format elf32-littlearm
main/out/main.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001e0d

Program Header:
0x70000001 off    0x000133bc vaddr 0x1a0033bc paddr 0x1a0033bc align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x0000019c flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000033c4 memsz 0x000033c4 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0033c4 align 2**16
         filesz 0x00000140 memsz 0x00000140 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033bc  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000140  10000000  1a0033c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020140  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020140  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020140  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020140  2**2
                  CONTENTS
  6 .bss          0000005c  10000140  10000140  00000140  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020140  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020140  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020140  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020140  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0033bc  1a0033bc  000133bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020140  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020140  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020140  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020140  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020140  2**2
                  CONTENTS
 17 .noinit       00000000  1000019c  1000019c  00020140  2**2
                  CONTENTS
 18 .debug_info   0002d497  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 000060ff  00000000  00000000  0004d5d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00008821  00000000  00000000  000536d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000b90  00000000  00000000  0005bef7  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000bc8  00000000  00000000  0005ca87  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000ee42  00000000  00000000  0005d64f  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00016bcf  00000000  00000000  0006c491  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00025ce5  00000000  00000000  00083060  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000068  00000000  00000000  000a8d45  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000032  00000000  00000000  000a8dad  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00002158  00000000  00000000  000a8de0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000140 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0033bc l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
1000019c l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 luces.c
00000000 l    df *ABS*	00000000 puertos.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 lux.c
00000000 l    df *ABS*	00000000 pir.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000008 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000560 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_sct.c
1a003180 l     O .text	0000001c SCTdataList
00000000 l    df *ABS*	00000000 sapi_timer.c
1a00095c l     F .text	00000002 errorOcurred
1a00095e l     F .text	00000002 doNothing
10000010 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_tick.c
10000150 l     O .bss	00000004 callBackFuncParams
10000158 l     O .bss	00000008 tickCounter
10000160 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_pwm.c
1a000b34 l     F .text	0000000c pwmInitTimers
1a000b8c l     F .text	00000034 pwmAttach
1a000bc0 l     F .text	0000001c pwmDetach
10000050 l     O .data	0000000b AttachedPWMList
1a00319c l     O .text	0000000b pwmMap
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000164 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a000da8 l     F .text	00000010 clearInterrupt
1a000db8 l     F .text	0000005c serveInterrupt
1000005c l     O .data	00000048 ultrasonicSensors
1a0031a8 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0031ac l     O .text	00000004 InitClkStates
1a0031b0 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 system.c
10000168 l     O .bss	00000004 heap_end.11577
00000000 l    df *ABS*	00000000 board.c
1a000fc4 l     F .text	00000044 Board_LED_Init
1a001008 l     F .text	00000040 Board_TEC_Init
1a001048 l     F .text	00000040 Board_GPIO_Init
1a001088 l     F .text	00000038 Board_SPI_Init
1a0010c0 l     F .text	00000024 Board_I2C_Init
1a0010e4 l     F .text	00000030 Board_ADC_Init
1a003228 l     O .text	00000008 GpioButtons
1a003230 l     O .text	0000000c GpioLeds
1a00323c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001194 l     F .text	00000014 Chip_SSP_GetClockIndex
1a0011a8 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sct_pwm_18xx_43xx.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sct_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a00133c l     F .text	00000014 Chip_ADC_GetClockIndex
1a001350 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
100000a4 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a003254 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0016f0 l     F .text	000000a0 pll_calc_divs
1a001790 l     F .text	0000010c pll_get_frac
1a00189c l     F .text	0000004c Chip_Clock_FindBaseClock
1a001b10 l     F .text	00000022 Chip_Clock_GetDivRate
1000016c l     O .bss	00000008 audio_usb_pll_freq
1a0032a8 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001cb0 l     F .text	0000002c Chip_UART_GetIndex
1a003314 l     O .text	00000008 UART_BClock
1a00331c l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a002524 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a00292c l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
100000e0 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0033bc l       .bss_RAM5	00000000 __init_array_end
1a0033bc l       .bss_RAM5	00000000 __preinit_array_end
1a0033bc l       .bss_RAM5	00000000 __init_array_start
1a0033bc l       .bss_RAM5	00000000 __preinit_array_start
1a001934 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000f14 g     F .text	00000012 _isatty_r
1a0009e0 g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a000f26 g     F .text	0000000a _lseek_r
1a00018a  w    F .text	00000002 RIT_IRQHandler
1a0013e8 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a0021f0 g     F .text	00000030 printf
10000190 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a000d68 g     F .text	0000003e delayRead
1a002f3e g     F .text	00000024 __sseek
1a0025d4 g     F .text	00000070 __sinit
1a002220 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a002578 g     F .text	0000002c __sfmoreglue
1a0004dc g     F .text	00000014 pir_off
1a000000 g       *ABS*	00000000 __vectors_start__
1a0014b0 g     F .text	0000000c Chip_ADC_SetResolution
1a00301c g     F .text	0000000c __malloc_unlock
1a000b08 g     F .text	0000002c SysTick_Handler
10000191 g     O .bss	00000001 __lock___arc4random_mutex
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a00114c g     F .text	0000001c Board_UARTGetChar
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a0033c4 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00018a  w    F .text	00000002 I2C1_IRQHandler
1a0012d8 g     F .text	00000010 Chip_SCT_Init
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
1a000f0a g     F .text	0000000a _fstat_r
53ff5a82 g       *ABS*	00000000 __valid_user_code_checksum
1a00030c g     F .text	0000000c relay_on
1a0033c4 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1a00018a  w    F .text	00000002 I2S0_IRQHandler
1a000a24 g     F .text	00000044 TIMER3_IRQHandler
1a001bb2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00018a  w    F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
10000004 g     O .data	00000004 relay_status
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a00256c g     F .text	0000000c _cleanup_r
1a001e94 g     F .text	00000000 .hidden __aeabi_uldivmod
1000019c g       .noinit	00000000 _noinit
1000018c g     O .bss	00000004 SystemCoreClock
1a001cdc g     F .text	00000054 Chip_UART_Init
1a00018a  w    F .text	00000002 ADC0_IRQHandler
1a001390 g     F .text	00000018 readAdcVal
10000000 g     O .data	00000004 relay_previous
1a000180  w    F .text	00000002 UsageFault_Handler
1a001c64 g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
1a000e6c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a00051c g     F .text	00000028 pir_read
1a001ec4 g     F .text	000002d0 .hidden __udivmoddi4
1a000f7c g     F .text	00000020 _sbrk_r
1a003224 g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000910 g     F .text	0000004c Sct_EnablePwmFor
1a000f30 g     F .text	0000004a _read_r
1a000358 g     F .text	00000018 led_bright
1a000e1e g     F .text	0000000a GPIO1_IRQHandler
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a0033bc g       .ARM.exidx	00000000 __exidx_start
10000192 g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
1a001382 g     F .text	0000000e setStartMode
10000193 g     O .bss	00000001 __lock___sinit_recursive_mutex
1a003384 g     O .text	00000004 _global_impure_ptr
1a002198 g     F .text	00000048 __libc_init_array
1a000318 g     F .text	00000020 relay_toggle
1a0007d4 g     F .text	0000008c adcInit
1a00018a  w    F .text	00000002 ADC1_IRQHandler
1a0008b8 g     F .text	00000024 Sct_Init
1a001168 g     F .text	0000002c Board_Init
1a001e90 g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a00018a  w    F .text	00000002 RTC_IRQHandler
1000019c g       .bss	00000000 _ebss
1a0014bc g     F .text	0000002a Chip_ADC_EnableChannel
1a000960 g     F .text	00000040 TIMER0_IRQHandler
1a000a8c g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
1a00128c g     F .text	0000004a Chip_SCTPWM_SetRate
1a00154c g     F .text	00000038 Chip_I2C_SetClockRate
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a0018e8 g     F .text	0000004c Chip_Clock_EnableCrystal
10000194 g     O .bss	00000001 __lock___malloc_recursive_mutex
1a0013fe g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018c g     F .text	0000001e data_init
1a00145e g     F .text	00000020 Chip_ADC_SetStartMode
1a0009a0 g     F .text	00000040 TIMER1_IRQHandler
1a003324 g     O .text	00000020 __sf_fake_stderr
1a001528 g     F .text	00000024 Chip_I2C_Init
1a002710 g     F .text	00000002 __retarget_lock_release_recursive
1a00018a  w    F .text	00000002 UART2_IRQHandler
1a001aa4 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a003048 g     O .text	00000136 gpioPinsInit
1a0011c0 g     F .text	00000012 Chip_SSP_SetClockRate
1a00295a g     F .text	00000024 __sfputs_r
1a000e28 g     F .text	0000000a GPIO2_IRQHandler
1a0025a4 g     F .text	0000000c __sfp_lock_acquire
1a002f70 g     F .text	00000000 memchr
1a0027dc g     F .text	0000009c _free_r
1a000860 g     F .text	00000058 adcRead
1a001b8c g     F .text	00000026 Chip_Clock_GetBaseClock
10000140 g       .bss	00000000 _bss
1a001406 g     F .text	00000036 Chip_ADC_ReadStatus
1a00147e g     F .text	00000032 Chip_ADC_SetSampleRate
10000148 g     O .bss	00000004 lux_status
10000140 g     O .bss	00000004 led_status
1a000d48 g     F .text	00000020 delayInit
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a0011d2 g     F .text	0000003e Chip_SSP_SetBitRate
1a0012d6 g     F .text	00000002 Chip_GPIO_Init
1a003250 g     O .text	00000004 OscRateIn
1000019c g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000f00 g     F .text	0000000a _close_r
1a000594 g     F .text	00000194 gpioInit
1a000bdc g     F .text	00000024 pwmInit
1a000396 g     F .text	0000006a puertos_init
1a0022c4 g     F .text	000000dc __swsetup_r
1a002194  w    F .text	00000002 .hidden __aeabi_ldiv0
1a002644 g     F .text	0000008c __sfp
1a0025c8 g     F .text	0000000c __sinit_lock_release
1a002ee4 g     F .text	00000022 __sread
1a000c00 g     F .text	0000001c USB0_IRQHandler
1a001c30 g     F .text	00000034 Chip_Clock_Disable
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a003010 g     F .text	0000000c __malloc_lock
1a001138 g     F .text	00000014 Board_UARTPutChar
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a0024ac g     F .text	00000078 _fflush_r
1a003344 g     O .text	00000020 __sf_fake_stdin
1a001950 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00270e g     F .text	00000002 __retarget_lock_acquire_recursive
1a0021e0 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000400 g     F .text	00000086 main
1a00270c g     F .text	00000002 __retarget_lock_init_recursive
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
10000144 g     O .bss	00000004 toggle_status
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1000000c g     O .data	00000004 DWT_CTRL
1a002f62 g     F .text	00000008 __sclose
1a0008f8 g     F .text	00000018 Sct_SetDutyCycle
1a002878 g     F .text	000000b4 _malloc_r
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a001bc0 g     F .text	0000003c Chip_Clock_EnableOpts
1a00196c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0012e8 g     F .text	00000054 fpuInit
1a001a24 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000494 g     F .text	0000002c lux_toggle
1a000370 g     F .text	0000001c led_toggle
1a000ee4 g     F .text	0000001c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
1000014c g     O .bss	00000004 pir_status
1a000d10 g     F .text	00000038 delay
1a00018a  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000728 g     F .text	00000056 gpioWrite
1a0021f0 g     F .text	00000030 iprintf
1a0013a8 g     F .text	00000040 Chip_ADC_Init
10000188 g     O .bss	00000004 g_pUsbApi
1a000e34 g     F .text	00000038 Board_SetupMuxing
1a000300 g     F .text	0000000c relay_off
1a001d30 g     F .text	000000dc Chip_UART_SetBaudFDR
1a000a68 g     F .text	0000000c tickRead
1a000f9c g     F .text	00000028 _write_r
1a000488 g     F .text	0000000c lux_off
10000180 g     O .bss	00000008 tickRateMS
1a0014e6 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0004c0 g     F .text	0000001c lux_read
1a00018a  w    F .text	00000002 ETH_IRQHandler
1a002bd0 g     F .text	000000ea _printf_common
100000dc g     O .data	00000004 _impure_ptr
1a0023a0 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0008dc g     F .text	0000001c Sct_Uint8ToTicks
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1000019c g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000338 g     F .text	00000020 toggle_read
1a001210 g     F .text	00000038 Chip_SSP_Init
1a00018a  w    F .text	00000002 GINT0_IRQHandler
1a002712 g     F .text	00000048 __swhatbuf_r
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a001114 g     F .text	00000024 Board_Debug_Init
1a00143c g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
10000140 g       .data	00000000 _edata
1a001508 g     F .text	00000020 Chip_I2C_EventHandler
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
10000195 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a001248 g     F .text	00000044 Chip_SCTPWM_SetOutPin
1a001584 g     F .text	00000158 Chip_SetupCoreClock
1a002f06 g     F .text	00000038 __swrite
1a000e14 g     F .text	0000000a GPIO0_IRQHandler
1a002980 g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000114 g_pfnVectors
1a001e0c g     F .text	00000084 ResetISR
1a0026d0 g     F .text	0000003c _fwalk_reent
1a0016dc g     F .text	00000014 SystemCoreClockUpdate
1a000b40 g     F .text	00000028 pwmIsAttached
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0025b0 g     F .text	0000000c __sfp_lock_release
1a003364 g     O .text	00000020 __sf_fake_stdout
1a002194  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
10000196 g     O .bss	00000001 __lock___dd_hash_mutex
1a00275c g     F .text	00000080 __smakebuf_r
10000197 g     O .bss	00000001 __lock___tz_mutex
1a002cbc g     F .text	00000228 _printf_i
1a000b68 g     F .text	00000024 pwmWrite
1a001bfc g     F .text	00000034 Chip_Clock_Enable
1a00018a  w    F .text	00000002 UART3_IRQHandler
10000178 g     O .bss	00000004 __malloc_sbrk_start
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a00077e g     F .text	00000054 gpioRead
1a000c1c g     F .text	000000f4 boardInit
10000174 g     O .bss	00000004 __malloc_free_list
1a002980 g     F .text	00000250 _vfprintf_r
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a000a74 g     F .text	00000018 tickPowerSet
1a00038c g     F .text	0000000a pot_read
1a001b34 g     F .text	00000058 Chip_Clock_SetBaseClock
1a000544 g     F .text	0000001c cyclesCounterInit
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
10000198 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a0004f0 g     F .text	0000002c pir_toggle
1a0025bc g     F .text	0000000c __sinit_lock_acquire
1a000ed8 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 0d 1e 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 82 5a ff 53     }............Z.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	09 0b 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a 01 0c 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00006c:	8b 01 00 1a 61 09 00 1a a1 09 00 1a e1 09 00 1a     ....a...........
1a00007c:	25 0a 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     %...............
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ac:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000bc:	8b 01 00 1a 15 0e 00 1a 1f 0e 00 1a 29 0e 00 1a     ............)...
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a0033c4 	.word	0x1a0033c4
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000140 	.word	0x00000140
1a000120:	1a0033c4 	.word	0x1a0033c4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0033c4 	.word	0x1a0033c4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0033c4 	.word	0x1a0033c4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0033c4 	.word	0x1a0033c4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000140 	.word	0x10000140
1a000154:	0000005c 	.word	0x0000005c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	f850 4b04 	ldr.w	r4, [r0], #4
1a000198:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	3304      	adds	r3, #4
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	428b      	cmp	r3, r1
1a0001ae:	d204      	bcs.n	1a0001ba <bss_init+0x10>
        *pulDest++ = 0;
1a0001b0:	2200      	movs	r2, #0
1a0001b2:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	3304      	adds	r3, #4
1a0001b8:	e7f8      	b.n	1a0001ac <bss_init+0x2>
}
1a0001ba:	4770      	bx	lr
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <relay_off>:
int relay_change() {
   return (relay_previous==relay_status);
}

void relay_off() {
   relay_status=ON;        // apagar relay
1a000300:	4b01      	ldr	r3, [pc, #4]	; (1a000308 <relay_off+0x8>)
1a000302:	2201      	movs	r2, #1
1a000304:	601a      	str	r2, [r3, #0]
}
1a000306:	4770      	bx	lr
1a000308:	10000004 	.word	0x10000004

1a00030c <relay_on>:

void relay_on() {
   relay_status=OFF;       // encender relay
1a00030c:	4b01      	ldr	r3, [pc, #4]	; (1a000314 <relay_on+0x8>)
1a00030e:	2200      	movs	r2, #0
1a000310:	601a      	str	r2, [r3, #0]
}
1a000312:	4770      	bx	lr
1a000314:	10000004 	.word	0x10000004

1a000318 <relay_toggle>:

void relay_toggle() {
1a000318:	b508      	push	{r3, lr}
   relay_previous=relay_status;           // actualizar estado
1a00031a:	4b05      	ldr	r3, [pc, #20]	; (1a000330 <relay_toggle+0x18>)
1a00031c:	6819      	ldr	r1, [r3, #0]
1a00031e:	4b05      	ldr	r3, [pc, #20]	; (1a000334 <relay_toggle+0x1c>)
1a000320:	6019      	str	r1, [r3, #0]
   gpioWrite(RELAY_OUT,!relay_status);    // conmutar relay
1a000322:	fab1 f181 	clz	r1, r1
1a000326:	0949      	lsrs	r1, r1, #5
1a000328:	2020      	movs	r0, #32
1a00032a:	f000 f9fd 	bl	1a000728 <gpioWrite>
   //printf("*********************************************************** RELAY : %d *\n",relay_status);    // debug
}
1a00032e:	bd08      	pop	{r3, pc}
1a000330:	10000004 	.word	0x10000004
1a000334:	10000000 	.word	0x10000000

1a000338 <toggle_read>:

int toggle_read() {
1a000338:	b508      	push	{r3, lr}
   if (!gpioRead(TOGGLE_IN)) toggle_status=!toggle_status;  // leer la entrada de control
1a00033a:	201e      	movs	r0, #30
1a00033c:	f000 fa1f 	bl	1a00077e <gpioRead>
1a000340:	b928      	cbnz	r0, 1a00034e <toggle_read+0x16>
1a000342:	4a04      	ldr	r2, [pc, #16]	; (1a000354 <toggle_read+0x1c>)
1a000344:	6813      	ldr	r3, [r2, #0]
1a000346:	fab3 f383 	clz	r3, r3
1a00034a:	095b      	lsrs	r3, r3, #5
1a00034c:	6013      	str	r3, [r2, #0]
   //printf("* TOGGLE %d *\n",toggle_status);  // debug
   return toggle_status;                                    // y devolver el resultado
}
1a00034e:	4b01      	ldr	r3, [pc, #4]	; (1a000354 <toggle_read+0x1c>)
1a000350:	6818      	ldr	r0, [r3, #0]
1a000352:	bd08      	pop	{r3, pc}
1a000354:	10000144 	.word	0x10000144

1a000358 <led_bright>:

void led_bright(int b) {                     // dar brillo al LED   
1a000358:	b508      	push	{r3, lr}
   if (led_status) {
1a00035a:	4b04      	ldr	r3, [pc, #16]	; (1a00036c <led_bright+0x14>)
1a00035c:	681b      	ldr	r3, [r3, #0]
1a00035e:	b903      	cbnz	r3, 1a000362 <led_bright+0xa>
      pwmWrite(LED_OUT,255);
      
      //dacWrite(LED_OUT, b);
      //printf("* POT    %d *\n",b);     // debug
   } //else printf("* POT    OFF *\n");  // debug
}
1a000360:	bd08      	pop	{r3, pc}
      pwmWrite(LED_OUT,255);
1a000362:	21ff      	movs	r1, #255	; 0xff
1a000364:	2002      	movs	r0, #2
1a000366:	f000 fbff 	bl	1a000b68 <pwmWrite>
}
1a00036a:	e7f9      	b.n	1a000360 <led_bright+0x8>
1a00036c:	10000140 	.word	0x10000140

1a000370 <led_toggle>:

void led_toggle() {
1a000370:	b508      	push	{r3, lr}
   if (!gpioRead(LED_TOGGLE)) led_status=!led_status;       // leer entrada de control y actualizar el estado del led
1a000372:	201d      	movs	r0, #29
1a000374:	f000 fa03 	bl	1a00077e <gpioRead>
1a000378:	b928      	cbnz	r0, 1a000386 <led_toggle+0x16>
1a00037a:	4a03      	ldr	r2, [pc, #12]	; (1a000388 <led_toggle+0x18>)
1a00037c:	6813      	ldr	r3, [r2, #0]
1a00037e:	fab3 f383 	clz	r3, r3
1a000382:	095b      	lsrs	r3, r3, #5
1a000384:	6013      	str	r3, [r2, #0]
}
1a000386:	bd08      	pop	{r3, pc}
1a000388:	10000140 	.word	0x10000140

1a00038c <pot_read>:

int pot_read() {                             // leer potenciometro y devolver el valor
1a00038c:	b508      	push	{r3, lr}
   return adcRead(POT_IN);
1a00038e:	2040      	movs	r0, #64	; 0x40
1a000390:	f000 fa66 	bl	1a000860 <adcRead>
1a000394:	bd08      	pop	{r3, pc}

1a000396 <puertos_init>:
      RETORNA: NADA
      
      INICIALIZA LOS PUERTOS DE LA EDU-CIAA
*/

void puertos_init() {
1a000396:	b508      	push	{r3, lr}
   int valor;
   
   /*
      INICIALIZAR LOS PUERTOS DIGITALES A UTILIZAR
   */
   gpioInit(RELAY_OUT,  GPIO_OUTPUT);     // salida RELAY
1a000398:	2101      	movs	r1, #1
1a00039a:	2020      	movs	r0, #32
1a00039c:	f000 f8fa 	bl	1a000594 <gpioInit>
   
   gpioInit(TOGGLE_IN,  GPIO_INPUT);      // entrada toggle  RELAY
1a0003a0:	2100      	movs	r1, #0
1a0003a2:	201e      	movs	r0, #30
1a0003a4:	f000 f8f6 	bl	1a000594 <gpioInit>
   gpioInit(LED_TOGGLE, GPIO_INPUT);      // entrada toggle  LED
1a0003a8:	2100      	movs	r1, #0
1a0003aa:	201d      	movs	r0, #29
1a0003ac:	f000 f8f2 	bl	1a000594 <gpioInit>
   
   gpioInit(PIR_IN,     GPIO_INPUT);      // entrada sensor  PIR
1a0003b0:	2100      	movs	r1, #0
1a0003b2:	2011      	movs	r0, #17
1a0003b4:	f000 f8ee 	bl	1a000594 <gpioInit>
   gpioInit(PIR_ENABLE, GPIO_INPUT);      // entrada control PIR
1a0003b8:	2100      	movs	r1, #0
1a0003ba:	200c      	movs	r0, #12
1a0003bc:	f000 f8ea 	bl	1a000594 <gpioInit>
   gpioInit(PIR_ST_OUT, GPIO_OUTPUT);     // salida  estado  PIR
1a0003c0:	2101      	movs	r1, #1
1a0003c2:	200e      	movs	r0, #14
1a0003c4:	f000 f8e6 	bl	1a000594 <gpioInit>
   
   gpioInit(LUX_ST_OUT, GPIO_OUTPUT);     // salida  estado  LUX
1a0003c8:	2101      	movs	r1, #1
1a0003ca:	200f      	movs	r0, #15
1a0003cc:	f000 f8e2 	bl	1a000594 <gpioInit>
   gpioInit(LUX_ENABLE, GPIO_INPUT);      // entrada control LUX
1a0003d0:	2100      	movs	r1, #0
1a0003d2:	200b      	movs	r0, #11
1a0003d4:	f000 f8de 	bl	1a000594 <gpioInit>
   
   gpioInit(MODE_TOGGLE,GPIO_INPUT);      // entrada control modo
1a0003d8:	2100      	movs	r1, #0
1a0003da:	200d      	movs	r0, #13
1a0003dc:	f000 f8da 	bl	1a000594 <gpioInit>
   gpioInit(MODE_ST_OUT,GPIO_OUTPUT);     // salida  estado  modo
1a0003e0:	2101      	movs	r1, #1
1a0003e2:	2010      	movs	r0, #16
1a0003e4:	f000 f8d6 	bl	1a000594 <gpioInit>
   
   /*
      INICIALIZAR PERIFERICOS ANALOGICOS USADOS: ADC Y PWM
   */
   adcConfig(ADC_ENABLE);                          // habilitar ADC
1a0003e8:	2000      	movs	r0, #0
1a0003ea:	f000 f9f3 	bl	1a0007d4 <adcInit>
   
   valor = pwmConfig(0, PWM_ENABLE);               // Configurar PWM
1a0003ee:	2100      	movs	r1, #0
1a0003f0:	4608      	mov	r0, r1
1a0003f2:	f000 fbf3 	bl	1a000bdc <pwmInit>
   valor = pwmConfig(LED_OUT, PWM_ENABLE_OUTPUT);  // salida de LED
1a0003f6:	2102      	movs	r1, #2
1a0003f8:	4608      	mov	r0, r1
1a0003fa:	f000 fbef 	bl	1a000bdc <pwmInit>
1a0003fe:	bd08      	pop	{r3, pc}

1a000400 <main>:

/* * * *   DEFINICIONES DE PUERTOS DE ADC/DAC   * * * */

#define  MAX_LUX  200      // maximo del sensor de luminosidad

int main(void){
1a000400:	b500      	push	{lr}
1a000402:	b08d      	sub	sp, #52	; 0x34
   int mode_status;

   /* ------------- INICIALIZACIONES ------------- */

   /* Inicializar la placa */
   boardConfig();
1a000404:	f000 fc0a 	bl	1a000c1c <boardInit>

   puertos_init();         // inicializa puertos
1a000408:	f7ff ffc5 	bl	1a000396 <puertos_init>
   
   relay_off();            // apaga la luz
1a00040c:	f7ff ff78 	bl	1a000300 <relay_off>
   led_bright(0);          // apaga la luz LED (intensidad en 0%)
1a000410:	2000      	movs	r0, #0
1a000412:	f7ff ffa1 	bl	1a000358 <led_bright>
   
   pir_off();              // deshabilita PIR
1a000416:	f000 f861 	bl	1a0004dc <pir_off>
   lux_off();              // deshabilita LUX
1a00041a:	f000 f835 	bl	1a000488 <lux_off>
   delay_t delay2;
   
   uint8_t uart_chr;       // dato leido de la UART

   /* Inicializar Retardo no bloqueante con tiempo en ms */
   delayConfig(&delay1,100);  // para chequeo de entradas de control
1a00041e:	2264      	movs	r2, #100	; 0x64
1a000420:	2300      	movs	r3, #0
1a000422:	a806      	add	r0, sp, #24
1a000424:	f000 fc90 	bl	1a000d48 <delayInit>
   delayConfig(&delay2,500);  // para chequeo y actualización del estado del relay
1a000428:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
1a00042c:	2300      	movs	r3, #0
1a00042e:	4668      	mov	r0, sp
1a000430:	f000 fc8a 	bl	1a000d48 <delayInit>
1a000434:	e01c      	b.n	1a000470 <main+0x70>
         if (mode_status) {
            // tomar un valor de la UART y ver que hacer con eso
            
         } else {
            // leer entradas de control de los sensores
            pir_toggle();
1a000436:	f000 f85b 	bl	1a0004f0 <pir_toggle>
            lux_toggle();
1a00043a:	f000 f82b 	bl	1a000494 <lux_toggle>
            
            // leer entrada de control de luz LED
            led_toggle();
1a00043e:	f7ff ff97 	bl	1a000370 <led_toggle>
            
            // leer potenciómetro y ajustar el brillo del LED
            led_bright(pot_read());
1a000442:	f7ff ffa3 	bl	1a00038c <pot_read>
1a000446:	f7ff ff87 	bl	1a000358 <led_bright>
            
            // si los sensores están activados, cualquiera enciende la luz
            if ((pir_read()) || (lux_read()<MAX_LUX) || (toggle_read())) relay_on(); else relay_off();
1a00044a:	f000 f867 	bl	1a00051c <pir_read>
1a00044e:	b918      	cbnz	r0, 1a000458 <main+0x58>
1a000450:	f000 f836 	bl	1a0004c0 <lux_read>
1a000454:	28c7      	cmp	r0, #199	; 0xc7
1a000456:	dc02      	bgt.n	1a00045e <main+0x5e>
1a000458:	f7ff ff58 	bl	1a00030c <relay_on>
1a00045c:	e00d      	b.n	1a00047a <main+0x7a>
1a00045e:	f7ff ff6b 	bl	1a000338 <toggle_read>
1a000462:	2800      	cmp	r0, #0
1a000464:	d1f8      	bne.n	1a000458 <main+0x58>
1a000466:	f7ff ff4b 	bl	1a000300 <relay_off>
1a00046a:	e006      	b.n	1a00047a <main+0x7a>
         }
      }
      
      // actualizar el estado del relay cada 500ms
      if (delayRead(&delay2)) relay_toggle();
1a00046c:	f7ff ff54 	bl	1a000318 <relay_toggle>
      if (delayRead(&delay1)) {
1a000470:	a806      	add	r0, sp, #24
1a000472:	f000 fc79 	bl	1a000d68 <delayRead>
1a000476:	2800      	cmp	r0, #0
1a000478:	d1dd      	bne.n	1a000436 <main+0x36>
      if (delayRead(&delay2)) relay_toggle();
1a00047a:	4668      	mov	r0, sp
1a00047c:	f000 fc74 	bl	1a000d68 <delayRead>
1a000480:	2800      	cmp	r0, #0
1a000482:	d0f5      	beq.n	1a000470 <main+0x70>
1a000484:	e7f2      	b.n	1a00046c <main+0x6c>
1a000486:	Address 0x1a000486 is out of bounds.


1a000488 <lux_off>:
void lux_on(){
   lux_status=ON;    // habilitar LDR
}

void lux_off() {
   lux_status=OFF;   // deshabilitar LDR
1a000488:	4b01      	ldr	r3, [pc, #4]	; (1a000490 <lux_off+0x8>)
1a00048a:	2200      	movs	r2, #0
1a00048c:	601a      	str	r2, [r3, #0]
}
1a00048e:	4770      	bx	lr
1a000490:	10000148 	.word	0x10000148

1a000494 <lux_toggle>:

int lux_toggle() {
1a000494:	b508      	push	{r3, lr}
   if (!gpioRead(LUX_ENABLE)) lux_status=!lux_status;       // ver estado de la entrada de control
1a000496:	200b      	movs	r0, #11
1a000498:	f000 f971 	bl	1a00077e <gpioRead>
1a00049c:	b928      	cbnz	r0, 1a0004aa <lux_toggle+0x16>
1a00049e:	4a06      	ldr	r2, [pc, #24]	; (1a0004b8 <lux_toggle+0x24>)
1a0004a0:	6813      	ldr	r3, [r2, #0]
1a0004a2:	fab3 f383 	clz	r3, r3
1a0004a6:	095b      	lsrs	r3, r3, #5
1a0004a8:	6013      	str	r3, [r2, #0]
   printf("* LUX    %d *\n",lux_status);
1a0004aa:	4b03      	ldr	r3, [pc, #12]	; (1a0004b8 <lux_toggle+0x24>)
1a0004ac:	6819      	ldr	r1, [r3, #0]
1a0004ae:	4803      	ldr	r0, [pc, #12]	; (1a0004bc <lux_toggle+0x28>)
1a0004b0:	f001 fe9e 	bl	1a0021f0 <iprintf>
}
1a0004b4:	bd08      	pop	{r3, pc}
1a0004b6:	bf00      	nop
1a0004b8:	10000148 	.word	0x10000148
1a0004bc:	1a003028 	.word	0x1a003028

1a0004c0 <lux_read>:

int lux_enabled() {
   return lux_status;
}

int lux_read() {
1a0004c0:	b508      	push	{r3, lr}
   if (lux_status) {
1a0004c2:	4b05      	ldr	r3, [pc, #20]	; (1a0004d8 <lux_read+0x18>)
1a0004c4:	681b      	ldr	r3, [r3, #0]
1a0004c6:	b913      	cbnz	r3, 1a0004ce <lux_read+0xe>
      return adcRead(LUX_IN);
   } else return 5000;           // si el sensor está desactivado, devolver "5000" (dato inválido)
1a0004c8:	f241 3088 	movw	r0, #5000	; 0x1388
   //return 5000;
1a0004cc:	bd08      	pop	{r3, pc}
      return adcRead(LUX_IN);
1a0004ce:	2041      	movs	r0, #65	; 0x41
1a0004d0:	f000 f9c6 	bl	1a000860 <adcRead>
1a0004d4:	e7fa      	b.n	1a0004cc <lux_read+0xc>
1a0004d6:	bf00      	nop
1a0004d8:	10000148 	.word	0x10000148

1a0004dc <pir_off>:
#include "puertos.h"

int   pir_status = OFF,       // inicialmente, el PIR está desactivado
      pir_value;              // valor leído desde el PIR

void pir_off() {
1a0004dc:	b508      	push	{r3, lr}
   pir_status=OFF;                     // apagar PIR
1a0004de:	2100      	movs	r1, #0
1a0004e0:	4b02      	ldr	r3, [pc, #8]	; (1a0004ec <pir_off+0x10>)
1a0004e2:	6019      	str	r1, [r3, #0]
   gpioWrite(PIR_ST_OUT, OFF);         // y actualizar el LED de estado
1a0004e4:	200e      	movs	r0, #14
1a0004e6:	f000 f91f 	bl	1a000728 <gpioWrite>
}
1a0004ea:	bd08      	pop	{r3, pc}
1a0004ec:	1000014c 	.word	0x1000014c

1a0004f0 <pir_toggle>:
void pir_on() {
   pir_status=ON;                      // encender PIR
   gpioWrite(PIR_ST_OUT, ON);          // y actualizar el LED de estado
}

void pir_toggle() {
1a0004f0:	b508      	push	{r3, lr}
   if (!gpioRead(PIR_ENABLE)) pir_status=!pir_status;
1a0004f2:	200c      	movs	r0, #12
1a0004f4:	f000 f943 	bl	1a00077e <gpioRead>
1a0004f8:	b928      	cbnz	r0, 1a000506 <pir_toggle+0x16>
1a0004fa:	4a06      	ldr	r2, [pc, #24]	; (1a000514 <pir_toggle+0x24>)
1a0004fc:	6813      	ldr	r3, [r2, #0]
1a0004fe:	fab3 f383 	clz	r3, r3
1a000502:	095b      	lsrs	r3, r3, #5
1a000504:	6013      	str	r3, [r2, #0]
   printf("* PIR    %d *\n",pir_status);
1a000506:	4b03      	ldr	r3, [pc, #12]	; (1a000514 <pir_toggle+0x24>)
1a000508:	6819      	ldr	r1, [r3, #0]
1a00050a:	4803      	ldr	r0, [pc, #12]	; (1a000518 <pir_toggle+0x28>)
1a00050c:	f001 fe70 	bl	1a0021f0 <iprintf>
}
1a000510:	bd08      	pop	{r3, pc}
1a000512:	bf00      	nop
1a000514:	1000014c 	.word	0x1000014c
1a000518:	1a003038 	.word	0x1a003038

1a00051c <pir_read>:
      RETORNA  0: NO HAY MOVIMIENTO (O DESHABILITADO), 1: HAY MOVIMIENTO

   Lee el puerto del sensor PIR y devuelve si hay o no movimiento siempre y cuando esté habilitado el sensor.
*/

int pir_read() {
1a00051c:	b508      	push	{r3, lr}
   int estado=!gpioRead(PIR_IN);
1a00051e:	2011      	movs	r0, #17
1a000520:	f000 f92d 	bl	1a00077e <gpioRead>
   delay(50);
1a000524:	2032      	movs	r0, #50	; 0x32
1a000526:	2100      	movs	r1, #0
1a000528:	f000 fbf2 	bl	1a000d10 <delay>
   estado=gpioRead(PIR_IN);
1a00052c:	2011      	movs	r0, #17
1a00052e:	f000 f926 	bl	1a00077e <gpioRead>
   if (pir_status) return estado; else return 0;
1a000532:	4b03      	ldr	r3, [pc, #12]	; (1a000540 <pir_read+0x24>)
1a000534:	681b      	ldr	r3, [r3, #0]
1a000536:	b103      	cbz	r3, 1a00053a <pir_read+0x1e>
1a000538:	4603      	mov	r3, r0
1a00053a:	4618      	mov	r0, r3
1a00053c:	bd08      	pop	{r3, pc}
1a00053e:	bf00      	nop
1a000540:	1000014c 	.word	0x1000014c

1a000544 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a000544:	4b04      	ldr	r3, [pc, #16]	; (1a000558 <cyclesCounterInit+0x14>)
1a000546:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   *DWT_CTRL  |= 1;
1a000548:	4b04      	ldr	r3, [pc, #16]	; (1a00055c <cyclesCounterInit+0x18>)
1a00054a:	681a      	ldr	r2, [r3, #0]
1a00054c:	6813      	ldr	r3, [r2, #0]
1a00054e:	f043 0301 	orr.w	r3, r3, #1
1a000552:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a000554:	2001      	movs	r0, #1
1a000556:	4770      	bx	lr
1a000558:	10000008 	.word	0x10000008
1a00055c:	1000000c 	.word	0x1000000c

1a000560 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a000560:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a000562:	4d0b      	ldr	r5, [pc, #44]	; (1a000590 <gpioObtainPinInit+0x30>)
1a000564:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000568:	182c      	adds	r4, r5, r0
1a00056a:	5628      	ldrsb	r0, [r5, r0]
1a00056c:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00056e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a000572:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a000574:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a000578:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00057a:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00057e:	9b02      	ldr	r3, [sp, #8]
1a000580:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a000582:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a000586:	9b03      	ldr	r3, [sp, #12]
1a000588:	701a      	strb	r2, [r3, #0]
}
1a00058a:	bc30      	pop	{r4, r5}
1a00058c:	4770      	bx	lr
1a00058e:	bf00      	nop
1a000590:	1a003048 	.word	0x1a003048

1a000594 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a000594:	b570      	push	{r4, r5, r6, lr}
1a000596:	b084      	sub	sp, #16
1a000598:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00059a:	2300      	movs	r3, #0
1a00059c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0005a0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0005a4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0005a8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0005ac:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0005b0:	f10d 030b 	add.w	r3, sp, #11
1a0005b4:	9301      	str	r3, [sp, #4]
1a0005b6:	ab03      	add	r3, sp, #12
1a0005b8:	9300      	str	r3, [sp, #0]
1a0005ba:	f10d 030d 	add.w	r3, sp, #13
1a0005be:	f10d 020e 	add.w	r2, sp, #14
1a0005c2:	f10d 010f 	add.w	r1, sp, #15
1a0005c6:	f7ff ffcb 	bl	1a000560 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0005ca:	2c05      	cmp	r4, #5
1a0005cc:	f200 80a5 	bhi.w	1a00071a <gpioInit+0x186>
1a0005d0:	e8df f004 	tbb	[pc, r4]
1a0005d4:	45278109 	.word	0x45278109
1a0005d8:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0005da:	4851      	ldr	r0, [pc, #324]	; (1a000720 <gpioInit+0x18c>)
1a0005dc:	f000 fe7b 	bl	1a0012d6 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0005e0:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0005e2:	b004      	add	sp, #16
1a0005e4:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0005e6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0005ea:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0005ee:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0005f2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0005f6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0005fa:	494a      	ldr	r1, [pc, #296]	; (1a000724 <gpioInit+0x190>)
1a0005fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000600:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000604:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000608:	2001      	movs	r0, #1
1a00060a:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00060e:	4c44      	ldr	r4, [pc, #272]	; (1a000720 <gpioInit+0x18c>)
1a000610:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000614:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000618:	ea22 0201 	bic.w	r2, r2, r1
1a00061c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000620:	e7df      	b.n	1a0005e2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000622:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000626:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00062a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00062e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000632:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000636:	493b      	ldr	r1, [pc, #236]	; (1a000724 <gpioInit+0x190>)
1a000638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00063c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000640:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000644:	2001      	movs	r0, #1
1a000646:	fa00 f102 	lsl.w	r1, r0, r2
1a00064a:	4c35      	ldr	r4, [pc, #212]	; (1a000720 <gpioInit+0x18c>)
1a00064c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000650:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000654:	ea22 0201 	bic.w	r2, r2, r1
1a000658:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00065c:	e7c1      	b.n	1a0005e2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00065e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000662:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000666:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00066a:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00066e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000672:	492c      	ldr	r1, [pc, #176]	; (1a000724 <gpioInit+0x190>)
1a000674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000678:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00067c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000680:	2001      	movs	r0, #1
1a000682:	fa00 f102 	lsl.w	r1, r0, r2
1a000686:	4c26      	ldr	r4, [pc, #152]	; (1a000720 <gpioInit+0x18c>)
1a000688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00068c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000690:	ea22 0201 	bic.w	r2, r2, r1
1a000694:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000698:	e7a3      	b.n	1a0005e2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00069a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00069e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006a2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0006a6:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0006aa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006ae:	491d      	ldr	r1, [pc, #116]	; (1a000724 <gpioInit+0x190>)
1a0006b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0006b4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0006b8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006bc:	2001      	movs	r0, #1
1a0006be:	fa00 f102 	lsl.w	r1, r0, r2
1a0006c2:	4c17      	ldr	r4, [pc, #92]	; (1a000720 <gpioInit+0x18c>)
1a0006c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0006c8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0006cc:	ea22 0201 	bic.w	r2, r2, r1
1a0006d0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0006d4:	e785      	b.n	1a0005e2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a0006d6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0006da:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006de:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0006e2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0006e6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006ea:	490e      	ldr	r1, [pc, #56]	; (1a000724 <gpioInit+0x190>)
1a0006ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0006f0:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0006f4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006f8:	2001      	movs	r0, #1
1a0006fa:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0006fe:	4b08      	ldr	r3, [pc, #32]	; (1a000720 <gpioInit+0x18c>)
1a000700:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000704:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a000708:	4331      	orrs	r1, r6
1a00070a:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00070e:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a000710:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a000714:	2100      	movs	r1, #0
1a000716:	5499      	strb	r1, [r3, r2]
1a000718:	e763      	b.n	1a0005e2 <gpioInit+0x4e>
      ret_val = 0;
1a00071a:	2000      	movs	r0, #0
1a00071c:	e761      	b.n	1a0005e2 <gpioInit+0x4e>
1a00071e:	bf00      	nop
1a000720:	400f4000 	.word	0x400f4000
1a000724:	40086000 	.word	0x40086000

1a000728 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a000728:	b510      	push	{r4, lr}
1a00072a:	b084      	sub	sp, #16
1a00072c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00072e:	2300      	movs	r3, #0
1a000730:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000734:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000738:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00073c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000740:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000744:	f10d 030b 	add.w	r3, sp, #11
1a000748:	9301      	str	r3, [sp, #4]
1a00074a:	ab03      	add	r3, sp, #12
1a00074c:	9300      	str	r3, [sp, #0]
1a00074e:	f10d 030d 	add.w	r3, sp, #13
1a000752:	f10d 020e 	add.w	r2, sp, #14
1a000756:	f10d 010f 	add.w	r1, sp, #15
1a00075a:	f7ff ff01 	bl	1a000560 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00075e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000762:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a000766:	3400      	adds	r4, #0
1a000768:	bf18      	it	ne
1a00076a:	2401      	movne	r4, #1
1a00076c:	015b      	lsls	r3, r3, #5
1a00076e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000772:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000776:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a000778:	2001      	movs	r0, #1
1a00077a:	b004      	add	sp, #16
1a00077c:	bd10      	pop	{r4, pc}

1a00077e <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a00077e:	b500      	push	{lr}
1a000780:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a000782:	2300      	movs	r3, #0
1a000784:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000788:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00078c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000790:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000794:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000798:	f10d 030b 	add.w	r3, sp, #11
1a00079c:	9301      	str	r3, [sp, #4]
1a00079e:	ab03      	add	r3, sp, #12
1a0007a0:	9300      	str	r3, [sp, #0]
1a0007a2:	f10d 030d 	add.w	r3, sp, #13
1a0007a6:	f10d 020e 	add.w	r2, sp, #14
1a0007aa:	f10d 010f 	add.w	r1, sp, #15
1a0007ae:	f7ff fed7 	bl	1a000560 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0007b2:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0007b6:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0007ba:	015b      	lsls	r3, r3, #5
1a0007bc:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0007c0:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0007c4:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a0007c6:	3000      	adds	r0, #0
1a0007c8:	bf18      	it	ne
1a0007ca:	2001      	movne	r0, #1
1a0007cc:	b005      	add	sp, #20
1a0007ce:	f85d fb04 	ldr.w	pc, [sp], #4
1a0007d2:	Address 0x1a0007d2 is out of bounds.


1a0007d4 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a0007d4:	b510      	push	{r4, lr}
1a0007d6:	b082      	sub	sp, #8

   switch(config) {
1a0007d8:	b118      	cbz	r0, 1a0007e2 <adcInit+0xe>
1a0007da:	2801      	cmp	r0, #1
1a0007dc:	d038      	beq.n	1a000850 <adcInit+0x7c>
      /* Disable ADC peripheral */
      Chip_ADC_DeInit( LPC_ADC0 );
      break;
   }

}
1a0007de:	b002      	add	sp, #8
1a0007e0:	bd10      	pop	{r4, pc}
      Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a0007e2:	4c1d      	ldr	r4, [pc, #116]	; (1a000858 <adcInit+0x84>)
1a0007e4:	4669      	mov	r1, sp
1a0007e6:	4620      	mov	r0, r4
1a0007e8:	f000 fdde 	bl	1a0013a8 <Chip_ADC_Init>
      Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a0007ec:	2100      	movs	r1, #0
1a0007ee:	4620      	mov	r0, r4
1a0007f0:	f000 fe79 	bl	1a0014e6 <Chip_ADC_SetBurstCmd>
      Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a0007f4:	4a19      	ldr	r2, [pc, #100]	; (1a00085c <adcInit+0x88>)
1a0007f6:	4669      	mov	r1, sp
1a0007f8:	4620      	mov	r0, r4
1a0007fa:	f000 fe40 	bl	1a00147e <Chip_ADC_SetSampleRate>
      Chip_ADC_EnableChannel( LPC_ADC0,ADC_CH1, DISABLE );
1a0007fe:	2200      	movs	r2, #0
1a000800:	2101      	movs	r1, #1
1a000802:	4620      	mov	r0, r4
1a000804:	f000 fe5a 	bl	1a0014bc <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a000808:	2200      	movs	r2, #0
1a00080a:	2101      	movs	r1, #1
1a00080c:	4620      	mov	r0, r4
1a00080e:	f000 fe15 	bl	1a00143c <Chip_ADC_Int_SetChannelCmd>
      Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a000812:	2200      	movs	r2, #0
1a000814:	2102      	movs	r1, #2
1a000816:	4620      	mov	r0, r4
1a000818:	f000 fe50 	bl	1a0014bc <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a00081c:	2200      	movs	r2, #0
1a00081e:	2102      	movs	r1, #2
1a000820:	4620      	mov	r0, r4
1a000822:	f000 fe0b 	bl	1a00143c <Chip_ADC_Int_SetChannelCmd>
      Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a000826:	2200      	movs	r2, #0
1a000828:	2103      	movs	r1, #3
1a00082a:	4620      	mov	r0, r4
1a00082c:	f000 fe46 	bl	1a0014bc <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a000830:	2200      	movs	r2, #0
1a000832:	2103      	movs	r1, #3
1a000834:	4620      	mov	r0, r4
1a000836:	f000 fe01 	bl	1a00143c <Chip_ADC_Int_SetChannelCmd>
      Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a00083a:	2200      	movs	r2, #0
1a00083c:	2104      	movs	r1, #4
1a00083e:	4620      	mov	r0, r4
1a000840:	f000 fe3c 	bl	1a0014bc <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a000844:	2200      	movs	r2, #0
1a000846:	2104      	movs	r1, #4
1a000848:	4620      	mov	r0, r4
1a00084a:	f000 fdf7 	bl	1a00143c <Chip_ADC_Int_SetChannelCmd>
   break;
1a00084e:	e7c6      	b.n	1a0007de <adcInit+0xa>
      Chip_ADC_DeInit( LPC_ADC0 );
1a000850:	4801      	ldr	r0, [pc, #4]	; (1a000858 <adcInit+0x84>)
1a000852:	f000 fdc9 	bl	1a0013e8 <Chip_ADC_DeInit>
}
1a000856:	e7c2      	b.n	1a0007de <adcInit+0xa>
1a000858:	400e3000 	.word	0x400e3000
1a00085c:	00030d40 	.word	0x00030d40

1a000860 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a000860:	b570      	push	{r4, r5, r6, lr}
1a000862:	b082      	sub	sp, #8

   uint8_t lpcAdcChannel = 66 - analogInput;
1a000864:	f1c0 0042 	rsb	r0, r0, #66	; 0x42
1a000868:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a00086a:	2600      	movs	r6, #0
1a00086c:	f8ad 6006 	strh.w	r6, [sp, #6]

   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a000870:	4d10      	ldr	r5, [pc, #64]	; (1a0008b4 <adcRead+0x54>)
1a000872:	2201      	movs	r2, #1
1a000874:	4621      	mov	r1, r4
1a000876:	4628      	mov	r0, r5
1a000878:	f000 fe20 	bl	1a0014bc <Chip_ADC_EnableChannel>
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a00087c:	4632      	mov	r2, r6
1a00087e:	2101      	movs	r1, #1
1a000880:	4628      	mov	r0, r5
1a000882:	f000 fdec 	bl	1a00145e <Chip_ADC_SetStartMode>

   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a000886:	2200      	movs	r2, #0
1a000888:	4621      	mov	r1, r4
1a00088a:	480a      	ldr	r0, [pc, #40]	; (1a0008b4 <adcRead+0x54>)
1a00088c:	f000 fdbb 	bl	1a001406 <Chip_ADC_ReadStatus>
   while(
1a000890:	2801      	cmp	r0, #1
1a000892:	d1f8      	bne.n	1a000886 <adcRead+0x26>
   );
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a000894:	4d07      	ldr	r5, [pc, #28]	; (1a0008b4 <adcRead+0x54>)
1a000896:	f10d 0206 	add.w	r2, sp, #6
1a00089a:	4621      	mov	r1, r4
1a00089c:	4628      	mov	r0, r5
1a00089e:	f000 fdae 	bl	1a0013fe <Chip_ADC_ReadValue>

   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a0008a2:	2200      	movs	r2, #0
1a0008a4:	4621      	mov	r1, r4
1a0008a6:	4628      	mov	r0, r5
1a0008a8:	f000 fe08 	bl	1a0014bc <Chip_ADC_EnableChannel>

   return analogValue;
}
1a0008ac:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a0008b0:	b002      	add	sp, #8
1a0008b2:	bd70      	pop	{r4, r5, r6, pc}
1a0008b4:	400e3000 	.word	0x400e3000

1a0008b8 <Sct_Init>:
 * @brief:   Initialize the SCT peripheral with the given frequency
 * @param:   frequency:   value in Hz
 * @note:   there can only be 1 frequency in all the SCT peripheral.
 */
void Sct_Init(uint32_t frequency)
{
1a0008b8:	b510      	push	{r4, lr}
1a0008ba:	4604      	mov	r4, r0
 * @param	pSCT	: The base of SCT peripheral on the chip
 * @return	None
 */
STATIC INLINE void Chip_SCTPWM_Init(LPC_SCT_T *pSCT)
{
	Chip_SCT_Init(pSCT);
1a0008bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
1a0008c0:	f000 fd0a 	bl	1a0012d8 <Chip_SCT_Init>
   /* Source: https://www.lpcware.com/content/faq/how-use-sct-standard-pwm-using-lpcopen */
   /* Initialize the SCT as PWM and set frequency */
   Chip_SCTPWM_Init(LPC_SCT);
   Chip_SCTPWM_SetRate(LPC_SCT, frequency);
1a0008c4:	4621      	mov	r1, r4
1a0008c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
1a0008ca:	f000 fcdf 	bl	1a00128c <Chip_SCTPWM_SetRate>
 * @param	value	: Value (ORed value of SCT_CTRL_* bits)
 * @return	Nothing
 */
STATIC INLINE void Chip_SCT_ClearControl(LPC_SCT_T *pSCT, uint32_t value)
{
	pSCT->CTRL_U &= ~(value);
1a0008ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
1a0008d2:	6853      	ldr	r3, [r2, #4]
1a0008d4:	f023 1304 	bic.w	r3, r3, #262148	; 0x40004
1a0008d8:	6053      	str	r3, [r2, #4]

   Chip_SCTPWM_Start(LPC_SCT);
}
1a0008da:	bd10      	pop	{r4, pc}

1a0008dc <Sct_Uint8ToTicks>:
	return pSCT->MATCHREL[0].U;
1a0008dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
1a0008e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 * @param   value:   8bit value, from 0 to 255
 * @return   Equivalent in Ticks for the LPC4337
 */
uint32_t Sct_Uint8ToTicks(uint8_t value)
{
   return ( (Chip_SCTPWM_GetTicksPerCycle(LPC_SCT) * value)/ 255 );
1a0008e4:	fb03 f000 	mul.w	r0, r3, r0
1a0008e8:	4b02      	ldr	r3, [pc, #8]	; (1a0008f4 <Sct_Uint8ToTicks+0x18>)
1a0008ea:	fba3 3000 	umull	r3, r0, r3, r0
}
1a0008ee:	09c0      	lsrs	r0, r0, #7
1a0008f0:	4770      	bx	lr
1a0008f2:	bf00      	nop
1a0008f4:	80808081 	.word	0x80808081

1a0008f8 <Sct_SetDutyCycle>:
 * @param:	sctNumber:   pin where the pwm signal is generated
 * @param	value:   8bit value, from 0 to 255
 * @note   For the 'ticks' parameter, see function Sct_Uint8ToTicks
 */
void Sct_SetDutyCycle(uint8_t sctNumber, uint8_t value)
{
1a0008f8:	b510      	push	{r4, lr}
   Chip_SCTPWM_SetDutyCycle(LPC_SCT, sctNumber+1, Sct_Uint8ToTicks(value));
1a0008fa:	3001      	adds	r0, #1
1a0008fc:	b2c4      	uxtb	r4, r0
1a0008fe:	4608      	mov	r0, r1
1a000900:	f7ff ffec 	bl	1a0008dc <Sct_Uint8ToTicks>
 * @param	value	: The 32-bit match count reload value
 * @return	Nothing
 */
STATIC INLINE void Chip_SCT_SetMatchReload(LPC_SCT_T *pSCT, CHIP_SCT_MATCH_REG_T n, uint32_t value)
{
	pSCT->MATCHREL[n].U = value;
1a000904:	3480      	adds	r4, #128	; 0x80
1a000906:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
1a00090a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
}
1a00090e:	bd10      	pop	{r4, pc}

1a000910 <Sct_EnablePwmFor>:
{
1a000910:	b510      	push	{r4, lr}
1a000912:	4604      	mov	r4, r0
   Chip_SCU_PinMux(SCTdataList[sctNumber].port , SCTdataList[sctNumber].pin , SCU_MODE_INACT , CTOUT_FUNC);
1a000914:	4a0f      	ldr	r2, [pc, #60]	; (1a000954 <Sct_EnablePwmFor+0x44>)
1a000916:	f912 3010 	ldrsb.w	r3, [r2, r0, lsl #1]
1a00091a:	b2db      	uxtb	r3, r3
1a00091c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
1a000920:	f992 2001 	ldrsb.w	r2, [r2, #1]
1a000924:	015b      	lsls	r3, r3, #5
1a000926:	fa53 f382 	uxtab	r3, r3, r2
1a00092a:	4a0b      	ldr	r2, [pc, #44]	; (1a000958 <Sct_EnablePwmFor+0x48>)
1a00092c:	2111      	movs	r1, #17
1a00092e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   Chip_SCTPWM_SetOutPin(LPC_SCT, sctNumber+1, sctNumber);
1a000932:	1c41      	adds	r1, r0, #1
1a000934:	4602      	mov	r2, r0
1a000936:	b2c9      	uxtb	r1, r1
1a000938:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
1a00093c:	f000 fc84 	bl	1a001248 <Chip_SCTPWM_SetOutPin>
1a000940:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
1a000944:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
   Sct_SetDutyCycle(sctNumber, Chip_SCTPWM_PercentageToTicks(LPC_SCT,0));
1a000948:	2100      	movs	r1, #0
1a00094a:	4620      	mov	r0, r4
1a00094c:	f7ff ffd4 	bl	1a0008f8 <Sct_SetDutyCycle>
}
1a000950:	bd10      	pop	{r4, pc}
1a000952:	bf00      	nop
1a000954:	1a003180 	.word	0x1a003180
1a000958:	40086000 	.word	0x40086000

1a00095c <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a00095c:	e7fe      	b.n	1a00095c <errorOcurred>

1a00095e <doNothing>:
}

static void doNothing( void* ptr )
{
}
1a00095e:	4770      	bx	lr

1a000960 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a000960:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000962:	2400      	movs	r4, #0
1a000964:	e001      	b.n	1a00096a <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000966:	3401      	adds	r4, #1
1a000968:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00096a:	2c03      	cmp	r4, #3
1a00096c:	d812      	bhi.n	1a000994 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a00096e:	b265      	sxtb	r5, r4
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000970:	4b09      	ldr	r3, [pc, #36]	; (1a000998 <TIMER0_IRQHandler+0x38>)
1a000972:	681a      	ldr	r2, [r3, #0]
1a000974:	f004 010f 	and.w	r1, r4, #15
1a000978:	2301      	movs	r3, #1
1a00097a:	408b      	lsls	r3, r1
1a00097c:	421a      	tst	r2, r3
1a00097e:	d0f2      	beq.n	1a000966 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000980:	4b06      	ldr	r3, [pc, #24]	; (1a00099c <TIMER0_IRQHandler+0x3c>)
1a000982:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a000986:	2000      	movs	r0, #0
1a000988:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00098a:	2301      	movs	r3, #1
1a00098c:	40ab      	lsls	r3, r5
1a00098e:	4a02      	ldr	r2, [pc, #8]	; (1a000998 <TIMER0_IRQHandler+0x38>)
1a000990:	6013      	str	r3, [r2, #0]
1a000992:	e7e8      	b.n	1a000966 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a000994:	bd38      	pop	{r3, r4, r5, pc}
1a000996:	bf00      	nop
1a000998:	40084000 	.word	0x40084000
1a00099c:	10000010 	.word	0x10000010

1a0009a0 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a0009a0:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0009a2:	2400      	movs	r4, #0
1a0009a4:	e001      	b.n	1a0009aa <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0009a6:	3401      	adds	r4, #1
1a0009a8:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0009aa:	2c03      	cmp	r4, #3
1a0009ac:	d813      	bhi.n	1a0009d6 <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a0009ae:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0009b0:	4b09      	ldr	r3, [pc, #36]	; (1a0009d8 <TIMER1_IRQHandler+0x38>)
1a0009b2:	681a      	ldr	r2, [r3, #0]
1a0009b4:	f004 010f 	and.w	r1, r4, #15
1a0009b8:	2301      	movs	r3, #1
1a0009ba:	408b      	lsls	r3, r1
1a0009bc:	421a      	tst	r2, r3
1a0009be:	d0f2      	beq.n	1a0009a6 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0009c0:	1d23      	adds	r3, r4, #4
1a0009c2:	4a06      	ldr	r2, [pc, #24]	; (1a0009dc <TIMER1_IRQHandler+0x3c>)
1a0009c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0009c8:	2000      	movs	r0, #0
1a0009ca:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0009cc:	2301      	movs	r3, #1
1a0009ce:	40ab      	lsls	r3, r5
1a0009d0:	4a01      	ldr	r2, [pc, #4]	; (1a0009d8 <TIMER1_IRQHandler+0x38>)
1a0009d2:	6013      	str	r3, [r2, #0]
1a0009d4:	e7e7      	b.n	1a0009a6 <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a0009d6:	bd38      	pop	{r3, r4, r5, pc}
1a0009d8:	40085000 	.word	0x40085000
1a0009dc:	10000010 	.word	0x10000010

1a0009e0 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a0009e0:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0009e2:	2400      	movs	r4, #0
1a0009e4:	e001      	b.n	1a0009ea <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0009e6:	3401      	adds	r4, #1
1a0009e8:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0009ea:	2c03      	cmp	r4, #3
1a0009ec:	d814      	bhi.n	1a000a18 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a0009ee:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0009f0:	4b0a      	ldr	r3, [pc, #40]	; (1a000a1c <TIMER2_IRQHandler+0x3c>)
1a0009f2:	681a      	ldr	r2, [r3, #0]
1a0009f4:	f004 010f 	and.w	r1, r4, #15
1a0009f8:	2301      	movs	r3, #1
1a0009fa:	408b      	lsls	r3, r1
1a0009fc:	421a      	tst	r2, r3
1a0009fe:	d0f2      	beq.n	1a0009e6 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000a00:	f104 0308 	add.w	r3, r4, #8
1a000a04:	4a06      	ldr	r2, [pc, #24]	; (1a000a20 <TIMER2_IRQHandler+0x40>)
1a000a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000a0a:	2000      	movs	r0, #0
1a000a0c:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000a0e:	2301      	movs	r3, #1
1a000a10:	40ab      	lsls	r3, r5
1a000a12:	4a02      	ldr	r2, [pc, #8]	; (1a000a1c <TIMER2_IRQHandler+0x3c>)
1a000a14:	6013      	str	r3, [r2, #0]
1a000a16:	e7e6      	b.n	1a0009e6 <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a000a18:	bd38      	pop	{r3, r4, r5, pc}
1a000a1a:	bf00      	nop
1a000a1c:	400c3000 	.word	0x400c3000
1a000a20:	10000010 	.word	0x10000010

1a000a24 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a000a24:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000a26:	2400      	movs	r4, #0
1a000a28:	e001      	b.n	1a000a2e <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000a2a:	3401      	adds	r4, #1
1a000a2c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000a2e:	2c03      	cmp	r4, #3
1a000a30:	d814      	bhi.n	1a000a5c <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a000a32:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000a34:	4b0a      	ldr	r3, [pc, #40]	; (1a000a60 <TIMER3_IRQHandler+0x3c>)
1a000a36:	681a      	ldr	r2, [r3, #0]
1a000a38:	f004 010f 	and.w	r1, r4, #15
1a000a3c:	2301      	movs	r3, #1
1a000a3e:	408b      	lsls	r3, r1
1a000a40:	421a      	tst	r2, r3
1a000a42:	d0f2      	beq.n	1a000a2a <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000a44:	f104 030c 	add.w	r3, r4, #12
1a000a48:	4a06      	ldr	r2, [pc, #24]	; (1a000a64 <TIMER3_IRQHandler+0x40>)
1a000a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000a4e:	2000      	movs	r0, #0
1a000a50:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000a52:	2301      	movs	r3, #1
1a000a54:	40ab      	lsls	r3, r5
1a000a56:	4a02      	ldr	r2, [pc, #8]	; (1a000a60 <TIMER3_IRQHandler+0x3c>)
1a000a58:	6013      	str	r3, [r2, #0]
1a000a5a:	e7e6      	b.n	1a000a2a <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a000a5c:	bd38      	pop	{r3, r4, r5, pc}
1a000a5e:	bf00      	nop
1a000a60:	400c4000 	.word	0x400c4000
1a000a64:	10000010 	.word	0x10000010

1a000a68 <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a000a68:	4b01      	ldr	r3, [pc, #4]	; (1a000a70 <tickRead+0x8>)
1a000a6a:	e9d3 0100 	ldrd	r0, r1, [r3]
1a000a6e:	4770      	bx	lr
1a000a70:	10000158 	.word	0x10000158

1a000a74 <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a000a74:	b118      	cbz	r0, 1a000a7e <tickPowerSet+0xa>
      // Enable SysTick IRQ and SysTick Timer
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a000a76:	4b04      	ldr	r3, [pc, #16]	; (1a000a88 <tickPowerSet+0x14>)
1a000a78:	2207      	movs	r2, #7
1a000a7a:	601a      	str	r2, [r3, #0]
1a000a7c:	4770      	bx	lr
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a000a7e:	4b02      	ldr	r3, [pc, #8]	; (1a000a88 <tickPowerSet+0x14>)
1a000a80:	2200      	movs	r2, #0
1a000a82:	601a      	str	r2, [r3, #0]
   }
}
1a000a84:	4770      	bx	lr
1a000a86:	bf00      	nop
1a000a88:	e000e010 	.word	0xe000e010

1a000a8c <tickInit>:
{
1a000a8c:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a000a8e:	ea50 0401 	orrs.w	r4, r0, r1
1a000a92:	d02a      	beq.n	1a000aea <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a000a94:	f110 32ff 	adds.w	r2, r0, #4294967295
1a000a98:	f141 33ff 	adc.w	r3, r1, #4294967295
1a000a9c:	2b00      	cmp	r3, #0
1a000a9e:	bf08      	it	eq
1a000aa0:	2a32      	cmpeq	r2, #50	; 0x32
1a000aa2:	d227      	bcs.n	1a000af4 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a000aa4:	4b14      	ldr	r3, [pc, #80]	; (1a000af8 <tickInit+0x6c>)
1a000aa6:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a000aaa:	4b14      	ldr	r3, [pc, #80]	; (1a000afc <tickInit+0x70>)
1a000aac:	681b      	ldr	r3, [r3, #0]
1a000aae:	fba3 4500 	umull	r4, r5, r3, r0
1a000ab2:	fb03 5501 	mla	r5, r3, r1, r5
1a000ab6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000aba:	2300      	movs	r3, #0
1a000abc:	4620      	mov	r0, r4
1a000abe:	4629      	mov	r1, r5
1a000ac0:	f001 f9e8 	bl	1a001e94 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a000ac4:	3801      	subs	r0, #1
1a000ac6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a000aca:	d209      	bcs.n	1a000ae0 <tickInit+0x54>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a000acc:	4b0c      	ldr	r3, [pc, #48]	; (1a000b00 <tickInit+0x74>)
1a000ace:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a000ad0:	4a0c      	ldr	r2, [pc, #48]	; (1a000b04 <tickInit+0x78>)
1a000ad2:	21e0      	movs	r1, #224	; 0xe0
1a000ad4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a000ad8:	2200      	movs	r2, #0
1a000ada:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a000adc:	2207      	movs	r2, #7
1a000ade:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a000ae0:	2001      	movs	r0, #1
1a000ae2:	f7ff ffc7 	bl	1a000a74 <tickPowerSet>
      bool_t ret_val = 1;
1a000ae6:	2001      	movs	r0, #1
}
1a000ae8:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a000aea:	2000      	movs	r0, #0
1a000aec:	f7ff ffc2 	bl	1a000a74 <tickPowerSet>
         ret_val = 0;
1a000af0:	2000      	movs	r0, #0
1a000af2:	e7f9      	b.n	1a000ae8 <tickInit+0x5c>
            ret_val = 0;
1a000af4:	2000      	movs	r0, #0
1a000af6:	e7f7      	b.n	1a000ae8 <tickInit+0x5c>
1a000af8:	10000180 	.word	0x10000180
1a000afc:	1000018c 	.word	0x1000018c
1a000b00:	e000e010 	.word	0xe000e010
1a000b04:	e000ed00 	.word	0xe000ed00

1a000b08 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a000b08:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a000b0a:	4a07      	ldr	r2, [pc, #28]	; (1a000b28 <SysTick_Handler+0x20>)
1a000b0c:	6813      	ldr	r3, [r2, #0]
1a000b0e:	6851      	ldr	r1, [r2, #4]
1a000b10:	3301      	adds	r3, #1
1a000b12:	f141 0100 	adc.w	r1, r1, #0
1a000b16:	6013      	str	r3, [r2, #0]
1a000b18:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a000b1a:	4b04      	ldr	r3, [pc, #16]	; (1a000b2c <SysTick_Handler+0x24>)
1a000b1c:	681b      	ldr	r3, [r3, #0]
1a000b1e:	b113      	cbz	r3, 1a000b26 <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a000b20:	4a03      	ldr	r2, [pc, #12]	; (1a000b30 <SysTick_Handler+0x28>)
1a000b22:	6810      	ldr	r0, [r2, #0]
1a000b24:	4798      	blx	r3
   }
}
1a000b26:	bd08      	pop	{r3, pc}
1a000b28:	10000158 	.word	0x10000158
1a000b2c:	10000160 	.word	0x10000160
1a000b30:	10000150 	.word	0x10000150

1a000b34 <pwmInitTimers>:
 * @Brief:   Initializes the pwm timers.
 * @param   none
 * @return   nothing
 */
static void pwmInitTimers(void)
{
1a000b34:	b508      	push	{r3, lr}
   Sct_Init(PWM_FREC);
1a000b36:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a000b3a:	f7ff febd 	bl	1a0008b8 <Sct_Init>
}
1a000b3e:	bd08      	pop	{r3, pc}

1a000b40 <pwmIsAttached>:
 * @param:   pwmNumber:   ID of the pwm, from 0 to 10
 * @return:   position (1 ~ PWM_TOTALNUMBER), 0 if the element was not found.
 */
uint8_t pwmIsAttached( pwmMap_t pwmNumber )
{
   uint8_t position = 0, positionInList = 0;
1a000b40:	2300      	movs	r3, #0
   while ( (position < PWM_TOTALNUMBER) &&
1a000b42:	2b0a      	cmp	r3, #10
1a000b44:	d806      	bhi.n	1a000b54 <pwmIsAttached+0x14>
           (pwmNumber != AttachedPWMList[position]) ) {
1a000b46:	4a07      	ldr	r2, [pc, #28]	; (1a000b64 <pwmIsAttached+0x24>)
1a000b48:	5cd2      	ldrb	r2, [r2, r3]
   while ( (position < PWM_TOTALNUMBER) &&
1a000b4a:	4282      	cmp	r2, r0
1a000b4c:	d002      	beq.n	1a000b54 <pwmIsAttached+0x14>
      position++;
1a000b4e:	3301      	adds	r3, #1
1a000b50:	b2db      	uxtb	r3, r3
1a000b52:	e7f6      	b.n	1a000b42 <pwmIsAttached+0x2>
   }

   if (position < PWM_TOTALNUMBER) {
1a000b54:	2b0a      	cmp	r3, #10
1a000b56:	d802      	bhi.n	1a000b5e <pwmIsAttached+0x1e>
      positionInList = position + 1;
1a000b58:	1c58      	adds	r0, r3, #1
1a000b5a:	b2c0      	uxtb	r0, r0
1a000b5c:	4770      	bx	lr
   } else {
      positionInList = 0;
1a000b5e:	2000      	movs	r0, #0
   }

   return positionInList;
}
1a000b60:	4770      	bx	lr
1a000b62:	bf00      	nop
1a000b64:	10000050 	.word	0x10000050

1a000b68 <pwmWrite>:
{
1a000b68:	b538      	push	{r3, r4, r5, lr}
1a000b6a:	4604      	mov	r4, r0
1a000b6c:	460d      	mov	r5, r1
   position = pwmIsAttached(pwmNumber);
1a000b6e:	f7ff ffe7 	bl	1a000b40 <pwmIsAttached>
   if(position) {
1a000b72:	b908      	cbnz	r0, 1a000b78 <pwmWrite+0x10>
   bool_t success = FALSE;
1a000b74:	2000      	movs	r0, #0
}
1a000b76:	bd38      	pop	{r3, r4, r5, pc}
      Sct_SetDutyCycle(pwmMap[pwmNumber], value);
1a000b78:	4629      	mov	r1, r5
1a000b7a:	4b03      	ldr	r3, [pc, #12]	; (1a000b88 <pwmWrite+0x20>)
1a000b7c:	5d18      	ldrb	r0, [r3, r4]
1a000b7e:	f7ff febb 	bl	1a0008f8 <Sct_SetDutyCycle>
      success = TRUE;
1a000b82:	2001      	movs	r0, #1
1a000b84:	e7f7      	b.n	1a000b76 <pwmWrite+0xe>
1a000b86:	bf00      	nop
1a000b88:	1a00319c 	.word	0x1a00319c

1a000b8c <pwmAttach>:
{
1a000b8c:	b510      	push	{r4, lr}
1a000b8e:	4604      	mov	r4, r0
   position = pwmIsAttached(pwmNumber);
1a000b90:	f7ff ffd6 	bl	1a000b40 <pwmIsAttached>
   if(position==0) {
1a000b94:	b970      	cbnz	r0, 1a000bb4 <pwmAttach+0x28>
      position = pwmIsAttached(EMPTY_POSITION); /* Searches for the first empty position */
1a000b96:	20ff      	movs	r0, #255	; 0xff
1a000b98:	f7ff ffd2 	bl	1a000b40 <pwmIsAttached>
      if(position) { /* if position==0 => there is no room in the list for another pwm */
1a000b9c:	b908      	cbnz	r0, 1a000ba2 <pwmAttach+0x16>
   bool_t success = FALSE;
1a000b9e:	2000      	movs	r0, #0
1a000ba0:	e009      	b.n	1a000bb6 <pwmAttach+0x2a>
         AttachedPWMList[position-1] = pwmNumber;
1a000ba2:	1e43      	subs	r3, r0, #1
1a000ba4:	4a04      	ldr	r2, [pc, #16]	; (1a000bb8 <pwmAttach+0x2c>)
1a000ba6:	54d4      	strb	r4, [r2, r3]
         Sct_EnablePwmFor(pwmMap[pwmNumber]);
1a000ba8:	4b04      	ldr	r3, [pc, #16]	; (1a000bbc <pwmAttach+0x30>)
1a000baa:	5d18      	ldrb	r0, [r3, r4]
1a000bac:	f7ff feb0 	bl	1a000910 <Sct_EnablePwmFor>
         success = TRUE;
1a000bb0:	2001      	movs	r0, #1
1a000bb2:	e000      	b.n	1a000bb6 <pwmAttach+0x2a>
   bool_t success = FALSE;
1a000bb4:	2000      	movs	r0, #0
}
1a000bb6:	bd10      	pop	{r4, pc}
1a000bb8:	10000050 	.word	0x10000050
1a000bbc:	1a00319c 	.word	0x1a00319c

1a000bc0 <pwmDetach>:
{
1a000bc0:	b508      	push	{r3, lr}
   position = pwmIsAttached(pwmNumber);
1a000bc2:	f7ff ffbd 	bl	1a000b40 <pwmIsAttached>
   if(position) {
1a000bc6:	b128      	cbz	r0, 1a000bd4 <pwmDetach+0x14>
      AttachedPWMList[position-1] = EMPTY_POSITION;
1a000bc8:	1e43      	subs	r3, r0, #1
1a000bca:	4a03      	ldr	r2, [pc, #12]	; (1a000bd8 <pwmDetach+0x18>)
1a000bcc:	21ff      	movs	r1, #255	; 0xff
1a000bce:	54d1      	strb	r1, [r2, r3]
      success = TRUE;
1a000bd0:	2001      	movs	r0, #1
1a000bd2:	e000      	b.n	1a000bd6 <pwmDetach+0x16>
   bool_t success = FALSE;
1a000bd4:	2000      	movs	r0, #0
}
1a000bd6:	bd08      	pop	{r3, pc}
1a000bd8:	10000050 	.word	0x10000050

1a000bdc <pwmInit>:
{
1a000bdc:	b508      	push	{r3, lr}
   switch(config) {
1a000bde:	2902      	cmp	r1, #2
1a000be0:	d008      	beq.n	1a000bf4 <pwmInit+0x18>
1a000be2:	2903      	cmp	r1, #3
1a000be4:	d009      	beq.n	1a000bfa <pwmInit+0x1e>
1a000be6:	b109      	cbz	r1, 1a000bec <pwmInit+0x10>
      ret_val = 0;
1a000be8:	2000      	movs	r0, #0
}
1a000bea:	bd08      	pop	{r3, pc}
      pwmInitTimers();
1a000bec:	f7ff ffa2 	bl	1a000b34 <pwmInitTimers>
   bool_t ret_val = 1;
1a000bf0:	2001      	movs	r0, #1
      break;
1a000bf2:	e7fa      	b.n	1a000bea <pwmInit+0xe>
      ret_val = pwmAttach( pwmNumber );
1a000bf4:	f7ff ffca 	bl	1a000b8c <pwmAttach>
      break;
1a000bf8:	e7f7      	b.n	1a000bea <pwmInit+0xe>
      ret_val = pwmDetach( pwmNumber );
1a000bfa:	f7ff ffe1 	bl	1a000bc0 <pwmDetach>
      break;
1a000bfe:	e7f4      	b.n	1a000bea <pwmInit+0xe>

1a000c00 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a000c00:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a000c02:	4b04      	ldr	r3, [pc, #16]	; (1a000c14 <USB0_IRQHandler+0x14>)
1a000c04:	681b      	ldr	r3, [r3, #0]
1a000c06:	681b      	ldr	r3, [r3, #0]
1a000c08:	68db      	ldr	r3, [r3, #12]
1a000c0a:	4a03      	ldr	r2, [pc, #12]	; (1a000c18 <USB0_IRQHandler+0x18>)
1a000c0c:	6810      	ldr	r0, [r2, #0]
1a000c0e:	4798      	blx	r3
}
1a000c10:	bd08      	pop	{r3, pc}
1a000c12:	bf00      	nop
1a000c14:	10000188 	.word	0x10000188
1a000c18:	10000164 	.word	0x10000164

1a000c1c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a000c1c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a000c1e:	f000 fd5d 	bl	1a0016dc <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a000c22:	4b3a      	ldr	r3, [pc, #232]	; (1a000d0c <boardInit+0xf0>)
1a000c24:	6818      	ldr	r0, [r3, #0]
1a000c26:	f7ff fc8d 	bl	1a000544 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a000c2a:	2001      	movs	r0, #1
1a000c2c:	2100      	movs	r1, #0
1a000c2e:	f7ff ff2d 	bl	1a000a8c <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a000c32:	2105      	movs	r1, #5
1a000c34:	2000      	movs	r0, #0
1a000c36:	f7ff fcad 	bl	1a000594 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a000c3a:	2100      	movs	r1, #0
1a000c3c:	2024      	movs	r0, #36	; 0x24
1a000c3e:	f7ff fca9 	bl	1a000594 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a000c42:	2100      	movs	r1, #0
1a000c44:	2025      	movs	r0, #37	; 0x25
1a000c46:	f7ff fca5 	bl	1a000594 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a000c4a:	2100      	movs	r1, #0
1a000c4c:	2026      	movs	r0, #38	; 0x26
1a000c4e:	f7ff fca1 	bl	1a000594 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a000c52:	2100      	movs	r1, #0
1a000c54:	2027      	movs	r0, #39	; 0x27
1a000c56:	f7ff fc9d 	bl	1a000594 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a000c5a:	2101      	movs	r1, #1
1a000c5c:	2028      	movs	r0, #40	; 0x28
1a000c5e:	f7ff fc99 	bl	1a000594 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a000c62:	2101      	movs	r1, #1
1a000c64:	2029      	movs	r0, #41	; 0x29
1a000c66:	f7ff fc95 	bl	1a000594 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a000c6a:	2101      	movs	r1, #1
1a000c6c:	202a      	movs	r0, #42	; 0x2a
1a000c6e:	f7ff fc91 	bl	1a000594 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a000c72:	2101      	movs	r1, #1
1a000c74:	202b      	movs	r0, #43	; 0x2b
1a000c76:	f7ff fc8d 	bl	1a000594 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a000c7a:	2101      	movs	r1, #1
1a000c7c:	202c      	movs	r0, #44	; 0x2c
1a000c7e:	f7ff fc89 	bl	1a000594 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a000c82:	2101      	movs	r1, #1
1a000c84:	202d      	movs	r0, #45	; 0x2d
1a000c86:	f7ff fc85 	bl	1a000594 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a000c8a:	2100      	movs	r1, #0
1a000c8c:	202e      	movs	r0, #46	; 0x2e
1a000c8e:	f7ff fc81 	bl	1a000594 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a000c92:	2100      	movs	r1, #0
1a000c94:	202f      	movs	r0, #47	; 0x2f
1a000c96:	f7ff fc7d 	bl	1a000594 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a000c9a:	2100      	movs	r1, #0
1a000c9c:	2030      	movs	r0, #48	; 0x30
1a000c9e:	f7ff fc79 	bl	1a000594 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a000ca2:	2100      	movs	r1, #0
1a000ca4:	2031      	movs	r0, #49	; 0x31
1a000ca6:	f7ff fc75 	bl	1a000594 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a000caa:	2100      	movs	r1, #0
1a000cac:	2032      	movs	r0, #50	; 0x32
1a000cae:	f7ff fc71 	bl	1a000594 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a000cb2:	2100      	movs	r1, #0
1a000cb4:	2033      	movs	r0, #51	; 0x33
1a000cb6:	f7ff fc6d 	bl	1a000594 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a000cba:	2100      	movs	r1, #0
1a000cbc:	2034      	movs	r0, #52	; 0x34
1a000cbe:	f7ff fc69 	bl	1a000594 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a000cc2:	2100      	movs	r1, #0
1a000cc4:	2035      	movs	r0, #53	; 0x35
1a000cc6:	f7ff fc65 	bl	1a000594 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a000cca:	2101      	movs	r1, #1
1a000ccc:	2036      	movs	r0, #54	; 0x36
1a000cce:	f7ff fc61 	bl	1a000594 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a000cd2:	2101      	movs	r1, #1
1a000cd4:	2037      	movs	r0, #55	; 0x37
1a000cd6:	f7ff fc5d 	bl	1a000594 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a000cda:	2101      	movs	r1, #1
1a000cdc:	2038      	movs	r0, #56	; 0x38
1a000cde:	f7ff fc59 	bl	1a000594 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a000ce2:	2101      	movs	r1, #1
1a000ce4:	2039      	movs	r0, #57	; 0x39
1a000ce6:	f7ff fc55 	bl	1a000594 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a000cea:	2101      	movs	r1, #1
1a000cec:	203a      	movs	r0, #58	; 0x3a
1a000cee:	f7ff fc51 	bl	1a000594 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a000cf2:	2101      	movs	r1, #1
1a000cf4:	203b      	movs	r0, #59	; 0x3b
1a000cf6:	f7ff fc4d 	bl	1a000594 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a000cfa:	2101      	movs	r1, #1
1a000cfc:	203c      	movs	r0, #60	; 0x3c
1a000cfe:	f7ff fc49 	bl	1a000594 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a000d02:	2101      	movs	r1, #1
1a000d04:	203d      	movs	r0, #61	; 0x3d
1a000d06:	f7ff fc45 	bl	1a000594 <gpioInit>

}
1a000d0a:	bd08      	pop	{r3, pc}
1a000d0c:	1000018c 	.word	0x1000018c

1a000d10 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay(tick_t duration)
{
1a000d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000d14:	4680      	mov	r8, r0
1a000d16:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a000d18:	f7ff fea6 	bl	1a000a68 <tickRead>
1a000d1c:	4606      	mov	r6, r0
1a000d1e:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration/tickRateMS );
1a000d20:	f7ff fea2 	bl	1a000a68 <tickRead>
1a000d24:	1b84      	subs	r4, r0, r6
1a000d26:	eb61 0507 	sbc.w	r5, r1, r7
1a000d2a:	4b06      	ldr	r3, [pc, #24]	; (1a000d44 <delay+0x34>)
1a000d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000d30:	4640      	mov	r0, r8
1a000d32:	4649      	mov	r1, r9
1a000d34:	f001 f8ae 	bl	1a001e94 <__aeabi_uldivmod>
1a000d38:	428d      	cmp	r5, r1
1a000d3a:	bf08      	it	eq
1a000d3c:	4284      	cmpeq	r4, r0
1a000d3e:	d3ef      	bcc.n	1a000d20 <delay+0x10>
}
1a000d40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a000d44:	10000180 	.word	0x10000180

1a000d48 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a000d48:	b510      	push	{r4, lr}
1a000d4a:	4604      	mov	r4, r0
1a000d4c:	4610      	mov	r0, r2
1a000d4e:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a000d50:	4b04      	ldr	r3, [pc, #16]	; (1a000d64 <delayInit+0x1c>)
1a000d52:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000d56:	f001 f89d 	bl	1a001e94 <__aeabi_uldivmod>
1a000d5a:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a000d5e:	2300      	movs	r3, #0
1a000d60:	7423      	strb	r3, [r4, #16]
}
1a000d62:	bd10      	pop	{r4, pc}
1a000d64:	10000180 	.word	0x10000180

1a000d68 <delayRead>:

bool_t delayRead( delay_t * delay )
{
1a000d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a000d6a:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ) {
1a000d6c:	7c05      	ldrb	r5, [r0, #16]
1a000d6e:	b93d      	cbnz	r5, 1a000d80 <delayRead+0x18>
      delay->startTime = tickRead();
1a000d70:	f7ff fe7a 	bl	1a000a68 <tickRead>
1a000d74:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a000d78:	2301      	movs	r3, #1
1a000d7a:	7423      	strb	r3, [r4, #16]
         delay->running = 0;
      }
   }

   return timeArrived;
}
1a000d7c:	4628      	mov	r0, r5
1a000d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a000d80:	f7ff fe72 	bl	1a000a68 <tickRead>
1a000d84:	6823      	ldr	r3, [r4, #0]
1a000d86:	6862      	ldr	r2, [r4, #4]
1a000d88:	1ac6      	subs	r6, r0, r3
1a000d8a:	eb61 0702 	sbc.w	r7, r1, r2
1a000d8e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a000d92:	429f      	cmp	r7, r3
1a000d94:	bf08      	it	eq
1a000d96:	4296      	cmpeq	r6, r2
1a000d98:	d303      	bcc.n	1a000da2 <delayRead+0x3a>
         delay->running = 0;
1a000d9a:	2300      	movs	r3, #0
1a000d9c:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a000d9e:	2501      	movs	r5, #1
1a000da0:	e7ec      	b.n	1a000d7c <delayRead+0x14>
   bool_t timeArrived = 0;
1a000da2:	2500      	movs	r5, #0
1a000da4:	e7ea      	b.n	1a000d7c <delayRead+0x14>
1a000da6:	Address 0x1a000da6 is out of bounds.


1a000da8 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a000da8:	2301      	movs	r3, #1
1a000daa:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a000dae:	4b01      	ldr	r3, [pc, #4]	; (1a000db4 <clearInterrupt+0xc>)
1a000db0:	6258      	str	r0, [r3, #36]	; 0x24
}
1a000db2:	4770      	bx	lr
1a000db4:	40087000 	.word	0x40087000

1a000db8 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a000db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a000dba:	4b12      	ldr	r3, [pc, #72]	; (1a000e04 <serveInterrupt+0x4c>)
1a000dbc:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a000dbe:	4b12      	ldr	r3, [pc, #72]	; (1a000e08 <serveInterrupt+0x50>)
1a000dc0:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a000dc2:	2301      	movs	r3, #1
1a000dc4:	4083      	lsls	r3, r0
1a000dc6:	420b      	tst	r3, r1
1a000dc8:	d00c      	beq.n	1a000de4 <serveInterrupt+0x2c>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a000dca:	4910      	ldr	r1, [pc, #64]	; (1a000e0c <serveInterrupt+0x54>)
1a000dcc:	688c      	ldr	r4, [r1, #8]
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly

      /* Save actual timer count in echoRiseTime */
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a000dce:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a000dd2:	00d1      	lsls	r1, r2, #3
1a000dd4:	4a0e      	ldr	r2, [pc, #56]	; (1a000e10 <serveInterrupt+0x58>)
1a000dd6:	440a      	add	r2, r1
1a000dd8:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a000dda:	4a0b      	ldr	r2, [pc, #44]	; (1a000e08 <serveInterrupt+0x50>)
1a000ddc:	61d3      	str	r3, [r2, #28]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a000dde:	f7ff ffe3 	bl	1a000da8 <clearInterrupt>
}
1a000de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000de4:	4909      	ldr	r1, [pc, #36]	; (1a000e0c <serveInterrupt+0x54>)
1a000de6:	688e      	ldr	r6, [r1, #8]
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a000de8:	4d09      	ldr	r5, [pc, #36]	; (1a000e10 <serveInterrupt+0x58>)
1a000dea:	0051      	lsls	r1, r2, #1
1a000dec:	188f      	adds	r7, r1, r2
1a000dee:	00fc      	lsls	r4, r7, #3
1a000df0:	4627      	mov	r7, r4
1a000df2:	442c      	add	r4, r5
1a000df4:	60a6      	str	r6, [r4, #8]
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a000df6:	6864      	ldr	r4, [r4, #4]
1a000df8:	1b36      	subs	r6, r6, r4
1a000dfa:	443d      	add	r5, r7
1a000dfc:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a000dfe:	4a02      	ldr	r2, [pc, #8]	; (1a000e08 <serveInterrupt+0x50>)
1a000e00:	6213      	str	r3, [r2, #32]
1a000e02:	e7ec      	b.n	1a000dde <serveInterrupt+0x26>
1a000e04:	1a0031a8 	.word	0x1a0031a8
1a000e08:	40087000 	.word	0x40087000
1a000e0c:	40084000 	.word	0x40084000
1a000e10:	1000005c 	.word	0x1000005c

1a000e14 <GPIO0_IRQHandler>:
/*
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a000e14:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a000e16:	2000      	movs	r0, #0
1a000e18:	f7ff ffce 	bl	1a000db8 <serveInterrupt>
}
1a000e1c:	bd08      	pop	{r3, pc}

1a000e1e <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a000e1e:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a000e20:	2001      	movs	r0, #1
1a000e22:	f7ff ffc9 	bl	1a000db8 <serveInterrupt>
}
1a000e26:	bd08      	pop	{r3, pc}

1a000e28 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a000e28:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a000e2a:	2002      	movs	r0, #2
1a000e2c:	f7ff ffc4 	bl	1a000db8 <serveInterrupt>
}
1a000e30:	bd08      	pop	{r3, pc}
1a000e32:	Address 0x1a000e32 is out of bounds.


1a000e34 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000e34:	2300      	movs	r3, #0
1a000e36:	2b1c      	cmp	r3, #28
1a000e38:	d812      	bhi.n	1a000e60 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a000e3a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000e3c:	4a09      	ldr	r2, [pc, #36]	; (1a000e64 <Board_SetupMuxing+0x30>)
1a000e3e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000e42:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000e46:	784a      	ldrb	r2, [r1, #1]
1a000e48:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000e4a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000e4e:	4906      	ldr	r1, [pc, #24]	; (1a000e68 <Board_SetupMuxing+0x34>)
1a000e50:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000e54:	3301      	adds	r3, #1
1a000e56:	2b1c      	cmp	r3, #28
1a000e58:	d9f0      	bls.n	1a000e3c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000e5a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000e5e:	4770      	bx	lr
1a000e60:	4770      	bx	lr
1a000e62:	bf00      	nop
1a000e64:	1a0031b0 	.word	0x1a0031b0
1a000e68:	40086000 	.word	0x40086000

1a000e6c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000e6c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000e6e:	4a17      	ldr	r2, [pc, #92]	; (1a000ecc <Board_SetupClocking+0x60>)
1a000e70:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000e74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000e78:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000e7c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000e80:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000e84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000e88:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000e8c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000e90:	2201      	movs	r2, #1
1a000e92:	490f      	ldr	r1, [pc, #60]	; (1a000ed0 <Board_SetupClocking+0x64>)
1a000e94:	2006      	movs	r0, #6
1a000e96:	f000 fb75 	bl	1a001584 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000e9a:	2400      	movs	r4, #0
1a000e9c:	b14c      	cbz	r4, 1a000eb2 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000e9e:	4b0b      	ldr	r3, [pc, #44]	; (1a000ecc <Board_SetupClocking+0x60>)
1a000ea0:	685a      	ldr	r2, [r3, #4]
1a000ea2:	f022 020c 	bic.w	r2, r2, #12
1a000ea6:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000ea8:	685a      	ldr	r2, [r3, #4]
1a000eaa:	f042 0203 	orr.w	r2, r2, #3
1a000eae:	605a      	str	r2, [r3, #4]
}
1a000eb0:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000eb2:	4808      	ldr	r0, [pc, #32]	; (1a000ed4 <Board_SetupClocking+0x68>)
1a000eb4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000eb8:	2301      	movs	r3, #1
1a000eba:	788a      	ldrb	r2, [r1, #2]
1a000ebc:	7849      	ldrb	r1, [r1, #1]
1a000ebe:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000ec2:	f000 fe37 	bl	1a001b34 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000ec6:	3401      	adds	r4, #1
1a000ec8:	e7e8      	b.n	1a000e9c <Board_SetupClocking+0x30>
1a000eca:	bf00      	nop
1a000ecc:	40043000 	.word	0x40043000
1a000ed0:	0c28cb00 	.word	0x0c28cb00
1a000ed4:	1a0031ac 	.word	0x1a0031ac

1a000ed8 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000ed8:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000eda:	f7ff ffab 	bl	1a000e34 <Board_SetupMuxing>
    Board_SetupClocking();
1a000ede:	f7ff ffc5 	bl	1a000e6c <Board_SetupClocking>
}
1a000ee2:	bd08      	pop	{r3, pc}

1a000ee4 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000ee4:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a000ee6:	4a04      	ldr	r2, [pc, #16]	; (1a000ef8 <SystemInit+0x14>)
1a000ee8:	4b04      	ldr	r3, [pc, #16]	; (1a000efc <SystemInit+0x18>)
1a000eea:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a000eec:	f000 f9fc 	bl	1a0012e8 <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a000ef0:	f7ff fff2 	bl	1a000ed8 <Board_SystemInit>
}
1a000ef4:	bd08      	pop	{r3, pc}
1a000ef6:	bf00      	nop
1a000ef8:	1a000000 	.word	0x1a000000
1a000efc:	e000ed08 	.word	0xe000ed08

1a000f00 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000f00:	2309      	movs	r3, #9
1a000f02:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000f04:	f04f 30ff 	mov.w	r0, #4294967295
1a000f08:	4770      	bx	lr

1a000f0a <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000f0a:	2358      	movs	r3, #88	; 0x58
1a000f0c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000f0e:	f04f 30ff 	mov.w	r0, #4294967295
1a000f12:	4770      	bx	lr

1a000f14 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000f14:	2902      	cmp	r1, #2
1a000f16:	d904      	bls.n	1a000f22 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000f18:	2309      	movs	r3, #9
1a000f1a:	6003      	str	r3, [r0, #0]
       return -1;
1a000f1c:	f04f 30ff 	mov.w	r0, #4294967295
1a000f20:	4770      	bx	lr
       return 1;
1a000f22:	2001      	movs	r0, #1
   }
}
1a000f24:	4770      	bx	lr

1a000f26 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000f26:	2358      	movs	r3, #88	; 0x58
1a000f28:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000f2a:	f04f 30ff 	mov.w	r0, #4294967295
1a000f2e:	4770      	bx	lr

1a000f30 <_read_r>:
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t i = 0;
  char c = 0;
  switch (fd) {
1a000f32:	2902      	cmp	r1, #2
1a000f34:	d81c      	bhi.n	1a000f70 <_read_r+0x40>
1a000f36:	461d      	mov	r5, r3
1a000f38:	4617      	mov	r7, r2
1a000f3a:	4606      	mov	r6, r0
  size_t i = 0;
1a000f3c:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000f3e:	42ac      	cmp	r4, r5
1a000f40:	d211      	bcs.n	1a000f66 <_read_r+0x36>
         c = (char)Board_UARTGetChar();
1a000f42:	f000 f903 	bl	1a00114c <Board_UARTGetChar>
1a000f46:	b2c0      	uxtb	r0, r0
         if( c != 255 ){
1a000f48:	28ff      	cmp	r0, #255	; 0xff
1a000f4a:	d0f8      	beq.n	1a000f3e <_read_r+0xe>
            if( c != '\r' && c != '\n' ){
1a000f4c:	280d      	cmp	r0, #13
1a000f4e:	d004      	beq.n	1a000f5a <_read_r+0x2a>
1a000f50:	280a      	cmp	r0, #10
1a000f52:	d002      	beq.n	1a000f5a <_read_r+0x2a>
               ((char*) b)[i] = c;
1a000f54:	5538      	strb	r0, [r7, r4]
               i++;
1a000f56:	3401      	adds	r4, #1
1a000f58:	e7f1      	b.n	1a000f3e <_read_r+0xe>
            }else{
               ((char*) b)[i] = c;
1a000f5a:	5538      	strb	r0, [r7, r4]
               i++;
1a000f5c:	3401      	adds	r4, #1
               c = (char)Board_UARTGetChar(); // read anotherone to prevent \r\n
1a000f5e:	f000 f8f5 	bl	1a00114c <Board_UARTGetChar>
               return i;
1a000f62:	4620      	mov	r0, r4
1a000f64:	e003      	b.n	1a000f6e <_read_r+0x3e>
            }
         }
      }
      SET_ERR(ENODEV);
1a000f66:	2313      	movs	r3, #19
1a000f68:	6033      	str	r3, [r6, #0]
      return -1;
1a000f6a:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_ERR(ENODEV);
1a000f70:	2313      	movs	r3, #19
1a000f72:	6003      	str	r3, [r0, #0]
      return -1;
1a000f74:	f04f 30ff 	mov.w	r0, #4294967295
1a000f78:	e7f9      	b.n	1a000f6e <_read_r+0x3e>
1a000f7a:	Address 0x1a000f7a is out of bounds.


1a000f7c <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000f7c:	4b05      	ldr	r3, [pc, #20]	; (1a000f94 <_sbrk_r+0x18>)
1a000f7e:	681b      	ldr	r3, [r3, #0]
1a000f80:	b123      	cbz	r3, 1a000f8c <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000f82:	4b04      	ldr	r3, [pc, #16]	; (1a000f94 <_sbrk_r+0x18>)
1a000f84:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000f86:	4401      	add	r1, r0
1a000f88:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000f8a:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000f8c:	4b01      	ldr	r3, [pc, #4]	; (1a000f94 <_sbrk_r+0x18>)
1a000f8e:	4a02      	ldr	r2, [pc, #8]	; (1a000f98 <_sbrk_r+0x1c>)
1a000f90:	601a      	str	r2, [r3, #0]
1a000f92:	e7f6      	b.n	1a000f82 <_sbrk_r+0x6>
1a000f94:	10000168 	.word	0x10000168
1a000f98:	1000019c 	.word	0x1000019c

1a000f9c <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000f9c:	2902      	cmp	r1, #2
1a000f9e:	d80c      	bhi.n	1a000fba <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000fa0:	b570      	push	{r4, r5, r6, lr}
1a000fa2:	461d      	mov	r5, r3
1a000fa4:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000fa6:	2400      	movs	r4, #0
1a000fa8:	42ac      	cmp	r4, r5
1a000faa:	d204      	bcs.n	1a000fb6 <_write_r+0x1a>
           Board_UARTPutChar(((char*) b)[i]);
1a000fac:	5d30      	ldrb	r0, [r6, r4]
1a000fae:	f000 f8c3 	bl	1a001138 <Board_UARTPutChar>
       for (i = 0; i < n; i++)
1a000fb2:	3401      	adds	r4, #1
1a000fb4:	e7f8      	b.n	1a000fa8 <_write_r+0xc>
       return n;
1a000fb6:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000fb8:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000fba:	2313      	movs	r3, #19
1a000fbc:	6003      	str	r3, [r0, #0]
       return -1;
1a000fbe:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000fc2:	4770      	bx	lr

1a000fc4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000fc4:	2200      	movs	r2, #0
1a000fc6:	2a05      	cmp	r2, #5
1a000fc8:	d819      	bhi.n	1a000ffe <Board_LED_Init+0x3a>
{
1a000fca:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000fcc:	490c      	ldr	r1, [pc, #48]	; (1a001000 <Board_LED_Init+0x3c>)
1a000fce:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000fd2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000fd6:	784c      	ldrb	r4, [r1, #1]
	pGPIO->DIR[port] |= 1UL << pin;
1a000fd8:	4b0a      	ldr	r3, [pc, #40]	; (1a001004 <Board_LED_Init+0x40>)
1a000fda:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000fde:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000fe2:	2001      	movs	r0, #1
1a000fe4:	40a0      	lsls	r0, r4
1a000fe6:	4301      	orrs	r1, r0
1a000fe8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000fec:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000ff0:	2100      	movs	r1, #0
1a000ff2:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000ff4:	3201      	adds	r2, #1
1a000ff6:	2a05      	cmp	r2, #5
1a000ff8:	d9e8      	bls.n	1a000fcc <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a000ffa:	bc70      	pop	{r4, r5, r6}
1a000ffc:	4770      	bx	lr
1a000ffe:	4770      	bx	lr
1a001000:	1a003230 	.word	0x1a003230
1a001004:	400f4000 	.word	0x400f4000

1a001008 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001008:	2300      	movs	r3, #0
1a00100a:	2b03      	cmp	r3, #3
1a00100c:	d816      	bhi.n	1a00103c <Board_TEC_Init+0x34>
{
1a00100e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001010:	490b      	ldr	r1, [pc, #44]	; (1a001040 <Board_TEC_Init+0x38>)
1a001012:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001016:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00101a:	784d      	ldrb	r5, [r1, #1]
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00101c:	4c09      	ldr	r4, [pc, #36]	; (1a001044 <Board_TEC_Init+0x3c>)
1a00101e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001022:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001026:	2001      	movs	r0, #1
1a001028:	40a8      	lsls	r0, r5
1a00102a:	ea21 0100 	bic.w	r1, r1, r0
1a00102e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001032:	3301      	adds	r3, #1
1a001034:	2b03      	cmp	r3, #3
1a001036:	d9eb      	bls.n	1a001010 <Board_TEC_Init+0x8>
    }
}
1a001038:	bc30      	pop	{r4, r5}
1a00103a:	4770      	bx	lr
1a00103c:	4770      	bx	lr
1a00103e:	bf00      	nop
1a001040:	1a003228 	.word	0x1a003228
1a001044:	400f4000 	.word	0x400f4000

1a001048 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001048:	2300      	movs	r3, #0
1a00104a:	2b08      	cmp	r3, #8
1a00104c:	d816      	bhi.n	1a00107c <Board_GPIO_Init+0x34>
{
1a00104e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001050:	490b      	ldr	r1, [pc, #44]	; (1a001080 <Board_GPIO_Init+0x38>)
1a001052:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001056:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00105a:	784d      	ldrb	r5, [r1, #1]
1a00105c:	4c09      	ldr	r4, [pc, #36]	; (1a001084 <Board_GPIO_Init+0x3c>)
1a00105e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001062:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001066:	2001      	movs	r0, #1
1a001068:	40a8      	lsls	r0, r5
1a00106a:	ea21 0100 	bic.w	r1, r1, r0
1a00106e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001072:	3301      	adds	r3, #1
1a001074:	2b08      	cmp	r3, #8
1a001076:	d9eb      	bls.n	1a001050 <Board_GPIO_Init+0x8>
    }
}
1a001078:	bc30      	pop	{r4, r5}
1a00107a:	4770      	bx	lr
1a00107c:	4770      	bx	lr
1a00107e:	bf00      	nop
1a001080:	1a00323c 	.word	0x1a00323c
1a001084:	400f4000 	.word	0x400f4000

1a001088 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a001088:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a00108a:	4c0b      	ldr	r4, [pc, #44]	; (1a0010b8 <Board_SPI_Init+0x30>)
1a00108c:	4620      	mov	r0, r4
1a00108e:	f000 f8bf 	bl	1a001210 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001092:	6863      	ldr	r3, [r4, #4]
1a001094:	f023 0304 	bic.w	r3, r3, #4
1a001098:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00109a:	6823      	ldr	r3, [r4, #0]
1a00109c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0010a0:	f043 0307 	orr.w	r3, r3, #7
1a0010a4:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0010a6:	4905      	ldr	r1, [pc, #20]	; (1a0010bc <Board_SPI_Init+0x34>)
1a0010a8:	4620      	mov	r0, r4
1a0010aa:	f000 f892 	bl	1a0011d2 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0010ae:	6863      	ldr	r3, [r4, #4]
1a0010b0:	f043 0302 	orr.w	r3, r3, #2
1a0010b4:	6063      	str	r3, [r4, #4]
    Chip_SSP_Enable(LPC_SSP1);
}
1a0010b6:	bd10      	pop	{r4, pc}
1a0010b8:	400c5000 	.word	0x400c5000
1a0010bc:	000186a0 	.word	0x000186a0

1a0010c0 <Board_I2C_Init>:
{
1a0010c0:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a0010c2:	2000      	movs	r0, #0
1a0010c4:	f000 fa30 	bl	1a001528 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0010c8:	4b04      	ldr	r3, [pc, #16]	; (1a0010dc <Board_I2C_Init+0x1c>)
1a0010ca:	f640 0208 	movw	r2, #2056	; 0x808
1a0010ce:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0010d2:	4903      	ldr	r1, [pc, #12]	; (1a0010e0 <Board_I2C_Init+0x20>)
1a0010d4:	2000      	movs	r0, #0
1a0010d6:	f000 fa39 	bl	1a00154c <Chip_I2C_SetClockRate>
}
1a0010da:	bd08      	pop	{r3, pc}
1a0010dc:	40086000 	.word	0x40086000
1a0010e0:	000f4240 	.word	0x000f4240

1a0010e4 <Board_ADC_Init>:


static void Board_ADC_Init()
{
1a0010e4:	b510      	push	{r4, lr}
1a0010e6:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a0010e8:	4c08      	ldr	r4, [pc, #32]	; (1a00110c <Board_ADC_Init+0x28>)
1a0010ea:	4669      	mov	r1, sp
1a0010ec:	4620      	mov	r0, r4
1a0010ee:	f000 f95b 	bl	1a0013a8 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0010f2:	4a07      	ldr	r2, [pc, #28]	; (1a001110 <Board_ADC_Init+0x2c>)
1a0010f4:	4669      	mov	r1, sp
1a0010f6:	4620      	mov	r0, r4
1a0010f8:	f000 f9c1 	bl	1a00147e <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0010fc:	2200      	movs	r2, #0
1a0010fe:	4669      	mov	r1, sp
1a001100:	4620      	mov	r0, r4
1a001102:	f000 f9d5 	bl	1a0014b0 <Chip_ADC_SetResolution>
}
1a001106:	b002      	add	sp, #8
1a001108:	bd10      	pop	{r4, pc}
1a00110a:	bf00      	nop
1a00110c:	400e3000 	.word	0x400e3000
1a001110:	00061a80 	.word	0x00061a80

1a001114 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a001114:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a001116:	4c07      	ldr	r4, [pc, #28]	; (1a001134 <Board_Debug_Init+0x20>)
1a001118:	4620      	mov	r0, r4
1a00111a:	f000 fddf 	bl	1a001cdc <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00111e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001122:	4620      	mov	r0, r4
1a001124:	f000 fe04 	bl	1a001d30 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a001128:	2303      	movs	r3, #3
1a00112a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00112c:	2301      	movs	r3, #1
1a00112e:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a001130:	bd10      	pop	{r4, pc}
1a001132:	bf00      	nop
1a001134:	400c1000 	.word	0x400c1000

1a001138 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a001138:	4b03      	ldr	r3, [pc, #12]	; (1a001148 <Board_UARTPutChar+0x10>)
1a00113a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
    while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00113c:	f013 0f20 	tst.w	r3, #32
1a001140:	d0fa      	beq.n	1a001138 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a001142:	4b01      	ldr	r3, [pc, #4]	; (1a001148 <Board_UARTPutChar+0x10>)
1a001144:	6018      	str	r0, [r3, #0]
    Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a001146:	4770      	bx	lr
1a001148:	400c1000 	.word	0x400c1000

1a00114c <Board_UARTGetChar>:
	return pUART->LSR;
1a00114c:	4b05      	ldr	r3, [pc, #20]	; (1a001164 <Board_UARTGetChar+0x18>)
1a00114e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
    if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a001150:	f013 0f01 	tst.w	r3, #1
1a001154:	d003      	beq.n	1a00115e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001156:	4b03      	ldr	r3, [pc, #12]	; (1a001164 <Board_UARTGetChar+0x18>)
1a001158:	6818      	ldr	r0, [r3, #0]
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00115a:	b2c0      	uxtb	r0, r0
1a00115c:	4770      	bx	lr
    }
    return EOF;
1a00115e:	f04f 30ff 	mov.w	r0, #4294967295
}
1a001162:	4770      	bx	lr
1a001164:	400c1000 	.word	0x400c1000

1a001168 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a001168:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00116a:	f7ff ffd3 	bl	1a001114 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00116e:	4808      	ldr	r0, [pc, #32]	; (1a001190 <Board_Init+0x28>)
1a001170:	f000 f8b1 	bl	1a0012d6 <Chip_GPIO_Init>

   Board_LED_Init();
1a001174:	f7ff ff26 	bl	1a000fc4 <Board_LED_Init>
   Board_TEC_Init();
1a001178:	f7ff ff46 	bl	1a001008 <Board_TEC_Init>
   Board_SPI_Init();
1a00117c:	f7ff ff84 	bl	1a001088 <Board_SPI_Init>
   Board_GPIO_Init();
1a001180:	f7ff ff62 	bl	1a001048 <Board_GPIO_Init>
   Board_I2C_Init();
1a001184:	f7ff ff9c 	bl	1a0010c0 <Board_I2C_Init>
   Board_ADC_Init();
1a001188:	f7ff ffac 	bl	1a0010e4 <Board_ADC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a00118c:	bd08      	pop	{r3, pc}
1a00118e:	bf00      	nop
1a001190:	400f4000 	.word	0x400f4000

1a001194 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001194:	4b03      	ldr	r3, [pc, #12]	; (1a0011a4 <Chip_SSP_GetClockIndex+0x10>)
1a001196:	4298      	cmp	r0, r3
1a001198:	d001      	beq.n	1a00119e <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00119a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a00119c:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a00119e:	20a5      	movs	r0, #165	; 0xa5
1a0011a0:	4770      	bx	lr
1a0011a2:	bf00      	nop
1a0011a4:	400c5000 	.word	0x400c5000

1a0011a8 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0011a8:	4b04      	ldr	r3, [pc, #16]	; (1a0011bc <Chip_SSP_GetPeriphClockIndex+0x14>)
1a0011aa:	4298      	cmp	r0, r3
1a0011ac:	d002      	beq.n	1a0011b4 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0011ae:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0011b2:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a0011b4:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0011b8:	4770      	bx	lr
1a0011ba:	bf00      	nop
1a0011bc:	400c5000 	.word	0x400c5000

1a0011c0 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0011c0:	6803      	ldr	r3, [r0, #0]
1a0011c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0011c6:	0209      	lsls	r1, r1, #8
1a0011c8:	b289      	uxth	r1, r1
1a0011ca:	4319      	orrs	r1, r3
1a0011cc:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a0011ce:	6102      	str	r2, [r0, #16]
}
1a0011d0:	4770      	bx	lr

1a0011d2 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0011d2:	b570      	push	{r4, r5, r6, lr}
1a0011d4:	4606      	mov	r6, r0
1a0011d6:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0011d8:	f7ff ffe6 	bl	1a0011a8 <Chip_SSP_GetPeriphClockIndex>
1a0011dc:	f000 fd42 	bl	1a001c64 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0011e0:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a0011e2:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a0011e6:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a0011e8:	e000      	b.n	1a0011ec <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0011ea:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a0011ec:	42ab      	cmp	r3, r5
1a0011ee:	d90b      	bls.n	1a001208 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0011f0:	1c4c      	adds	r4, r1, #1
1a0011f2:	fb02 f304 	mul.w	r3, r2, r4
1a0011f6:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0011fa:	429d      	cmp	r5, r3
1a0011fc:	d2f6      	bcs.n	1a0011ec <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a0011fe:	2cff      	cmp	r4, #255	; 0xff
1a001200:	d9f3      	bls.n	1a0011ea <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a001202:	3202      	adds	r2, #2
				cr0_div = 0;
1a001204:	2100      	movs	r1, #0
1a001206:	e7f1      	b.n	1a0011ec <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a001208:	4630      	mov	r0, r6
1a00120a:	f7ff ffd9 	bl	1a0011c0 <Chip_SSP_SetClockRate>
}
1a00120e:	bd70      	pop	{r4, r5, r6, pc}

1a001210 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001210:	b510      	push	{r4, lr}
1a001212:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001214:	f7ff ffbe 	bl	1a001194 <Chip_SSP_GetClockIndex>
1a001218:	f000 fcf0 	bl	1a001bfc <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00121c:	4620      	mov	r0, r4
1a00121e:	f7ff ffc3 	bl	1a0011a8 <Chip_SSP_GetPeriphClockIndex>
1a001222:	f000 fceb 	bl	1a001bfc <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001226:	6863      	ldr	r3, [r4, #4]
1a001228:	f023 0304 	bic.w	r3, r3, #4
1a00122c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00122e:	6823      	ldr	r3, [r4, #0]
1a001230:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001234:	f043 0307 	orr.w	r3, r3, #7
1a001238:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00123a:	4902      	ldr	r1, [pc, #8]	; (1a001244 <Chip_SSP_Init+0x34>)
1a00123c:	4620      	mov	r0, r4
1a00123e:	f7ff ffc8 	bl	1a0011d2 <Chip_SSP_SetBitRate>
}
1a001242:	bd10      	pop	{r4, pc}
1a001244:	000186a0 	.word	0x000186a0

1a001248 <Chip_SCTPWM_SetOutPin>:
 * Public functions
 ****************************************************************************/

/* Setup the OUTPUT pin corresponding to the PWM index */
void Chip_SCTPWM_SetOutPin(LPC_SCT_T *pSCT, uint8_t index, uint8_t pin)
{
1a001248:	b430      	push	{r4, r5}
	int ix = (int) index;
	pSCT->EVENT[ix].CTRL = index | (1 << 12);
1a00124a:	f441 5580 	orr.w	r5, r1, #4096	; 0x1000
1a00124e:	f101 0360 	add.w	r3, r1, #96	; 0x60
1a001252:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
1a001256:	6065      	str	r5, [r4, #4]
	pSCT->EVENT[ix].STATE = 1;
1a001258:	2401      	movs	r4, #1
1a00125a:	f840 4033 	str.w	r4, [r0, r3, lsl #3]
	pSCT->OUT[pin].SET = 1;
1a00125e:	f102 03a0 	add.w	r3, r2, #160	; 0xa0
1a001262:	f840 4033 	str.w	r4, [r0, r3, lsl #3]
	pSCT->OUT[pin].CLR = 1 << ix;
1a001266:	fa04 f101 	lsl.w	r1, r4, r1
1a00126a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
1a00126e:	6059      	str	r1, [r3, #4]

	/* Clear the output in-case of conflict */
	pSCT->RES = (pSCT->RES & ~(3 << (pin << 1))) | (0x01 << (pin << 1));
1a001270:	6d81      	ldr	r1, [r0, #88]	; 0x58
1a001272:	40a2      	lsls	r2, r4
1a001274:	2303      	movs	r3, #3
1a001276:	4093      	lsls	r3, r2
1a001278:	43db      	mvns	r3, r3
1a00127a:	4019      	ands	r1, r3
1a00127c:	4094      	lsls	r4, r2
1a00127e:	430c      	orrs	r4, r1
1a001280:	6584      	str	r4, [r0, #88]	; 0x58

	/* Set and Clear do not depend on direction */
	pSCT->OUTPUTDIRCTRL = (pSCT->OUTPUTDIRCTRL & ~(3 << (pin << 1)));
1a001282:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001284:	4013      	ands	r3, r2
1a001286:	6543      	str	r3, [r0, #84]	; 0x54
}
1a001288:	bc30      	pop	{r4, r5}
1a00128a:	4770      	bx	lr

1a00128c <Chip_SCTPWM_SetRate>:

/* Set the PWM frequency */
void Chip_SCTPWM_SetRate(LPC_SCT_T *pSCT, uint32_t freq)
{
1a00128c:	b538      	push	{r3, r4, r5, lr}
1a00128e:	4604      	mov	r4, r0
1a001290:	460d      	mov	r5, r1
	uint32_t rate;

	rate = Chip_Clock_GetRate(CLK_MX_SCT) / freq;;
1a001292:	206d      	movs	r0, #109	; 0x6d
1a001294:	f000 fce6 	bl	1a001c64 <Chip_Clock_GetRate>
1a001298:	fbb0 f0f5 	udiv	r0, r0, r5
	pSCT->CTRL_U |= value;
1a00129c:	6863      	ldr	r3, [r4, #4]
1a00129e:	f043 1304 	orr.w	r3, r3, #262148	; 0x40004
1a0012a2:	6063      	str	r3, [r4, #4]
1a0012a4:	6863      	ldr	r3, [r4, #4]
1a0012a6:	f043 1308 	orr.w	r3, r3, #524296	; 0x80008
1a0012aa:	6063      	str	r3, [r4, #4]

	/* Stop the SCT before configuration */
	Chip_SCTPWM_Stop(pSCT);

	/* Set MATCH0 for max limit */
	pSCT->REGMODE_L = 0;
1a0012ac:	2300      	movs	r3, #0
1a0012ae:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
	pSCT->REGMODE_H = 0;
1a0012b2:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
	pSCT->MATCH[n].U = value;
1a0012b6:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	pSCT->MATCHREL[n].U = value;
1a0012ba:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
	Chip_SCT_SetMatchCount(pSCT, SCT_MATCH_0, 0);
	Chip_SCT_SetMatchReload(pSCT, SCT_MATCH_0, rate);
	pSCT->EVENT[0].CTRL = 1 << 12;
1a0012be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
1a0012c2:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
	pSCT->EVENT[0].STATE = 1;
1a0012c6:	2301      	movs	r3, #1
1a0012c8:	f8c4 3300 	str.w	r3, [r4, #768]	; 0x300
	pSCT->LIMIT_L = 1;
1a0012cc:	8123      	strh	r3, [r4, #8]
	pSCT->CONFIG = value;
1a0012ce:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
1a0012d2:	6023      	str	r3, [r4, #0]

	/* Set SCT Counter to count 32-bits and reset to 0 after reaching MATCH0 */
	Chip_SCT_Config(pSCT, SCT_CONFIG_32BIT_COUNTER | SCT_CONFIG_AUTOLIMIT_L);
}
1a0012d4:	bd38      	pop	{r3, r4, r5, pc}

1a0012d6 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0012d6:	4770      	bx	lr

1a0012d8 <Chip_SCT_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize SCT */
void Chip_SCT_Init(LPC_SCT_T *pSCT)
{
1a0012d8:	b508      	push	{r3, lr}
	Chip_Clock_EnableOpts(CLK_MX_SCT, true, true, 1);
1a0012da:	2301      	movs	r3, #1
1a0012dc:	461a      	mov	r2, r3
1a0012de:	4619      	mov	r1, r3
1a0012e0:	206d      	movs	r0, #109	; 0x6d
1a0012e2:	f000 fc6d 	bl	1a001bc0 <Chip_Clock_EnableOpts>
}
1a0012e6:	bd08      	pop	{r3, pc}

1a0012e8 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a0012e8:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a0012ea:	4b0f      	ldr	r3, [pc, #60]	; (1a001328 <fpuInit+0x40>)
1a0012ec:	681b      	ldr	r3, [r3, #0]
1a0012ee:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a0012f0:	4b0e      	ldr	r3, [pc, #56]	; (1a00132c <fpuInit+0x44>)
1a0012f2:	681b      	ldr	r3, [r3, #0]
1a0012f4:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0012f6:	9a02      	ldr	r2, [sp, #8]
1a0012f8:	4b0d      	ldr	r3, [pc, #52]	; (1a001330 <fpuInit+0x48>)
1a0012fa:	429a      	cmp	r2, r3
1a0012fc:	d00c      	beq.n	1a001318 <fpuInit+0x30>
1a0012fe:	2300      	movs	r3, #0

	if (vfpPresent) {
1a001300:	b143      	cbz	r3, 1a001314 <fpuInit+0x2c>
		Cpacr = *regCpacr;
1a001302:	4a0c      	ldr	r2, [pc, #48]	; (1a001334 <fpuInit+0x4c>)
1a001304:	6813      	ldr	r3, [r2, #0]
1a001306:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a001308:	9b03      	ldr	r3, [sp, #12]
1a00130a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00130e:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a001310:	9b03      	ldr	r3, [sp, #12]
1a001312:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a001314:	b004      	add	sp, #16
1a001316:	4770      	bx	lr
	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001318:	9a01      	ldr	r2, [sp, #4]
1a00131a:	4b07      	ldr	r3, [pc, #28]	; (1a001338 <fpuInit+0x50>)
1a00131c:	429a      	cmp	r2, r3
1a00131e:	d001      	beq.n	1a001324 <fpuInit+0x3c>
1a001320:	2300      	movs	r3, #0
1a001322:	e7ed      	b.n	1a001300 <fpuInit+0x18>
1a001324:	2301      	movs	r3, #1
1a001326:	e7eb      	b.n	1a001300 <fpuInit+0x18>
1a001328:	e000ef40 	.word	0xe000ef40
1a00132c:	e000ef44 	.word	0xe000ef44
1a001330:	10110021 	.word	0x10110021
1a001334:	e000ed88 	.word	0xe000ed88
1a001338:	11000011 	.word	0x11000011

1a00133c <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a00133c:	4b03      	ldr	r3, [pc, #12]	; (1a00134c <Chip_ADC_GetClockIndex+0x10>)
1a00133e:	4298      	cmp	r0, r3
1a001340:	d001      	beq.n	1a001346 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a001342:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a001344:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a001346:	2004      	movs	r0, #4
1a001348:	4770      	bx	lr
1a00134a:	bf00      	nop
1a00134c:	400e4000 	.word	0x400e4000

1a001350 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a001350:	b570      	push	{r4, r5, r6, lr}
1a001352:	460d      	mov	r5, r1
1a001354:	4614      	mov	r4, r2
1a001356:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a001358:	f7ff fff0 	bl	1a00133c <Chip_ADC_GetClockIndex>
1a00135c:	f000 fc82 	bl	1a001c64 <Chip_Clock_GetRate>
	if (burstMode) {
1a001360:	b155      	cbz	r5, 1a001378 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a001362:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a001366:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00136a:	0064      	lsls	r4, r4, #1
1a00136c:	fbb0 f0f4 	udiv	r0, r0, r4
1a001370:	b2c0      	uxtb	r0, r0
1a001372:	3801      	subs	r0, #1
	return div;
}
1a001374:	b2c0      	uxtb	r0, r0
1a001376:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a001378:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00137c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a001380:	e7f1      	b.n	1a001366 <getClkDiv+0x16>

1a001382 <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a001382:	6803      	ldr	r3, [r0, #0]
1a001384:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a001388:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a00138c:	6001      	str	r1, [r0, #0]
}
1a00138e:	4770      	bx	lr

1a001390 <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a001390:	3104      	adds	r1, #4
1a001392:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a001396:	2b00      	cmp	r3, #0
1a001398:	da04      	bge.n	1a0013a4 <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a00139a:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a00139e:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a0013a0:	2001      	movs	r0, #1
1a0013a2:	4770      	bx	lr
		return ERROR;
1a0013a4:	2000      	movs	r0, #0
}
1a0013a6:	4770      	bx	lr

1a0013a8 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0013a8:	b538      	push	{r3, r4, r5, lr}
1a0013aa:	4605      	mov	r5, r0
1a0013ac:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0013ae:	f7ff ffc5 	bl	1a00133c <Chip_ADC_GetClockIndex>
1a0013b2:	2301      	movs	r3, #1
1a0013b4:	461a      	mov	r2, r3
1a0013b6:	4619      	mov	r1, r3
1a0013b8:	f000 fc02 	bl	1a001bc0 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0013bc:	2100      	movs	r1, #0
1a0013be:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0013c0:	4a08      	ldr	r2, [pc, #32]	; (1a0013e4 <Chip_ADC_Init+0x3c>)
1a0013c2:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0013c4:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0013c6:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0013c8:	230b      	movs	r3, #11
1a0013ca:	4628      	mov	r0, r5
1a0013cc:	f7ff ffc0 	bl	1a001350 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0013d0:	0200      	lsls	r0, r0, #8
1a0013d2:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0013d6:	7920      	ldrb	r0, [r4, #4]
1a0013d8:	0440      	lsls	r0, r0, #17
1a0013da:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0013de:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0013e0:	6028      	str	r0, [r5, #0]
}
1a0013e2:	bd38      	pop	{r3, r4, r5, pc}
1a0013e4:	00061a80 	.word	0x00061a80

1a0013e8 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a0013e8:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a0013ea:	f44f 7280 	mov.w	r2, #256	; 0x100
1a0013ee:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a0013f0:	2200      	movs	r2, #0
1a0013f2:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a0013f4:	f7ff ffa2 	bl	1a00133c <Chip_ADC_GetClockIndex>
1a0013f8:	f000 fc1a 	bl	1a001c30 <Chip_Clock_Disable>
}
1a0013fc:	bd08      	pop	{r3, pc}

1a0013fe <Chip_ADC_ReadValue>:

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a0013fe:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a001400:	f7ff ffc6 	bl	1a001390 <readAdcVal>
}
1a001404:	bd08      	pop	{r3, pc}

1a001406 <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a001406:	2a01      	cmp	r2, #1
1a001408:	d00a      	beq.n	1a001420 <Chip_ADC_ReadStatus+0x1a>
1a00140a:	b11a      	cbz	r2, 1a001414 <Chip_ADC_ReadStatus+0xe>
1a00140c:	2a02      	cmp	r2, #2
1a00140e:	d00f      	beq.n	1a001430 <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a001410:	2000      	movs	r0, #0
1a001412:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a001414:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001416:	40c8      	lsrs	r0, r1
1a001418:	f000 0001 	and.w	r0, r0, #1
1a00141c:	b2c0      	uxtb	r0, r0
1a00141e:	4770      	bx	lr
		channel += 8;
1a001420:	3108      	adds	r1, #8
1a001422:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a001424:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001426:	40c8      	lsrs	r0, r1
1a001428:	f000 0001 	and.w	r0, r0, #1
1a00142c:	b2c0      	uxtb	r0, r0
1a00142e:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a001430:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a001432:	0c1b      	lsrs	r3, r3, #16
1a001434:	bf14      	ite	ne
1a001436:	2001      	movne	r0, #1
1a001438:	2000      	moveq	r0, #0
}
1a00143a:	4770      	bx	lr

1a00143c <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a00143c:	2a01      	cmp	r2, #1
1a00143e:	d006      	beq.n	1a00144e <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a001440:	68c3      	ldr	r3, [r0, #12]
1a001442:	2201      	movs	r2, #1
1a001444:	408a      	lsls	r2, r1
1a001446:	ea23 0302 	bic.w	r3, r3, r2
1a00144a:	60c3      	str	r3, [r0, #12]
1a00144c:	4770      	bx	lr
{
1a00144e:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a001450:	68c4      	ldr	r4, [r0, #12]
1a001452:	408a      	lsls	r2, r1
1a001454:	4314      	orrs	r4, r2
1a001456:	60c4      	str	r4, [r0, #12]
	}
}
1a001458:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00145c:	4770      	bx	lr

1a00145e <Chip_ADC_SetStartMode>:

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a00145e:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a001460:	2901      	cmp	r1, #1
1a001462:	d904      	bls.n	1a00146e <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a001464:	b132      	cbz	r2, 1a001474 <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
1a001466:	6803      	ldr	r3, [r0, #0]
1a001468:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a00146c:	6003      	str	r3, [r0, #0]
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a00146e:	f7ff ff88 	bl	1a001382 <setStartMode>
}
1a001472:	bd08      	pop	{r3, pc}
			pADC->CR &= ~ADC_CR_EDGE;
1a001474:	6803      	ldr	r3, [r0, #0]
1a001476:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a00147a:	6003      	str	r3, [r0, #0]
1a00147c:	e7f7      	b.n	1a00146e <Chip_ADC_SetStartMode+0x10>

1a00147e <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a00147e:	b570      	push	{r4, r5, r6, lr}
1a001480:	4605      	mov	r5, r0
1a001482:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a001484:	6804      	ldr	r4, [r0, #0]
1a001486:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00148a:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a00148e:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a001490:	790b      	ldrb	r3, [r1, #4]
1a001492:	f1c3 030b 	rsb	r3, r3, #11
1a001496:	b2db      	uxtb	r3, r3
1a001498:	7949      	ldrb	r1, [r1, #5]
1a00149a:	f7ff ff59 	bl	1a001350 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a00149e:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0014a2:	7933      	ldrb	r3, [r6, #4]
1a0014a4:	045b      	lsls	r3, r3, #17
1a0014a6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0014aa:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a0014ac:	602b      	str	r3, [r5, #0]
}
1a0014ae:	bd70      	pop	{r4, r5, r6, pc}

1a0014b0 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a0014b0:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a0014b2:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a0014b4:	680a      	ldr	r2, [r1, #0]
1a0014b6:	f7ff ffe2 	bl	1a00147e <Chip_ADC_SetSampleRate>
}
1a0014ba:	bd08      	pop	{r3, pc}

1a0014bc <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a0014bc:	2a01      	cmp	r2, #1
1a0014be:	d00a      	beq.n	1a0014d6 <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a0014c0:	6802      	ldr	r2, [r0, #0]
1a0014c2:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a0014c6:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a0014c8:	6803      	ldr	r3, [r0, #0]
1a0014ca:	2201      	movs	r2, #1
1a0014cc:	408a      	lsls	r2, r1
1a0014ce:	ea23 0302 	bic.w	r3, r3, r2
1a0014d2:	6003      	str	r3, [r0, #0]
1a0014d4:	4770      	bx	lr
{
1a0014d6:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a0014d8:	6804      	ldr	r4, [r0, #0]
1a0014da:	408a      	lsls	r2, r1
1a0014dc:	4314      	orrs	r4, r2
1a0014de:	6004      	str	r4, [r0, #0]
	}
}
1a0014e0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0014e4:	4770      	bx	lr

1a0014e6 <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a0014e6:	b538      	push	{r3, r4, r5, lr}
1a0014e8:	4604      	mov	r4, r0
1a0014ea:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a0014ec:	2100      	movs	r1, #0
1a0014ee:	f7ff ff48 	bl	1a001382 <setStartMode>
	
    if (NewState == DISABLE) {
1a0014f2:	b925      	cbnz	r5, 1a0014fe <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a0014f4:	6823      	ldr	r3, [r4, #0]
1a0014f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a0014fa:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a0014fc:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a0014fe:	6823      	ldr	r3, [r4, #0]
1a001500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a001504:	6023      	str	r3, [r4, #0]
}
1a001506:	e7f9      	b.n	1a0014fc <Chip_ADC_SetBurstCmd+0x16>

1a001508 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a001508:	2901      	cmp	r1, #1
1a00150a:	d109      	bne.n	1a001520 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a00150c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001510:	0082      	lsls	r2, r0, #2
1a001512:	4b04      	ldr	r3, [pc, #16]	; (1a001524 <Chip_I2C_EventHandler+0x1c>)
1a001514:	4413      	add	r3, r2
1a001516:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a001518:	7d13      	ldrb	r3, [r2, #20]
1a00151a:	b2db      	uxtb	r3, r3
1a00151c:	2b04      	cmp	r3, #4
1a00151e:	d0fb      	beq.n	1a001518 <Chip_I2C_EventHandler+0x10>
}
1a001520:	4770      	bx	lr
1a001522:	bf00      	nop
1a001524:	100000a4 	.word	0x100000a4

1a001528 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a001528:	b570      	push	{r4, r5, r6, lr}
1a00152a:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a00152c:	4e06      	ldr	r6, [pc, #24]	; (1a001548 <Chip_I2C_Init+0x20>)
1a00152e:	00c4      	lsls	r4, r0, #3
1a001530:	1a22      	subs	r2, r4, r0
1a001532:	0093      	lsls	r3, r2, #2
1a001534:	4433      	add	r3, r6
1a001536:	8898      	ldrh	r0, [r3, #4]
1a001538:	f000 fb60 	bl	1a001bfc <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00153c:	1b64      	subs	r4, r4, r5
1a00153e:	00a3      	lsls	r3, r4, #2
1a001540:	58f3      	ldr	r3, [r6, r3]
1a001542:	226c      	movs	r2, #108	; 0x6c
1a001544:	619a      	str	r2, [r3, #24]
}
1a001546:	bd70      	pop	{r4, r5, r6, pc}
1a001548:	100000a4 	.word	0x100000a4

1a00154c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a00154c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001550:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001552:	4e0b      	ldr	r6, [pc, #44]	; (1a001580 <Chip_I2C_SetClockRate+0x34>)
1a001554:	00c5      	lsls	r5, r0, #3
1a001556:	1a2b      	subs	r3, r5, r0
1a001558:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a00155c:	eb06 0308 	add.w	r3, r6, r8
1a001560:	8898      	ldrh	r0, [r3, #4]
1a001562:	f000 fb7f 	bl	1a001c64 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a001566:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00156a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00156e:	0842      	lsrs	r2, r0, #1
1a001570:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001572:	f856 3008 	ldr.w	r3, [r6, r8]
1a001576:	691a      	ldr	r2, [r3, #16]
1a001578:	1a80      	subs	r0, r0, r2
1a00157a:	6158      	str	r0, [r3, #20]
}
1a00157c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001580:	100000a4 	.word	0x100000a4

1a001584 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001584:	b570      	push	{r4, r5, r6, lr}
1a001586:	b08a      	sub	sp, #40	; 0x28
1a001588:	4605      	mov	r5, r0
1a00158a:	460e      	mov	r6, r1
1a00158c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a00158e:	f242 7310 	movw	r3, #10000	; 0x2710
1a001592:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001594:	2806      	cmp	r0, #6
1a001596:	d018      	beq.n	1a0015ca <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001598:	2300      	movs	r3, #0
1a00159a:	2201      	movs	r2, #1
1a00159c:	4629      	mov	r1, r5
1a00159e:	2004      	movs	r0, #4
1a0015a0:	f000 fac8 	bl	1a001b34 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0015a4:	4a4a      	ldr	r2, [pc, #296]	; (1a0016d0 <Chip_SetupCoreClock+0x14c>)
1a0015a6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0015a8:	f043 0301 	orr.w	r3, r3, #1
1a0015ac:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0015ae:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0015b2:	a901      	add	r1, sp, #4
1a0015b4:	4630      	mov	r0, r6
1a0015b6:	f000 fa35 	bl	1a001a24 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0015ba:	4b46      	ldr	r3, [pc, #280]	; (1a0016d4 <Chip_SetupCoreClock+0x150>)
1a0015bc:	429e      	cmp	r6, r3
1a0015be:	d916      	bls.n	1a0015ee <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0015c0:	9b01      	ldr	r3, [sp, #4]
1a0015c2:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0015c6:	d003      	beq.n	1a0015d0 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a0015c8:	e7fe      	b.n	1a0015c8 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0015ca:	f000 f98d 	bl	1a0018e8 <Chip_Clock_EnableCrystal>
1a0015ce:	e7e3      	b.n	1a001598 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a0015d0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0015d4:	d005      	beq.n	1a0015e2 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0015d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0015da:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0015dc:	2500      	movs	r5, #0
			direct = 1;
1a0015de:	2601      	movs	r6, #1
1a0015e0:	e007      	b.n	1a0015f2 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0015e2:	9b04      	ldr	r3, [sp, #16]
1a0015e4:	3301      	adds	r3, #1
1a0015e6:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0015e8:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0015ea:	2600      	movs	r6, #0
1a0015ec:	e001      	b.n	1a0015f2 <Chip_SetupCoreClock+0x6e>
1a0015ee:	2500      	movs	r5, #0
1a0015f0:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0015f2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0015f6:	9b01      	ldr	r3, [sp, #4]
1a0015f8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0015fc:	9a05      	ldr	r2, [sp, #20]
1a0015fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001602:	9a03      	ldr	r2, [sp, #12]
1a001604:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001608:	9a04      	ldr	r2, [sp, #16]
1a00160a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00160e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001612:	4a2f      	ldr	r2, [pc, #188]	; (1a0016d0 <Chip_SetupCoreClock+0x14c>)
1a001614:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001616:	4b2e      	ldr	r3, [pc, #184]	; (1a0016d0 <Chip_SetupCoreClock+0x14c>)
1a001618:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00161a:	f013 0f01 	tst.w	r3, #1
1a00161e:	d0fa      	beq.n	1a001616 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001620:	2300      	movs	r3, #0
1a001622:	2201      	movs	r2, #1
1a001624:	2109      	movs	r1, #9
1a001626:	2004      	movs	r0, #4
1a001628:	f000 fa84 	bl	1a001b34 <Chip_Clock_SetBaseClock>

	if (direct) {
1a00162c:	b306      	cbz	r6, 1a001670 <Chip_SetupCoreClock+0xec>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00162e:	f242 7310 	movw	r3, #10000	; 0x2710
1a001632:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001634:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001636:	1e5a      	subs	r2, r3, #1
1a001638:	9209      	str	r2, [sp, #36]	; 0x24
1a00163a:	2b00      	cmp	r3, #0
1a00163c:	d1fa      	bne.n	1a001634 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00163e:	9b01      	ldr	r3, [sp, #4]
1a001640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001644:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001646:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00164a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00164e:	9a05      	ldr	r2, [sp, #20]
1a001650:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001654:	9a03      	ldr	r2, [sp, #12]
1a001656:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00165a:	9a04      	ldr	r2, [sp, #16]
1a00165c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001660:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001664:	4a1a      	ldr	r2, [pc, #104]	; (1a0016d0 <Chip_SetupCoreClock+0x14c>)
1a001666:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001668:	2c00      	cmp	r4, #0
1a00166a:	d12e      	bne.n	1a0016ca <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a00166c:	b00a      	add	sp, #40	; 0x28
1a00166e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a001670:	2d00      	cmp	r5, #0
1a001672:	d0f9      	beq.n	1a001668 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001674:	f242 7310 	movw	r3, #10000	; 0x2710
1a001678:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a00167a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00167c:	1e5a      	subs	r2, r3, #1
1a00167e:	9209      	str	r2, [sp, #36]	; 0x24
1a001680:	2b00      	cmp	r3, #0
1a001682:	d1fa      	bne.n	1a00167a <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a001684:	9b04      	ldr	r3, [sp, #16]
1a001686:	1e5a      	subs	r2, r3, #1
1a001688:	9204      	str	r2, [sp, #16]
1a00168a:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a00168e:	9b01      	ldr	r3, [sp, #4]
1a001690:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a001694:	9905      	ldr	r1, [sp, #20]
1a001696:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00169a:	9903      	ldr	r1, [sp, #12]
1a00169c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0016a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0016a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0016a8:	4a09      	ldr	r2, [pc, #36]	; (1a0016d0 <Chip_SetupCoreClock+0x14c>)
1a0016aa:	6453      	str	r3, [r2, #68]	; 0x44
1a0016ac:	e7dc      	b.n	1a001668 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0016ae:	480a      	ldr	r0, [pc, #40]	; (1a0016d8 <Chip_SetupCoreClock+0x154>)
1a0016b0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0016b4:	78cb      	ldrb	r3, [r1, #3]
1a0016b6:	788a      	ldrb	r2, [r1, #2]
1a0016b8:	7849      	ldrb	r1, [r1, #1]
1a0016ba:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0016be:	f000 fa39 	bl	1a001b34 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0016c2:	3401      	adds	r4, #1
1a0016c4:	2c11      	cmp	r4, #17
1a0016c6:	d9f2      	bls.n	1a0016ae <Chip_SetupCoreClock+0x12a>
1a0016c8:	e7d0      	b.n	1a00166c <Chip_SetupCoreClock+0xe8>
1a0016ca:	2400      	movs	r4, #0
1a0016cc:	e7fa      	b.n	1a0016c4 <Chip_SetupCoreClock+0x140>
1a0016ce:	bf00      	nop
1a0016d0:	40050000 	.word	0x40050000
1a0016d4:	068e7780 	.word	0x068e7780
1a0016d8:	1a003254 	.word	0x1a003254

1a0016dc <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0016dc:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0016de:	2069      	movs	r0, #105	; 0x69
1a0016e0:	f000 fac0 	bl	1a001c64 <Chip_Clock_GetRate>
1a0016e4:	4b01      	ldr	r3, [pc, #4]	; (1a0016ec <SystemCoreClockUpdate+0x10>)
1a0016e6:	6018      	str	r0, [r3, #0]
}
1a0016e8:	bd08      	pop	{r3, pc}
1a0016ea:	bf00      	nop
1a0016ec:	1000018c 	.word	0x1000018c

1a0016f0 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0016f0:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0016f2:	680b      	ldr	r3, [r1, #0]
1a0016f4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0016f8:	d002      	beq.n	1a001700 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0016fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0016fe:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a001700:	4607      	mov	r7, r0
1a001702:	2501      	movs	r5, #1
1a001704:	e03a      	b.n	1a00177c <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a001706:	694b      	ldr	r3, [r1, #20]
1a001708:	fb03 f302 	mul.w	r3, r3, r2
1a00170c:	fbb3 f3f5 	udiv	r3, r3, r5
1a001710:	e01c      	b.n	1a00174c <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a001712:	461c      	mov	r4, r3
	if (val < 0)
1a001714:	ebb0 0c04 	subs.w	ip, r0, r4
1a001718:	d427      	bmi.n	1a00176a <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a00171a:	4567      	cmp	r7, ip
1a00171c:	d906      	bls.n	1a00172c <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a00171e:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a001720:	1c77      	adds	r7, r6, #1
1a001722:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a001724:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a001726:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a001728:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a00172a:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a00172c:	3201      	adds	r2, #1
1a00172e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a001732:	dc1d      	bgt.n	1a001770 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a001734:	680c      	ldr	r4, [r1, #0]
1a001736:	f014 0f40 	tst.w	r4, #64	; 0x40
1a00173a:	d0e4      	beq.n	1a001706 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a00173c:	1c73      	adds	r3, r6, #1
1a00173e:	fa02 fc03 	lsl.w	ip, r2, r3
1a001742:	694b      	ldr	r3, [r1, #20]
1a001744:	fb03 f30c 	mul.w	r3, r3, ip
1a001748:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a00174c:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a001788 <pll_calc_divs+0x98>
1a001750:	4563      	cmp	r3, ip
1a001752:	d9eb      	bls.n	1a00172c <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a001754:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a00178c <pll_calc_divs+0x9c>
1a001758:	4563      	cmp	r3, ip
1a00175a:	d809      	bhi.n	1a001770 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a00175c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001760:	d1d7      	bne.n	1a001712 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a001762:	1c74      	adds	r4, r6, #1
1a001764:	fa23 f404 	lsr.w	r4, r3, r4
1a001768:	e7d4      	b.n	1a001714 <pll_calc_divs+0x24>
		return -val;
1a00176a:	f1cc 0c00 	rsb	ip, ip, #0
1a00176e:	e7d4      	b.n	1a00171a <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a001770:	3601      	adds	r6, #1
1a001772:	2e03      	cmp	r6, #3
1a001774:	dc01      	bgt.n	1a00177a <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a001776:	2201      	movs	r2, #1
1a001778:	e7d9      	b.n	1a00172e <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a00177a:	3501      	adds	r5, #1
1a00177c:	2d04      	cmp	r5, #4
1a00177e:	dc01      	bgt.n	1a001784 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a001780:	2600      	movs	r6, #0
1a001782:	e7f6      	b.n	1a001772 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a001784:	bcf0      	pop	{r4, r5, r6, r7}
1a001786:	4770      	bx	lr
1a001788:	094c5eff 	.word	0x094c5eff
1a00178c:	1312d000 	.word	0x1312d000

1a001790 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001790:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001792:	b099      	sub	sp, #100	; 0x64
1a001794:	4605      	mov	r5, r0
1a001796:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a001798:	225c      	movs	r2, #92	; 0x5c
1a00179a:	2100      	movs	r1, #0
1a00179c:	a801      	add	r0, sp, #4
1a00179e:	f000 fd1f 	bl	1a0021e0 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0017a2:	2380      	movs	r3, #128	; 0x80
1a0017a4:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0017a6:	6963      	ldr	r3, [r4, #20]
1a0017a8:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0017aa:	7923      	ldrb	r3, [r4, #4]
1a0017ac:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0017b0:	4669      	mov	r1, sp
1a0017b2:	4628      	mov	r0, r5
1a0017b4:	f7ff ff9c 	bl	1a0016f0 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0017b8:	9b06      	ldr	r3, [sp, #24]
1a0017ba:	42ab      	cmp	r3, r5
1a0017bc:	d027      	beq.n	1a00180e <pll_get_frac+0x7e>
	if (val < 0)
1a0017be:	1aeb      	subs	r3, r5, r3
1a0017c0:	d42e      	bmi.n	1a001820 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a0017c2:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0017c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0017c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0017ca:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0017cc:	6963      	ldr	r3, [r4, #20]
1a0017ce:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0017d0:	7923      	ldrb	r3, [r4, #4]
1a0017d2:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0017d6:	a910      	add	r1, sp, #64	; 0x40
1a0017d8:	4628      	mov	r0, r5
1a0017da:	f7ff ff89 	bl	1a0016f0 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0017de:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0017e0:	42ab      	cmp	r3, r5
1a0017e2:	d01f      	beq.n	1a001824 <pll_get_frac+0x94>
	if (val < 0)
1a0017e4:	1aeb      	subs	r3, r5, r3
1a0017e6:	d425      	bmi.n	1a001834 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0017e8:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0017ea:	4b2b      	ldr	r3, [pc, #172]	; (1a001898 <pll_get_frac+0x108>)
1a0017ec:	429d      	cmp	r5, r3
1a0017ee:	d923      	bls.n	1a001838 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0017f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a0017f2:	1aed      	subs	r5, r5, r3
1a0017f4:	d433      	bmi.n	1a00185e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0017f6:	42ae      	cmp	r6, r5
1a0017f8:	dc3b      	bgt.n	1a001872 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0017fa:	42be      	cmp	r6, r7
1a0017fc:	dc31      	bgt.n	1a001862 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0017fe:	466d      	mov	r5, sp
1a001800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001804:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001808:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00180c:	e006      	b.n	1a00181c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a00180e:	466d      	mov	r5, sp
1a001810:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001812:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001814:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001818:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a00181c:	b019      	add	sp, #100	; 0x64
1a00181e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a001820:	425b      	negs	r3, r3
1a001822:	e7ce      	b.n	1a0017c2 <pll_get_frac+0x32>
		*ppll = pll[2];
1a001824:	ad10      	add	r5, sp, #64	; 0x40
1a001826:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001828:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00182a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00182e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001832:	e7f3      	b.n	1a00181c <pll_get_frac+0x8c>
		return -val;
1a001834:	425b      	negs	r3, r3
1a001836:	e7d7      	b.n	1a0017e8 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a001838:	2340      	movs	r3, #64	; 0x40
1a00183a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a00183c:	6963      	ldr	r3, [r4, #20]
1a00183e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a001840:	a908      	add	r1, sp, #32
1a001842:	4628      	mov	r0, r5
1a001844:	f7ff ff54 	bl	1a0016f0 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00184a:	42ab      	cmp	r3, r5
1a00184c:	d1d0      	bne.n	1a0017f0 <pll_get_frac+0x60>
			*ppll = pll[1];
1a00184e:	ad08      	add	r5, sp, #32
1a001850:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001852:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001854:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001858:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a00185c:	e7de      	b.n	1a00181c <pll_get_frac+0x8c>
		return -val;
1a00185e:	426d      	negs	r5, r5
1a001860:	e7c9      	b.n	1a0017f6 <pll_get_frac+0x66>
			*ppll = pll[2];
1a001862:	ad10      	add	r5, sp, #64	; 0x40
1a001864:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001866:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001868:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00186c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001870:	e7d4      	b.n	1a00181c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a001872:	42af      	cmp	r7, r5
1a001874:	db07      	blt.n	1a001886 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a001876:	ad08      	add	r5, sp, #32
1a001878:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00187a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00187c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001880:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001884:	e7ca      	b.n	1a00181c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a001886:	ad10      	add	r5, sp, #64	; 0x40
1a001888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00188a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00188c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001890:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001894:	e7c2      	b.n	1a00181c <pll_get_frac+0x8c>
1a001896:	bf00      	nop
1a001898:	068e7780 	.word	0x068e7780

1a00189c <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a00189c:	b430      	push	{r4, r5}
1a00189e:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0018a0:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0018a2:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0018a4:	e000      	b.n	1a0018a8 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0018a6:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0018a8:	281c      	cmp	r0, #28
1a0018aa:	d118      	bne.n	1a0018de <Chip_Clock_FindBaseClock+0x42>
1a0018ac:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0018b0:	0051      	lsls	r1, r2, #1
1a0018b2:	4a0c      	ldr	r2, [pc, #48]	; (1a0018e4 <Chip_Clock_FindBaseClock+0x48>)
1a0018b4:	440a      	add	r2, r1
1a0018b6:	7914      	ldrb	r4, [r2, #4]
1a0018b8:	4284      	cmp	r4, r0
1a0018ba:	d010      	beq.n	1a0018de <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0018bc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0018c0:	004a      	lsls	r2, r1, #1
1a0018c2:	4908      	ldr	r1, [pc, #32]	; (1a0018e4 <Chip_Clock_FindBaseClock+0x48>)
1a0018c4:	5a8a      	ldrh	r2, [r1, r2]
1a0018c6:	42aa      	cmp	r2, r5
1a0018c8:	d8ed      	bhi.n	1a0018a6 <Chip_Clock_FindBaseClock+0xa>
1a0018ca:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0018ce:	0051      	lsls	r1, r2, #1
1a0018d0:	4a04      	ldr	r2, [pc, #16]	; (1a0018e4 <Chip_Clock_FindBaseClock+0x48>)
1a0018d2:	440a      	add	r2, r1
1a0018d4:	8852      	ldrh	r2, [r2, #2]
1a0018d6:	42aa      	cmp	r2, r5
1a0018d8:	d3e5      	bcc.n	1a0018a6 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a0018da:	4620      	mov	r0, r4
1a0018dc:	e7e4      	b.n	1a0018a8 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a0018de:	bc30      	pop	{r4, r5}
1a0018e0:	4770      	bx	lr
1a0018e2:	bf00      	nop
1a0018e4:	1a0032a8 	.word	0x1a0032a8

1a0018e8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0018e8:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0018ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0018ee:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0018f0:	4a0d      	ldr	r2, [pc, #52]	; (1a001928 <Chip_Clock_EnableCrystal+0x40>)
1a0018f2:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0018f4:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0018f8:	6992      	ldr	r2, [r2, #24]
1a0018fa:	428a      	cmp	r2, r1
1a0018fc:	d001      	beq.n	1a001902 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0018fe:	4a0a      	ldr	r2, [pc, #40]	; (1a001928 <Chip_Clock_EnableCrystal+0x40>)
1a001900:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a001902:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a001906:	4a09      	ldr	r2, [pc, #36]	; (1a00192c <Chip_Clock_EnableCrystal+0x44>)
1a001908:	6811      	ldr	r1, [r2, #0]
1a00190a:	4a09      	ldr	r2, [pc, #36]	; (1a001930 <Chip_Clock_EnableCrystal+0x48>)
1a00190c:	4291      	cmp	r1, r2
1a00190e:	d901      	bls.n	1a001914 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001910:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001914:	4a04      	ldr	r2, [pc, #16]	; (1a001928 <Chip_Clock_EnableCrystal+0x40>)
1a001916:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001918:	9b01      	ldr	r3, [sp, #4]
1a00191a:	1e5a      	subs	r2, r3, #1
1a00191c:	9201      	str	r2, [sp, #4]
1a00191e:	2b00      	cmp	r3, #0
1a001920:	d1fa      	bne.n	1a001918 <Chip_Clock_EnableCrystal+0x30>
}
1a001922:	b002      	add	sp, #8
1a001924:	4770      	bx	lr
1a001926:	bf00      	nop
1a001928:	40050000 	.word	0x40050000
1a00192c:	1a003250 	.word	0x1a003250
1a001930:	01312cff 	.word	0x01312cff

1a001934 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001934:	3012      	adds	r0, #18
1a001936:	4b05      	ldr	r3, [pc, #20]	; (1a00194c <Chip_Clock_GetDividerSource+0x18>)
1a001938:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a00193c:	f010 0f01 	tst.w	r0, #1
1a001940:	d102      	bne.n	1a001948 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001942:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001946:	4770      	bx	lr
		return CLKINPUT_PD;
1a001948:	2011      	movs	r0, #17
}
1a00194a:	4770      	bx	lr
1a00194c:	40050000 	.word	0x40050000

1a001950 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001950:	f100 0212 	add.w	r2, r0, #18
1a001954:	4b03      	ldr	r3, [pc, #12]	; (1a001964 <Chip_Clock_GetDividerDivisor+0x14>)
1a001956:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00195a:	4b03      	ldr	r3, [pc, #12]	; (1a001968 <Chip_Clock_GetDividerDivisor+0x18>)
1a00195c:	5c18      	ldrb	r0, [r3, r0]
}
1a00195e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a001962:	4770      	bx	lr
1a001964:	40050000 	.word	0x40050000
1a001968:	1a0032a0 	.word	0x1a0032a0

1a00196c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a00196c:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a00196e:	2810      	cmp	r0, #16
1a001970:	d80a      	bhi.n	1a001988 <Chip_Clock_GetClockInputHz+0x1c>
1a001972:	e8df f000 	tbb	[pc, r0]
1a001976:	0b44      	.short	0x0b44
1a001978:	0921180d 	.word	0x0921180d
1a00197c:	2d2a2724 	.word	0x2d2a2724
1a001980:	34300909 	.word	0x34300909
1a001984:	3c38      	.short	0x3c38
1a001986:	40          	.byte	0x40
1a001987:	00          	.byte	0x00
	uint32_t rate = 0;
1a001988:	2000      	movs	r0, #0
1a00198a:	e03a      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a00198c:	481e      	ldr	r0, [pc, #120]	; (1a001a08 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a00198e:	e038      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001990:	4b1e      	ldr	r3, [pc, #120]	; (1a001a0c <Chip_Clock_GetClockInputHz+0xa0>)
1a001992:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001996:	f003 0307 	and.w	r3, r3, #7
1a00199a:	2b04      	cmp	r3, #4
1a00199c:	d001      	beq.n	1a0019a2 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a00199e:	481c      	ldr	r0, [pc, #112]	; (1a001a10 <Chip_Clock_GetClockInputHz+0xa4>)
1a0019a0:	e02f      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a0019a2:	2000      	movs	r0, #0
1a0019a4:	e02d      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0019a6:	4b19      	ldr	r3, [pc, #100]	; (1a001a0c <Chip_Clock_GetClockInputHz+0xa0>)
1a0019a8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0019ac:	f003 0307 	and.w	r3, r3, #7
1a0019b0:	2b04      	cmp	r3, #4
1a0019b2:	d027      	beq.n	1a001a04 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0019b4:	4816      	ldr	r0, [pc, #88]	; (1a001a10 <Chip_Clock_GetClockInputHz+0xa4>)
1a0019b6:	e024      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0019b8:	4b16      	ldr	r3, [pc, #88]	; (1a001a14 <Chip_Clock_GetClockInputHz+0xa8>)
1a0019ba:	6818      	ldr	r0, [r3, #0]
		break;
1a0019bc:	e021      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0019be:	4b16      	ldr	r3, [pc, #88]	; (1a001a18 <Chip_Clock_GetClockInputHz+0xac>)
1a0019c0:	6818      	ldr	r0, [r3, #0]
		break;
1a0019c2:	e01e      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0019c4:	4b15      	ldr	r3, [pc, #84]	; (1a001a1c <Chip_Clock_GetClockInputHz+0xb0>)
1a0019c6:	6818      	ldr	r0, [r3, #0]
		break;
1a0019c8:	e01b      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0019ca:	4b14      	ldr	r3, [pc, #80]	; (1a001a1c <Chip_Clock_GetClockInputHz+0xb0>)
1a0019cc:	6858      	ldr	r0, [r3, #4]
		break;
1a0019ce:	e018      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0019d0:	f000 f868 	bl	1a001aa4 <Chip_Clock_GetMainPLLHz>
		break;
1a0019d4:	e015      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0019d6:	2100      	movs	r1, #0
1a0019d8:	f000 f89a 	bl	1a001b10 <Chip_Clock_GetDivRate>
		break;
1a0019dc:	e011      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0019de:	2101      	movs	r1, #1
1a0019e0:	f000 f896 	bl	1a001b10 <Chip_Clock_GetDivRate>
		break;
1a0019e4:	e00d      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0019e6:	2102      	movs	r1, #2
1a0019e8:	f000 f892 	bl	1a001b10 <Chip_Clock_GetDivRate>
		break;
1a0019ec:	e009      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0019ee:	2103      	movs	r1, #3
1a0019f0:	f000 f88e 	bl	1a001b10 <Chip_Clock_GetDivRate>
		break;
1a0019f4:	e005      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0019f6:	2104      	movs	r1, #4
1a0019f8:	f000 f88a 	bl	1a001b10 <Chip_Clock_GetDivRate>
		break;
1a0019fc:	e001      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a0019fe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a001a02:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a001a04:	4806      	ldr	r0, [pc, #24]	; (1a001a20 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a001a06:	e7fc      	b.n	1a001a02 <Chip_Clock_GetClockInputHz+0x96>
1a001a08:	00b71b00 	.word	0x00b71b00
1a001a0c:	40043000 	.word	0x40043000
1a001a10:	017d7840 	.word	0x017d7840
1a001a14:	1a003224 	.word	0x1a003224
1a001a18:	1a003250 	.word	0x1a003250
1a001a1c:	1000016c 	.word	0x1000016c
1a001a20:	02faf080 	.word	0x02faf080

1a001a24 <Chip_Clock_CalcMainPLLValue>:
{
1a001a24:	b538      	push	{r3, r4, r5, lr}
1a001a26:	4605      	mov	r5, r0
1a001a28:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a001a2a:	7908      	ldrb	r0, [r1, #4]
1a001a2c:	f7ff ff9e 	bl	1a00196c <Chip_Clock_GetClockInputHz>
1a001a30:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001a32:	4b19      	ldr	r3, [pc, #100]	; (1a001a98 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001a34:	442b      	add	r3, r5
1a001a36:	4a19      	ldr	r2, [pc, #100]	; (1a001a9c <Chip_Clock_CalcMainPLLValue+0x78>)
1a001a38:	4293      	cmp	r3, r2
1a001a3a:	d821      	bhi.n	1a001a80 <Chip_Clock_CalcMainPLLValue+0x5c>
1a001a3c:	b318      	cbz	r0, 1a001a86 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a001a3e:	2380      	movs	r3, #128	; 0x80
1a001a40:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a001a42:	2300      	movs	r3, #0
1a001a44:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001a46:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001a48:	fbb5 f3f0 	udiv	r3, r5, r0
1a001a4c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a001a4e:	4a14      	ldr	r2, [pc, #80]	; (1a001aa0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001a50:	4295      	cmp	r5, r2
1a001a52:	d903      	bls.n	1a001a5c <Chip_Clock_CalcMainPLLValue+0x38>
1a001a54:	fb03 f000 	mul.w	r0, r3, r0
1a001a58:	42a8      	cmp	r0, r5
1a001a5a:	d007      	beq.n	1a001a6c <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a001a5c:	4621      	mov	r1, r4
1a001a5e:	4628      	mov	r0, r5
1a001a60:	f7ff fe96 	bl	1a001790 <pll_get_frac>
		if (!ppll->nsel) {
1a001a64:	68a3      	ldr	r3, [r4, #8]
1a001a66:	b18b      	cbz	r3, 1a001a8c <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a001a68:	3b01      	subs	r3, #1
1a001a6a:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a001a6c:	6923      	ldr	r3, [r4, #16]
1a001a6e:	b183      	cbz	r3, 1a001a92 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a001a70:	68e2      	ldr	r2, [r4, #12]
1a001a72:	b10a      	cbz	r2, 1a001a78 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a001a74:	3a01      	subs	r2, #1
1a001a76:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a001a78:	3b01      	subs	r3, #1
1a001a7a:	6123      	str	r3, [r4, #16]
	return 0;
1a001a7c:	2000      	movs	r0, #0
}
1a001a7e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a001a80:	f04f 30ff 	mov.w	r0, #4294967295
1a001a84:	e7fb      	b.n	1a001a7e <Chip_Clock_CalcMainPLLValue+0x5a>
1a001a86:	f04f 30ff 	mov.w	r0, #4294967295
1a001a8a:	e7f8      	b.n	1a001a7e <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a001a8c:	f04f 30ff 	mov.w	r0, #4294967295
1a001a90:	e7f5      	b.n	1a001a7e <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a001a92:	f04f 30ff 	mov.w	r0, #4294967295
1a001a96:	e7f2      	b.n	1a001a7e <Chip_Clock_CalcMainPLLValue+0x5a>
1a001a98:	ff6b3a10 	.word	0xff6b3a10
1a001a9c:	0b940510 	.word	0x0b940510
1a001aa0:	094c5eff 	.word	0x094c5eff

1a001aa4 <Chip_Clock_GetMainPLLHz>:
{
1a001aa4:	b530      	push	{r4, r5, lr}
1a001aa6:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001aa8:	4d17      	ldr	r5, [pc, #92]	; (1a001b08 <Chip_Clock_GetMainPLLHz+0x64>)
1a001aaa:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a001aac:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001ab0:	f7ff ff5c 	bl	1a00196c <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a001ab4:	4b15      	ldr	r3, [pc, #84]	; (1a001b0c <Chip_Clock_GetMainPLLHz+0x68>)
1a001ab6:	681b      	ldr	r3, [r3, #0]
1a001ab8:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a001aba:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a001abc:	f013 0f01 	tst.w	r3, #1
1a001ac0:	d020      	beq.n	1a001b04 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a001ac2:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a001ac6:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a001aca:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a001ace:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a001ad2:	3301      	adds	r3, #1
	n = nsel + 1;
1a001ad4:	3201      	adds	r2, #1
	p = ptab[psel];
1a001ad6:	f10d 0c08 	add.w	ip, sp, #8
1a001ada:	4461      	add	r1, ip
1a001adc:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a001ae0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001ae4:	d108      	bne.n	1a001af8 <Chip_Clock_GetMainPLLHz+0x54>
1a001ae6:	b93d      	cbnz	r5, 1a001af8 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a001ae8:	0049      	lsls	r1, r1, #1
1a001aea:	fbb3 f3f1 	udiv	r3, r3, r1
1a001aee:	fbb0 f0f2 	udiv	r0, r0, r2
1a001af2:	fb00 f003 	mul.w	r0, r0, r3
1a001af6:	e003      	b.n	1a001b00 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a001af8:	fbb0 f0f2 	udiv	r0, r0, r2
1a001afc:	fb03 f000 	mul.w	r0, r3, r0
}
1a001b00:	b003      	add	sp, #12
1a001b02:	bd30      	pop	{r4, r5, pc}
		return 0;
1a001b04:	2000      	movs	r0, #0
1a001b06:	e7fb      	b.n	1a001b00 <Chip_Clock_GetMainPLLHz+0x5c>
1a001b08:	40050000 	.word	0x40050000
1a001b0c:	1a00329c 	.word	0x1a00329c

1a001b10 <Chip_Clock_GetDivRate>:
{
1a001b10:	b538      	push	{r3, r4, r5, lr}
1a001b12:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001b14:	4608      	mov	r0, r1
1a001b16:	f7ff ff0d 	bl	1a001934 <Chip_Clock_GetDividerSource>
1a001b1a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a001b1c:	4620      	mov	r0, r4
1a001b1e:	f7ff ff17 	bl	1a001950 <Chip_Clock_GetDividerDivisor>
1a001b22:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001b24:	4628      	mov	r0, r5
1a001b26:	f7ff ff21 	bl	1a00196c <Chip_Clock_GetClockInputHz>
1a001b2a:	3401      	adds	r4, #1
}
1a001b2c:	fbb0 f0f4 	udiv	r0, r0, r4
1a001b30:	bd38      	pop	{r3, r4, r5, pc}
1a001b32:	Address 0x1a001b32 is out of bounds.


1a001b34 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001b34:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001b36:	f100 0416 	add.w	r4, r0, #22
1a001b3a:	00a4      	lsls	r4, r4, #2
1a001b3c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001b40:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001b44:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a001b46:	281b      	cmp	r0, #27
1a001b48:	d813      	bhi.n	1a001b72 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a001b4a:	2911      	cmp	r1, #17
1a001b4c:	d01a      	beq.n	1a001b84 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a001b4e:	4d0e      	ldr	r5, [pc, #56]	; (1a001b88 <Chip_Clock_SetBaseClock+0x54>)
1a001b50:	4025      	ands	r5, r4

			if (autoblocken) {
1a001b52:	b10a      	cbz	r2, 1a001b58 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001b54:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a001b58:	b10b      	cbz	r3, 1a001b5e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a001b5a:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a001b5e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001b62:	3016      	adds	r0, #22
1a001b64:	0080      	lsls	r0, r0, #2
1a001b66:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001b6a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001b6e:	6045      	str	r5, [r0, #4]
1a001b70:	e008      	b.n	1a001b84 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001b72:	f044 0401 	orr.w	r4, r4, #1
1a001b76:	3016      	adds	r0, #22
1a001b78:	0080      	lsls	r0, r0, #2
1a001b7a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001b7e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001b82:	6044      	str	r4, [r0, #4]
	}
}
1a001b84:	bc30      	pop	{r4, r5}
1a001b86:	4770      	bx	lr
1a001b88:	e0fff7fe 	.word	0xe0fff7fe

1a001b8c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a001b8c:	281b      	cmp	r0, #27
1a001b8e:	d80c      	bhi.n	1a001baa <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a001b90:	3016      	adds	r0, #22
1a001b92:	0080      	lsls	r0, r0, #2
1a001b94:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001b98:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001b9c:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a001b9e:	f010 0f01 	tst.w	r0, #1
1a001ba2:	d104      	bne.n	1a001bae <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001ba4:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001ba8:	4770      	bx	lr
		return CLKINPUT_PD;
1a001baa:	2011      	movs	r0, #17
1a001bac:	4770      	bx	lr
		return CLKINPUT_PD;
1a001bae:	2011      	movs	r0, #17
}
1a001bb0:	4770      	bx	lr

1a001bb2 <Chip_Clock_GetBaseClocktHz>:
{
1a001bb2:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001bb4:	f7ff ffea 	bl	1a001b8c <Chip_Clock_GetBaseClock>
1a001bb8:	f7ff fed8 	bl	1a00196c <Chip_Clock_GetClockInputHz>
}
1a001bbc:	bd08      	pop	{r3, pc}
1a001bbe:	Address 0x1a001bbe is out of bounds.


1a001bc0 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a001bc0:	b971      	cbnz	r1, 1a001be0 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a001bc2:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001bc4:	b10a      	cbz	r2, 1a001bca <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001bc6:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a001bca:	2b02      	cmp	r3, #2
1a001bcc:	d00a      	beq.n	1a001be4 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a001bce:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001bd2:	d30a      	bcc.n	1a001bea <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001bd4:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001bd8:	4b06      	ldr	r3, [pc, #24]	; (1a001bf4 <Chip_Clock_EnableOpts+0x34>)
1a001bda:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001bde:	4770      	bx	lr
		reg |= (1 << 1);
1a001be0:	2103      	movs	r1, #3
1a001be2:	e7ef      	b.n	1a001bc4 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a001be4:	f041 0120 	orr.w	r1, r1, #32
1a001be8:	e7f1      	b.n	1a001bce <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001bea:	3020      	adds	r0, #32
1a001bec:	4b02      	ldr	r3, [pc, #8]	; (1a001bf8 <Chip_Clock_EnableOpts+0x38>)
1a001bee:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a001bf2:	4770      	bx	lr
1a001bf4:	40052000 	.word	0x40052000
1a001bf8:	40051000 	.word	0x40051000

1a001bfc <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001bfc:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001c00:	d309      	bcc.n	1a001c16 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001c02:	4a09      	ldr	r2, [pc, #36]	; (1a001c28 <Chip_Clock_Enable+0x2c>)
1a001c04:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001c08:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001c0c:	f043 0301 	orr.w	r3, r3, #1
1a001c10:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001c14:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001c16:	4a05      	ldr	r2, [pc, #20]	; (1a001c2c <Chip_Clock_Enable+0x30>)
1a001c18:	3020      	adds	r0, #32
1a001c1a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001c1e:	f043 0301 	orr.w	r3, r3, #1
1a001c22:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001c26:	4770      	bx	lr
1a001c28:	40052000 	.word	0x40052000
1a001c2c:	40051000 	.word	0x40051000

1a001c30 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a001c30:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001c34:	d309      	bcc.n	1a001c4a <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a001c36:	4a09      	ldr	r2, [pc, #36]	; (1a001c5c <Chip_Clock_Disable+0x2c>)
1a001c38:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001c3c:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001c40:	f023 0301 	bic.w	r3, r3, #1
1a001c44:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001c48:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a001c4a:	4a05      	ldr	r2, [pc, #20]	; (1a001c60 <Chip_Clock_Disable+0x30>)
1a001c4c:	3020      	adds	r0, #32
1a001c4e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001c52:	f023 0301 	bic.w	r3, r3, #1
1a001c56:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001c5a:	4770      	bx	lr
1a001c5c:	40052000 	.word	0x40052000
1a001c60:	40051000 	.word	0x40051000

1a001c64 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001c64:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001c66:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001c6a:	d309      	bcc.n	1a001c80 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001c6c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001c70:	4a0d      	ldr	r2, [pc, #52]	; (1a001ca8 <Chip_Clock_GetRate+0x44>)
1a001c72:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001c76:	f014 0f01 	tst.w	r4, #1
1a001c7a:	d107      	bne.n	1a001c8c <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001c7c:	2000      	movs	r0, #0
	}

	return rate;
}
1a001c7e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001c80:	f100 0320 	add.w	r3, r0, #32
1a001c84:	4a09      	ldr	r2, [pc, #36]	; (1a001cac <Chip_Clock_GetRate+0x48>)
1a001c86:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001c8a:	e7f4      	b.n	1a001c76 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001c8c:	f7ff fe06 	bl	1a00189c <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a001c90:	f7ff ff8f 	bl	1a001bb2 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a001c94:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001c98:	d103      	bne.n	1a001ca2 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a001c9a:	2301      	movs	r3, #1
		rate = rate / div;
1a001c9c:	fbb0 f0f3 	udiv	r0, r0, r3
1a001ca0:	e7ed      	b.n	1a001c7e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a001ca2:	2302      	movs	r3, #2
1a001ca4:	e7fa      	b.n	1a001c9c <Chip_Clock_GetRate+0x38>
1a001ca6:	bf00      	nop
1a001ca8:	40052000 	.word	0x40052000
1a001cac:	40051000 	.word	0x40051000

1a001cb0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001cb0:	4b09      	ldr	r3, [pc, #36]	; (1a001cd8 <Chip_UART_GetIndex+0x28>)
1a001cb2:	4298      	cmp	r0, r3
1a001cb4:	d009      	beq.n	1a001cca <Chip_UART_GetIndex+0x1a>
1a001cb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001cba:	4298      	cmp	r0, r3
1a001cbc:	d007      	beq.n	1a001cce <Chip_UART_GetIndex+0x1e>
1a001cbe:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001cc2:	4298      	cmp	r0, r3
1a001cc4:	d005      	beq.n	1a001cd2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001cc6:	2000      	movs	r0, #0
1a001cc8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a001cca:	2002      	movs	r0, #2
1a001ccc:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001cce:	2003      	movs	r0, #3
1a001cd0:	4770      	bx	lr
			return 1;
1a001cd2:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001cd4:	4770      	bx	lr
1a001cd6:	bf00      	nop
1a001cd8:	400c1000 	.word	0x400c1000

1a001cdc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001cdc:	b530      	push	{r4, r5, lr}
1a001cde:	b083      	sub	sp, #12
1a001ce0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001ce2:	f7ff ffe5 	bl	1a001cb0 <Chip_UART_GetIndex>
1a001ce6:	2301      	movs	r3, #1
1a001ce8:	461a      	mov	r2, r3
1a001cea:	4619      	mov	r1, r3
1a001cec:	4d0e      	ldr	r5, [pc, #56]	; (1a001d28 <Chip_UART_Init+0x4c>)
1a001cee:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a001cf2:	f7ff ff65 	bl	1a001bc0 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a001cf6:	2307      	movs	r3, #7
1a001cf8:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a001cfa:	2300      	movs	r3, #0
1a001cfc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a001cfe:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001d00:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001d02:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001d04:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a001d06:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a001d08:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a001d0a:	4b08      	ldr	r3, [pc, #32]	; (1a001d2c <Chip_UART_Init+0x50>)
1a001d0c:	429c      	cmp	r4, r3
1a001d0e:	d006      	beq.n	1a001d1e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a001d10:	2303      	movs	r3, #3
1a001d12:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a001d14:	2310      	movs	r3, #16
1a001d16:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a001d18:	9b01      	ldr	r3, [sp, #4]
}
1a001d1a:	b003      	add	sp, #12
1a001d1c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a001d1e:	2300      	movs	r3, #0
1a001d20:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a001d22:	69a3      	ldr	r3, [r4, #24]
1a001d24:	9301      	str	r3, [sp, #4]
1a001d26:	e7f3      	b.n	1a001d10 <Chip_UART_Init+0x34>
1a001d28:	1a00331c 	.word	0x1a00331c
1a001d2c:	40082000 	.word	0x40082000

1a001d30 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001d34:	b083      	sub	sp, #12
1a001d36:	9001      	str	r0, [sp, #4]
1a001d38:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001d3a:	f7ff ffb9 	bl	1a001cb0 <Chip_UART_GetIndex>
1a001d3e:	4b32      	ldr	r3, [pc, #200]	; (1a001e08 <Chip_UART_SetBaudFDR+0xd8>)
1a001d40:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001d44:	f7ff ff8e 	bl	1a001c64 <Chip_Clock_GetRate>
1a001d48:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a001d4a:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a001d4e:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001d50:	f04f 0b00 	mov.w	fp, #0
1a001d54:	46a2      	mov	sl, r4
1a001d56:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a001d58:	e02a      	b.n	1a001db0 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a001d5a:	4242      	negs	r2, r0
				div ++;
1a001d5c:	1c4b      	adds	r3, r1, #1
1a001d5e:	e017      	b.n	1a001d90 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a001d60:	b30a      	cbz	r2, 1a001da6 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a001d62:	4617      	mov	r7, r2
			sd = d;
1a001d64:	46ab      	mov	fp, r5
			sm = m;
1a001d66:	46a2      	mov	sl, r4
			sdiv = div;
1a001d68:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a001d6a:	3501      	adds	r5, #1
1a001d6c:	42ac      	cmp	r4, r5
1a001d6e:	d91e      	bls.n	1a001dae <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001d70:	0933      	lsrs	r3, r6, #4
1a001d72:	0730      	lsls	r0, r6, #28
1a001d74:	fba4 0100 	umull	r0, r1, r4, r0
1a001d78:	fb04 1103 	mla	r1, r4, r3, r1
1a001d7c:	1962      	adds	r2, r4, r5
1a001d7e:	fb08 f202 	mul.w	r2, r8, r2
1a001d82:	2300      	movs	r3, #0
1a001d84:	f000 f886 	bl	1a001e94 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a001d88:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a001d8a:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a001d8c:	2800      	cmp	r0, #0
1a001d8e:	dbe4      	blt.n	1a001d5a <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a001d90:	4297      	cmp	r7, r2
1a001d92:	d3ea      	bcc.n	1a001d6a <Chip_UART_SetBaudFDR+0x3a>
1a001d94:	2b00      	cmp	r3, #0
1a001d96:	d0e8      	beq.n	1a001d6a <Chip_UART_SetBaudFDR+0x3a>
1a001d98:	0c19      	lsrs	r1, r3, #16
1a001d9a:	d1e6      	bne.n	1a001d6a <Chip_UART_SetBaudFDR+0x3a>
1a001d9c:	2b02      	cmp	r3, #2
1a001d9e:	d8df      	bhi.n	1a001d60 <Chip_UART_SetBaudFDR+0x30>
1a001da0:	2d00      	cmp	r5, #0
1a001da2:	d0dd      	beq.n	1a001d60 <Chip_UART_SetBaudFDR+0x30>
1a001da4:	e7e1      	b.n	1a001d6a <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a001da6:	4617      	mov	r7, r2
			sd = d;
1a001da8:	46ab      	mov	fp, r5
			sm = m;
1a001daa:	46a2      	mov	sl, r4
			sdiv = div;
1a001dac:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001dae:	3401      	adds	r4, #1
1a001db0:	b11f      	cbz	r7, 1a001dba <Chip_UART_SetBaudFDR+0x8a>
1a001db2:	2c0f      	cmp	r4, #15
1a001db4:	d801      	bhi.n	1a001dba <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a001db6:	2500      	movs	r5, #0
1a001db8:	e7d8      	b.n	1a001d6c <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001dba:	f1b9 0f00 	cmp.w	r9, #0
1a001dbe:	d01e      	beq.n	1a001dfe <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001dc0:	9a01      	ldr	r2, [sp, #4]
1a001dc2:	4611      	mov	r1, r2
1a001dc4:	68d3      	ldr	r3, [r2, #12]
1a001dc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001dca:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a001dcc:	fa5f f389 	uxtb.w	r3, r9
1a001dd0:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a001dd2:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a001dd6:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001dd8:	68d3      	ldr	r3, [r2, #12]
1a001dda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001dde:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001de0:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001de4:	b2db      	uxtb	r3, r3
1a001de6:	f00b 020f 	and.w	r2, fp, #15
1a001dea:	4313      	orrs	r3, r2
1a001dec:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001dee:	0933      	lsrs	r3, r6, #4
1a001df0:	fb0a f303 	mul.w	r3, sl, r3
1a001df4:	44da      	add	sl, fp
1a001df6:	fb09 f90a 	mul.w	r9, r9, sl
1a001dfa:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001dfe:	4648      	mov	r0, r9
1a001e00:	b003      	add	sp, #12
1a001e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001e06:	bf00      	nop
1a001e08:	1a003314 	.word	0x1a003314

1a001e0c <ResetISR>:
void ResetISR(void) {
1a001e0c:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a001e0e:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a001e10:	4b18      	ldr	r3, [pc, #96]	; (1a001e74 <ResetISR+0x68>)
1a001e12:	4a19      	ldr	r2, [pc, #100]	; (1a001e78 <ResetISR+0x6c>)
1a001e14:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a001e16:	3304      	adds	r3, #4
1a001e18:	4a18      	ldr	r2, [pc, #96]	; (1a001e7c <ResetISR+0x70>)
1a001e1a:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001e1c:	2300      	movs	r3, #0
1a001e1e:	e005      	b.n	1a001e2c <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001e20:	4a17      	ldr	r2, [pc, #92]	; (1a001e80 <ResetISR+0x74>)
1a001e22:	f04f 31ff 	mov.w	r1, #4294967295
1a001e26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001e2a:	3301      	adds	r3, #1
1a001e2c:	2b07      	cmp	r3, #7
1a001e2e:	d9f7      	bls.n	1a001e20 <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a001e30:	b662      	cpsie	i
    SystemInit();
1a001e32:	f7ff f857 	bl	1a000ee4 <SystemInit>
    SectionTableAddr = &__data_section_table;
1a001e36:	4b13      	ldr	r3, [pc, #76]	; (1a001e84 <ResetISR+0x78>)
    while (SectionTableAddr < &__data_section_table_end) {
1a001e38:	e007      	b.n	1a001e4a <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a001e3a:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001e3e:	689a      	ldr	r2, [r3, #8]
1a001e40:	6859      	ldr	r1, [r3, #4]
1a001e42:	6818      	ldr	r0, [r3, #0]
1a001e44:	f7fe f9a2 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a001e48:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a001e4a:	4a0f      	ldr	r2, [pc, #60]	; (1a001e88 <ResetISR+0x7c>)
1a001e4c:	4293      	cmp	r3, r2
1a001e4e:	d3f4      	bcc.n	1a001e3a <ResetISR+0x2e>
1a001e50:	e006      	b.n	1a001e60 <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a001e52:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001e54:	6859      	ldr	r1, [r3, #4]
1a001e56:	f854 0b08 	ldr.w	r0, [r4], #8
1a001e5a:	f7fe f9a6 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a001e5e:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001e60:	4a0a      	ldr	r2, [pc, #40]	; (1a001e8c <ResetISR+0x80>)
1a001e62:	4293      	cmp	r3, r2
1a001e64:	d3f5      	bcc.n	1a001e52 <ResetISR+0x46>
    __libc_init_array();
1a001e66:	f000 f997 	bl	1a002198 <__libc_init_array>
    Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a001e6a:	f7ff f97d 	bl	1a001168 <Board_Init>
    main();
1a001e6e:	f7fe fac7 	bl	1a000400 <main>
        ;
1a001e72:	e7fe      	b.n	1a001e72 <ResetISR+0x66>
1a001e74:	40053100 	.word	0x40053100
1a001e78:	10df1000 	.word	0x10df1000
1a001e7c:	01dff7ff 	.word	0x01dff7ff
1a001e80:	e000e280 	.word	0xe000e280
1a001e84:	1a000114 	.word	0x1a000114
1a001e88:	1a000150 	.word	0x1a000150
1a001e8c:	1a000178 	.word	0x1a000178

1a001e90 <_init>:
void _init(void) {}
1a001e90:	4770      	bx	lr
1a001e92:	Address 0x1a001e92 is out of bounds.


1a001e94 <__aeabi_uldivmod>:
1a001e94:	b953      	cbnz	r3, 1a001eac <__aeabi_uldivmod+0x18>
1a001e96:	b94a      	cbnz	r2, 1a001eac <__aeabi_uldivmod+0x18>
1a001e98:	2900      	cmp	r1, #0
1a001e9a:	bf08      	it	eq
1a001e9c:	2800      	cmpeq	r0, #0
1a001e9e:	bf1c      	itt	ne
1a001ea0:	f04f 31ff 	movne.w	r1, #4294967295
1a001ea4:	f04f 30ff 	movne.w	r0, #4294967295
1a001ea8:	f000 b974 	b.w	1a002194 <__aeabi_idiv0>
1a001eac:	f1ad 0c08 	sub.w	ip, sp, #8
1a001eb0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001eb4:	f000 f806 	bl	1a001ec4 <__udivmoddi4>
1a001eb8:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001ebc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001ec0:	b004      	add	sp, #16
1a001ec2:	4770      	bx	lr

1a001ec4 <__udivmoddi4>:
1a001ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001ec8:	9e08      	ldr	r6, [sp, #32]
1a001eca:	4604      	mov	r4, r0
1a001ecc:	4688      	mov	r8, r1
1a001ece:	2b00      	cmp	r3, #0
1a001ed0:	f040 8085 	bne.w	1a001fde <__udivmoddi4+0x11a>
1a001ed4:	428a      	cmp	r2, r1
1a001ed6:	4615      	mov	r5, r2
1a001ed8:	d948      	bls.n	1a001f6c <__udivmoddi4+0xa8>
1a001eda:	fab2 f282 	clz	r2, r2
1a001ede:	b14a      	cbz	r2, 1a001ef4 <__udivmoddi4+0x30>
1a001ee0:	f1c2 0720 	rsb	r7, r2, #32
1a001ee4:	fa01 f302 	lsl.w	r3, r1, r2
1a001ee8:	fa20 f707 	lsr.w	r7, r0, r7
1a001eec:	4095      	lsls	r5, r2
1a001eee:	ea47 0803 	orr.w	r8, r7, r3
1a001ef2:	4094      	lsls	r4, r2
1a001ef4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001ef8:	0c23      	lsrs	r3, r4, #16
1a001efa:	fbb8 f7fe 	udiv	r7, r8, lr
1a001efe:	fa1f fc85 	uxth.w	ip, r5
1a001f02:	fb0e 8817 	mls	r8, lr, r7, r8
1a001f06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001f0a:	fb07 f10c 	mul.w	r1, r7, ip
1a001f0e:	4299      	cmp	r1, r3
1a001f10:	d909      	bls.n	1a001f26 <__udivmoddi4+0x62>
1a001f12:	18eb      	adds	r3, r5, r3
1a001f14:	f107 30ff 	add.w	r0, r7, #4294967295
1a001f18:	f080 80e3 	bcs.w	1a0020e2 <__udivmoddi4+0x21e>
1a001f1c:	4299      	cmp	r1, r3
1a001f1e:	f240 80e0 	bls.w	1a0020e2 <__udivmoddi4+0x21e>
1a001f22:	3f02      	subs	r7, #2
1a001f24:	442b      	add	r3, r5
1a001f26:	1a5b      	subs	r3, r3, r1
1a001f28:	b2a4      	uxth	r4, r4
1a001f2a:	fbb3 f0fe 	udiv	r0, r3, lr
1a001f2e:	fb0e 3310 	mls	r3, lr, r0, r3
1a001f32:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001f36:	fb00 fc0c 	mul.w	ip, r0, ip
1a001f3a:	45a4      	cmp	ip, r4
1a001f3c:	d909      	bls.n	1a001f52 <__udivmoddi4+0x8e>
1a001f3e:	192c      	adds	r4, r5, r4
1a001f40:	f100 33ff 	add.w	r3, r0, #4294967295
1a001f44:	f080 80cb 	bcs.w	1a0020de <__udivmoddi4+0x21a>
1a001f48:	45a4      	cmp	ip, r4
1a001f4a:	f240 80c8 	bls.w	1a0020de <__udivmoddi4+0x21a>
1a001f4e:	3802      	subs	r0, #2
1a001f50:	442c      	add	r4, r5
1a001f52:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001f56:	eba4 040c 	sub.w	r4, r4, ip
1a001f5a:	2700      	movs	r7, #0
1a001f5c:	b11e      	cbz	r6, 1a001f66 <__udivmoddi4+0xa2>
1a001f5e:	40d4      	lsrs	r4, r2
1a001f60:	2300      	movs	r3, #0
1a001f62:	e9c6 4300 	strd	r4, r3, [r6]
1a001f66:	4639      	mov	r1, r7
1a001f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001f6c:	2a00      	cmp	r2, #0
1a001f6e:	d053      	beq.n	1a002018 <__udivmoddi4+0x154>
1a001f70:	fab2 f282 	clz	r2, r2
1a001f74:	2a00      	cmp	r2, #0
1a001f76:	f040 80b6 	bne.w	1a0020e6 <__udivmoddi4+0x222>
1a001f7a:	1b49      	subs	r1, r1, r5
1a001f7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001f80:	fa1f f885 	uxth.w	r8, r5
1a001f84:	2701      	movs	r7, #1
1a001f86:	fbb1 fcfe 	udiv	ip, r1, lr
1a001f8a:	0c23      	lsrs	r3, r4, #16
1a001f8c:	fb0e 111c 	mls	r1, lr, ip, r1
1a001f90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001f94:	fb08 f10c 	mul.w	r1, r8, ip
1a001f98:	4299      	cmp	r1, r3
1a001f9a:	d907      	bls.n	1a001fac <__udivmoddi4+0xe8>
1a001f9c:	18eb      	adds	r3, r5, r3
1a001f9e:	f10c 30ff 	add.w	r0, ip, #4294967295
1a001fa2:	d202      	bcs.n	1a001faa <__udivmoddi4+0xe6>
1a001fa4:	4299      	cmp	r1, r3
1a001fa6:	f200 80ec 	bhi.w	1a002182 <__udivmoddi4+0x2be>
1a001faa:	4684      	mov	ip, r0
1a001fac:	1a59      	subs	r1, r3, r1
1a001fae:	b2a3      	uxth	r3, r4
1a001fb0:	fbb1 f0fe 	udiv	r0, r1, lr
1a001fb4:	fb0e 1410 	mls	r4, lr, r0, r1
1a001fb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001fbc:	fb08 f800 	mul.w	r8, r8, r0
1a001fc0:	45a0      	cmp	r8, r4
1a001fc2:	d907      	bls.n	1a001fd4 <__udivmoddi4+0x110>
1a001fc4:	192c      	adds	r4, r5, r4
1a001fc6:	f100 33ff 	add.w	r3, r0, #4294967295
1a001fca:	d202      	bcs.n	1a001fd2 <__udivmoddi4+0x10e>
1a001fcc:	45a0      	cmp	r8, r4
1a001fce:	f200 80dc 	bhi.w	1a00218a <__udivmoddi4+0x2c6>
1a001fd2:	4618      	mov	r0, r3
1a001fd4:	eba4 0408 	sub.w	r4, r4, r8
1a001fd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001fdc:	e7be      	b.n	1a001f5c <__udivmoddi4+0x98>
1a001fde:	428b      	cmp	r3, r1
1a001fe0:	d908      	bls.n	1a001ff4 <__udivmoddi4+0x130>
1a001fe2:	2e00      	cmp	r6, #0
1a001fe4:	d078      	beq.n	1a0020d8 <__udivmoddi4+0x214>
1a001fe6:	2700      	movs	r7, #0
1a001fe8:	e9c6 0100 	strd	r0, r1, [r6]
1a001fec:	4638      	mov	r0, r7
1a001fee:	4639      	mov	r1, r7
1a001ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001ff4:	fab3 f783 	clz	r7, r3
1a001ff8:	b97f      	cbnz	r7, 1a00201a <__udivmoddi4+0x156>
1a001ffa:	428b      	cmp	r3, r1
1a001ffc:	d302      	bcc.n	1a002004 <__udivmoddi4+0x140>
1a001ffe:	4282      	cmp	r2, r0
1a002000:	f200 80bd 	bhi.w	1a00217e <__udivmoddi4+0x2ba>
1a002004:	1a84      	subs	r4, r0, r2
1a002006:	eb61 0303 	sbc.w	r3, r1, r3
1a00200a:	2001      	movs	r0, #1
1a00200c:	4698      	mov	r8, r3
1a00200e:	2e00      	cmp	r6, #0
1a002010:	d0a9      	beq.n	1a001f66 <__udivmoddi4+0xa2>
1a002012:	e9c6 4800 	strd	r4, r8, [r6]
1a002016:	e7a6      	b.n	1a001f66 <__udivmoddi4+0xa2>
1a002018:	deff      	udf	#255	; 0xff
1a00201a:	f1c7 0520 	rsb	r5, r7, #32
1a00201e:	40bb      	lsls	r3, r7
1a002020:	fa22 fc05 	lsr.w	ip, r2, r5
1a002024:	ea4c 0c03 	orr.w	ip, ip, r3
1a002028:	fa01 f407 	lsl.w	r4, r1, r7
1a00202c:	fa20 f805 	lsr.w	r8, r0, r5
1a002030:	fa21 f305 	lsr.w	r3, r1, r5
1a002034:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a002038:	ea48 0404 	orr.w	r4, r8, r4
1a00203c:	fbb3 f9fe 	udiv	r9, r3, lr
1a002040:	0c21      	lsrs	r1, r4, #16
1a002042:	fb0e 3319 	mls	r3, lr, r9, r3
1a002046:	fa1f f88c 	uxth.w	r8, ip
1a00204a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a00204e:	fb09 fa08 	mul.w	sl, r9, r8
1a002052:	459a      	cmp	sl, r3
1a002054:	fa02 f207 	lsl.w	r2, r2, r7
1a002058:	fa00 f107 	lsl.w	r1, r0, r7
1a00205c:	d90b      	bls.n	1a002076 <__udivmoddi4+0x1b2>
1a00205e:	eb1c 0303 	adds.w	r3, ip, r3
1a002062:	f109 30ff 	add.w	r0, r9, #4294967295
1a002066:	f080 8088 	bcs.w	1a00217a <__udivmoddi4+0x2b6>
1a00206a:	459a      	cmp	sl, r3
1a00206c:	f240 8085 	bls.w	1a00217a <__udivmoddi4+0x2b6>
1a002070:	f1a9 0902 	sub.w	r9, r9, #2
1a002074:	4463      	add	r3, ip
1a002076:	eba3 030a 	sub.w	r3, r3, sl
1a00207a:	b2a4      	uxth	r4, r4
1a00207c:	fbb3 f0fe 	udiv	r0, r3, lr
1a002080:	fb0e 3310 	mls	r3, lr, r0, r3
1a002084:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a002088:	fb00 f808 	mul.w	r8, r0, r8
1a00208c:	45a0      	cmp	r8, r4
1a00208e:	d908      	bls.n	1a0020a2 <__udivmoddi4+0x1de>
1a002090:	eb1c 0404 	adds.w	r4, ip, r4
1a002094:	f100 33ff 	add.w	r3, r0, #4294967295
1a002098:	d26b      	bcs.n	1a002172 <__udivmoddi4+0x2ae>
1a00209a:	45a0      	cmp	r8, r4
1a00209c:	d969      	bls.n	1a002172 <__udivmoddi4+0x2ae>
1a00209e:	3802      	subs	r0, #2
1a0020a0:	4464      	add	r4, ip
1a0020a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0020a6:	eba4 0408 	sub.w	r4, r4, r8
1a0020aa:	fba0 8902 	umull	r8, r9, r0, r2
1a0020ae:	454c      	cmp	r4, r9
1a0020b0:	46c6      	mov	lr, r8
1a0020b2:	464b      	mov	r3, r9
1a0020b4:	d354      	bcc.n	1a002160 <__udivmoddi4+0x29c>
1a0020b6:	d051      	beq.n	1a00215c <__udivmoddi4+0x298>
1a0020b8:	2e00      	cmp	r6, #0
1a0020ba:	d069      	beq.n	1a002190 <__udivmoddi4+0x2cc>
1a0020bc:	ebb1 020e 	subs.w	r2, r1, lr
1a0020c0:	eb64 0403 	sbc.w	r4, r4, r3
1a0020c4:	fa04 f505 	lsl.w	r5, r4, r5
1a0020c8:	fa22 f307 	lsr.w	r3, r2, r7
1a0020cc:	40fc      	lsrs	r4, r7
1a0020ce:	431d      	orrs	r5, r3
1a0020d0:	e9c6 5400 	strd	r5, r4, [r6]
1a0020d4:	2700      	movs	r7, #0
1a0020d6:	e746      	b.n	1a001f66 <__udivmoddi4+0xa2>
1a0020d8:	4637      	mov	r7, r6
1a0020da:	4630      	mov	r0, r6
1a0020dc:	e743      	b.n	1a001f66 <__udivmoddi4+0xa2>
1a0020de:	4618      	mov	r0, r3
1a0020e0:	e737      	b.n	1a001f52 <__udivmoddi4+0x8e>
1a0020e2:	4607      	mov	r7, r0
1a0020e4:	e71f      	b.n	1a001f26 <__udivmoddi4+0x62>
1a0020e6:	f1c2 0320 	rsb	r3, r2, #32
1a0020ea:	fa20 f703 	lsr.w	r7, r0, r3
1a0020ee:	4095      	lsls	r5, r2
1a0020f0:	fa01 f002 	lsl.w	r0, r1, r2
1a0020f4:	fa21 f303 	lsr.w	r3, r1, r3
1a0020f8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0020fc:	4338      	orrs	r0, r7
1a0020fe:	0c01      	lsrs	r1, r0, #16
1a002100:	fbb3 f7fe 	udiv	r7, r3, lr
1a002104:	fa1f f885 	uxth.w	r8, r5
1a002108:	fb0e 3317 	mls	r3, lr, r7, r3
1a00210c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a002110:	fb07 f308 	mul.w	r3, r7, r8
1a002114:	428b      	cmp	r3, r1
1a002116:	fa04 f402 	lsl.w	r4, r4, r2
1a00211a:	d907      	bls.n	1a00212c <__udivmoddi4+0x268>
1a00211c:	1869      	adds	r1, r5, r1
1a00211e:	f107 3cff 	add.w	ip, r7, #4294967295
1a002122:	d228      	bcs.n	1a002176 <__udivmoddi4+0x2b2>
1a002124:	428b      	cmp	r3, r1
1a002126:	d926      	bls.n	1a002176 <__udivmoddi4+0x2b2>
1a002128:	3f02      	subs	r7, #2
1a00212a:	4429      	add	r1, r5
1a00212c:	1acb      	subs	r3, r1, r3
1a00212e:	b281      	uxth	r1, r0
1a002130:	fbb3 f0fe 	udiv	r0, r3, lr
1a002134:	fb0e 3310 	mls	r3, lr, r0, r3
1a002138:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00213c:	fb00 f308 	mul.w	r3, r0, r8
1a002140:	428b      	cmp	r3, r1
1a002142:	d907      	bls.n	1a002154 <__udivmoddi4+0x290>
1a002144:	1869      	adds	r1, r5, r1
1a002146:	f100 3cff 	add.w	ip, r0, #4294967295
1a00214a:	d210      	bcs.n	1a00216e <__udivmoddi4+0x2aa>
1a00214c:	428b      	cmp	r3, r1
1a00214e:	d90e      	bls.n	1a00216e <__udivmoddi4+0x2aa>
1a002150:	3802      	subs	r0, #2
1a002152:	4429      	add	r1, r5
1a002154:	1ac9      	subs	r1, r1, r3
1a002156:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a00215a:	e714      	b.n	1a001f86 <__udivmoddi4+0xc2>
1a00215c:	4541      	cmp	r1, r8
1a00215e:	d2ab      	bcs.n	1a0020b8 <__udivmoddi4+0x1f4>
1a002160:	ebb8 0e02 	subs.w	lr, r8, r2
1a002164:	eb69 020c 	sbc.w	r2, r9, ip
1a002168:	3801      	subs	r0, #1
1a00216a:	4613      	mov	r3, r2
1a00216c:	e7a4      	b.n	1a0020b8 <__udivmoddi4+0x1f4>
1a00216e:	4660      	mov	r0, ip
1a002170:	e7f0      	b.n	1a002154 <__udivmoddi4+0x290>
1a002172:	4618      	mov	r0, r3
1a002174:	e795      	b.n	1a0020a2 <__udivmoddi4+0x1de>
1a002176:	4667      	mov	r7, ip
1a002178:	e7d8      	b.n	1a00212c <__udivmoddi4+0x268>
1a00217a:	4681      	mov	r9, r0
1a00217c:	e77b      	b.n	1a002076 <__udivmoddi4+0x1b2>
1a00217e:	4638      	mov	r0, r7
1a002180:	e745      	b.n	1a00200e <__udivmoddi4+0x14a>
1a002182:	f1ac 0c02 	sub.w	ip, ip, #2
1a002186:	442b      	add	r3, r5
1a002188:	e710      	b.n	1a001fac <__udivmoddi4+0xe8>
1a00218a:	3802      	subs	r0, #2
1a00218c:	442c      	add	r4, r5
1a00218e:	e721      	b.n	1a001fd4 <__udivmoddi4+0x110>
1a002190:	4637      	mov	r7, r6
1a002192:	e6e8      	b.n	1a001f66 <__udivmoddi4+0xa2>

1a002194 <__aeabi_idiv0>:
1a002194:	4770      	bx	lr
1a002196:	bf00      	nop

1a002198 <__libc_init_array>:
1a002198:	b570      	push	{r4, r5, r6, lr}
1a00219a:	4d0d      	ldr	r5, [pc, #52]	; (1a0021d0 <__libc_init_array+0x38>)
1a00219c:	4c0d      	ldr	r4, [pc, #52]	; (1a0021d4 <__libc_init_array+0x3c>)
1a00219e:	1b64      	subs	r4, r4, r5
1a0021a0:	10a4      	asrs	r4, r4, #2
1a0021a2:	2600      	movs	r6, #0
1a0021a4:	42a6      	cmp	r6, r4
1a0021a6:	d109      	bne.n	1a0021bc <__libc_init_array+0x24>
1a0021a8:	4d0b      	ldr	r5, [pc, #44]	; (1a0021d8 <__libc_init_array+0x40>)
1a0021aa:	4c0c      	ldr	r4, [pc, #48]	; (1a0021dc <__libc_init_array+0x44>)
1a0021ac:	f7ff fe70 	bl	1a001e90 <_init>
1a0021b0:	1b64      	subs	r4, r4, r5
1a0021b2:	10a4      	asrs	r4, r4, #2
1a0021b4:	2600      	movs	r6, #0
1a0021b6:	42a6      	cmp	r6, r4
1a0021b8:	d105      	bne.n	1a0021c6 <__libc_init_array+0x2e>
1a0021ba:	bd70      	pop	{r4, r5, r6, pc}
1a0021bc:	f855 3b04 	ldr.w	r3, [r5], #4
1a0021c0:	4798      	blx	r3
1a0021c2:	3601      	adds	r6, #1
1a0021c4:	e7ee      	b.n	1a0021a4 <__libc_init_array+0xc>
1a0021c6:	f855 3b04 	ldr.w	r3, [r5], #4
1a0021ca:	4798      	blx	r3
1a0021cc:	3601      	adds	r6, #1
1a0021ce:	e7f2      	b.n	1a0021b6 <__libc_init_array+0x1e>
1a0021d0:	1a0033bc 	.word	0x1a0033bc
1a0021d4:	1a0033bc 	.word	0x1a0033bc
1a0021d8:	1a0033bc 	.word	0x1a0033bc
1a0021dc:	1a0033bc 	.word	0x1a0033bc

1a0021e0 <memset>:
1a0021e0:	4402      	add	r2, r0
1a0021e2:	4603      	mov	r3, r0
1a0021e4:	4293      	cmp	r3, r2
1a0021e6:	d100      	bne.n	1a0021ea <memset+0xa>
1a0021e8:	4770      	bx	lr
1a0021ea:	f803 1b01 	strb.w	r1, [r3], #1
1a0021ee:	e7f9      	b.n	1a0021e4 <memset+0x4>

1a0021f0 <iprintf>:
1a0021f0:	b40f      	push	{r0, r1, r2, r3}
1a0021f2:	4b0a      	ldr	r3, [pc, #40]	; (1a00221c <iprintf+0x2c>)
1a0021f4:	b513      	push	{r0, r1, r4, lr}
1a0021f6:	681c      	ldr	r4, [r3, #0]
1a0021f8:	b124      	cbz	r4, 1a002204 <iprintf+0x14>
1a0021fa:	69a3      	ldr	r3, [r4, #24]
1a0021fc:	b913      	cbnz	r3, 1a002204 <iprintf+0x14>
1a0021fe:	4620      	mov	r0, r4
1a002200:	f000 f9e8 	bl	1a0025d4 <__sinit>
1a002204:	ab05      	add	r3, sp, #20
1a002206:	9a04      	ldr	r2, [sp, #16]
1a002208:	68a1      	ldr	r1, [r4, #8]
1a00220a:	9301      	str	r3, [sp, #4]
1a00220c:	4620      	mov	r0, r4
1a00220e:	f000 fbb7 	bl	1a002980 <_vfiprintf_r>
1a002212:	b002      	add	sp, #8
1a002214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a002218:	b004      	add	sp, #16
1a00221a:	4770      	bx	lr
1a00221c:	100000dc 	.word	0x100000dc

1a002220 <__swbuf_r>:
1a002220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002222:	460e      	mov	r6, r1
1a002224:	4614      	mov	r4, r2
1a002226:	4605      	mov	r5, r0
1a002228:	b118      	cbz	r0, 1a002232 <__swbuf_r+0x12>
1a00222a:	6983      	ldr	r3, [r0, #24]
1a00222c:	b90b      	cbnz	r3, 1a002232 <__swbuf_r+0x12>
1a00222e:	f000 f9d1 	bl	1a0025d4 <__sinit>
1a002232:	4b21      	ldr	r3, [pc, #132]	; (1a0022b8 <__swbuf_r+0x98>)
1a002234:	429c      	cmp	r4, r3
1a002236:	d12b      	bne.n	1a002290 <__swbuf_r+0x70>
1a002238:	686c      	ldr	r4, [r5, #4]
1a00223a:	69a3      	ldr	r3, [r4, #24]
1a00223c:	60a3      	str	r3, [r4, #8]
1a00223e:	89a3      	ldrh	r3, [r4, #12]
1a002240:	071a      	lsls	r2, r3, #28
1a002242:	d52f      	bpl.n	1a0022a4 <__swbuf_r+0x84>
1a002244:	6923      	ldr	r3, [r4, #16]
1a002246:	b36b      	cbz	r3, 1a0022a4 <__swbuf_r+0x84>
1a002248:	6923      	ldr	r3, [r4, #16]
1a00224a:	6820      	ldr	r0, [r4, #0]
1a00224c:	1ac0      	subs	r0, r0, r3
1a00224e:	6963      	ldr	r3, [r4, #20]
1a002250:	b2f6      	uxtb	r6, r6
1a002252:	4283      	cmp	r3, r0
1a002254:	4637      	mov	r7, r6
1a002256:	dc04      	bgt.n	1a002262 <__swbuf_r+0x42>
1a002258:	4621      	mov	r1, r4
1a00225a:	4628      	mov	r0, r5
1a00225c:	f000 f926 	bl	1a0024ac <_fflush_r>
1a002260:	bb30      	cbnz	r0, 1a0022b0 <__swbuf_r+0x90>
1a002262:	68a3      	ldr	r3, [r4, #8]
1a002264:	3b01      	subs	r3, #1
1a002266:	60a3      	str	r3, [r4, #8]
1a002268:	6823      	ldr	r3, [r4, #0]
1a00226a:	1c5a      	adds	r2, r3, #1
1a00226c:	6022      	str	r2, [r4, #0]
1a00226e:	701e      	strb	r6, [r3, #0]
1a002270:	6963      	ldr	r3, [r4, #20]
1a002272:	3001      	adds	r0, #1
1a002274:	4283      	cmp	r3, r0
1a002276:	d004      	beq.n	1a002282 <__swbuf_r+0x62>
1a002278:	89a3      	ldrh	r3, [r4, #12]
1a00227a:	07db      	lsls	r3, r3, #31
1a00227c:	d506      	bpl.n	1a00228c <__swbuf_r+0x6c>
1a00227e:	2e0a      	cmp	r6, #10
1a002280:	d104      	bne.n	1a00228c <__swbuf_r+0x6c>
1a002282:	4621      	mov	r1, r4
1a002284:	4628      	mov	r0, r5
1a002286:	f000 f911 	bl	1a0024ac <_fflush_r>
1a00228a:	b988      	cbnz	r0, 1a0022b0 <__swbuf_r+0x90>
1a00228c:	4638      	mov	r0, r7
1a00228e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002290:	4b0a      	ldr	r3, [pc, #40]	; (1a0022bc <__swbuf_r+0x9c>)
1a002292:	429c      	cmp	r4, r3
1a002294:	d101      	bne.n	1a00229a <__swbuf_r+0x7a>
1a002296:	68ac      	ldr	r4, [r5, #8]
1a002298:	e7cf      	b.n	1a00223a <__swbuf_r+0x1a>
1a00229a:	4b09      	ldr	r3, [pc, #36]	; (1a0022c0 <__swbuf_r+0xa0>)
1a00229c:	429c      	cmp	r4, r3
1a00229e:	bf08      	it	eq
1a0022a0:	68ec      	ldreq	r4, [r5, #12]
1a0022a2:	e7ca      	b.n	1a00223a <__swbuf_r+0x1a>
1a0022a4:	4621      	mov	r1, r4
1a0022a6:	4628      	mov	r0, r5
1a0022a8:	f000 f80c 	bl	1a0022c4 <__swsetup_r>
1a0022ac:	2800      	cmp	r0, #0
1a0022ae:	d0cb      	beq.n	1a002248 <__swbuf_r+0x28>
1a0022b0:	f04f 37ff 	mov.w	r7, #4294967295
1a0022b4:	e7ea      	b.n	1a00228c <__swbuf_r+0x6c>
1a0022b6:	bf00      	nop
1a0022b8:	1a003344 	.word	0x1a003344
1a0022bc:	1a003364 	.word	0x1a003364
1a0022c0:	1a003324 	.word	0x1a003324

1a0022c4 <__swsetup_r>:
1a0022c4:	4b32      	ldr	r3, [pc, #200]	; (1a002390 <__swsetup_r+0xcc>)
1a0022c6:	b570      	push	{r4, r5, r6, lr}
1a0022c8:	681d      	ldr	r5, [r3, #0]
1a0022ca:	4606      	mov	r6, r0
1a0022cc:	460c      	mov	r4, r1
1a0022ce:	b125      	cbz	r5, 1a0022da <__swsetup_r+0x16>
1a0022d0:	69ab      	ldr	r3, [r5, #24]
1a0022d2:	b913      	cbnz	r3, 1a0022da <__swsetup_r+0x16>
1a0022d4:	4628      	mov	r0, r5
1a0022d6:	f000 f97d 	bl	1a0025d4 <__sinit>
1a0022da:	4b2e      	ldr	r3, [pc, #184]	; (1a002394 <__swsetup_r+0xd0>)
1a0022dc:	429c      	cmp	r4, r3
1a0022de:	d10f      	bne.n	1a002300 <__swsetup_r+0x3c>
1a0022e0:	686c      	ldr	r4, [r5, #4]
1a0022e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0022e6:	b29a      	uxth	r2, r3
1a0022e8:	0715      	lsls	r5, r2, #28
1a0022ea:	d42c      	bmi.n	1a002346 <__swsetup_r+0x82>
1a0022ec:	06d0      	lsls	r0, r2, #27
1a0022ee:	d411      	bmi.n	1a002314 <__swsetup_r+0x50>
1a0022f0:	2209      	movs	r2, #9
1a0022f2:	6032      	str	r2, [r6, #0]
1a0022f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0022f8:	81a3      	strh	r3, [r4, #12]
1a0022fa:	f04f 30ff 	mov.w	r0, #4294967295
1a0022fe:	e03e      	b.n	1a00237e <__swsetup_r+0xba>
1a002300:	4b25      	ldr	r3, [pc, #148]	; (1a002398 <__swsetup_r+0xd4>)
1a002302:	429c      	cmp	r4, r3
1a002304:	d101      	bne.n	1a00230a <__swsetup_r+0x46>
1a002306:	68ac      	ldr	r4, [r5, #8]
1a002308:	e7eb      	b.n	1a0022e2 <__swsetup_r+0x1e>
1a00230a:	4b24      	ldr	r3, [pc, #144]	; (1a00239c <__swsetup_r+0xd8>)
1a00230c:	429c      	cmp	r4, r3
1a00230e:	bf08      	it	eq
1a002310:	68ec      	ldreq	r4, [r5, #12]
1a002312:	e7e6      	b.n	1a0022e2 <__swsetup_r+0x1e>
1a002314:	0751      	lsls	r1, r2, #29
1a002316:	d512      	bpl.n	1a00233e <__swsetup_r+0x7a>
1a002318:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00231a:	b141      	cbz	r1, 1a00232e <__swsetup_r+0x6a>
1a00231c:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002320:	4299      	cmp	r1, r3
1a002322:	d002      	beq.n	1a00232a <__swsetup_r+0x66>
1a002324:	4630      	mov	r0, r6
1a002326:	f000 fa59 	bl	1a0027dc <_free_r>
1a00232a:	2300      	movs	r3, #0
1a00232c:	6363      	str	r3, [r4, #52]	; 0x34
1a00232e:	89a3      	ldrh	r3, [r4, #12]
1a002330:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a002334:	81a3      	strh	r3, [r4, #12]
1a002336:	2300      	movs	r3, #0
1a002338:	6063      	str	r3, [r4, #4]
1a00233a:	6923      	ldr	r3, [r4, #16]
1a00233c:	6023      	str	r3, [r4, #0]
1a00233e:	89a3      	ldrh	r3, [r4, #12]
1a002340:	f043 0308 	orr.w	r3, r3, #8
1a002344:	81a3      	strh	r3, [r4, #12]
1a002346:	6923      	ldr	r3, [r4, #16]
1a002348:	b94b      	cbnz	r3, 1a00235e <__swsetup_r+0x9a>
1a00234a:	89a3      	ldrh	r3, [r4, #12]
1a00234c:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a002350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a002354:	d003      	beq.n	1a00235e <__swsetup_r+0x9a>
1a002356:	4621      	mov	r1, r4
1a002358:	4630      	mov	r0, r6
1a00235a:	f000 f9ff 	bl	1a00275c <__smakebuf_r>
1a00235e:	89a2      	ldrh	r2, [r4, #12]
1a002360:	f012 0301 	ands.w	r3, r2, #1
1a002364:	d00c      	beq.n	1a002380 <__swsetup_r+0xbc>
1a002366:	2300      	movs	r3, #0
1a002368:	60a3      	str	r3, [r4, #8]
1a00236a:	6963      	ldr	r3, [r4, #20]
1a00236c:	425b      	negs	r3, r3
1a00236e:	61a3      	str	r3, [r4, #24]
1a002370:	6923      	ldr	r3, [r4, #16]
1a002372:	b953      	cbnz	r3, 1a00238a <__swsetup_r+0xc6>
1a002374:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002378:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a00237c:	d1ba      	bne.n	1a0022f4 <__swsetup_r+0x30>
1a00237e:	bd70      	pop	{r4, r5, r6, pc}
1a002380:	0792      	lsls	r2, r2, #30
1a002382:	bf58      	it	pl
1a002384:	6963      	ldrpl	r3, [r4, #20]
1a002386:	60a3      	str	r3, [r4, #8]
1a002388:	e7f2      	b.n	1a002370 <__swsetup_r+0xac>
1a00238a:	2000      	movs	r0, #0
1a00238c:	e7f7      	b.n	1a00237e <__swsetup_r+0xba>
1a00238e:	bf00      	nop
1a002390:	100000dc 	.word	0x100000dc
1a002394:	1a003344 	.word	0x1a003344
1a002398:	1a003364 	.word	0x1a003364
1a00239c:	1a003324 	.word	0x1a003324

1a0023a0 <__sflush_r>:
1a0023a0:	898a      	ldrh	r2, [r1, #12]
1a0023a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0023a6:	4605      	mov	r5, r0
1a0023a8:	0710      	lsls	r0, r2, #28
1a0023aa:	460c      	mov	r4, r1
1a0023ac:	d458      	bmi.n	1a002460 <__sflush_r+0xc0>
1a0023ae:	684b      	ldr	r3, [r1, #4]
1a0023b0:	2b00      	cmp	r3, #0
1a0023b2:	dc05      	bgt.n	1a0023c0 <__sflush_r+0x20>
1a0023b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a0023b6:	2b00      	cmp	r3, #0
1a0023b8:	dc02      	bgt.n	1a0023c0 <__sflush_r+0x20>
1a0023ba:	2000      	movs	r0, #0
1a0023bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0023c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0023c2:	2e00      	cmp	r6, #0
1a0023c4:	d0f9      	beq.n	1a0023ba <__sflush_r+0x1a>
1a0023c6:	2300      	movs	r3, #0
1a0023c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a0023cc:	682f      	ldr	r7, [r5, #0]
1a0023ce:	602b      	str	r3, [r5, #0]
1a0023d0:	d032      	beq.n	1a002438 <__sflush_r+0x98>
1a0023d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a0023d4:	89a3      	ldrh	r3, [r4, #12]
1a0023d6:	075a      	lsls	r2, r3, #29
1a0023d8:	d505      	bpl.n	1a0023e6 <__sflush_r+0x46>
1a0023da:	6863      	ldr	r3, [r4, #4]
1a0023dc:	1ac0      	subs	r0, r0, r3
1a0023de:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0023e0:	b10b      	cbz	r3, 1a0023e6 <__sflush_r+0x46>
1a0023e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0023e4:	1ac0      	subs	r0, r0, r3
1a0023e6:	2300      	movs	r3, #0
1a0023e8:	4602      	mov	r2, r0
1a0023ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0023ec:	6a21      	ldr	r1, [r4, #32]
1a0023ee:	4628      	mov	r0, r5
1a0023f0:	47b0      	blx	r6
1a0023f2:	1c43      	adds	r3, r0, #1
1a0023f4:	89a3      	ldrh	r3, [r4, #12]
1a0023f6:	d106      	bne.n	1a002406 <__sflush_r+0x66>
1a0023f8:	6829      	ldr	r1, [r5, #0]
1a0023fa:	291d      	cmp	r1, #29
1a0023fc:	d849      	bhi.n	1a002492 <__sflush_r+0xf2>
1a0023fe:	4a2a      	ldr	r2, [pc, #168]	; (1a0024a8 <__sflush_r+0x108>)
1a002400:	40ca      	lsrs	r2, r1
1a002402:	07d6      	lsls	r6, r2, #31
1a002404:	d545      	bpl.n	1a002492 <__sflush_r+0xf2>
1a002406:	2200      	movs	r2, #0
1a002408:	6062      	str	r2, [r4, #4]
1a00240a:	04d9      	lsls	r1, r3, #19
1a00240c:	6922      	ldr	r2, [r4, #16]
1a00240e:	6022      	str	r2, [r4, #0]
1a002410:	d504      	bpl.n	1a00241c <__sflush_r+0x7c>
1a002412:	1c42      	adds	r2, r0, #1
1a002414:	d101      	bne.n	1a00241a <__sflush_r+0x7a>
1a002416:	682b      	ldr	r3, [r5, #0]
1a002418:	b903      	cbnz	r3, 1a00241c <__sflush_r+0x7c>
1a00241a:	6560      	str	r0, [r4, #84]	; 0x54
1a00241c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00241e:	602f      	str	r7, [r5, #0]
1a002420:	2900      	cmp	r1, #0
1a002422:	d0ca      	beq.n	1a0023ba <__sflush_r+0x1a>
1a002424:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002428:	4299      	cmp	r1, r3
1a00242a:	d002      	beq.n	1a002432 <__sflush_r+0x92>
1a00242c:	4628      	mov	r0, r5
1a00242e:	f000 f9d5 	bl	1a0027dc <_free_r>
1a002432:	2000      	movs	r0, #0
1a002434:	6360      	str	r0, [r4, #52]	; 0x34
1a002436:	e7c1      	b.n	1a0023bc <__sflush_r+0x1c>
1a002438:	6a21      	ldr	r1, [r4, #32]
1a00243a:	2301      	movs	r3, #1
1a00243c:	4628      	mov	r0, r5
1a00243e:	47b0      	blx	r6
1a002440:	1c41      	adds	r1, r0, #1
1a002442:	d1c7      	bne.n	1a0023d4 <__sflush_r+0x34>
1a002444:	682b      	ldr	r3, [r5, #0]
1a002446:	2b00      	cmp	r3, #0
1a002448:	d0c4      	beq.n	1a0023d4 <__sflush_r+0x34>
1a00244a:	2b1d      	cmp	r3, #29
1a00244c:	d001      	beq.n	1a002452 <__sflush_r+0xb2>
1a00244e:	2b16      	cmp	r3, #22
1a002450:	d101      	bne.n	1a002456 <__sflush_r+0xb6>
1a002452:	602f      	str	r7, [r5, #0]
1a002454:	e7b1      	b.n	1a0023ba <__sflush_r+0x1a>
1a002456:	89a3      	ldrh	r3, [r4, #12]
1a002458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00245c:	81a3      	strh	r3, [r4, #12]
1a00245e:	e7ad      	b.n	1a0023bc <__sflush_r+0x1c>
1a002460:	690f      	ldr	r7, [r1, #16]
1a002462:	2f00      	cmp	r7, #0
1a002464:	d0a9      	beq.n	1a0023ba <__sflush_r+0x1a>
1a002466:	0793      	lsls	r3, r2, #30
1a002468:	680e      	ldr	r6, [r1, #0]
1a00246a:	bf08      	it	eq
1a00246c:	694b      	ldreq	r3, [r1, #20]
1a00246e:	600f      	str	r7, [r1, #0]
1a002470:	bf18      	it	ne
1a002472:	2300      	movne	r3, #0
1a002474:	eba6 0807 	sub.w	r8, r6, r7
1a002478:	608b      	str	r3, [r1, #8]
1a00247a:	f1b8 0f00 	cmp.w	r8, #0
1a00247e:	dd9c      	ble.n	1a0023ba <__sflush_r+0x1a>
1a002480:	4643      	mov	r3, r8
1a002482:	463a      	mov	r2, r7
1a002484:	6a21      	ldr	r1, [r4, #32]
1a002486:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a002488:	4628      	mov	r0, r5
1a00248a:	47b0      	blx	r6
1a00248c:	2800      	cmp	r0, #0
1a00248e:	dc06      	bgt.n	1a00249e <__sflush_r+0xfe>
1a002490:	89a3      	ldrh	r3, [r4, #12]
1a002492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002496:	81a3      	strh	r3, [r4, #12]
1a002498:	f04f 30ff 	mov.w	r0, #4294967295
1a00249c:	e78e      	b.n	1a0023bc <__sflush_r+0x1c>
1a00249e:	4407      	add	r7, r0
1a0024a0:	eba8 0800 	sub.w	r8, r8, r0
1a0024a4:	e7e9      	b.n	1a00247a <__sflush_r+0xda>
1a0024a6:	bf00      	nop
1a0024a8:	20400001 	.word	0x20400001

1a0024ac <_fflush_r>:
1a0024ac:	b538      	push	{r3, r4, r5, lr}
1a0024ae:	690b      	ldr	r3, [r1, #16]
1a0024b0:	4605      	mov	r5, r0
1a0024b2:	460c      	mov	r4, r1
1a0024b4:	b913      	cbnz	r3, 1a0024bc <_fflush_r+0x10>
1a0024b6:	2500      	movs	r5, #0
1a0024b8:	4628      	mov	r0, r5
1a0024ba:	bd38      	pop	{r3, r4, r5, pc}
1a0024bc:	b118      	cbz	r0, 1a0024c6 <_fflush_r+0x1a>
1a0024be:	6983      	ldr	r3, [r0, #24]
1a0024c0:	b90b      	cbnz	r3, 1a0024c6 <_fflush_r+0x1a>
1a0024c2:	f000 f887 	bl	1a0025d4 <__sinit>
1a0024c6:	4b14      	ldr	r3, [pc, #80]	; (1a002518 <_fflush_r+0x6c>)
1a0024c8:	429c      	cmp	r4, r3
1a0024ca:	d11b      	bne.n	1a002504 <_fflush_r+0x58>
1a0024cc:	686c      	ldr	r4, [r5, #4]
1a0024ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0024d2:	2b00      	cmp	r3, #0
1a0024d4:	d0ef      	beq.n	1a0024b6 <_fflush_r+0xa>
1a0024d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a0024d8:	07d0      	lsls	r0, r2, #31
1a0024da:	d404      	bmi.n	1a0024e6 <_fflush_r+0x3a>
1a0024dc:	0599      	lsls	r1, r3, #22
1a0024de:	d402      	bmi.n	1a0024e6 <_fflush_r+0x3a>
1a0024e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0024e2:	f000 f914 	bl	1a00270e <__retarget_lock_acquire_recursive>
1a0024e6:	4628      	mov	r0, r5
1a0024e8:	4621      	mov	r1, r4
1a0024ea:	f7ff ff59 	bl	1a0023a0 <__sflush_r>
1a0024ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0024f0:	07da      	lsls	r2, r3, #31
1a0024f2:	4605      	mov	r5, r0
1a0024f4:	d4e0      	bmi.n	1a0024b8 <_fflush_r+0xc>
1a0024f6:	89a3      	ldrh	r3, [r4, #12]
1a0024f8:	059b      	lsls	r3, r3, #22
1a0024fa:	d4dd      	bmi.n	1a0024b8 <_fflush_r+0xc>
1a0024fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0024fe:	f000 f907 	bl	1a002710 <__retarget_lock_release_recursive>
1a002502:	e7d9      	b.n	1a0024b8 <_fflush_r+0xc>
1a002504:	4b05      	ldr	r3, [pc, #20]	; (1a00251c <_fflush_r+0x70>)
1a002506:	429c      	cmp	r4, r3
1a002508:	d101      	bne.n	1a00250e <_fflush_r+0x62>
1a00250a:	68ac      	ldr	r4, [r5, #8]
1a00250c:	e7df      	b.n	1a0024ce <_fflush_r+0x22>
1a00250e:	4b04      	ldr	r3, [pc, #16]	; (1a002520 <_fflush_r+0x74>)
1a002510:	429c      	cmp	r4, r3
1a002512:	bf08      	it	eq
1a002514:	68ec      	ldreq	r4, [r5, #12]
1a002516:	e7da      	b.n	1a0024ce <_fflush_r+0x22>
1a002518:	1a003344 	.word	0x1a003344
1a00251c:	1a003364 	.word	0x1a003364
1a002520:	1a003324 	.word	0x1a003324

1a002524 <std>:
1a002524:	2300      	movs	r3, #0
1a002526:	b510      	push	{r4, lr}
1a002528:	4604      	mov	r4, r0
1a00252a:	e9c0 3300 	strd	r3, r3, [r0]
1a00252e:	6083      	str	r3, [r0, #8]
1a002530:	8181      	strh	r1, [r0, #12]
1a002532:	6643      	str	r3, [r0, #100]	; 0x64
1a002534:	81c2      	strh	r2, [r0, #14]
1a002536:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a00253a:	6183      	str	r3, [r0, #24]
1a00253c:	4619      	mov	r1, r3
1a00253e:	2208      	movs	r2, #8
1a002540:	305c      	adds	r0, #92	; 0x5c
1a002542:	f7ff fe4d 	bl	1a0021e0 <memset>
1a002546:	4b05      	ldr	r3, [pc, #20]	; (1a00255c <std+0x38>)
1a002548:	6263      	str	r3, [r4, #36]	; 0x24
1a00254a:	4b05      	ldr	r3, [pc, #20]	; (1a002560 <std+0x3c>)
1a00254c:	62a3      	str	r3, [r4, #40]	; 0x28
1a00254e:	4b05      	ldr	r3, [pc, #20]	; (1a002564 <std+0x40>)
1a002550:	62e3      	str	r3, [r4, #44]	; 0x2c
1a002552:	4b05      	ldr	r3, [pc, #20]	; (1a002568 <std+0x44>)
1a002554:	6224      	str	r4, [r4, #32]
1a002556:	6323      	str	r3, [r4, #48]	; 0x30
1a002558:	bd10      	pop	{r4, pc}
1a00255a:	bf00      	nop
1a00255c:	1a002ee5 	.word	0x1a002ee5
1a002560:	1a002f07 	.word	0x1a002f07
1a002564:	1a002f3f 	.word	0x1a002f3f
1a002568:	1a002f63 	.word	0x1a002f63

1a00256c <_cleanup_r>:
1a00256c:	4901      	ldr	r1, [pc, #4]	; (1a002574 <_cleanup_r+0x8>)
1a00256e:	f000 b8af 	b.w	1a0026d0 <_fwalk_reent>
1a002572:	bf00      	nop
1a002574:	1a0024ad 	.word	0x1a0024ad

1a002578 <__sfmoreglue>:
1a002578:	b570      	push	{r4, r5, r6, lr}
1a00257a:	1e4a      	subs	r2, r1, #1
1a00257c:	2568      	movs	r5, #104	; 0x68
1a00257e:	4355      	muls	r5, r2
1a002580:	460e      	mov	r6, r1
1a002582:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a002586:	f000 f977 	bl	1a002878 <_malloc_r>
1a00258a:	4604      	mov	r4, r0
1a00258c:	b140      	cbz	r0, 1a0025a0 <__sfmoreglue+0x28>
1a00258e:	2100      	movs	r1, #0
1a002590:	e9c0 1600 	strd	r1, r6, [r0]
1a002594:	300c      	adds	r0, #12
1a002596:	60a0      	str	r0, [r4, #8]
1a002598:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a00259c:	f7ff fe20 	bl	1a0021e0 <memset>
1a0025a0:	4620      	mov	r0, r4
1a0025a2:	bd70      	pop	{r4, r5, r6, pc}

1a0025a4 <__sfp_lock_acquire>:
1a0025a4:	4801      	ldr	r0, [pc, #4]	; (1a0025ac <__sfp_lock_acquire+0x8>)
1a0025a6:	f000 b8b2 	b.w	1a00270e <__retarget_lock_acquire_recursive>
1a0025aa:	bf00      	nop
1a0025ac:	10000198 	.word	0x10000198

1a0025b0 <__sfp_lock_release>:
1a0025b0:	4801      	ldr	r0, [pc, #4]	; (1a0025b8 <__sfp_lock_release+0x8>)
1a0025b2:	f000 b8ad 	b.w	1a002710 <__retarget_lock_release_recursive>
1a0025b6:	bf00      	nop
1a0025b8:	10000198 	.word	0x10000198

1a0025bc <__sinit_lock_acquire>:
1a0025bc:	4801      	ldr	r0, [pc, #4]	; (1a0025c4 <__sinit_lock_acquire+0x8>)
1a0025be:	f000 b8a6 	b.w	1a00270e <__retarget_lock_acquire_recursive>
1a0025c2:	bf00      	nop
1a0025c4:	10000193 	.word	0x10000193

1a0025c8 <__sinit_lock_release>:
1a0025c8:	4801      	ldr	r0, [pc, #4]	; (1a0025d0 <__sinit_lock_release+0x8>)
1a0025ca:	f000 b8a1 	b.w	1a002710 <__retarget_lock_release_recursive>
1a0025ce:	bf00      	nop
1a0025d0:	10000193 	.word	0x10000193

1a0025d4 <__sinit>:
1a0025d4:	b510      	push	{r4, lr}
1a0025d6:	4604      	mov	r4, r0
1a0025d8:	f7ff fff0 	bl	1a0025bc <__sinit_lock_acquire>
1a0025dc:	69a3      	ldr	r3, [r4, #24]
1a0025de:	b11b      	cbz	r3, 1a0025e8 <__sinit+0x14>
1a0025e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0025e4:	f7ff bff0 	b.w	1a0025c8 <__sinit_lock_release>
1a0025e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a0025ec:	6523      	str	r3, [r4, #80]	; 0x50
1a0025ee:	4b13      	ldr	r3, [pc, #76]	; (1a00263c <__sinit+0x68>)
1a0025f0:	4a13      	ldr	r2, [pc, #76]	; (1a002640 <__sinit+0x6c>)
1a0025f2:	681b      	ldr	r3, [r3, #0]
1a0025f4:	62a2      	str	r2, [r4, #40]	; 0x28
1a0025f6:	42a3      	cmp	r3, r4
1a0025f8:	bf04      	itt	eq
1a0025fa:	2301      	moveq	r3, #1
1a0025fc:	61a3      	streq	r3, [r4, #24]
1a0025fe:	4620      	mov	r0, r4
1a002600:	f000 f820 	bl	1a002644 <__sfp>
1a002604:	6060      	str	r0, [r4, #4]
1a002606:	4620      	mov	r0, r4
1a002608:	f000 f81c 	bl	1a002644 <__sfp>
1a00260c:	60a0      	str	r0, [r4, #8]
1a00260e:	4620      	mov	r0, r4
1a002610:	f000 f818 	bl	1a002644 <__sfp>
1a002614:	2200      	movs	r2, #0
1a002616:	60e0      	str	r0, [r4, #12]
1a002618:	2104      	movs	r1, #4
1a00261a:	6860      	ldr	r0, [r4, #4]
1a00261c:	f7ff ff82 	bl	1a002524 <std>
1a002620:	2201      	movs	r2, #1
1a002622:	2109      	movs	r1, #9
1a002624:	68a0      	ldr	r0, [r4, #8]
1a002626:	f7ff ff7d 	bl	1a002524 <std>
1a00262a:	2202      	movs	r2, #2
1a00262c:	2112      	movs	r1, #18
1a00262e:	68e0      	ldr	r0, [r4, #12]
1a002630:	f7ff ff78 	bl	1a002524 <std>
1a002634:	2301      	movs	r3, #1
1a002636:	61a3      	str	r3, [r4, #24]
1a002638:	e7d2      	b.n	1a0025e0 <__sinit+0xc>
1a00263a:	bf00      	nop
1a00263c:	1a003384 	.word	0x1a003384
1a002640:	1a00256d 	.word	0x1a00256d

1a002644 <__sfp>:
1a002644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002646:	4607      	mov	r7, r0
1a002648:	f7ff ffac 	bl	1a0025a4 <__sfp_lock_acquire>
1a00264c:	4b1e      	ldr	r3, [pc, #120]	; (1a0026c8 <__sfp+0x84>)
1a00264e:	681e      	ldr	r6, [r3, #0]
1a002650:	69b3      	ldr	r3, [r6, #24]
1a002652:	b913      	cbnz	r3, 1a00265a <__sfp+0x16>
1a002654:	4630      	mov	r0, r6
1a002656:	f7ff ffbd 	bl	1a0025d4 <__sinit>
1a00265a:	3648      	adds	r6, #72	; 0x48
1a00265c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a002660:	3b01      	subs	r3, #1
1a002662:	d503      	bpl.n	1a00266c <__sfp+0x28>
1a002664:	6833      	ldr	r3, [r6, #0]
1a002666:	b30b      	cbz	r3, 1a0026ac <__sfp+0x68>
1a002668:	6836      	ldr	r6, [r6, #0]
1a00266a:	e7f7      	b.n	1a00265c <__sfp+0x18>
1a00266c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a002670:	b9d5      	cbnz	r5, 1a0026a8 <__sfp+0x64>
1a002672:	4b16      	ldr	r3, [pc, #88]	; (1a0026cc <__sfp+0x88>)
1a002674:	60e3      	str	r3, [r4, #12]
1a002676:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a00267a:	6665      	str	r5, [r4, #100]	; 0x64
1a00267c:	f000 f846 	bl	1a00270c <__retarget_lock_init_recursive>
1a002680:	f7ff ff96 	bl	1a0025b0 <__sfp_lock_release>
1a002684:	6025      	str	r5, [r4, #0]
1a002686:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a00268a:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a00268e:	61a5      	str	r5, [r4, #24]
1a002690:	2208      	movs	r2, #8
1a002692:	4629      	mov	r1, r5
1a002694:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a002698:	f7ff fda2 	bl	1a0021e0 <memset>
1a00269c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a0026a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a0026a4:	4620      	mov	r0, r4
1a0026a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0026a8:	3468      	adds	r4, #104	; 0x68
1a0026aa:	e7d9      	b.n	1a002660 <__sfp+0x1c>
1a0026ac:	2104      	movs	r1, #4
1a0026ae:	4638      	mov	r0, r7
1a0026b0:	f7ff ff62 	bl	1a002578 <__sfmoreglue>
1a0026b4:	4604      	mov	r4, r0
1a0026b6:	6030      	str	r0, [r6, #0]
1a0026b8:	2800      	cmp	r0, #0
1a0026ba:	d1d5      	bne.n	1a002668 <__sfp+0x24>
1a0026bc:	f7ff ff78 	bl	1a0025b0 <__sfp_lock_release>
1a0026c0:	230c      	movs	r3, #12
1a0026c2:	603b      	str	r3, [r7, #0]
1a0026c4:	e7ee      	b.n	1a0026a4 <__sfp+0x60>
1a0026c6:	bf00      	nop
1a0026c8:	1a003384 	.word	0x1a003384
1a0026cc:	ffff0001 	.word	0xffff0001

1a0026d0 <_fwalk_reent>:
1a0026d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0026d4:	4680      	mov	r8, r0
1a0026d6:	4689      	mov	r9, r1
1a0026d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0026dc:	2600      	movs	r6, #0
1a0026de:	b914      	cbnz	r4, 1a0026e6 <_fwalk_reent+0x16>
1a0026e0:	4630      	mov	r0, r6
1a0026e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0026e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0026ea:	3f01      	subs	r7, #1
1a0026ec:	d501      	bpl.n	1a0026f2 <_fwalk_reent+0x22>
1a0026ee:	6824      	ldr	r4, [r4, #0]
1a0026f0:	e7f5      	b.n	1a0026de <_fwalk_reent+0xe>
1a0026f2:	89ab      	ldrh	r3, [r5, #12]
1a0026f4:	2b01      	cmp	r3, #1
1a0026f6:	d907      	bls.n	1a002708 <_fwalk_reent+0x38>
1a0026f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0026fc:	3301      	adds	r3, #1
1a0026fe:	d003      	beq.n	1a002708 <_fwalk_reent+0x38>
1a002700:	4629      	mov	r1, r5
1a002702:	4640      	mov	r0, r8
1a002704:	47c8      	blx	r9
1a002706:	4306      	orrs	r6, r0
1a002708:	3568      	adds	r5, #104	; 0x68
1a00270a:	e7ee      	b.n	1a0026ea <_fwalk_reent+0x1a>

1a00270c <__retarget_lock_init_recursive>:
1a00270c:	4770      	bx	lr

1a00270e <__retarget_lock_acquire_recursive>:
1a00270e:	4770      	bx	lr

1a002710 <__retarget_lock_release_recursive>:
1a002710:	4770      	bx	lr

1a002712 <__swhatbuf_r>:
1a002712:	b570      	push	{r4, r5, r6, lr}
1a002714:	460e      	mov	r6, r1
1a002716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00271a:	2900      	cmp	r1, #0
1a00271c:	b096      	sub	sp, #88	; 0x58
1a00271e:	4614      	mov	r4, r2
1a002720:	461d      	mov	r5, r3
1a002722:	da07      	bge.n	1a002734 <__swhatbuf_r+0x22>
1a002724:	2300      	movs	r3, #0
1a002726:	602b      	str	r3, [r5, #0]
1a002728:	89b3      	ldrh	r3, [r6, #12]
1a00272a:	061a      	lsls	r2, r3, #24
1a00272c:	d410      	bmi.n	1a002750 <__swhatbuf_r+0x3e>
1a00272e:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a002732:	e00e      	b.n	1a002752 <__swhatbuf_r+0x40>
1a002734:	466a      	mov	r2, sp
1a002736:	f7fe fbe8 	bl	1a000f0a <_fstat_r>
1a00273a:	2800      	cmp	r0, #0
1a00273c:	dbf2      	blt.n	1a002724 <__swhatbuf_r+0x12>
1a00273e:	9a01      	ldr	r2, [sp, #4]
1a002740:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a002744:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a002748:	425a      	negs	r2, r3
1a00274a:	415a      	adcs	r2, r3
1a00274c:	602a      	str	r2, [r5, #0]
1a00274e:	e7ee      	b.n	1a00272e <__swhatbuf_r+0x1c>
1a002750:	2340      	movs	r3, #64	; 0x40
1a002752:	2000      	movs	r0, #0
1a002754:	6023      	str	r3, [r4, #0]
1a002756:	b016      	add	sp, #88	; 0x58
1a002758:	bd70      	pop	{r4, r5, r6, pc}
1a00275a:	Address 0x1a00275a is out of bounds.


1a00275c <__smakebuf_r>:
1a00275c:	898b      	ldrh	r3, [r1, #12]
1a00275e:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a002760:	079d      	lsls	r5, r3, #30
1a002762:	4606      	mov	r6, r0
1a002764:	460c      	mov	r4, r1
1a002766:	d507      	bpl.n	1a002778 <__smakebuf_r+0x1c>
1a002768:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a00276c:	6023      	str	r3, [r4, #0]
1a00276e:	6123      	str	r3, [r4, #16]
1a002770:	2301      	movs	r3, #1
1a002772:	6163      	str	r3, [r4, #20]
1a002774:	b002      	add	sp, #8
1a002776:	bd70      	pop	{r4, r5, r6, pc}
1a002778:	ab01      	add	r3, sp, #4
1a00277a:	466a      	mov	r2, sp
1a00277c:	f7ff ffc9 	bl	1a002712 <__swhatbuf_r>
1a002780:	9900      	ldr	r1, [sp, #0]
1a002782:	4605      	mov	r5, r0
1a002784:	4630      	mov	r0, r6
1a002786:	f000 f877 	bl	1a002878 <_malloc_r>
1a00278a:	b948      	cbnz	r0, 1a0027a0 <__smakebuf_r+0x44>
1a00278c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002790:	059a      	lsls	r2, r3, #22
1a002792:	d4ef      	bmi.n	1a002774 <__smakebuf_r+0x18>
1a002794:	f023 0303 	bic.w	r3, r3, #3
1a002798:	f043 0302 	orr.w	r3, r3, #2
1a00279c:	81a3      	strh	r3, [r4, #12]
1a00279e:	e7e3      	b.n	1a002768 <__smakebuf_r+0xc>
1a0027a0:	4b0d      	ldr	r3, [pc, #52]	; (1a0027d8 <__smakebuf_r+0x7c>)
1a0027a2:	62b3      	str	r3, [r6, #40]	; 0x28
1a0027a4:	89a3      	ldrh	r3, [r4, #12]
1a0027a6:	6020      	str	r0, [r4, #0]
1a0027a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0027ac:	81a3      	strh	r3, [r4, #12]
1a0027ae:	9b00      	ldr	r3, [sp, #0]
1a0027b0:	6163      	str	r3, [r4, #20]
1a0027b2:	9b01      	ldr	r3, [sp, #4]
1a0027b4:	6120      	str	r0, [r4, #16]
1a0027b6:	b15b      	cbz	r3, 1a0027d0 <__smakebuf_r+0x74>
1a0027b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0027bc:	4630      	mov	r0, r6
1a0027be:	f7fe fba9 	bl	1a000f14 <_isatty_r>
1a0027c2:	b128      	cbz	r0, 1a0027d0 <__smakebuf_r+0x74>
1a0027c4:	89a3      	ldrh	r3, [r4, #12]
1a0027c6:	f023 0303 	bic.w	r3, r3, #3
1a0027ca:	f043 0301 	orr.w	r3, r3, #1
1a0027ce:	81a3      	strh	r3, [r4, #12]
1a0027d0:	89a3      	ldrh	r3, [r4, #12]
1a0027d2:	431d      	orrs	r5, r3
1a0027d4:	81a5      	strh	r5, [r4, #12]
1a0027d6:	e7cd      	b.n	1a002774 <__smakebuf_r+0x18>
1a0027d8:	1a00256d 	.word	0x1a00256d

1a0027dc <_free_r>:
1a0027dc:	b538      	push	{r3, r4, r5, lr}
1a0027de:	4605      	mov	r5, r0
1a0027e0:	2900      	cmp	r1, #0
1a0027e2:	d045      	beq.n	1a002870 <_free_r+0x94>
1a0027e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0027e8:	1f0c      	subs	r4, r1, #4
1a0027ea:	2b00      	cmp	r3, #0
1a0027ec:	bfb8      	it	lt
1a0027ee:	18e4      	addlt	r4, r4, r3
1a0027f0:	f000 fc0e 	bl	1a003010 <__malloc_lock>
1a0027f4:	4a1f      	ldr	r2, [pc, #124]	; (1a002874 <_free_r+0x98>)
1a0027f6:	6813      	ldr	r3, [r2, #0]
1a0027f8:	4610      	mov	r0, r2
1a0027fa:	b933      	cbnz	r3, 1a00280a <_free_r+0x2e>
1a0027fc:	6063      	str	r3, [r4, #4]
1a0027fe:	6014      	str	r4, [r2, #0]
1a002800:	4628      	mov	r0, r5
1a002802:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a002806:	f000 bc09 	b.w	1a00301c <__malloc_unlock>
1a00280a:	42a3      	cmp	r3, r4
1a00280c:	d90c      	bls.n	1a002828 <_free_r+0x4c>
1a00280e:	6821      	ldr	r1, [r4, #0]
1a002810:	1862      	adds	r2, r4, r1
1a002812:	4293      	cmp	r3, r2
1a002814:	bf04      	itt	eq
1a002816:	681a      	ldreq	r2, [r3, #0]
1a002818:	685b      	ldreq	r3, [r3, #4]
1a00281a:	6063      	str	r3, [r4, #4]
1a00281c:	bf04      	itt	eq
1a00281e:	1852      	addeq	r2, r2, r1
1a002820:	6022      	streq	r2, [r4, #0]
1a002822:	6004      	str	r4, [r0, #0]
1a002824:	e7ec      	b.n	1a002800 <_free_r+0x24>
1a002826:	4613      	mov	r3, r2
1a002828:	685a      	ldr	r2, [r3, #4]
1a00282a:	b10a      	cbz	r2, 1a002830 <_free_r+0x54>
1a00282c:	42a2      	cmp	r2, r4
1a00282e:	d9fa      	bls.n	1a002826 <_free_r+0x4a>
1a002830:	6819      	ldr	r1, [r3, #0]
1a002832:	1858      	adds	r0, r3, r1
1a002834:	42a0      	cmp	r0, r4
1a002836:	d10b      	bne.n	1a002850 <_free_r+0x74>
1a002838:	6820      	ldr	r0, [r4, #0]
1a00283a:	4401      	add	r1, r0
1a00283c:	1858      	adds	r0, r3, r1
1a00283e:	4282      	cmp	r2, r0
1a002840:	6019      	str	r1, [r3, #0]
1a002842:	d1dd      	bne.n	1a002800 <_free_r+0x24>
1a002844:	6810      	ldr	r0, [r2, #0]
1a002846:	6852      	ldr	r2, [r2, #4]
1a002848:	605a      	str	r2, [r3, #4]
1a00284a:	4401      	add	r1, r0
1a00284c:	6019      	str	r1, [r3, #0]
1a00284e:	e7d7      	b.n	1a002800 <_free_r+0x24>
1a002850:	d902      	bls.n	1a002858 <_free_r+0x7c>
1a002852:	230c      	movs	r3, #12
1a002854:	602b      	str	r3, [r5, #0]
1a002856:	e7d3      	b.n	1a002800 <_free_r+0x24>
1a002858:	6820      	ldr	r0, [r4, #0]
1a00285a:	1821      	adds	r1, r4, r0
1a00285c:	428a      	cmp	r2, r1
1a00285e:	bf04      	itt	eq
1a002860:	6811      	ldreq	r1, [r2, #0]
1a002862:	6852      	ldreq	r2, [r2, #4]
1a002864:	6062      	str	r2, [r4, #4]
1a002866:	bf04      	itt	eq
1a002868:	1809      	addeq	r1, r1, r0
1a00286a:	6021      	streq	r1, [r4, #0]
1a00286c:	605c      	str	r4, [r3, #4]
1a00286e:	e7c7      	b.n	1a002800 <_free_r+0x24>
1a002870:	bd38      	pop	{r3, r4, r5, pc}
1a002872:	bf00      	nop
1a002874:	10000174 	.word	0x10000174

1a002878 <_malloc_r>:
1a002878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00287a:	1ccd      	adds	r5, r1, #3
1a00287c:	f025 0503 	bic.w	r5, r5, #3
1a002880:	3508      	adds	r5, #8
1a002882:	2d0c      	cmp	r5, #12
1a002884:	bf38      	it	cc
1a002886:	250c      	movcc	r5, #12
1a002888:	2d00      	cmp	r5, #0
1a00288a:	4606      	mov	r6, r0
1a00288c:	db01      	blt.n	1a002892 <_malloc_r+0x1a>
1a00288e:	42a9      	cmp	r1, r5
1a002890:	d903      	bls.n	1a00289a <_malloc_r+0x22>
1a002892:	230c      	movs	r3, #12
1a002894:	6033      	str	r3, [r6, #0]
1a002896:	2000      	movs	r0, #0
1a002898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00289a:	f000 fbb9 	bl	1a003010 <__malloc_lock>
1a00289e:	4921      	ldr	r1, [pc, #132]	; (1a002924 <_malloc_r+0xac>)
1a0028a0:	680a      	ldr	r2, [r1, #0]
1a0028a2:	4614      	mov	r4, r2
1a0028a4:	b99c      	cbnz	r4, 1a0028ce <_malloc_r+0x56>
1a0028a6:	4f20      	ldr	r7, [pc, #128]	; (1a002928 <_malloc_r+0xb0>)
1a0028a8:	683b      	ldr	r3, [r7, #0]
1a0028aa:	b923      	cbnz	r3, 1a0028b6 <_malloc_r+0x3e>
1a0028ac:	4621      	mov	r1, r4
1a0028ae:	4630      	mov	r0, r6
1a0028b0:	f7fe fb64 	bl	1a000f7c <_sbrk_r>
1a0028b4:	6038      	str	r0, [r7, #0]
1a0028b6:	4629      	mov	r1, r5
1a0028b8:	4630      	mov	r0, r6
1a0028ba:	f7fe fb5f 	bl	1a000f7c <_sbrk_r>
1a0028be:	1c43      	adds	r3, r0, #1
1a0028c0:	d123      	bne.n	1a00290a <_malloc_r+0x92>
1a0028c2:	230c      	movs	r3, #12
1a0028c4:	6033      	str	r3, [r6, #0]
1a0028c6:	4630      	mov	r0, r6
1a0028c8:	f000 fba8 	bl	1a00301c <__malloc_unlock>
1a0028cc:	e7e3      	b.n	1a002896 <_malloc_r+0x1e>
1a0028ce:	6823      	ldr	r3, [r4, #0]
1a0028d0:	1b5b      	subs	r3, r3, r5
1a0028d2:	d417      	bmi.n	1a002904 <_malloc_r+0x8c>
1a0028d4:	2b0b      	cmp	r3, #11
1a0028d6:	d903      	bls.n	1a0028e0 <_malloc_r+0x68>
1a0028d8:	6023      	str	r3, [r4, #0]
1a0028da:	441c      	add	r4, r3
1a0028dc:	6025      	str	r5, [r4, #0]
1a0028de:	e004      	b.n	1a0028ea <_malloc_r+0x72>
1a0028e0:	6863      	ldr	r3, [r4, #4]
1a0028e2:	42a2      	cmp	r2, r4
1a0028e4:	bf0c      	ite	eq
1a0028e6:	600b      	streq	r3, [r1, #0]
1a0028e8:	6053      	strne	r3, [r2, #4]
1a0028ea:	4630      	mov	r0, r6
1a0028ec:	f000 fb96 	bl	1a00301c <__malloc_unlock>
1a0028f0:	f104 000b 	add.w	r0, r4, #11
1a0028f4:	1d23      	adds	r3, r4, #4
1a0028f6:	f020 0007 	bic.w	r0, r0, #7
1a0028fa:	1ac2      	subs	r2, r0, r3
1a0028fc:	d0cc      	beq.n	1a002898 <_malloc_r+0x20>
1a0028fe:	1a1b      	subs	r3, r3, r0
1a002900:	50a3      	str	r3, [r4, r2]
1a002902:	e7c9      	b.n	1a002898 <_malloc_r+0x20>
1a002904:	4622      	mov	r2, r4
1a002906:	6864      	ldr	r4, [r4, #4]
1a002908:	e7cc      	b.n	1a0028a4 <_malloc_r+0x2c>
1a00290a:	1cc4      	adds	r4, r0, #3
1a00290c:	f024 0403 	bic.w	r4, r4, #3
1a002910:	42a0      	cmp	r0, r4
1a002912:	d0e3      	beq.n	1a0028dc <_malloc_r+0x64>
1a002914:	1a21      	subs	r1, r4, r0
1a002916:	4630      	mov	r0, r6
1a002918:	f7fe fb30 	bl	1a000f7c <_sbrk_r>
1a00291c:	3001      	adds	r0, #1
1a00291e:	d1dd      	bne.n	1a0028dc <_malloc_r+0x64>
1a002920:	e7cf      	b.n	1a0028c2 <_malloc_r+0x4a>
1a002922:	bf00      	nop
1a002924:	10000174 	.word	0x10000174
1a002928:	10000178 	.word	0x10000178

1a00292c <__sfputc_r>:
1a00292c:	6893      	ldr	r3, [r2, #8]
1a00292e:	3b01      	subs	r3, #1
1a002930:	2b00      	cmp	r3, #0
1a002932:	b410      	push	{r4}
1a002934:	6093      	str	r3, [r2, #8]
1a002936:	da08      	bge.n	1a00294a <__sfputc_r+0x1e>
1a002938:	6994      	ldr	r4, [r2, #24]
1a00293a:	42a3      	cmp	r3, r4
1a00293c:	db01      	blt.n	1a002942 <__sfputc_r+0x16>
1a00293e:	290a      	cmp	r1, #10
1a002940:	d103      	bne.n	1a00294a <__sfputc_r+0x1e>
1a002942:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002946:	f7ff bc6b 	b.w	1a002220 <__swbuf_r>
1a00294a:	6813      	ldr	r3, [r2, #0]
1a00294c:	1c58      	adds	r0, r3, #1
1a00294e:	6010      	str	r0, [r2, #0]
1a002950:	7019      	strb	r1, [r3, #0]
1a002952:	4608      	mov	r0, r1
1a002954:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002958:	4770      	bx	lr

1a00295a <__sfputs_r>:
1a00295a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00295c:	4606      	mov	r6, r0
1a00295e:	460f      	mov	r7, r1
1a002960:	4614      	mov	r4, r2
1a002962:	18d5      	adds	r5, r2, r3
1a002964:	42ac      	cmp	r4, r5
1a002966:	d101      	bne.n	1a00296c <__sfputs_r+0x12>
1a002968:	2000      	movs	r0, #0
1a00296a:	e007      	b.n	1a00297c <__sfputs_r+0x22>
1a00296c:	463a      	mov	r2, r7
1a00296e:	f814 1b01 	ldrb.w	r1, [r4], #1
1a002972:	4630      	mov	r0, r6
1a002974:	f7ff ffda 	bl	1a00292c <__sfputc_r>
1a002978:	1c43      	adds	r3, r0, #1
1a00297a:	d1f3      	bne.n	1a002964 <__sfputs_r+0xa>
1a00297c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00297e:	Address 0x1a00297e is out of bounds.


1a002980 <_vfiprintf_r>:
1a002980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002984:	460d      	mov	r5, r1
1a002986:	b09d      	sub	sp, #116	; 0x74
1a002988:	4614      	mov	r4, r2
1a00298a:	461e      	mov	r6, r3
1a00298c:	4607      	mov	r7, r0
1a00298e:	b118      	cbz	r0, 1a002998 <_vfiprintf_r+0x18>
1a002990:	6983      	ldr	r3, [r0, #24]
1a002992:	b90b      	cbnz	r3, 1a002998 <_vfiprintf_r+0x18>
1a002994:	f7ff fe1e 	bl	1a0025d4 <__sinit>
1a002998:	4b85      	ldr	r3, [pc, #532]	; (1a002bb0 <_vfiprintf_r+0x230>)
1a00299a:	429d      	cmp	r5, r3
1a00299c:	d11b      	bne.n	1a0029d6 <_vfiprintf_r+0x56>
1a00299e:	687d      	ldr	r5, [r7, #4]
1a0029a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0029a2:	07d9      	lsls	r1, r3, #31
1a0029a4:	d405      	bmi.n	1a0029b2 <_vfiprintf_r+0x32>
1a0029a6:	89ab      	ldrh	r3, [r5, #12]
1a0029a8:	059a      	lsls	r2, r3, #22
1a0029aa:	d402      	bmi.n	1a0029b2 <_vfiprintf_r+0x32>
1a0029ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0029ae:	f7ff feae 	bl	1a00270e <__retarget_lock_acquire_recursive>
1a0029b2:	89ab      	ldrh	r3, [r5, #12]
1a0029b4:	071b      	lsls	r3, r3, #28
1a0029b6:	d501      	bpl.n	1a0029bc <_vfiprintf_r+0x3c>
1a0029b8:	692b      	ldr	r3, [r5, #16]
1a0029ba:	b9eb      	cbnz	r3, 1a0029f8 <_vfiprintf_r+0x78>
1a0029bc:	4629      	mov	r1, r5
1a0029be:	4638      	mov	r0, r7
1a0029c0:	f7ff fc80 	bl	1a0022c4 <__swsetup_r>
1a0029c4:	b1c0      	cbz	r0, 1a0029f8 <_vfiprintf_r+0x78>
1a0029c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0029c8:	07d8      	lsls	r0, r3, #31
1a0029ca:	d50e      	bpl.n	1a0029ea <_vfiprintf_r+0x6a>
1a0029cc:	f04f 30ff 	mov.w	r0, #4294967295
1a0029d0:	b01d      	add	sp, #116	; 0x74
1a0029d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0029d6:	4b77      	ldr	r3, [pc, #476]	; (1a002bb4 <_vfiprintf_r+0x234>)
1a0029d8:	429d      	cmp	r5, r3
1a0029da:	d101      	bne.n	1a0029e0 <_vfiprintf_r+0x60>
1a0029dc:	68bd      	ldr	r5, [r7, #8]
1a0029de:	e7df      	b.n	1a0029a0 <_vfiprintf_r+0x20>
1a0029e0:	4b75      	ldr	r3, [pc, #468]	; (1a002bb8 <_vfiprintf_r+0x238>)
1a0029e2:	429d      	cmp	r5, r3
1a0029e4:	bf08      	it	eq
1a0029e6:	68fd      	ldreq	r5, [r7, #12]
1a0029e8:	e7da      	b.n	1a0029a0 <_vfiprintf_r+0x20>
1a0029ea:	89ab      	ldrh	r3, [r5, #12]
1a0029ec:	0599      	lsls	r1, r3, #22
1a0029ee:	d4ed      	bmi.n	1a0029cc <_vfiprintf_r+0x4c>
1a0029f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0029f2:	f7ff fe8d 	bl	1a002710 <__retarget_lock_release_recursive>
1a0029f6:	e7e9      	b.n	1a0029cc <_vfiprintf_r+0x4c>
1a0029f8:	2300      	movs	r3, #0
1a0029fa:	9309      	str	r3, [sp, #36]	; 0x24
1a0029fc:	2320      	movs	r3, #32
1a0029fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a002a02:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a002bbc <_vfiprintf_r+0x23c>
1a002a06:	9603      	str	r6, [sp, #12]
1a002a08:	2330      	movs	r3, #48	; 0x30
1a002a0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a002a0e:	f04f 0a01 	mov.w	sl, #1
1a002a12:	4623      	mov	r3, r4
1a002a14:	461e      	mov	r6, r3
1a002a16:	f813 2b01 	ldrb.w	r2, [r3], #1
1a002a1a:	b10a      	cbz	r2, 1a002a20 <_vfiprintf_r+0xa0>
1a002a1c:	2a25      	cmp	r2, #37	; 0x25
1a002a1e:	d1f9      	bne.n	1a002a14 <_vfiprintf_r+0x94>
1a002a20:	ebb6 0b04 	subs.w	fp, r6, r4
1a002a24:	d00b      	beq.n	1a002a3e <_vfiprintf_r+0xbe>
1a002a26:	465b      	mov	r3, fp
1a002a28:	4622      	mov	r2, r4
1a002a2a:	4629      	mov	r1, r5
1a002a2c:	4638      	mov	r0, r7
1a002a2e:	f7ff ff94 	bl	1a00295a <__sfputs_r>
1a002a32:	3001      	adds	r0, #1
1a002a34:	f000 80a3 	beq.w	1a002b7e <_vfiprintf_r+0x1fe>
1a002a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002a3a:	445b      	add	r3, fp
1a002a3c:	9309      	str	r3, [sp, #36]	; 0x24
1a002a3e:	7833      	ldrb	r3, [r6, #0]
1a002a40:	2b00      	cmp	r3, #0
1a002a42:	f000 809c 	beq.w	1a002b7e <_vfiprintf_r+0x1fe>
1a002a46:	2300      	movs	r3, #0
1a002a48:	f04f 32ff 	mov.w	r2, #4294967295
1a002a4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a002a50:	3601      	adds	r6, #1
1a002a52:	9304      	str	r3, [sp, #16]
1a002a54:	9307      	str	r3, [sp, #28]
1a002a56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a002a5a:	931a      	str	r3, [sp, #104]	; 0x68
1a002a5c:	4634      	mov	r4, r6
1a002a5e:	2205      	movs	r2, #5
1a002a60:	f814 1b01 	ldrb.w	r1, [r4], #1
1a002a64:	4855      	ldr	r0, [pc, #340]	; (1a002bbc <_vfiprintf_r+0x23c>)
1a002a66:	f000 fa83 	bl	1a002f70 <memchr>
1a002a6a:	9b04      	ldr	r3, [sp, #16]
1a002a6c:	b9c0      	cbnz	r0, 1a002aa0 <_vfiprintf_r+0x120>
1a002a6e:	06da      	lsls	r2, r3, #27
1a002a70:	bf44      	itt	mi
1a002a72:	2220      	movmi	r2, #32
1a002a74:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a002a78:	0718      	lsls	r0, r3, #28
1a002a7a:	bf44      	itt	mi
1a002a7c:	222b      	movmi	r2, #43	; 0x2b
1a002a7e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a002a82:	7832      	ldrb	r2, [r6, #0]
1a002a84:	2a2a      	cmp	r2, #42	; 0x2a
1a002a86:	d013      	beq.n	1a002ab0 <_vfiprintf_r+0x130>
1a002a88:	9a07      	ldr	r2, [sp, #28]
1a002a8a:	4634      	mov	r4, r6
1a002a8c:	2000      	movs	r0, #0
1a002a8e:	260a      	movs	r6, #10
1a002a90:	4621      	mov	r1, r4
1a002a92:	f811 3b01 	ldrb.w	r3, [r1], #1
1a002a96:	3b30      	subs	r3, #48	; 0x30
1a002a98:	2b09      	cmp	r3, #9
1a002a9a:	d94b      	bls.n	1a002b34 <_vfiprintf_r+0x1b4>
1a002a9c:	b970      	cbnz	r0, 1a002abc <_vfiprintf_r+0x13c>
1a002a9e:	e014      	b.n	1a002aca <_vfiprintf_r+0x14a>
1a002aa0:	eba0 0009 	sub.w	r0, r0, r9
1a002aa4:	fa0a f000 	lsl.w	r0, sl, r0
1a002aa8:	4318      	orrs	r0, r3
1a002aaa:	9004      	str	r0, [sp, #16]
1a002aac:	4626      	mov	r6, r4
1a002aae:	e7d5      	b.n	1a002a5c <_vfiprintf_r+0xdc>
1a002ab0:	9a03      	ldr	r2, [sp, #12]
1a002ab2:	1d11      	adds	r1, r2, #4
1a002ab4:	6812      	ldr	r2, [r2, #0]
1a002ab6:	9103      	str	r1, [sp, #12]
1a002ab8:	2a00      	cmp	r2, #0
1a002aba:	db01      	blt.n	1a002ac0 <_vfiprintf_r+0x140>
1a002abc:	9207      	str	r2, [sp, #28]
1a002abe:	e004      	b.n	1a002aca <_vfiprintf_r+0x14a>
1a002ac0:	4252      	negs	r2, r2
1a002ac2:	f043 0302 	orr.w	r3, r3, #2
1a002ac6:	9207      	str	r2, [sp, #28]
1a002ac8:	9304      	str	r3, [sp, #16]
1a002aca:	7823      	ldrb	r3, [r4, #0]
1a002acc:	2b2e      	cmp	r3, #46	; 0x2e
1a002ace:	d10c      	bne.n	1a002aea <_vfiprintf_r+0x16a>
1a002ad0:	7863      	ldrb	r3, [r4, #1]
1a002ad2:	2b2a      	cmp	r3, #42	; 0x2a
1a002ad4:	d133      	bne.n	1a002b3e <_vfiprintf_r+0x1be>
1a002ad6:	9b03      	ldr	r3, [sp, #12]
1a002ad8:	1d1a      	adds	r2, r3, #4
1a002ada:	681b      	ldr	r3, [r3, #0]
1a002adc:	9203      	str	r2, [sp, #12]
1a002ade:	2b00      	cmp	r3, #0
1a002ae0:	bfb8      	it	lt
1a002ae2:	f04f 33ff 	movlt.w	r3, #4294967295
1a002ae6:	3402      	adds	r4, #2
1a002ae8:	9305      	str	r3, [sp, #20]
1a002aea:	4e35      	ldr	r6, [pc, #212]	; (1a002bc0 <_vfiprintf_r+0x240>)
1a002aec:	7821      	ldrb	r1, [r4, #0]
1a002aee:	2203      	movs	r2, #3
1a002af0:	4630      	mov	r0, r6
1a002af2:	f000 fa3d 	bl	1a002f70 <memchr>
1a002af6:	b138      	cbz	r0, 1a002b08 <_vfiprintf_r+0x188>
1a002af8:	2340      	movs	r3, #64	; 0x40
1a002afa:	1b80      	subs	r0, r0, r6
1a002afc:	fa03 f000 	lsl.w	r0, r3, r0
1a002b00:	9b04      	ldr	r3, [sp, #16]
1a002b02:	4303      	orrs	r3, r0
1a002b04:	3401      	adds	r4, #1
1a002b06:	9304      	str	r3, [sp, #16]
1a002b08:	f814 1b01 	ldrb.w	r1, [r4], #1
1a002b0c:	482d      	ldr	r0, [pc, #180]	; (1a002bc4 <_vfiprintf_r+0x244>)
1a002b0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a002b12:	2206      	movs	r2, #6
1a002b14:	f000 fa2c 	bl	1a002f70 <memchr>
1a002b18:	2800      	cmp	r0, #0
1a002b1a:	d03f      	beq.n	1a002b9c <_vfiprintf_r+0x21c>
1a002b1c:	4b2a      	ldr	r3, [pc, #168]	; (1a002bc8 <_vfiprintf_r+0x248>)
1a002b1e:	bb13      	cbnz	r3, 1a002b66 <_vfiprintf_r+0x1e6>
1a002b20:	9b03      	ldr	r3, [sp, #12]
1a002b22:	3307      	adds	r3, #7
1a002b24:	f023 0307 	bic.w	r3, r3, #7
1a002b28:	3308      	adds	r3, #8
1a002b2a:	9303      	str	r3, [sp, #12]
1a002b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002b2e:	4443      	add	r3, r8
1a002b30:	9309      	str	r3, [sp, #36]	; 0x24
1a002b32:	e76e      	b.n	1a002a12 <_vfiprintf_r+0x92>
1a002b34:	fb06 3202 	mla	r2, r6, r2, r3
1a002b38:	2001      	movs	r0, #1
1a002b3a:	460c      	mov	r4, r1
1a002b3c:	e7a8      	b.n	1a002a90 <_vfiprintf_r+0x110>
1a002b3e:	2300      	movs	r3, #0
1a002b40:	3401      	adds	r4, #1
1a002b42:	9305      	str	r3, [sp, #20]
1a002b44:	4619      	mov	r1, r3
1a002b46:	260a      	movs	r6, #10
1a002b48:	4620      	mov	r0, r4
1a002b4a:	f810 2b01 	ldrb.w	r2, [r0], #1
1a002b4e:	3a30      	subs	r2, #48	; 0x30
1a002b50:	2a09      	cmp	r2, #9
1a002b52:	d903      	bls.n	1a002b5c <_vfiprintf_r+0x1dc>
1a002b54:	2b00      	cmp	r3, #0
1a002b56:	d0c8      	beq.n	1a002aea <_vfiprintf_r+0x16a>
1a002b58:	9105      	str	r1, [sp, #20]
1a002b5a:	e7c6      	b.n	1a002aea <_vfiprintf_r+0x16a>
1a002b5c:	fb06 2101 	mla	r1, r6, r1, r2
1a002b60:	2301      	movs	r3, #1
1a002b62:	4604      	mov	r4, r0
1a002b64:	e7f0      	b.n	1a002b48 <_vfiprintf_r+0x1c8>
1a002b66:	ab03      	add	r3, sp, #12
1a002b68:	9300      	str	r3, [sp, #0]
1a002b6a:	462a      	mov	r2, r5
1a002b6c:	4b17      	ldr	r3, [pc, #92]	; (1a002bcc <_vfiprintf_r+0x24c>)
1a002b6e:	a904      	add	r1, sp, #16
1a002b70:	4638      	mov	r0, r7
1a002b72:	f3af 8000 	nop.w
1a002b76:	f1b0 3fff 	cmp.w	r0, #4294967295
1a002b7a:	4680      	mov	r8, r0
1a002b7c:	d1d6      	bne.n	1a002b2c <_vfiprintf_r+0x1ac>
1a002b7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a002b80:	07d9      	lsls	r1, r3, #31
1a002b82:	d405      	bmi.n	1a002b90 <_vfiprintf_r+0x210>
1a002b84:	89ab      	ldrh	r3, [r5, #12]
1a002b86:	059a      	lsls	r2, r3, #22
1a002b88:	d402      	bmi.n	1a002b90 <_vfiprintf_r+0x210>
1a002b8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a002b8c:	f7ff fdc0 	bl	1a002710 <__retarget_lock_release_recursive>
1a002b90:	89ab      	ldrh	r3, [r5, #12]
1a002b92:	065b      	lsls	r3, r3, #25
1a002b94:	f53f af1a 	bmi.w	1a0029cc <_vfiprintf_r+0x4c>
1a002b98:	9809      	ldr	r0, [sp, #36]	; 0x24
1a002b9a:	e719      	b.n	1a0029d0 <_vfiprintf_r+0x50>
1a002b9c:	ab03      	add	r3, sp, #12
1a002b9e:	9300      	str	r3, [sp, #0]
1a002ba0:	462a      	mov	r2, r5
1a002ba2:	4b0a      	ldr	r3, [pc, #40]	; (1a002bcc <_vfiprintf_r+0x24c>)
1a002ba4:	a904      	add	r1, sp, #16
1a002ba6:	4638      	mov	r0, r7
1a002ba8:	f000 f888 	bl	1a002cbc <_printf_i>
1a002bac:	e7e3      	b.n	1a002b76 <_vfiprintf_r+0x1f6>
1a002bae:	bf00      	nop
1a002bb0:	1a003344 	.word	0x1a003344
1a002bb4:	1a003364 	.word	0x1a003364
1a002bb8:	1a003324 	.word	0x1a003324
1a002bbc:	1a003388 	.word	0x1a003388
1a002bc0:	1a00338e 	.word	0x1a00338e
1a002bc4:	1a003392 	.word	0x1a003392
1a002bc8:	00000000 	.word	0x00000000
1a002bcc:	1a00295b 	.word	0x1a00295b

1a002bd0 <_printf_common>:
1a002bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002bd4:	4691      	mov	r9, r2
1a002bd6:	461f      	mov	r7, r3
1a002bd8:	688a      	ldr	r2, [r1, #8]
1a002bda:	690b      	ldr	r3, [r1, #16]
1a002bdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a002be0:	4293      	cmp	r3, r2
1a002be2:	bfb8      	it	lt
1a002be4:	4613      	movlt	r3, r2
1a002be6:	f8c9 3000 	str.w	r3, [r9]
1a002bea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a002bee:	4606      	mov	r6, r0
1a002bf0:	460c      	mov	r4, r1
1a002bf2:	b112      	cbz	r2, 1a002bfa <_printf_common+0x2a>
1a002bf4:	3301      	adds	r3, #1
1a002bf6:	f8c9 3000 	str.w	r3, [r9]
1a002bfa:	6823      	ldr	r3, [r4, #0]
1a002bfc:	0699      	lsls	r1, r3, #26
1a002bfe:	bf42      	ittt	mi
1a002c00:	f8d9 3000 	ldrmi.w	r3, [r9]
1a002c04:	3302      	addmi	r3, #2
1a002c06:	f8c9 3000 	strmi.w	r3, [r9]
1a002c0a:	6825      	ldr	r5, [r4, #0]
1a002c0c:	f015 0506 	ands.w	r5, r5, #6
1a002c10:	d107      	bne.n	1a002c22 <_printf_common+0x52>
1a002c12:	f104 0a19 	add.w	sl, r4, #25
1a002c16:	68e3      	ldr	r3, [r4, #12]
1a002c18:	f8d9 2000 	ldr.w	r2, [r9]
1a002c1c:	1a9b      	subs	r3, r3, r2
1a002c1e:	42ab      	cmp	r3, r5
1a002c20:	dc28      	bgt.n	1a002c74 <_printf_common+0xa4>
1a002c22:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a002c26:	6822      	ldr	r2, [r4, #0]
1a002c28:	3300      	adds	r3, #0
1a002c2a:	bf18      	it	ne
1a002c2c:	2301      	movne	r3, #1
1a002c2e:	0692      	lsls	r2, r2, #26
1a002c30:	d42d      	bmi.n	1a002c8e <_printf_common+0xbe>
1a002c32:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a002c36:	4639      	mov	r1, r7
1a002c38:	4630      	mov	r0, r6
1a002c3a:	47c0      	blx	r8
1a002c3c:	3001      	adds	r0, #1
1a002c3e:	d020      	beq.n	1a002c82 <_printf_common+0xb2>
1a002c40:	6823      	ldr	r3, [r4, #0]
1a002c42:	68e5      	ldr	r5, [r4, #12]
1a002c44:	f8d9 2000 	ldr.w	r2, [r9]
1a002c48:	f003 0306 	and.w	r3, r3, #6
1a002c4c:	2b04      	cmp	r3, #4
1a002c4e:	bf08      	it	eq
1a002c50:	1aad      	subeq	r5, r5, r2
1a002c52:	68a3      	ldr	r3, [r4, #8]
1a002c54:	6922      	ldr	r2, [r4, #16]
1a002c56:	bf0c      	ite	eq
1a002c58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a002c5c:	2500      	movne	r5, #0
1a002c5e:	4293      	cmp	r3, r2
1a002c60:	bfc4      	itt	gt
1a002c62:	1a9b      	subgt	r3, r3, r2
1a002c64:	18ed      	addgt	r5, r5, r3
1a002c66:	f04f 0900 	mov.w	r9, #0
1a002c6a:	341a      	adds	r4, #26
1a002c6c:	454d      	cmp	r5, r9
1a002c6e:	d11a      	bne.n	1a002ca6 <_printf_common+0xd6>
1a002c70:	2000      	movs	r0, #0
1a002c72:	e008      	b.n	1a002c86 <_printf_common+0xb6>
1a002c74:	2301      	movs	r3, #1
1a002c76:	4652      	mov	r2, sl
1a002c78:	4639      	mov	r1, r7
1a002c7a:	4630      	mov	r0, r6
1a002c7c:	47c0      	blx	r8
1a002c7e:	3001      	adds	r0, #1
1a002c80:	d103      	bne.n	1a002c8a <_printf_common+0xba>
1a002c82:	f04f 30ff 	mov.w	r0, #4294967295
1a002c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002c8a:	3501      	adds	r5, #1
1a002c8c:	e7c3      	b.n	1a002c16 <_printf_common+0x46>
1a002c8e:	18e1      	adds	r1, r4, r3
1a002c90:	1c5a      	adds	r2, r3, #1
1a002c92:	2030      	movs	r0, #48	; 0x30
1a002c94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a002c98:	4422      	add	r2, r4
1a002c9a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a002c9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a002ca2:	3302      	adds	r3, #2
1a002ca4:	e7c5      	b.n	1a002c32 <_printf_common+0x62>
1a002ca6:	2301      	movs	r3, #1
1a002ca8:	4622      	mov	r2, r4
1a002caa:	4639      	mov	r1, r7
1a002cac:	4630      	mov	r0, r6
1a002cae:	47c0      	blx	r8
1a002cb0:	3001      	adds	r0, #1
1a002cb2:	d0e6      	beq.n	1a002c82 <_printf_common+0xb2>
1a002cb4:	f109 0901 	add.w	r9, r9, #1
1a002cb8:	e7d8      	b.n	1a002c6c <_printf_common+0x9c>
1a002cba:	Address 0x1a002cba is out of bounds.


1a002cbc <_printf_i>:
1a002cbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a002cc0:	4606      	mov	r6, r0
1a002cc2:	460c      	mov	r4, r1
1a002cc4:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a002cc8:	7e09      	ldrb	r1, [r1, #24]
1a002cca:	b085      	sub	sp, #20
1a002ccc:	296e      	cmp	r1, #110	; 0x6e
1a002cce:	4698      	mov	r8, r3
1a002cd0:	4617      	mov	r7, r2
1a002cd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a002cd4:	f000 80ba 	beq.w	1a002e4c <_printf_i+0x190>
1a002cd8:	d824      	bhi.n	1a002d24 <_printf_i+0x68>
1a002cda:	2963      	cmp	r1, #99	; 0x63
1a002cdc:	d039      	beq.n	1a002d52 <_printf_i+0x96>
1a002cde:	d80a      	bhi.n	1a002cf6 <_printf_i+0x3a>
1a002ce0:	2900      	cmp	r1, #0
1a002ce2:	f000 80c3 	beq.w	1a002e6c <_printf_i+0x1b0>
1a002ce6:	2958      	cmp	r1, #88	; 0x58
1a002ce8:	f000 8091 	beq.w	1a002e0e <_printf_i+0x152>
1a002cec:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002cf0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a002cf4:	e035      	b.n	1a002d62 <_printf_i+0xa6>
1a002cf6:	2964      	cmp	r1, #100	; 0x64
1a002cf8:	d001      	beq.n	1a002cfe <_printf_i+0x42>
1a002cfa:	2969      	cmp	r1, #105	; 0x69
1a002cfc:	d1f6      	bne.n	1a002cec <_printf_i+0x30>
1a002cfe:	6825      	ldr	r5, [r4, #0]
1a002d00:	681a      	ldr	r2, [r3, #0]
1a002d02:	f015 0f80 	tst.w	r5, #128	; 0x80
1a002d06:	f102 0104 	add.w	r1, r2, #4
1a002d0a:	d02c      	beq.n	1a002d66 <_printf_i+0xaa>
1a002d0c:	6812      	ldr	r2, [r2, #0]
1a002d0e:	6019      	str	r1, [r3, #0]
1a002d10:	2a00      	cmp	r2, #0
1a002d12:	da03      	bge.n	1a002d1c <_printf_i+0x60>
1a002d14:	232d      	movs	r3, #45	; 0x2d
1a002d16:	4252      	negs	r2, r2
1a002d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002d1c:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a002edc <_printf_i+0x220>
1a002d20:	230a      	movs	r3, #10
1a002d22:	e03f      	b.n	1a002da4 <_printf_i+0xe8>
1a002d24:	2973      	cmp	r1, #115	; 0x73
1a002d26:	f000 80a5 	beq.w	1a002e74 <_printf_i+0x1b8>
1a002d2a:	d808      	bhi.n	1a002d3e <_printf_i+0x82>
1a002d2c:	296f      	cmp	r1, #111	; 0x6f
1a002d2e:	d021      	beq.n	1a002d74 <_printf_i+0xb8>
1a002d30:	2970      	cmp	r1, #112	; 0x70
1a002d32:	d1db      	bne.n	1a002cec <_printf_i+0x30>
1a002d34:	6822      	ldr	r2, [r4, #0]
1a002d36:	f042 0220 	orr.w	r2, r2, #32
1a002d3a:	6022      	str	r2, [r4, #0]
1a002d3c:	e003      	b.n	1a002d46 <_printf_i+0x8a>
1a002d3e:	2975      	cmp	r1, #117	; 0x75
1a002d40:	d018      	beq.n	1a002d74 <_printf_i+0xb8>
1a002d42:	2978      	cmp	r1, #120	; 0x78
1a002d44:	d1d2      	bne.n	1a002cec <_printf_i+0x30>
1a002d46:	2278      	movs	r2, #120	; 0x78
1a002d48:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a002d4c:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a002ee0 <_printf_i+0x224>
1a002d50:	e061      	b.n	1a002e16 <_printf_i+0x15a>
1a002d52:	681a      	ldr	r2, [r3, #0]
1a002d54:	1d11      	adds	r1, r2, #4
1a002d56:	6019      	str	r1, [r3, #0]
1a002d58:	6813      	ldr	r3, [r2, #0]
1a002d5a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a002d5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002d62:	2301      	movs	r3, #1
1a002d64:	e093      	b.n	1a002e8e <_printf_i+0x1d2>
1a002d66:	6812      	ldr	r2, [r2, #0]
1a002d68:	6019      	str	r1, [r3, #0]
1a002d6a:	f015 0f40 	tst.w	r5, #64	; 0x40
1a002d6e:	bf18      	it	ne
1a002d70:	b212      	sxthne	r2, r2
1a002d72:	e7cd      	b.n	1a002d10 <_printf_i+0x54>
1a002d74:	f8d4 c000 	ldr.w	ip, [r4]
1a002d78:	681a      	ldr	r2, [r3, #0]
1a002d7a:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a002d7e:	f102 0504 	add.w	r5, r2, #4
1a002d82:	601d      	str	r5, [r3, #0]
1a002d84:	d001      	beq.n	1a002d8a <_printf_i+0xce>
1a002d86:	6812      	ldr	r2, [r2, #0]
1a002d88:	e003      	b.n	1a002d92 <_printf_i+0xd6>
1a002d8a:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a002d8e:	d0fa      	beq.n	1a002d86 <_printf_i+0xca>
1a002d90:	8812      	ldrh	r2, [r2, #0]
1a002d92:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a002edc <_printf_i+0x220>
1a002d96:	296f      	cmp	r1, #111	; 0x6f
1a002d98:	bf0c      	ite	eq
1a002d9a:	2308      	moveq	r3, #8
1a002d9c:	230a      	movne	r3, #10
1a002d9e:	2100      	movs	r1, #0
1a002da0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a002da4:	6865      	ldr	r5, [r4, #4]
1a002da6:	60a5      	str	r5, [r4, #8]
1a002da8:	2d00      	cmp	r5, #0
1a002daa:	bfa2      	ittt	ge
1a002dac:	6821      	ldrge	r1, [r4, #0]
1a002dae:	f021 0104 	bicge.w	r1, r1, #4
1a002db2:	6021      	strge	r1, [r4, #0]
1a002db4:	b90a      	cbnz	r2, 1a002dba <_printf_i+0xfe>
1a002db6:	2d00      	cmp	r5, #0
1a002db8:	d046      	beq.n	1a002e48 <_printf_i+0x18c>
1a002dba:	4605      	mov	r5, r0
1a002dbc:	fbb2 f1f3 	udiv	r1, r2, r3
1a002dc0:	fb03 2e11 	mls	lr, r3, r1, r2
1a002dc4:	4293      	cmp	r3, r2
1a002dc6:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a002dca:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a002dce:	d939      	bls.n	1a002e44 <_printf_i+0x188>
1a002dd0:	2b08      	cmp	r3, #8
1a002dd2:	d10b      	bne.n	1a002dec <_printf_i+0x130>
1a002dd4:	6823      	ldr	r3, [r4, #0]
1a002dd6:	07da      	lsls	r2, r3, #31
1a002dd8:	d508      	bpl.n	1a002dec <_printf_i+0x130>
1a002dda:	6923      	ldr	r3, [r4, #16]
1a002ddc:	6862      	ldr	r2, [r4, #4]
1a002dde:	429a      	cmp	r2, r3
1a002de0:	bfde      	ittt	le
1a002de2:	2330      	movle	r3, #48	; 0x30
1a002de4:	f805 3c01 	strble.w	r3, [r5, #-1]
1a002de8:	f105 35ff 	addle.w	r5, r5, #4294967295
1a002dec:	1b40      	subs	r0, r0, r5
1a002dee:	6120      	str	r0, [r4, #16]
1a002df0:	f8cd 8000 	str.w	r8, [sp]
1a002df4:	463b      	mov	r3, r7
1a002df6:	aa03      	add	r2, sp, #12
1a002df8:	4621      	mov	r1, r4
1a002dfa:	4630      	mov	r0, r6
1a002dfc:	f7ff fee8 	bl	1a002bd0 <_printf_common>
1a002e00:	3001      	adds	r0, #1
1a002e02:	d149      	bne.n	1a002e98 <_printf_i+0x1dc>
1a002e04:	f04f 30ff 	mov.w	r0, #4294967295
1a002e08:	b005      	add	sp, #20
1a002e0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a002e0e:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a002edc <_printf_i+0x220>
1a002e12:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a002e16:	681d      	ldr	r5, [r3, #0]
1a002e18:	6821      	ldr	r1, [r4, #0]
1a002e1a:	f855 2b04 	ldr.w	r2, [r5], #4
1a002e1e:	601d      	str	r5, [r3, #0]
1a002e20:	060d      	lsls	r5, r1, #24
1a002e22:	d50b      	bpl.n	1a002e3c <_printf_i+0x180>
1a002e24:	07cd      	lsls	r5, r1, #31
1a002e26:	bf44      	itt	mi
1a002e28:	f041 0120 	orrmi.w	r1, r1, #32
1a002e2c:	6021      	strmi	r1, [r4, #0]
1a002e2e:	b91a      	cbnz	r2, 1a002e38 <_printf_i+0x17c>
1a002e30:	6823      	ldr	r3, [r4, #0]
1a002e32:	f023 0320 	bic.w	r3, r3, #32
1a002e36:	6023      	str	r3, [r4, #0]
1a002e38:	2310      	movs	r3, #16
1a002e3a:	e7b0      	b.n	1a002d9e <_printf_i+0xe2>
1a002e3c:	064b      	lsls	r3, r1, #25
1a002e3e:	bf48      	it	mi
1a002e40:	b292      	uxthmi	r2, r2
1a002e42:	e7ef      	b.n	1a002e24 <_printf_i+0x168>
1a002e44:	460a      	mov	r2, r1
1a002e46:	e7b9      	b.n	1a002dbc <_printf_i+0x100>
1a002e48:	4605      	mov	r5, r0
1a002e4a:	e7c1      	b.n	1a002dd0 <_printf_i+0x114>
1a002e4c:	681a      	ldr	r2, [r3, #0]
1a002e4e:	f8d4 c000 	ldr.w	ip, [r4]
1a002e52:	6961      	ldr	r1, [r4, #20]
1a002e54:	1d15      	adds	r5, r2, #4
1a002e56:	601d      	str	r5, [r3, #0]
1a002e58:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a002e5c:	6813      	ldr	r3, [r2, #0]
1a002e5e:	d001      	beq.n	1a002e64 <_printf_i+0x1a8>
1a002e60:	6019      	str	r1, [r3, #0]
1a002e62:	e003      	b.n	1a002e6c <_printf_i+0x1b0>
1a002e64:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a002e68:	d0fa      	beq.n	1a002e60 <_printf_i+0x1a4>
1a002e6a:	8019      	strh	r1, [r3, #0]
1a002e6c:	2300      	movs	r3, #0
1a002e6e:	6123      	str	r3, [r4, #16]
1a002e70:	4605      	mov	r5, r0
1a002e72:	e7bd      	b.n	1a002df0 <_printf_i+0x134>
1a002e74:	681a      	ldr	r2, [r3, #0]
1a002e76:	1d11      	adds	r1, r2, #4
1a002e78:	6019      	str	r1, [r3, #0]
1a002e7a:	6815      	ldr	r5, [r2, #0]
1a002e7c:	6862      	ldr	r2, [r4, #4]
1a002e7e:	2100      	movs	r1, #0
1a002e80:	4628      	mov	r0, r5
1a002e82:	f000 f875 	bl	1a002f70 <memchr>
1a002e86:	b108      	cbz	r0, 1a002e8c <_printf_i+0x1d0>
1a002e88:	1b40      	subs	r0, r0, r5
1a002e8a:	6060      	str	r0, [r4, #4]
1a002e8c:	6863      	ldr	r3, [r4, #4]
1a002e8e:	6123      	str	r3, [r4, #16]
1a002e90:	2300      	movs	r3, #0
1a002e92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002e96:	e7ab      	b.n	1a002df0 <_printf_i+0x134>
1a002e98:	6923      	ldr	r3, [r4, #16]
1a002e9a:	462a      	mov	r2, r5
1a002e9c:	4639      	mov	r1, r7
1a002e9e:	4630      	mov	r0, r6
1a002ea0:	47c0      	blx	r8
1a002ea2:	3001      	adds	r0, #1
1a002ea4:	d0ae      	beq.n	1a002e04 <_printf_i+0x148>
1a002ea6:	6823      	ldr	r3, [r4, #0]
1a002ea8:	079b      	lsls	r3, r3, #30
1a002eaa:	d413      	bmi.n	1a002ed4 <_printf_i+0x218>
1a002eac:	68e0      	ldr	r0, [r4, #12]
1a002eae:	9b03      	ldr	r3, [sp, #12]
1a002eb0:	4298      	cmp	r0, r3
1a002eb2:	bfb8      	it	lt
1a002eb4:	4618      	movlt	r0, r3
1a002eb6:	e7a7      	b.n	1a002e08 <_printf_i+0x14c>
1a002eb8:	2301      	movs	r3, #1
1a002eba:	464a      	mov	r2, r9
1a002ebc:	4639      	mov	r1, r7
1a002ebe:	4630      	mov	r0, r6
1a002ec0:	47c0      	blx	r8
1a002ec2:	3001      	adds	r0, #1
1a002ec4:	d09e      	beq.n	1a002e04 <_printf_i+0x148>
1a002ec6:	3501      	adds	r5, #1
1a002ec8:	68e3      	ldr	r3, [r4, #12]
1a002eca:	9a03      	ldr	r2, [sp, #12]
1a002ecc:	1a9b      	subs	r3, r3, r2
1a002ece:	42ab      	cmp	r3, r5
1a002ed0:	dcf2      	bgt.n	1a002eb8 <_printf_i+0x1fc>
1a002ed2:	e7eb      	b.n	1a002eac <_printf_i+0x1f0>
1a002ed4:	2500      	movs	r5, #0
1a002ed6:	f104 0919 	add.w	r9, r4, #25
1a002eda:	e7f5      	b.n	1a002ec8 <_printf_i+0x20c>
1a002edc:	1a003399 	.word	0x1a003399
1a002ee0:	1a0033aa 	.word	0x1a0033aa

1a002ee4 <__sread>:
1a002ee4:	b510      	push	{r4, lr}
1a002ee6:	460c      	mov	r4, r1
1a002ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002eec:	f7fe f820 	bl	1a000f30 <_read_r>
1a002ef0:	2800      	cmp	r0, #0
1a002ef2:	bfab      	itete	ge
1a002ef4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a002ef6:	89a3      	ldrhlt	r3, [r4, #12]
1a002ef8:	181b      	addge	r3, r3, r0
1a002efa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002efe:	bfac      	ite	ge
1a002f00:	6563      	strge	r3, [r4, #84]	; 0x54
1a002f02:	81a3      	strhlt	r3, [r4, #12]
1a002f04:	bd10      	pop	{r4, pc}

1a002f06 <__swrite>:
1a002f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002f0a:	461f      	mov	r7, r3
1a002f0c:	898b      	ldrh	r3, [r1, #12]
1a002f0e:	05db      	lsls	r3, r3, #23
1a002f10:	4605      	mov	r5, r0
1a002f12:	460c      	mov	r4, r1
1a002f14:	4616      	mov	r6, r2
1a002f16:	d505      	bpl.n	1a002f24 <__swrite+0x1e>
1a002f18:	2302      	movs	r3, #2
1a002f1a:	2200      	movs	r2, #0
1a002f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002f20:	f7fe f801 	bl	1a000f26 <_lseek_r>
1a002f24:	89a3      	ldrh	r3, [r4, #12]
1a002f26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002f2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a002f2e:	81a3      	strh	r3, [r4, #12]
1a002f30:	4632      	mov	r2, r6
1a002f32:	463b      	mov	r3, r7
1a002f34:	4628      	mov	r0, r5
1a002f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002f3a:	f7fe b82f 	b.w	1a000f9c <_write_r>

1a002f3e <__sseek>:
1a002f3e:	b510      	push	{r4, lr}
1a002f40:	460c      	mov	r4, r1
1a002f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002f46:	f7fd ffee 	bl	1a000f26 <_lseek_r>
1a002f4a:	1c43      	adds	r3, r0, #1
1a002f4c:	89a3      	ldrh	r3, [r4, #12]
1a002f4e:	bf15      	itete	ne
1a002f50:	6560      	strne	r0, [r4, #84]	; 0x54
1a002f52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a002f56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a002f5a:	81a3      	strheq	r3, [r4, #12]
1a002f5c:	bf18      	it	ne
1a002f5e:	81a3      	strhne	r3, [r4, #12]
1a002f60:	bd10      	pop	{r4, pc}

1a002f62 <__sclose>:
1a002f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002f66:	f7fd bfcb 	b.w	1a000f00 <_close_r>
1a002f6a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a002f6e:	Address 0x1a002f6e is out of bounds.


1a002f70 <memchr>:
1a002f70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a002f74:	2a10      	cmp	r2, #16
1a002f76:	db2b      	blt.n	1a002fd0 <memchr+0x60>
1a002f78:	f010 0f07 	tst.w	r0, #7
1a002f7c:	d008      	beq.n	1a002f90 <memchr+0x20>
1a002f7e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a002f82:	3a01      	subs	r2, #1
1a002f84:	428b      	cmp	r3, r1
1a002f86:	d02d      	beq.n	1a002fe4 <memchr+0x74>
1a002f88:	f010 0f07 	tst.w	r0, #7
1a002f8c:	b342      	cbz	r2, 1a002fe0 <memchr+0x70>
1a002f8e:	d1f6      	bne.n	1a002f7e <memchr+0xe>
1a002f90:	b4f0      	push	{r4, r5, r6, r7}
1a002f92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a002f96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a002f9a:	f022 0407 	bic.w	r4, r2, #7
1a002f9e:	f07f 0700 	mvns.w	r7, #0
1a002fa2:	2300      	movs	r3, #0
1a002fa4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a002fa8:	3c08      	subs	r4, #8
1a002faa:	ea85 0501 	eor.w	r5, r5, r1
1a002fae:	ea86 0601 	eor.w	r6, r6, r1
1a002fb2:	fa85 f547 	uadd8	r5, r5, r7
1a002fb6:	faa3 f587 	sel	r5, r3, r7
1a002fba:	fa86 f647 	uadd8	r6, r6, r7
1a002fbe:	faa5 f687 	sel	r6, r5, r7
1a002fc2:	b98e      	cbnz	r6, 1a002fe8 <memchr+0x78>
1a002fc4:	d1ee      	bne.n	1a002fa4 <memchr+0x34>
1a002fc6:	bcf0      	pop	{r4, r5, r6, r7}
1a002fc8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a002fcc:	f002 0207 	and.w	r2, r2, #7
1a002fd0:	b132      	cbz	r2, 1a002fe0 <memchr+0x70>
1a002fd2:	f810 3b01 	ldrb.w	r3, [r0], #1
1a002fd6:	3a01      	subs	r2, #1
1a002fd8:	ea83 0301 	eor.w	r3, r3, r1
1a002fdc:	b113      	cbz	r3, 1a002fe4 <memchr+0x74>
1a002fde:	d1f8      	bne.n	1a002fd2 <memchr+0x62>
1a002fe0:	2000      	movs	r0, #0
1a002fe2:	4770      	bx	lr
1a002fe4:	3801      	subs	r0, #1
1a002fe6:	4770      	bx	lr
1a002fe8:	2d00      	cmp	r5, #0
1a002fea:	bf06      	itte	eq
1a002fec:	4635      	moveq	r5, r6
1a002fee:	3803      	subeq	r0, #3
1a002ff0:	3807      	subne	r0, #7
1a002ff2:	f015 0f01 	tst.w	r5, #1
1a002ff6:	d107      	bne.n	1a003008 <memchr+0x98>
1a002ff8:	3001      	adds	r0, #1
1a002ffa:	f415 7f80 	tst.w	r5, #256	; 0x100
1a002ffe:	bf02      	ittt	eq
1a003000:	3001      	addeq	r0, #1
1a003002:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a003006:	3001      	addeq	r0, #1
1a003008:	bcf0      	pop	{r4, r5, r6, r7}
1a00300a:	3801      	subs	r0, #1
1a00300c:	4770      	bx	lr
1a00300e:	bf00      	nop

1a003010 <__malloc_lock>:
1a003010:	4801      	ldr	r0, [pc, #4]	; (1a003018 <__malloc_lock+0x8>)
1a003012:	f7ff bb7c 	b.w	1a00270e <__retarget_lock_acquire_recursive>
1a003016:	bf00      	nop
1a003018:	10000194 	.word	0x10000194

1a00301c <__malloc_unlock>:
1a00301c:	4801      	ldr	r0, [pc, #4]	; (1a003024 <__malloc_unlock+0x8>)
1a00301e:	f7ff bb77 	b.w	1a002710 <__retarget_lock_release_recursive>
1a003022:	bf00      	nop
1a003024:	10000194 	.word	0x10000194
1a003028:	554c202a 	.word	0x554c202a
1a00302c:	20202058 	.word	0x20202058
1a003030:	20642520 	.word	0x20642520
1a003034:	ff000a2a 	.word	0xff000a2a
1a003038:	4950202a 	.word	0x4950202a
1a00303c:	20202052 	.word	0x20202052
1a003040:	20642520 	.word	0x20642520
1a003044:	ff000a2a 	.word	0xff000a2a

1a003048 <gpioPinsInit>:
1a003048:	02000104 00050701 05010d03 04080100     ................
1a003058:	02020002 02000304 00000403 04070002     ................
1a003068:	030c0300 09050402 05040103 04030208     ................
1a003078:	04020305 06040504 0802000c 03000b06     ................
1a003088:	00090607 07060503 060f0504 03030004     ................
1a003098:	02000404 00050404 06040502 04060200     ................
1a0030a8:	0c050408 05040a04 0003010e 14010a00     ................
1a0030b8:	010f0000 0d000012 00001101 0010010c     ................
1a0030c8:	07070300 000f0300 01000001 00000000     ................
1a0030d8:	000a0600 08060603 06100504 04030005     ................
1a0030e8:	03000106 04090400 04010d05 010b0000     ................
1a0030f8:	0200000f 00000001 00010104 02010800     ................
1a003108:	01090000 09010006 05040002 04010200     ................
1a003118:	02020105 02020504 0e00000a 01000b02     ................
1a003128:	000c020b 00040c01 04000200 01020001     ................
1a003138:	02000204 00030402 03070302 070b0300     ................
1a003148:	0c030004 03000507 0006070d 01020e03     ................
1a003158:	04010504 06020006 02000504 00040405     ................
1a003168:	08040402 040c0504 0d050409 05040a04     ................
1a003178:	0005010e ffff0801                       ........

1a003180 <SCTdataList>:
1a003180:	01040204 03040a02 0b020c02 0c060506     ................
1a003190:	04010301 00000501 04070507              ............

1a00319c <pwmMap>:
1a00319c:	000a0c01 02070d03 ff060405              ............

1a0031a8 <ultrasonicSensorsIrqMap>:
1a0031a8:	ff020100                                ....

1a0031ac <InitClkStates>:
1a0031ac:	01010f01                                ....

1a0031b0 <pinmuxing>:
1a0031b0:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0031c0:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a0031d0:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a0031e0:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0031f0:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a003200:	00d50301 00d50401 00160107 00560207     ..............V.
1a003210:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a003220:	00570206                                ..W.

1a003224 <ExtRateIn>:
1a003224:	00000000                                ....

1a003228 <GpioButtons>:
1a003228:	08000400 09010900                       ........

1a003230 <GpioLeds>:
1a003230:	01050005 0e000205 0c010b01              ............

1a00323c <GpioPorts>:
1a00323c:	03030003 0f050403 05031005 07030603     ................
1a00324c:	ffff0802                                ....

1a003250 <OscRateIn>:
1a003250:	00b71b00                                ....

1a003254 <InitClkStates>:
1a003254:	00010100 00010909 0001090a 01010701     ................
1a003264:	00010902 00010906 0101090c 0001090d     ................
1a003274:	0001090e 0001090f 00010910 00010911     ................
1a003284:	00010912 00010913 00011114 00011119     ................
1a003294:	0001111a 0001111b 08040201 0f0f0f03     ................
1a0032a4:	000000ff                                ....

1a0032a8 <periph_to_base>:
1a0032a8:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0032b8:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a0032c8:	000100e0 01000100 01200003 00060120     .......... . ...
1a0032d8:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a0032e8:	01820013 00120182 01a201a2 01c20011     ................
1a0032f8:	001001c2 01e201e2 0202000f 000e0202     ................
1a003308:	02220222 0223000d 001c0223              "."...#.#...

1a003314 <UART_BClock>:
1a003314:	01a201c2 01620182                       ......b.

1a00331c <UART_PClock>:
1a00331c:	00820081 00a200a1                       ........

1a003324 <__sf_fake_stderr>:
	...

1a003344 <__sf_fake_stdin>:
	...

1a003364 <__sf_fake_stdout>:
	...

1a003384 <_global_impure_ptr>:
1a003384:	100000e0 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a003394:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a0033a4:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a0033b4:	64636261 ff006665                       abcdef..
