// Seed: 2425807822
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  reg id_4;
  type_9(
      1, 1
  );
  always id_4 <= 1;
endmodule
