
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_ram_2p_adv.sv Cov: 96% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Dual-Port SRAM Wrapper</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Supported configurations:</pre>
<pre style="margin:0; padding:0 ">// - ECC for 32b wide memories with no write mask</pre>
<pre style="margin:0; padding:0 ">//   (Width == 32 && DataBitsPerMask == 32).</pre>
<pre style="margin:0; padding:0 ">// - Byte parity if Width is a multiple of 8 bit and write masks have Byte</pre>
<pre style="margin:0; padding:0 ">//   granularity (DataBitsPerMask == 8).</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Note that the write mask needs to be per Byte if parity is enabled. If ECC is enabled, the write</pre>
<pre style="margin:0; padding:0 ">// mask cannot be used and has to be tied to {Width{1'b1}}.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">`include "prim_util.svh"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_ram_2p_adv #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int Depth                = 512,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int Width                = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int DataBitsPerMask      = 1,  // Number of data bits per bit of write mask</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int CfgW                 = 8,  // WTC, RTC, etc</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter      MemInitFile          = "", // VMEM file to initialize the memory with</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Configurations</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableECC            = 0, // Enables per-word ECC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableParity         = 0, // Enables per-Byte Parity</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableInputPipeline  = 0, // Adds an input register (read latency +1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableOutputPipeline = 0, // Adds an output register (read latency +1)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int Aw                   = vbits(Depth)</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    a_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    a_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Aw-1:0]    a_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] a_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] a_wmask_i,  // cannot be used with ECC, tie to 1 in that case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [Width-1:0] a_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic             a_rvalid_o, // read response (a_rdata_o) is valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [1:0]       a_rerror_o, // Bit1: Uncorrectable, Bit0: Correctable</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    b_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    b_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Aw-1:0]    b_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] b_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] b_wmask_i,  // cannot be used with ECC, tie to 1 in that case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [Width-1:0] b_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic             b_rvalid_o, // read response (b_rdata_o) is valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [1:0]       b_rerror_o, // Bit1: Uncorrectable, Bit0: Correctable</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [CfgW-1:0]  cfg_i</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_ram_2p_async_adv #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Depth               (Depth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Width               (Width),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DataBitsPerMask     (DataBitsPerMask),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .CfgW                (CfgW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .MemInitFile         (MemInitFile),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .EnableECC           (EnableECC),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .EnableParity        (EnableParity),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .EnableInputPipeline (EnableInputPipeline),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .EnableOutputPipeline(EnableOutputPipeline)</pre>
<pre id="id68" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) i_prim_ram_2p_async_adv (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_a_i(clk_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_a_ni(rst_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_b_i(clk_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_b_ni(rst_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_wmask_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_rvalid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_rerror_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_wmask_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_rvalid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_rerror_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .cfg_i</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id92" style="background-color: #FFB6C1; margin:0; padding:0 ">endmodule : prim_ram_2p_adv</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
