#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18dbf30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18dc0c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18cd2d0 .functor NOT 1, L_0x1938140, C4<0>, C4<0>, C4<0>;
L_0x1937f20 .functor XOR 2, L_0x1937dc0, L_0x1937e80, C4<00>, C4<00>;
L_0x1938030 .functor XOR 2, L_0x1937f20, L_0x1937f90, C4<00>, C4<00>;
v0x192fe30_0 .net *"_ivl_10", 1 0, L_0x1937f90;  1 drivers
v0x192ff30_0 .net *"_ivl_12", 1 0, L_0x1938030;  1 drivers
v0x1930010_0 .net *"_ivl_2", 1 0, L_0x19331a0;  1 drivers
v0x19300d0_0 .net *"_ivl_4", 1 0, L_0x1937dc0;  1 drivers
v0x19301b0_0 .net *"_ivl_6", 1 0, L_0x1937e80;  1 drivers
v0x19302e0_0 .net *"_ivl_8", 1 0, L_0x1937f20;  1 drivers
v0x19303c0_0 .net "a", 0 0, v0x192acb0_0;  1 drivers
v0x1930460_0 .net "b", 0 0, v0x192ad50_0;  1 drivers
v0x1930500_0 .net "c", 0 0, v0x192adf0_0;  1 drivers
v0x19305a0_0 .var "clk", 0 0;
v0x1930640_0 .net "d", 0 0, v0x192af30_0;  1 drivers
v0x19306e0_0 .net "out_pos_dut", 0 0, L_0x1937a40;  1 drivers
v0x1930780_0 .net "out_pos_ref", 0 0, L_0x1931cb0;  1 drivers
v0x1930820_0 .net "out_sop_dut", 0 0, L_0x1932d40;  1 drivers
v0x19308c0_0 .net "out_sop_ref", 0 0, L_0x1905460;  1 drivers
v0x1930960_0 .var/2u "stats1", 223 0;
v0x1930a00_0 .var/2u "strobe", 0 0;
v0x1930aa0_0 .net "tb_match", 0 0, L_0x1938140;  1 drivers
v0x1930b70_0 .net "tb_mismatch", 0 0, L_0x18cd2d0;  1 drivers
v0x1930c10_0 .net "wavedrom_enable", 0 0, v0x192b200_0;  1 drivers
v0x1930ce0_0 .net "wavedrom_title", 511 0, v0x192b2a0_0;  1 drivers
L_0x19331a0 .concat [ 1 1 0 0], L_0x1931cb0, L_0x1905460;
L_0x1937dc0 .concat [ 1 1 0 0], L_0x1931cb0, L_0x1905460;
L_0x1937e80 .concat [ 1 1 0 0], L_0x1937a40, L_0x1932d40;
L_0x1937f90 .concat [ 1 1 0 0], L_0x1931cb0, L_0x1905460;
L_0x1938140 .cmp/eeq 2, L_0x19331a0, L_0x1938030;
S_0x18dc250 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18dc0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18cd6b0 .functor AND 1, v0x192adf0_0, v0x192af30_0, C4<1>, C4<1>;
L_0x18cda90 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x18cde70 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x18ce0f0 .functor AND 1, L_0x18cda90, L_0x18cde70, C4<1>, C4<1>;
L_0x18e6b50 .functor AND 1, L_0x18ce0f0, v0x192adf0_0, C4<1>, C4<1>;
L_0x1905460 .functor OR 1, L_0x18cd6b0, L_0x18e6b50, C4<0>, C4<0>;
L_0x1931130 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x19311a0 .functor OR 1, L_0x1931130, v0x192af30_0, C4<0>, C4<0>;
L_0x19312b0 .functor AND 1, v0x192adf0_0, L_0x19311a0, C4<1>, C4<1>;
L_0x1931370 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1931440 .functor OR 1, L_0x1931370, v0x192ad50_0, C4<0>, C4<0>;
L_0x19314b0 .functor AND 1, L_0x19312b0, L_0x1931440, C4<1>, C4<1>;
L_0x1931630 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x19316a0 .functor OR 1, L_0x1931630, v0x192af30_0, C4<0>, C4<0>;
L_0x19315c0 .functor AND 1, v0x192adf0_0, L_0x19316a0, C4<1>, C4<1>;
L_0x1931830 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1931930 .functor OR 1, L_0x1931830, v0x192af30_0, C4<0>, C4<0>;
L_0x19319f0 .functor AND 1, L_0x19315c0, L_0x1931930, C4<1>, C4<1>;
L_0x1931ba0 .functor XNOR 1, L_0x19314b0, L_0x19319f0, C4<0>, C4<0>;
v0x18ccc00_0 .net *"_ivl_0", 0 0, L_0x18cd6b0;  1 drivers
v0x18cd000_0 .net *"_ivl_12", 0 0, L_0x1931130;  1 drivers
v0x18cd3e0_0 .net *"_ivl_14", 0 0, L_0x19311a0;  1 drivers
v0x18cd7c0_0 .net *"_ivl_16", 0 0, L_0x19312b0;  1 drivers
v0x18cdba0_0 .net *"_ivl_18", 0 0, L_0x1931370;  1 drivers
v0x18cdf80_0 .net *"_ivl_2", 0 0, L_0x18cda90;  1 drivers
v0x18ce200_0 .net *"_ivl_20", 0 0, L_0x1931440;  1 drivers
v0x1929220_0 .net *"_ivl_24", 0 0, L_0x1931630;  1 drivers
v0x1929300_0 .net *"_ivl_26", 0 0, L_0x19316a0;  1 drivers
v0x19293e0_0 .net *"_ivl_28", 0 0, L_0x19315c0;  1 drivers
v0x19294c0_0 .net *"_ivl_30", 0 0, L_0x1931830;  1 drivers
v0x19295a0_0 .net *"_ivl_32", 0 0, L_0x1931930;  1 drivers
v0x1929680_0 .net *"_ivl_36", 0 0, L_0x1931ba0;  1 drivers
L_0x7f2eb639d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1929740_0 .net *"_ivl_38", 0 0, L_0x7f2eb639d018;  1 drivers
v0x1929820_0 .net *"_ivl_4", 0 0, L_0x18cde70;  1 drivers
v0x1929900_0 .net *"_ivl_6", 0 0, L_0x18ce0f0;  1 drivers
v0x19299e0_0 .net *"_ivl_8", 0 0, L_0x18e6b50;  1 drivers
v0x1929ac0_0 .net "a", 0 0, v0x192acb0_0;  alias, 1 drivers
v0x1929b80_0 .net "b", 0 0, v0x192ad50_0;  alias, 1 drivers
v0x1929c40_0 .net "c", 0 0, v0x192adf0_0;  alias, 1 drivers
v0x1929d00_0 .net "d", 0 0, v0x192af30_0;  alias, 1 drivers
v0x1929dc0_0 .net "out_pos", 0 0, L_0x1931cb0;  alias, 1 drivers
v0x1929e80_0 .net "out_sop", 0 0, L_0x1905460;  alias, 1 drivers
v0x1929f40_0 .net "pos0", 0 0, L_0x19314b0;  1 drivers
v0x192a000_0 .net "pos1", 0 0, L_0x19319f0;  1 drivers
L_0x1931cb0 .functor MUXZ 1, L_0x7f2eb639d018, L_0x19314b0, L_0x1931ba0, C4<>;
S_0x192a180 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18dc0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x192acb0_0 .var "a", 0 0;
v0x192ad50_0 .var "b", 0 0;
v0x192adf0_0 .var "c", 0 0;
v0x192ae90_0 .net "clk", 0 0, v0x19305a0_0;  1 drivers
v0x192af30_0 .var "d", 0 0;
v0x192b020_0 .var/2u "fail", 0 0;
v0x192b0c0_0 .var/2u "fail1", 0 0;
v0x192b160_0 .net "tb_match", 0 0, L_0x1938140;  alias, 1 drivers
v0x192b200_0 .var "wavedrom_enable", 0 0;
v0x192b2a0_0 .var "wavedrom_title", 511 0;
E_0x18da8a0/0 .event negedge, v0x192ae90_0;
E_0x18da8a0/1 .event posedge, v0x192ae90_0;
E_0x18da8a0 .event/or E_0x18da8a0/0, E_0x18da8a0/1;
S_0x192a4b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x192a180;
 .timescale -12 -12;
v0x192a6f0_0 .var/2s "i", 31 0;
E_0x18da740 .event posedge, v0x192ae90_0;
S_0x192a7f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x192a180;
 .timescale -12 -12;
v0x192a9f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x192aad0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x192a180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x192b480 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18dc0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1931e60 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1931ef0 .functor AND 1, L_0x1931e60, v0x192ad50_0, C4<1>, C4<1>;
L_0x19320e0 .functor NOT 1, v0x192adf0_0, C4<0>, C4<0>, C4<0>;
L_0x1932260 .functor AND 1, L_0x1931ef0, L_0x19320e0, C4<1>, C4<1>;
L_0x19323a0 .functor AND 1, L_0x1932260, v0x192af30_0, C4<1>, C4<1>;
L_0x1932570 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1932730 .functor AND 1, L_0x1932570, v0x192ad50_0, C4<1>, C4<1>;
L_0x19327f0 .functor AND 1, L_0x1932730, v0x192adf0_0, C4<1>, C4<1>;
L_0x1932900 .functor AND 1, L_0x19327f0, v0x192af30_0, C4<1>, C4<1>;
L_0x19329c0 .functor OR 1, L_0x19323a0, L_0x1932900, C4<0>, C4<0>;
L_0x1932b30 .functor AND 1, v0x192acb0_0, v0x192ad50_0, C4<1>, C4<1>;
L_0x1932ba0 .functor AND 1, L_0x1932b30, v0x192adf0_0, C4<1>, C4<1>;
L_0x1932c80 .functor AND 1, L_0x1932ba0, v0x192af30_0, C4<1>, C4<1>;
L_0x1932d40 .functor OR 1, L_0x19329c0, L_0x1932c80, C4<0>, C4<0>;
L_0x1932c10 .functor OR 1, v0x192acb0_0, v0x192ad50_0, C4<0>, C4<0>;
L_0x1932f20 .functor OR 1, L_0x1932c10, v0x192adf0_0, C4<0>, C4<0>;
L_0x1933070 .functor OR 1, L_0x1932f20, v0x192af30_0, C4<0>, C4<0>;
L_0x1933130 .functor OR 1, v0x192acb0_0, v0x192ad50_0, C4<0>, C4<0>;
L_0x1933240 .functor OR 1, L_0x1933130, v0x192adf0_0, C4<0>, C4<0>;
L_0x1933300 .functor NOT 1, v0x192af30_0, C4<0>, C4<0>, C4<0>;
L_0x1933420 .functor OR 1, L_0x1933240, L_0x1933300, C4<0>, C4<0>;
L_0x1933530 .functor AND 1, L_0x1933070, L_0x1933420, C4<1>, C4<1>;
L_0x1933700 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1933770 .functor OR 1, v0x192acb0_0, L_0x1933700, C4<0>, C4<0>;
L_0x1933900 .functor OR 1, L_0x1933770, v0x192adf0_0, C4<0>, C4<0>;
L_0x19339c0 .functor OR 1, L_0x1933900, v0x192af30_0, C4<0>, C4<0>;
L_0x1933b60 .functor AND 1, L_0x1933530, L_0x19339c0, C4<1>, C4<1>;
L_0x1933c70 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1933dd0 .functor OR 1, v0x192acb0_0, L_0x1933c70, C4<0>, C4<0>;
L_0x1933e90 .functor OR 1, L_0x1933dd0, v0x192adf0_0, C4<0>, C4<0>;
L_0x1934050 .functor NOT 1, v0x192af30_0, C4<0>, C4<0>, C4<0>;
L_0x19340c0 .functor OR 1, L_0x1933e90, L_0x1934050, C4<0>, C4<0>;
L_0x19342e0 .functor AND 1, L_0x1933b60, L_0x19340c0, C4<1>, C4<1>;
L_0x19343f0 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1934580 .functor OR 1, v0x192acb0_0, L_0x19343f0, C4<0>, C4<0>;
L_0x1934640 .functor NOT 1, v0x192adf0_0, C4<0>, C4<0>, C4<0>;
L_0x19347e0 .functor OR 1, L_0x1934580, L_0x1934640, C4<0>, C4<0>;
L_0x19348f0 .functor OR 1, L_0x19347e0, v0x192af30_0, C4<0>, C4<0>;
L_0x19346b0 .functor AND 1, L_0x19342e0, L_0x19348f0, C4<1>, C4<1>;
L_0x1934af0 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1934cb0 .functor OR 1, L_0x1934af0, v0x192ad50_0, C4<0>, C4<0>;
L_0x1934d70 .functor NOT 1, v0x192adf0_0, C4<0>, C4<0>, C4<0>;
L_0x1935150 .functor OR 1, L_0x1934cb0, L_0x1934d70, C4<0>, C4<0>;
L_0x1935260 .functor OR 1, L_0x1935150, v0x192af30_0, C4<0>, C4<0>;
L_0x19356a0 .functor AND 1, L_0x19346b0, L_0x1935260, C4<1>, C4<1>;
L_0x19357b0 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1935bb0 .functor OR 1, L_0x19357b0, v0x192ad50_0, C4<0>, C4<0>;
L_0x1935c70 .functor NOT 1, v0x192adf0_0, C4<0>, C4<0>, C4<0>;
L_0x1935e70 .functor OR 1, L_0x1935bb0, L_0x1935c70, C4<0>, C4<0>;
L_0x1935f80 .functor NOT 1, v0x192af30_0, C4<0>, C4<0>, C4<0>;
L_0x1936190 .functor OR 1, L_0x1935e70, L_0x1935f80, C4<0>, C4<0>;
L_0x19362a0 .functor AND 1, L_0x19356a0, L_0x1936190, C4<1>, C4<1>;
L_0x1936560 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x19365d0 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x1936800 .functor OR 1, L_0x1936560, L_0x19365d0, C4<0>, C4<0>;
L_0x1936910 .functor OR 1, L_0x1936800, v0x192adf0_0, C4<0>, C4<0>;
L_0x1936ba0 .functor NOT 1, v0x192af30_0, C4<0>, C4<0>, C4<0>;
L_0x1936c10 .functor OR 1, L_0x1936910, L_0x1936ba0, C4<0>, C4<0>;
L_0x1936f00 .functor AND 1, L_0x19362a0, L_0x1936c10, C4<1>, C4<1>;
L_0x1937010 .functor NOT 1, v0x192acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1937270 .functor NOT 1, v0x192ad50_0, C4<0>, C4<0>, C4<0>;
L_0x19372e0 .functor OR 1, L_0x1937010, L_0x1937270, C4<0>, C4<0>;
L_0x19375f0 .functor NOT 1, v0x192adf0_0, C4<0>, C4<0>, C4<0>;
L_0x1937660 .functor OR 1, L_0x19372e0, L_0x19375f0, C4<0>, C4<0>;
L_0x1937980 .functor OR 1, L_0x1937660, v0x192af30_0, C4<0>, C4<0>;
L_0x1937a40 .functor AND 1, L_0x1936f00, L_0x1937980, C4<1>, C4<1>;
v0x192b640_0 .net *"_ivl_0", 0 0, L_0x1931e60;  1 drivers
v0x192b720_0 .net *"_ivl_10", 0 0, L_0x1932570;  1 drivers
v0x192b800_0 .net *"_ivl_100", 0 0, L_0x1936190;  1 drivers
v0x192b8f0_0 .net *"_ivl_102", 0 0, L_0x19362a0;  1 drivers
v0x192b9d0_0 .net *"_ivl_104", 0 0, L_0x1936560;  1 drivers
v0x192bb00_0 .net *"_ivl_106", 0 0, L_0x19365d0;  1 drivers
v0x192bbe0_0 .net *"_ivl_108", 0 0, L_0x1936800;  1 drivers
v0x192bcc0_0 .net *"_ivl_110", 0 0, L_0x1936910;  1 drivers
v0x192bda0_0 .net *"_ivl_112", 0 0, L_0x1936ba0;  1 drivers
v0x192bf10_0 .net *"_ivl_114", 0 0, L_0x1936c10;  1 drivers
v0x192bff0_0 .net *"_ivl_116", 0 0, L_0x1936f00;  1 drivers
v0x192c0d0_0 .net *"_ivl_118", 0 0, L_0x1937010;  1 drivers
v0x192c1b0_0 .net *"_ivl_12", 0 0, L_0x1932730;  1 drivers
v0x192c290_0 .net *"_ivl_120", 0 0, L_0x1937270;  1 drivers
v0x192c370_0 .net *"_ivl_122", 0 0, L_0x19372e0;  1 drivers
v0x192c450_0 .net *"_ivl_124", 0 0, L_0x19375f0;  1 drivers
v0x192c530_0 .net *"_ivl_126", 0 0, L_0x1937660;  1 drivers
v0x192c720_0 .net *"_ivl_128", 0 0, L_0x1937980;  1 drivers
v0x192c800_0 .net *"_ivl_14", 0 0, L_0x19327f0;  1 drivers
v0x192c8e0_0 .net *"_ivl_16", 0 0, L_0x1932900;  1 drivers
v0x192c9c0_0 .net *"_ivl_18", 0 0, L_0x19329c0;  1 drivers
v0x192caa0_0 .net *"_ivl_2", 0 0, L_0x1931ef0;  1 drivers
v0x192cb80_0 .net *"_ivl_20", 0 0, L_0x1932b30;  1 drivers
v0x192cc60_0 .net *"_ivl_22", 0 0, L_0x1932ba0;  1 drivers
v0x192cd40_0 .net *"_ivl_24", 0 0, L_0x1932c80;  1 drivers
v0x192ce20_0 .net *"_ivl_28", 0 0, L_0x1932c10;  1 drivers
v0x192cf00_0 .net *"_ivl_30", 0 0, L_0x1932f20;  1 drivers
v0x192cfe0_0 .net *"_ivl_32", 0 0, L_0x1933070;  1 drivers
v0x192d0c0_0 .net *"_ivl_34", 0 0, L_0x1933130;  1 drivers
v0x192d1a0_0 .net *"_ivl_36", 0 0, L_0x1933240;  1 drivers
v0x192d280_0 .net *"_ivl_38", 0 0, L_0x1933300;  1 drivers
v0x192d360_0 .net *"_ivl_4", 0 0, L_0x19320e0;  1 drivers
v0x192d440_0 .net *"_ivl_40", 0 0, L_0x1933420;  1 drivers
v0x192d730_0 .net *"_ivl_42", 0 0, L_0x1933530;  1 drivers
v0x192d810_0 .net *"_ivl_44", 0 0, L_0x1933700;  1 drivers
v0x192d8f0_0 .net *"_ivl_46", 0 0, L_0x1933770;  1 drivers
v0x192d9d0_0 .net *"_ivl_48", 0 0, L_0x1933900;  1 drivers
v0x192dab0_0 .net *"_ivl_50", 0 0, L_0x19339c0;  1 drivers
v0x192db90_0 .net *"_ivl_52", 0 0, L_0x1933b60;  1 drivers
v0x192dc70_0 .net *"_ivl_54", 0 0, L_0x1933c70;  1 drivers
v0x192dd50_0 .net *"_ivl_56", 0 0, L_0x1933dd0;  1 drivers
v0x192de30_0 .net *"_ivl_58", 0 0, L_0x1933e90;  1 drivers
v0x192df10_0 .net *"_ivl_6", 0 0, L_0x1932260;  1 drivers
v0x192dff0_0 .net *"_ivl_60", 0 0, L_0x1934050;  1 drivers
v0x192e0d0_0 .net *"_ivl_62", 0 0, L_0x19340c0;  1 drivers
v0x192e1b0_0 .net *"_ivl_64", 0 0, L_0x19342e0;  1 drivers
v0x192e290_0 .net *"_ivl_66", 0 0, L_0x19343f0;  1 drivers
v0x192e370_0 .net *"_ivl_68", 0 0, L_0x1934580;  1 drivers
v0x192e450_0 .net *"_ivl_70", 0 0, L_0x1934640;  1 drivers
v0x192e530_0 .net *"_ivl_72", 0 0, L_0x19347e0;  1 drivers
v0x192e610_0 .net *"_ivl_74", 0 0, L_0x19348f0;  1 drivers
v0x192e6f0_0 .net *"_ivl_76", 0 0, L_0x19346b0;  1 drivers
v0x192e7d0_0 .net *"_ivl_78", 0 0, L_0x1934af0;  1 drivers
v0x192e8b0_0 .net *"_ivl_8", 0 0, L_0x19323a0;  1 drivers
v0x192e990_0 .net *"_ivl_80", 0 0, L_0x1934cb0;  1 drivers
v0x192ea70_0 .net *"_ivl_82", 0 0, L_0x1934d70;  1 drivers
v0x192eb50_0 .net *"_ivl_84", 0 0, L_0x1935150;  1 drivers
v0x192ec30_0 .net *"_ivl_86", 0 0, L_0x1935260;  1 drivers
v0x192ed10_0 .net *"_ivl_88", 0 0, L_0x19356a0;  1 drivers
v0x192edf0_0 .net *"_ivl_90", 0 0, L_0x19357b0;  1 drivers
v0x192eed0_0 .net *"_ivl_92", 0 0, L_0x1935bb0;  1 drivers
v0x192efb0_0 .net *"_ivl_94", 0 0, L_0x1935c70;  1 drivers
v0x192f090_0 .net *"_ivl_96", 0 0, L_0x1935e70;  1 drivers
v0x192f170_0 .net *"_ivl_98", 0 0, L_0x1935f80;  1 drivers
v0x192f250_0 .net "a", 0 0, v0x192acb0_0;  alias, 1 drivers
v0x192f700_0 .net "b", 0 0, v0x192ad50_0;  alias, 1 drivers
v0x192f7f0_0 .net "c", 0 0, v0x192adf0_0;  alias, 1 drivers
v0x192f8e0_0 .net "d", 0 0, v0x192af30_0;  alias, 1 drivers
v0x192f9d0_0 .net "out_pos", 0 0, L_0x1937a40;  alias, 1 drivers
v0x192fa90_0 .net "out_sop", 0 0, L_0x1932d40;  alias, 1 drivers
S_0x192fc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18dc0c0;
 .timescale -12 -12;
E_0x18c29f0 .event anyedge, v0x1930a00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1930a00_0;
    %nor/r;
    %assign/vec4 v0x1930a00_0, 0;
    %wait E_0x18c29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x192a180;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x192b020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x192b0c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x192a180;
T_4 ;
    %wait E_0x18da8a0;
    %load/vec4 v0x192b160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x192b020_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x192a180;
T_5 ;
    %wait E_0x18da740;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %wait E_0x18da740;
    %load/vec4 v0x192b020_0;
    %store/vec4 v0x192b0c0_0, 0, 1;
    %fork t_1, S_0x192a4b0;
    %jmp t_0;
    .scope S_0x192a4b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x192a6f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x192a6f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18da740;
    %load/vec4 v0x192a6f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x192a6f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x192a6f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x192a180;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18da8a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x192af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192ad50_0, 0;
    %assign/vec4 v0x192acb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x192b020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x192b0c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18dc0c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19305a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1930a00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18dc0c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19305a0_0;
    %inv;
    %store/vec4 v0x19305a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18dc0c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x192ae90_0, v0x1930b70_0, v0x19303c0_0, v0x1930460_0, v0x1930500_0, v0x1930640_0, v0x19308c0_0, v0x1930820_0, v0x1930780_0, v0x19306e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18dc0c0;
T_9 ;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1930960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18dc0c0;
T_10 ;
    %wait E_0x18da8a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1930960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1930960_0, 4, 32;
    %load/vec4 v0x1930aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1930960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1930960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1930960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19308c0_0;
    %load/vec4 v0x19308c0_0;
    %load/vec4 v0x1930820_0;
    %xor;
    %load/vec4 v0x19308c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1930960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1930960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1930780_0;
    %load/vec4 v0x1930780_0;
    %load/vec4 v0x19306e0_0;
    %xor;
    %load/vec4 v0x1930780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1930960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1930960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1930960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response33/top_module.sv";
