

================================================================
== Vitis HLS Report for 'snn_infer_Pipeline_VITIS_LOOP_20_29'
================================================================
* Date:           Tue Jun 17 23:48:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SNN_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2359|     2359|  23.590 us|  23.590 us|  2359|  2359|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_2  |     2357|     2357|         9|          3|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     148|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     148|     113|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+-----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                                 Module                                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL13model_weights_9_U  |snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-------------------------+-----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                                                       |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-------------------------+-----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_108_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln20_fu_102_p2  |      icmp|   0|  0|  11|          10|           9|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          21|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|   10|         20|
    |ap_sig_allocacmp_sum_load_1  |   9|          2|   32|         64|
    |j_fu_44                      |   9|          2|   10|         20|
    |sum_fu_40                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   88|        178|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln20_reg_157                   |   1|   0|    1|          0|
    |icmp_ln20_reg_157_pp0_iter1_reg     |   1|   0|    1|          0|
    |input_r_load_reg_176                |  32|   0|   32|          0|
    |j_fu_44                             |  10|   0|   10|          0|
    |mul_9_reg_186                       |  32|   0|   32|          0|
    |p_ZL13model_weights_9_load_reg_171  |  32|   0|   32|          0|
    |sum_fu_40                           |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 148|   0|  148|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_954_p_din0    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_954_p_din1    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_954_p_opcode  |  out|    2|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_954_p_dout0   |   in|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_954_p_ce      |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_958_p_din0    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_958_p_din1    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_958_p_dout0   |   in|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|grp_fu_958_p_ce      |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_29|  return value|
|input_r_address0     |  out|   10|   ap_memory|                              input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                              input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|                              input_r|         array|
|sum_18_out           |  out|   32|      ap_vld|                           sum_18_out|       pointer|
|sum_18_out_ap_vld    |  out|    1|      ap_vld|                           sum_18_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

