#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020339159be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020339472ae0 .scope module, "top" "top" 3 4;
 .timescale 0 0;
v0000020339472c70_0 .var/2u "clk", 0 0;
    .scope S_0000020339472ae0;
T_0 ;
    %delay 5, 0;
    %load/vec4 v0000020339472c70_0;
    %inv;
    %store/vec4 v0000020339472c70_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020339472ae0;
T_1 ;
    %vpi_call/w 3 11 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 12 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 15 "$display", "at time = ", $time, " end of the sim" {0 0 0};
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
