<document>

<filing_date>
2020-04-30
</filing_date>

<publication_date>
2020-08-13
</publication_date>

<priority_date>
2014-03-21
</priority_date>

<ipc_classes>
G06F13/40,G06F15/80,G06N10/00,H01L27/18,H01L39/02,H01L39/22,H01P5/08,H03K19/195
</ipc_classes>

<assignee>
GOOGLE
</assignee>

<inventors>
MOHSENI, MASOUD
NEVEN, HARTMUT
</inventors>

<docdb_family_id>
54145424
</docdb_family_id>

<title>
CHIPS INCLUDING CLASSICAL AND QUANTUM COMPUTING PROCESSORS
</title>

<abstract>
An apparatus includes a substrate, a classical computing processor formed on the substrate, a quantum computing processor formed on the substrate, and one or more coupling components between the classical computing processor and the quantum computing processor, the one or more coupling components being formed on the substrate and being configured to allow data exchange between the classical computing processor and the quantum computing processor.
</abstract>

<claims>
1. An apparatus comprising: a substrate; a classical computing processor formed on the substrate; a quantum computing processor formed on the substrate; and one or more interprocessor coupling components between the classical computing processor and the quantum computing processor, the one or more interprocessor coupling components being formed on the substrate and being configured to allow data exchange between the classical computing processor and the quantum computing processor, wherein the quantum computing processor comprises a plurality of quantum unit cells, each quantum unit cell comprising at least one capacitor and a plurality of qubits, and wherein, for each quantum unit cell, at least one qubit within the quantum unit cell is coupled to at least one other qubit within the quantum unit cell, and at least one qubit within the quantum unit cell is coupled to at least one qubit within another quantum unit cell.
2. The apparatus of claim 1, wherein the classical computing processor formed on the substrate comprises a plurality of classical unit cells, each classical unit cell comprising a plurality of active components, each active component configured to generate a classical bit.
3. The apparatus of claim 2, wherein, for each classical unit cell, a first subset of the plurality of active components is coupled, by interprocessor coupling components, to a respective first subset of qubits within a corresponding quantum unit cell.
4. The apparatus of claim 3, wherein, for each classical unit cell, a second subset of the plurality of active components is coupled to the first subset of the plurality of active components.
5. The apparatus of claim 1, wherein, for each quantum unit cell, the at least one qubit within the quantum unit cell coupled to the at least one qubit within another quantum unit cell is coupled by a ferromagnetic coupling.
6. The apparatus of claim 1, wherein the quantum computing processor is configured to receive output data from the classical computing processor, and use the received output data as input data for a quantum computation to be carried out by the quantum computing processor.
7. The apparatus of claim 6, wherein the quantum computing processor is configured to be programmed using the output data.
8. The apparatus of claim 1, wherein the one or more interprocessor coupling components comprise an array of superconducting cavity quantum electrodynamics (QED) transmission lines.
9. The apparatus of claim 1, wherein each quantum unit cell comprises at least one Josephson junction.
10. The apparatus of claim 1, wherein the classical computing processor comprises a plurality of reciprocal quantum logic gates.
11. The apparatus of claim 1, wherein the one or more interprocessor coupling components comprise an inductive coupler.
12. The apparatus of claim 1, wherein the one or more interprocessor coupling components connect an output of the classical computing processor to an input of the quantum computing processor.
13. The apparatus of claim 1, wherein each of the quantum computing processor and the classical computing processor comprises a superconducting quantum interference device (SQUID).
14. The apparatus of claim 1, wherein each of the quantum computing processor and the classical computing processor comprises at least one Josephson junction and an inductor.
15. The apparatus of claim 1, wherein the one or more interprocessor coupling components comprise a superconducting wire.
16. The apparatus of claim 1, wherein each of the quantum computing processor and the classical computing processor comprises electronic components comprising a superconducting material.
17. The apparatus of claim 16, wherein the electronic components of the quantum computing processor and the electronic components of the classical computing processor comprise the same superconducting material.
18. The apparatus of claim 1, wherein the classical computing processor formed on the substrate and the quantum computing processor formed on the substrate are part of a single chip.
19. The apparatus of claim 1, wherein the one or more interprocessor coupling components between the classical computing processor and the quantum computing processor comprise a post-processing element, the post-processing element being configured to do either or both of (i) receiving data from the quantum computing processor, modifying the data, and sending the modified data to the classical computing processor, and (ii) receiving data from the classical computing processor, modifying the data, and sending the modified data to the quantum computing processor.
20. The apparatus of claim 1, further comprising a magnetic component configured to impose a transverse magnetic field on the substrate, the magnetic component further being configured to impose a transverse magnetic field of time-varying strength while the quantum computing processor is performing a particular operation, and to impose a transverse magnetic field of zero or negligible strength while the classical computing processor is performing a particular operation.
</claims>
</document>
