{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732997978964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732997978964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 17:19:38 2024 " "Processing started: Sat Nov 30 17:19:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732997978964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732997978964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ubicacion -c Ubicacion " "Command: quartus_sta Ubicacion -c Ubicacion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732997978964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732997979032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732997979139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732997979139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979173 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "The Timing Analyzer is analyzing 26 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732997979313 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ubicacion.sdc " "Synopsys Design Constraints File file not found: 'Ubicacion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732997979338 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979338 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1732997979342 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1732997979342 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1732997979342 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732997979342 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979342 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ubicacion4:inst\|posicion\[0\] ubicacion4:inst\|posicion\[0\] " "create_clock -period 1.000 -name ubicacion4:inst\|posicion\[0\] ubicacion4:inst\|posicion\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732997979343 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensorline:inst1\|PULSO sensorline:inst1\|PULSO " "create_clock -period 1.000 -name sensorline:inst1\|PULSO sensorline:inst1\|PULSO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732997979343 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732997979343 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~0  from: datac  to: combout " "Cell: inst\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732997979347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|W\[17\]~17  from: dataa  to: combout " "Cell: inst\|W\[17\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732997979347 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732997979347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732997979349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732997979349 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732997979350 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732997979359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732997979389 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732997979389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.449 " "Worst-case setup slack is -5.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.449             -63.926 ubicacion4:inst\|posicion\[0\]  " "   -5.449             -63.926 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865             -29.744 clk  " "   -2.865             -29.744 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446              -9.072 sensorline:inst1\|PULSO  " "   -2.446              -9.072 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.280               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  995.280               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.052 " "Worst-case hold slack is -0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.052 ubicacion4:inst\|posicion\[0\]  " "   -0.052              -0.052 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.358               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sensorline:inst1\|PULSO  " "    0.382               0.000 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732997979401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732997979405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 sensorline:inst1\|PULSO  " "   -1.000              -4.000 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ubicacion4:inst\|posicion\[0\]  " "    0.347               0.000 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.667               0.000 clk  " "    9.667               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.746               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.746               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732997979482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732997979500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732997979763 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~0  from: datac  to: combout " "Cell: inst\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732997979813 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|W\[17\]~17  from: dataa  to: combout " "Cell: inst\|W\[17\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732997979813 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732997979813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732997979814 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732997979829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732997979829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.899 " "Worst-case setup slack is -4.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.899             -56.879 ubicacion4:inst\|posicion\[0\]  " "   -4.899             -56.879 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537             -24.200 clk  " "   -2.537             -24.200 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078              -7.683 sensorline:inst1\|PULSO  " "   -2.078              -7.683 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.771               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  995.771               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.051 " "Worst-case hold slack is -0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 ubicacion4:inst\|posicion\[0\]  " "   -0.051              -0.051 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.312               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 sensorline:inst1\|PULSO  " "    0.333               0.000 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732997979844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732997979850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 sensorline:inst1\|PULSO  " "   -1.000              -4.000 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 ubicacion4:inst\|posicion\[0\]  " "    0.377               0.000 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.694               0.000 clk  " "    9.694               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.743               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.743               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997979853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997979853 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732997979934 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~0  from: datac  to: combout " "Cell: inst\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732997979999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|W\[17\]~17  from: dataa  to: combout " "Cell: inst\|W\[17\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732997979999 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732997979999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732997979999 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732997980006 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732997980006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.815 " "Worst-case setup slack is -2.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.815             -29.269 ubicacion4:inst\|posicion\[0\]  " "   -2.815             -29.269 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.461             -12.362 clk  " "   -1.461             -12.362 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014              -3.657 sensorline:inst1\|PULSO  " "   -1.014              -3.657 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.350               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  997.350               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997980011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.027 " "Worst-case hold slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 ubicacion4:inst\|posicion\[0\]  " "   -0.027              -0.027 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 sensorline:inst1\|PULSO  " "    0.201               0.000 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997980022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732997980031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732997980038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 sensorline:inst1\|PULSO  " "   -1.000              -4.000 sensorline:inst1\|PULSO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 ubicacion4:inst\|posicion\[0\]  " "    0.254               0.000 ubicacion4:inst\|posicion\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.418               0.000 clk  " "    9.418               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.781               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.781               0.000 inst2\|inst_avance\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732997980045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732997980045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732997980388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732997980388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732997980446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 17:19:40 2024 " "Processing ended: Sat Nov 30 17:19:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732997980446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732997980446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732997980446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732997980446 ""}
