

================================================================
== Vitis HLS Report for 'compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4'
================================================================
* Date:           Mon Dec 20 19:03:35 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.692 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_183_4  |       20|       20|         6|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 9 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln181_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln181"   --->   Operation 10 'read' 'zext_ln181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln185_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln185"   --->   Operation 11 'read' 'mul_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_110_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_110"   --->   Operation 12 'read' 'tmp_110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln181_cast = zext i5 %zext_ln181_read"   --->   Operation 13 'zext' 'zext_ln181_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %nd"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%nd_1 = load i5 %nd" [GAT_compute.cpp:185]   --->   Operation 17 'load' 'nd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.63ns)   --->   "%icmp_ln183 = icmp_eq  i5 %nd_1, i5 16" [GAT_compute.cpp:183]   --->   Operation 18 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln183 = add i5 %nd_1, i5 1" [GAT_compute.cpp:183]   --->   Operation 20 'add' 'add_ln183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %.split, void %.exitStub" [GAT_compute.cpp:183]   --->   Operation 21 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln185 = add i5 %nd_1, i5 %tmp_110_read" [GAT_compute.cpp:185]   --->   Operation 22 'add' 'add_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln183 = store i5 %add_ln183, i5 %nd" [GAT_compute.cpp:183]   --->   Operation 23 'store' 'store_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %add_ln185" [GAT_compute.cpp:185]   --->   Operation 24 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.69ns) (grouped into DSP with root node add_ln185_2)   --->   "%add_ln185_1 = add i10 %mul_ln185_read, i10 %zext_ln185" [GAT_compute.cpp:185]   --->   Operation 25 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into DSP with root node add_ln185_2)   --->   "%zext_ln185_1 = zext i10 %add_ln185_1" [GAT_compute.cpp:185]   --->   Operation 26 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [3/3] (0.99ns) (grouped into DSP with root node add_ln185_2)   --->   "%mul_ln185_1 = mul i16 %zext_ln185_1, i16 100" [GAT_compute.cpp:185]   --->   Operation 27 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node add_ln185_2)   --->   "%mul_ln185_1 = mul i16 %zext_ln185_1, i16 100" [GAT_compute.cpp:185]   --->   Operation 28 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 29 [1/3] (0.00ns) (grouped into DSP with root node add_ln185_2)   --->   "%mul_ln185_1 = mul i16 %zext_ln185_1, i16 100" [GAT_compute.cpp:185]   --->   Operation 29 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 30 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_2 = add i16 %mul_ln185_1, i16 %zext_ln181_cast" [GAT_compute.cpp:185]   --->   Operation 30 'add' 'add_ln185_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 31 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_2 = add i16 %mul_ln185_1, i16 %zext_ln181_cast" [GAT_compute.cpp:185]   --->   Operation 31 'add' 'add_ln185_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln185_2 = zext i16 %add_ln185_2" [GAT_compute.cpp:185]   --->   Operation 32 'zext' 'zext_ln185_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%all_attention_coefficients_V_addr = getelementptr i28 %all_attention_coefficients_V, i64 0, i64 %zext_ln185_2" [GAT_compute.cpp:185]   --->   Operation 33 'getelementptr' 'all_attention_coefficients_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (1.24ns)   --->   "%all_attention_coefficients_V_load = load i16 %all_attention_coefficients_V_addr" [GAT_compute.cpp:185]   --->   Operation 34 'load' 'all_attention_coefficients_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln183)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.94>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i5 %nd_1" [GAT_compute.cpp:183]   --->   Operation 35 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [GAT_compute.cpp:183]   --->   Operation 36 'specpipeline' 'specpipeline_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [GAT_compute.cpp:183]   --->   Operation 37 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%a_buffer_V_addr = getelementptr i28 %a_buffer_V, i64 0, i64 %zext_ln183" [GAT_compute.cpp:185]   --->   Operation 38 'getelementptr' 'a_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (1.24ns)   --->   "%all_attention_coefficients_V_load = load i16 %all_attention_coefficients_V_addr" [GAT_compute.cpp:185]   --->   Operation 39 'load' 'all_attention_coefficients_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_6 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln185 = store i28 %all_attention_coefficients_V_load, i4 %a_buffer_V_addr" [GAT_compute.cpp:185]   --->   Operation 40 'store' 'store_ln185' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln181]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ all_attention_coefficients_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nd                                (alloca           ) [ 0100000]
zext_ln181_read                   (read             ) [ 0000000]
mul_ln185_read                    (read             ) [ 0110000]
tmp_110_read                      (read             ) [ 0000000]
zext_ln181_cast                   (zext             ) [ 0111110]
specmemcore_ln0                   (specmemcore      ) [ 0000000]
store_ln0                         (store            ) [ 0000000]
br_ln0                            (br               ) [ 0000000]
nd_1                              (load             ) [ 0111111]
icmp_ln183                        (icmp             ) [ 0111110]
empty                             (speclooptripcount) [ 0000000]
add_ln183                         (add              ) [ 0000000]
br_ln183                          (br               ) [ 0000000]
add_ln185                         (add              ) [ 0110000]
store_ln183                       (store            ) [ 0000000]
zext_ln185                        (zext             ) [ 0000000]
add_ln185_1                       (add              ) [ 0000000]
zext_ln185_1                      (zext             ) [ 0101100]
mul_ln185_1                       (mul              ) [ 0100010]
add_ln185_2                       (add              ) [ 0000000]
zext_ln185_2                      (zext             ) [ 0000000]
all_attention_coefficients_V_addr (getelementptr    ) [ 0100001]
zext_ln183                        (zext             ) [ 0000000]
specpipeline_ln183                (specpipeline     ) [ 0000000]
specloopname_ln183                (specloopname     ) [ 0000000]
a_buffer_V_addr                   (getelementptr    ) [ 0000000]
all_attention_coefficients_V_load (load             ) [ 0000000]
store_ln185                       (store            ) [ 0000000]
br_ln0                            (br               ) [ 0000000]
ret_ln0                           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_110">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_110"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln185">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln185"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln181">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="all_attention_coefficients_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_attention_coefficients_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_buffer_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_buffer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="nd_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nd/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="zext_ln181_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln181_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mul_ln185_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln185_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_110_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_110_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="all_attention_coefficients_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="28" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="all_attention_coefficients_V_addr/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="all_attention_coefficients_V_load/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="a_buffer_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="28" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_buffer_V_addr/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln185_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="28" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln181_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="nd_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nd_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln183_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="5" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln183_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln185_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln183_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="5" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln185_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln185_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_2/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln183_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="5"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/6 "/>
</bind>
</comp>

<comp id="143" class="1007" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln185_1/2 zext_ln185_1/2 mul_ln185_1/2 add_ln185_2/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="nd_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nd "/>
</bind>
</comp>

<comp id="159" class="1005" name="mul_ln185_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="1"/>
<pin id="161" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln185_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="zext_ln181_cast_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="3"/>
<pin id="166" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln181_cast "/>
</bind>
</comp>

<comp id="169" class="1005" name="nd_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="5"/>
<pin id="171" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="nd_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="icmp_ln183_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="4"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln183 "/>
</bind>
</comp>

<comp id="178" class="1005" name="add_ln185_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="183" class="1005" name="all_attention_coefficients_V_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="1"/>
<pin id="185" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="all_attention_coefficients_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="77" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="64" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="115" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="149"><net_src comp="132" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="155"><net_src comp="48" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="162"><net_src comp="58" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="167"><net_src comp="97" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="172"><net_src comp="106" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="177"><net_src comp="109" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="121" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="186"><net_src comp="70" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_buffer_V | {6 }
 - Input state : 
	Port: compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4 : tmp_110 | {1 }
	Port: compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4 : mul_ln185 | {1 }
	Port: compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4 : zext_ln181 | {1 }
	Port: compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4 : all_attention_coefficients_V | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		nd_1 : 1
		icmp_ln183 : 2
		add_ln183 : 2
		br_ln183 : 3
		add_ln185 : 2
		store_ln183 : 3
	State 2
		add_ln185_1 : 1
		zext_ln185_1 : 2
		mul_ln185_1 : 3
	State 3
	State 4
		add_ln185_2 : 1
	State 5
		zext_ln185_2 : 1
		all_attention_coefficients_V_addr : 2
		all_attention_coefficients_V_load : 3
	State 6
		a_buffer_V_addr : 1
		store_ln185 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln183_fu_115      |    0    |    0    |    12   |
|          |      add_ln185_fu_121      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln183_fu_109     |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
| addmuladd|         grp_fu_143         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | zext_ln181_read_read_fu_52 |    0    |    0    |    0    |
|   read   |  mul_ln185_read_read_fu_58 |    0    |    0    |    0    |
|          |   tmp_110_read_read_fu_64  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    zext_ln181_cast_fu_97   |    0    |    0    |    0    |
|   zext   |      zext_ln185_fu_132     |    0    |    0    |    0    |
|          |     zext_ln185_2_fu_135    |    0    |    0    |    0    |
|          |      zext_ln183_fu_139     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    33   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|            add_ln185_reg_178            |    5   |
|all_attention_coefficients_V_addr_reg_183|   16   |
|            icmp_ln183_reg_174           |    1   |
|          mul_ln185_read_reg_159         |   10   |
|               nd_1_reg_169              |    5   |
|                nd_reg_152               |    5   |
|         zext_ln181_cast_reg_164         |   16   |
+-----------------------------------------+--------+
|                  Total                  |   58   |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_143    |  p1  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   33   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   58   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   58   |   51   |
+-----------+--------+--------+--------+--------+
