<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(199,1-199,62) (VERI-1199) parameter declaration becomes local in i2c_slave_axil_master with formal parameter declaration list
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(201,1-201,35) (VERI-1199) parameter declaration becomes local in i2c_slave_axil_master with formal parameter declaration list
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(203,1-203,45) (VERI-1199) parameter declaration becomes local in i2c_slave_axil_master with formal parameter declaration list
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(205,1-205,54) (VERI-1199) parameter declaration becomes local in i2c_slave_axil_master with formal parameter declaration list
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(207,1-207,60) (VERI-1199) parameter declaration becomes local in i2c_slave_axil_master with formal parameter declaration list
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(209,1-209,50) (VERI-1199) parameter declaration becomes local in i2c_slave_axil_master with formal parameter declaration list
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/mcp4812.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/ram_256k.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/spi_slave.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/main_fsm.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/sqrt.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_master.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_control.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/adc_receiver.v
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/adc_receiver.v(38,30-38,31) (VERI-1320) concatenation with unsized literal; will interpret as 32 bits
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/alaw_coder.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_freq_ram.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_mul.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_core.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_abs.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_postproc.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_preproc.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrsum.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrt.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_twiddle_rom.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v
(VERI-1482) Analyzing Verilog file /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_wrapper.v
(VERI-1482) Analyzing Verilog file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v(50,10-50,44) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/adder/rtl/lscc_adder.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v(50,10-50,44) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/counter/rtl/lscc_cntr.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/rom/rtl/lscc_rom.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_dsp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
(VERI-1489)       Resolving module lscc_add_sub
(VERI-1489)       Resolving module lscc_adder
(VERI-1489)       Resolving module lscc_subtractor
(VERI-1489)       Resolving module lscc_multiplier
(VERI-1489)       Resolving module lscc_multiplier_lut
(VERI-1489)       Resolving module lscc_multiplier_dsp
(VERI-1489)       Resolving module lscc_fifo
(VERI-1482) Analyzing Verilog file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v(50,10-50,44) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/adder/rtl/lscc_adder.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v(50,10-50,44) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_add.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/counter/rtl/lscc_cntr.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/rom/rtl/lscc_rom.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-1328) analyzing included file /opt/lscc/radiant/2.0/ip/pmi/pmi_dsp.v
INFO - /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-2320) back to file /opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(3,8-3,11) (VERI-1018) compiling module top
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(3,1-885,10) (VERI-9000) elaborating module 'top'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(601,1-620,10) (VERI-9000) elaborating module 'RGB_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v(10,1-50,10) (VERI-9000) elaborating module 'pll_adc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/spi_slave.v(46,1-96,10) (VERI-9000) elaborating module 'spi_slave_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(32,1-512,10) (VERI-9000) elaborating module 'i2c_slave_axil_master_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(10,1-129,10) (VERI-9000) elaborating module 'ebr_dp_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(10,1-129,10) (VERI-9000) elaborating module 'ebr_dp_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/mcp4812.v(1,1-75,10) (VERI-9000) elaborating module 'mcp4812_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v(1,1-28,10) (VERI-9000) elaborating module 'debounce_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v(1,1-28,10) (VERI-9000) elaborating module 'debounce_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/main_fsm.v(1,1-196,10) (VERI-9000) elaborating module 'main_fsm_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/adc_receiver.v(3,1-56,10) (VERI-9000) elaborating module 'adc_receiver_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_master.v(1,1-57,10) (VERI-9000) elaborating module 'i2s_tx_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_control.v(1,1-107,10) (VERI-9000) elaborating module 'i2s_control_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(10,1-60,10) (VERI-9000) elaborating module 'sc_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v(1,1-61,10) (VERI-9000) elaborating module 'memory_mux_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v(1,1-61,10) (VERI-9000) elaborating module 'memory_mux_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/ram_256k.v(1,1-64,10) (VERI-9000) elaborating module 'ram_256k_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v(3,1-206,10) (VERI-9000) elaborating module 'signal_filter_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v(106,1-219,10) (VERI-9000) elaborating module 'pll_adc_ipgen_lscc_pll_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave.v(32,1-505,10) (VERI-9000) elaborating module 'i2c_slave_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(185,1-3132,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(185,1-3132,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(10,1-60,10) (VERI-9000) elaborating module 'sc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(64,1-671,10) (VERI-9000) elaborating module 'sc_fifo_ipgen_lscc_fifo_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(742,1-753,10) (VERI-9000) elaborating module 'SP256K_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft.v(25,1-164,10) (VERI-9000) elaborating module 'dft_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/alaw_coder.v(21,1-119,10) (VERI-9000) elaborating module 'alaw_coder_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(64,1-671,10) (VERI-9000) elaborating module 'sc_fifo_ipgen_lscc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_preproc.v(7,1-106,10) (VERI-9000) elaborating module 'dft_preproc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v(6,1-47,10) (VERI-9000) elaborating module 'dft_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_core.v(12,1-364,10) (VERI-9000) elaborating module 'dft_core_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_postproc.v(11,1-143,10) (VERI-9000) elaborating module 'dft_postproc_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v(4,1-556,10) (VERI-9000) elaborating module 'lscc_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_freq_ram.v(6,1-51,10) (VERI-9000) elaborating module 'dft_freq_ram_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_3'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_8'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_twiddle_rom.v(13,1-175,10) (VERI-9000) elaborating module 'dft_twiddle_rom_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_mul.v(10,1-170,10) (VERI-9000) elaborating module 'dft_complex_mul_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_abs.v(8,1-195,10) (VERI-9000) elaborating module 'dft_complex_abs_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v(6,1-47,10) (VERI-9000) elaborating module 'dft_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_6'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_7'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_3'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v(7,1-55,10) (VERI-9000) elaborating module 'dft_sub_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrsum.v(9,1-85,10) (VERI-9000) elaborating module 'dft_sqrsum_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrt.v(16,1-173,10) (VERI-9000) elaborating module 'dft_sqrt_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v(4,1-556,10) (VERI-9000) elaborating module 'lscc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_6'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(755,1-1043,10) (VERI-9000) elaborating module 'lscc_subtractor_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v(7,1-55,10) (VERI-9000) elaborating module 'dft_addsub_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_5'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_6'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(63,1-335,10) (VERI-9000) elaborating module 'lscc_add_sub_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(755,1-1043,10) (VERI-9000) elaborating module 'lscc_subtractor_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(3,1-885,10) (VERI-9000) elaborating module 'top'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(601,1-620,10) (VERI-9000) elaborating module 'RGB_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v(10,1-50,10) (VERI-9000) elaborating module 'pll_adc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/spi_slave.v(46,1-96,10) (VERI-9000) elaborating module 'spi_slave_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(32,1-512,10) (VERI-9000) elaborating module 'i2c_slave_axil_master_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(10,1-129,10) (VERI-9000) elaborating module 'ebr_dp_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(10,1-129,10) (VERI-9000) elaborating module 'ebr_dp_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/mcp4812.v(1,1-75,10) (VERI-9000) elaborating module 'mcp4812_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v(1,1-28,10) (VERI-9000) elaborating module 'debounce_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v(1,1-28,10) (VERI-9000) elaborating module 'debounce_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/main_fsm.v(1,1-196,10) (VERI-9000) elaborating module 'main_fsm_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/adc_receiver.v(3,1-56,10) (VERI-9000) elaborating module 'adc_receiver_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_master.v(1,1-57,10) (VERI-9000) elaborating module 'i2s_tx_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_control.v(1,1-107,10) (VERI-9000) elaborating module 'i2s_control_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(10,1-60,10) (VERI-9000) elaborating module 'sc_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v(1,1-61,10) (VERI-9000) elaborating module 'memory_mux_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v(1,1-61,10) (VERI-9000) elaborating module 'memory_mux_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/ram_256k.v(1,1-64,10) (VERI-9000) elaborating module 'ram_256k_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v(3,1-206,10) (VERI-9000) elaborating module 'signal_filter_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v(106,1-219,10) (VERI-9000) elaborating module 'pll_adc_ipgen_lscc_pll_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave.v(32,1-505,10) (VERI-9000) elaborating module 'i2c_slave_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(185,1-3132,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(185,1-3132,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(10,1-60,10) (VERI-9000) elaborating module 'sc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(64,1-671,10) (VERI-9000) elaborating module 'sc_fifo_ipgen_lscc_fifo_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(742,1-753,10) (VERI-9000) elaborating module 'SP256K_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft.v(25,1-164,10) (VERI-9000) elaborating module 'dft_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/alaw_coder.v(21,1-119,10) (VERI-9000) elaborating module 'alaw_coder_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(64,1-671,10) (VERI-9000) elaborating module 'sc_fifo_ipgen_lscc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_preproc.v(7,1-106,10) (VERI-9000) elaborating module 'dft_preproc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v(6,1-47,10) (VERI-9000) elaborating module 'dft_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_core.v(12,1-364,10) (VERI-9000) elaborating module 'dft_core_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_postproc.v(11,1-143,10) (VERI-9000) elaborating module 'dft_postproc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(3194,1-5493,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_core_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(3194,1-5493,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_core_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v(4,1-556,10) (VERI-9000) elaborating module 'lscc_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_freq_ram.v(6,1-51,10) (VERI-9000) elaborating module 'dft_freq_ram_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_3'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_8'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_twiddle_rom.v(13,1-175,10) (VERI-9000) elaborating module 'dft_twiddle_rom_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_mul.v(10,1-170,10) (VERI-9000) elaborating module 'dft_complex_mul_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_abs.v(8,1-195,10) (VERI-9000) elaborating module 'dft_complex_abs_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v(6,1-47,10) (VERI-9000) elaborating module 'dft_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_6'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_7'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_3'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v(7,1-55,10) (VERI-9000) elaborating module 'dft_sub_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrsum.v(9,1-85,10) (VERI-9000) elaborating module 'dft_sqrsum_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrt.v(16,1-173,10) (VERI-9000) elaborating module 'dft_sqrt_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v(4,1-556,10) (VERI-9000) elaborating module 'lscc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_6'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(755,1-1043,10) (VERI-9000) elaborating module 'lscc_subtractor_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v(7,1-55,10) (VERI-9000) elaborating module 'dft_addsub_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_5'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_6'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(63,1-335,10) (VERI-9000) elaborating module 'lscc_add_sub_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(755,1-1043,10) (VERI-9000) elaborating module 'lscc_subtractor_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_5'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_6'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(3,1-885,10) (VERI-9000) elaborating module 'top'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(601,1-620,10) (VERI-9000) elaborating module 'RGB_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v(10,1-50,10) (VERI-9000) elaborating module 'pll_adc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/spi_slave.v(46,1-96,10) (VERI-9000) elaborating module 'spi_slave_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(32,1-512,10) (VERI-9000) elaborating module 'i2c_slave_axil_master_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(10,1-129,10) (VERI-9000) elaborating module 'ebr_dp_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(10,1-129,10) (VERI-9000) elaborating module 'ebr_dp_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/mcp4812.v(1,1-75,10) (VERI-9000) elaborating module 'mcp4812_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v(1,1-28,10) (VERI-9000) elaborating module 'debounce_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v(1,1-28,10) (VERI-9000) elaborating module 'debounce_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/main_fsm.v(1,1-196,10) (VERI-9000) elaborating module 'main_fsm_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/adc_receiver.v(3,1-56,10) (VERI-9000) elaborating module 'adc_receiver_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_master.v(1,1-57,10) (VERI-9000) elaborating module 'i2s_tx_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_control.v(1,1-107,10) (VERI-9000) elaborating module 'i2s_control_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(10,1-60,10) (VERI-9000) elaborating module 'sc_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v(1,1-61,10) (VERI-9000) elaborating module 'memory_mux_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v(1,1-61,10) (VERI-9000) elaborating module 'memory_mux_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/ram_256k.v(1,1-64,10) (VERI-9000) elaborating module 'ram_256k_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v(3,1-206,10) (VERI-9000) elaborating module 'signal_filter_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v(106,1-219,10) (VERI-9000) elaborating module 'pll_adc_ipgen_lscc_pll_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave.v(32,1-505,10) (VERI-9000) elaborating module 'i2c_slave_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(185,1-3132,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(185,1-3132,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(10,1-60,10) (VERI-9000) elaborating module 'sc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(64,1-671,10) (VERI-9000) elaborating module 'sc_fifo_ipgen_lscc_fifo_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(742,1-753,10) (VERI-9000) elaborating module 'SP256K_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft.v(25,1-164,10) (VERI-9000) elaborating module 'dft_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/alaw_coder.v(21,1-119,10) (VERI-9000) elaborating module 'alaw_coder_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v(64,1-671,10) (VERI-9000) elaborating module 'sc_fifo_ipgen_lscc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_preproc.v(7,1-106,10) (VERI-9000) elaborating module 'dft_preproc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v(6,1-47,10) (VERI-9000) elaborating module 'dft_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_core.v(12,1-364,10) (VERI-9000) elaborating module 'dft_core_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_postproc.v(11,1-143,10) (VERI-9000) elaborating module 'dft_postproc_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(3194,1-5493,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_core_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v(3194,1-5493,10) (VERI-9000) elaborating module 'ebr_dp_ipgen_lscc_ram_dp_core_uniq_2'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_3'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v(4,1-556,10) (VERI-9000) elaborating module 'lscc_fifo_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_freq_ram.v(6,1-51,10) (VERI-9000) elaborating module 'dft_freq_ram_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_3'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_8'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_twiddle_rom.v(13,1-175,10) (VERI-9000) elaborating module 'dft_twiddle_rom_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_mul.v(10,1-170,10) (VERI-9000) elaborating module 'dft_complex_mul_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_abs.v(8,1-195,10) (VERI-9000) elaborating module 'dft_complex_abs_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v(6,1-47,10) (VERI-9000) elaborating module 'dft_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_6'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v(9,1-58,10) (VERI-9000) elaborating module 'dft_dline_uniq_7'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_1'
INFO - /opt/lscc/radiant/2.0/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_3'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_4'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v(7,1-55,10) (VERI-9000) elaborating module 'dft_sub_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrsum.v(9,1-85,10) (VERI-9000) elaborating module 'dft_sqrsum_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrt.v(16,1-173,10) (VERI-9000) elaborating module 'dft_sqrt_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v(4,1-556,10) (VERI-9000) elaborating module 'lscc_fifo_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(7,1-55,10) (VERI-9000) elaborating module 'dft_add_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_5'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v(7,1-47,10) (VERI-9000) elaborating module 'dft_mul_uniq_6'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(755,1-1043,10) (VERI-9000) elaborating module 'lscc_subtractor_uniq_1'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v(7,1-55,10) (VERI-9000) elaborating module 'dft_addsub_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_5'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(391,1-500,10) (VERI-9000) elaborating module 'lscc_multiplier_uniq_6'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(63,1-335,10) (VERI-9000) elaborating module 'lscc_add_sub_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_1'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_3'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(402,1-689,10) (VERI-9000) elaborating module 'lscc_adder_uniq_4'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v(755,1-1043,10) (VERI-9000) elaborating module 'lscc_subtractor_uniq_2'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_5'
INFO - /opt/lscc/radiant/2.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v(739,1-968,10) (VERI-9000) elaborating module 'lscc_multiplier_dsp_uniq_6'
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(697,22-697,34) (VERI-1330) actual bit length 14 differs from formal bit length 16 for port sample_num
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(705,14-705,15) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port rst
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(709,20-709,21) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 8 for port prescaler
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(715,20-715,31) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 8 for port left_chan
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(716,21-716,33) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 8 for port right_chan
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(733,16-733,17) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port start
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(736,19-736,31) (VERI-2063) Please check design or module parameters, actual bit length 64 differs from formal bit length 16 for port data_out
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(738,19-738,31) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 14 for port mem_addr
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(741,19-741,25) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 8 for port from_mem
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(756,25-756,38) (VERI-1330) actual bit length 8 differs from formal bit length 16 for port rd_data_o
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(769,22-769,34) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 14 for port addr_i_1
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(771,22-771,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_i_1
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(779,22-779,37) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 14 for port addr_i_3
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(781,22-781,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_i_3
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(785,22-785,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port we_i_4
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(786,22-786,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_i_4
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(809,22-809,34) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 14 for port addr_i_1
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(811,22-811,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_i_1
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(815,22-815,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port we_i_2
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(816,22-816,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_i_2
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(819,22-819,37) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 14 for port addr_i_3
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(821,22-821,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_i_3
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(859,23-859,38) (VERI-2063) Please check design or module parameters, actual bit length 14 differs from formal bit length 8 for port rd_addr_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(880,26-880,46) (VERI-2063) Please check design or module parameters, actual bit length 14 differs from formal bit length 8 for port fft_addr
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v(181,27-181,36) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 12 for port data_in
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(43,22-43,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_a_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(45,22-45,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 16 for port data_b_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(46,22-46,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port cin_re_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(47,22-47,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port cin_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v(43,22-43,23) (VERI-1330) actual bit length 32 differs from formal bit length 33 for port data_a_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v(45,22-45,23) (VERI-1330) actual bit length 32 differs from formal bit length 33 for port data_b_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v(46,22-46,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port cin_re_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v(47,22-47,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port cin_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(43,22-43,23) (VERI-1330) actual bit length 32 differs from formal bit length 33 for port data_a_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v(45,22-45,23) (VERI-1330) actual bit length 32 differs from formal bit length 33 for port data_b_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v(43,22-43,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 18 for port data_a_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v(45,22-45,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 18 for port data_b_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v(46,22-46,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port cin_re_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v(47,22-47,23) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 1 for port cin_im_i
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v(202,22-202,30) (VERI-2063) Please check design or module parameters, actual bit length 16 differs from formal bit length 8 for port data_out
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(798,5-806,7) (VERI-1927) port STDBY remains unconnected for this instance
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v(808,5-837,7) (VERI-1927) port addr_i_0 remains unconnected for this instance
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/adc_receiver.v(38,30-38,31) (VERI-1320) concatenation with unsized literal; will interpret as 32 bits
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v(158,5-168,7) (VERI-1927) port almost_empty_o remains unconnected for this instance
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v(24,2-45,3) (VERI-1927) port almost_full_th_i remains unconnected for this instance
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/sqrt.v(9,8-9,12) (VERI-1018) compiling module sqrt
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/sqrt.v(9,1-36,10) (VERI-9000) elaborating module 'sqrt'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_wrapper.v(3,8-3,19) (VERI-1018) compiling module i2c_wrapper
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_wrapper.v(3,1-157,10) (VERI-9000) elaborating module 'i2c_wrapper'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v(32,1-512,10) (VERI-9000) elaborating module 'i2c_slave_axil_master_uniq_2'
INFO - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave.v(32,1-505,10) (VERI-9000) elaborating module 'i2c_slave_uniq_2'
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_wrapper.v(127,26-127,27) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 2 for port m_axil_bresp
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_wrapper.v(137,26-137,27) (VERI-2063) Please check design or module parameters, actual bit length 32 differs from formal bit length 2 for port m_axil_rresp
WARNING - /home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_wrapper.v(97,5-153,7) (VERI-1927) port m_axil_awprot remains unconnected for this instance
Done: design load finished with (0) errors, and (55) warnings

</PRE></BODY></HTML>