
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.724900                       # Number of seconds simulated
sim_ticks                                724899686000                       # Number of ticks simulated
final_tick                               724899686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 987719                       # Simulator instruction rate (inst/s)
host_op_rate                                  1720701                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              465388984                       # Simulator tick rate (ticks/s)
host_mem_usage                                8821324                       # Number of bytes of host memory used
host_seconds                                  1557.62                       # Real time elapsed on the host
sim_insts                                  1538491581                       # Number of instructions simulated
sim_ops                                    2680199564                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        428352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       6541056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1254592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        898752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         21504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        905024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.data        945344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.inst         36224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.data       2978624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14042688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       428352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         6848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu5.inst        36224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        519296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8977984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8977984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         102204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          19603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          14043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          14141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.data          14771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.inst            566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.data          46541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              219417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140281                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           590912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          9023395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            31431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          1730711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             9447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          1239829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            29665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          1248482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.inst             4944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.data          1304103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.inst            49971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.data          4109015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19371905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       590912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        31431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         9447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        29665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu4.inst         4944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu5.inst        49971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           716369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12385140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12385140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12385140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          590912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         9023395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           31431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         1730711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            9447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         1239829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           29665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         1248482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.inst            4944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.data         1304103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.inst           49971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.data         4109015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31757045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         278361479520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           278361479520                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 724899686000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         278361479520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           278361479520                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 724899686000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                  139725268                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                   62783591                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         4166                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         4063                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                  406409246                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         1179                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  497                       # Number of system calls
system.cpu0.numPwrStateTransitions                 50                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     15974072340                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17792818261.945000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11            1      4.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       781500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  92680943000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   325547877500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 399351808500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      1449824584                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  319229268                       # Number of instructions committed
system.cpu0.committedOps                    563940989                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            503495669                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              98266219                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                    6057682                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     16642457                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   503495669                       # number of integer instructions
system.cpu0.num_fp_insts                     98266219                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads         1149958499                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         382906773                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            96117500                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           85648325                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads           116534219                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          127118078                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    202466447                       # number of memory refs
system.cpu0.num_load_insts                  139684256                       # Number of load instructions
system.cpu0.num_store_insts                  62782191                       # Number of store instructions
system.cpu0.num_idle_cycles              798717506.448694                       # Number of idle cycles
system.cpu0.num_busy_cycles              651107077.551306                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.449094                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.550906                       # Percentage of idle cycles
system.cpu0.Branches                         36082647                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               296914      0.05%      0.05% # Class of executed instruction
system.cpu0.op_class::IntAlu                287685849     51.01%     51.07% # Class of executed instruction
system.cpu0.op_class::IntMult                 3781946      0.67%     51.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                    49506      0.01%     51.75% # Class of executed instruction
system.cpu0.op_class::FloatAdd               29615313      5.25%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   2816      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                   10190      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                 4994265      0.89%     57.88% # Class of executed instruction
system.cpu0.op_class::SimdCmp                      24      0.00%     57.88% # Class of executed instruction
system.cpu0.op_class::SimdCvt                   21832      0.00%     57.89% # Class of executed instruction
system.cpu0.op_class::SimdMisc                9887804      1.75%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdShift                  2942      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd            7631467      1.35%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt            9909432      1.76%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv               2273      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult           7580329      1.34%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt              1640      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::MemRead               121419498     21.53%     85.63% # Class of executed instruction
system.cpu0.op_class::MemWrite               52770222      9.36%     94.99% # Class of executed instruction
system.cpu0.op_class::FloatMemRead           18264758      3.24%     98.22% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite          10011969      1.78%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 563940989                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          483.974462                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          202508859                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           296455                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           683.101513                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   483.974462                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.945263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.945263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        405314173                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       405314173                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.cpu0.data    139461279                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      139461279                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62632979                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62632979                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data       117859                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       117859                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::.cpu0.data    202094258                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       202094258                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    202212117                       # number of overall hits
system.cpu0.dcache.overall_hits::total      202212117                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       133127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133127                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.cpu0.data       150612                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       150612                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        13003                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        13003                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::.cpu0.data       283739                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        283739                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       296742                       # number of overall misses
system.cpu0.dcache.overall_misses::total       296742                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    139594406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    139594406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     62783591                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     62783591                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data       130862                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       130862                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.cpu0.data    202377997                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    202377997                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    202508859                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    202508859                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.000954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000954                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002399                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002399                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.099364                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.099364                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.001402                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001402                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.001465                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001465                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       241706                       # number of writebacks
system.cpu0.dcache.writebacks::total           241706                       # number of writebacks
system.cpu0.dcache.replacements                293890                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.790774                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          406409246                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19273                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         21086.973798                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.790774                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999591                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999591                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        812837765                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       812837765                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.cpu0.inst    406389973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      406389973                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.cpu0.inst    406389973                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       406389973                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    406389973                       # number of overall hits
system.cpu0.icache.overall_hits::total      406389973                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        19273                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19273                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.cpu0.inst        19273                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19273                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        19273                       # number of overall misses
system.cpu0.icache.overall_misses::total        19273                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    406409246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    406409246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.cpu0.inst    406409246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    406409246                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    406409246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    406409246                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000047                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000047                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18761                       # number of writebacks
system.cpu0.icache.writebacks::total            18761                       # number of writebacks
system.cpu0.icache.replacements                 18761                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                  116228880                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                   49977818                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        26674                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         1343                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                  373514814                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                           83                       # TLB misses on write requests
system.cpu1.numPwrStateTransitions                270                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3193963218.518518                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28435662535.124172                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          133     98.52%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 317628411000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   293714651500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431185034500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                      1449377373                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  280911001                       # Number of instructions committed
system.cpu1.committedOps                    489489954                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            405803100                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses             128855925                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                   10874519                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      8582377                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   405803100                       # number of integer instructions
system.cpu1.num_fp_insts                    128855925                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads          923378014                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         298311254                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads           120273513                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          116315449                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads            59303744                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           83428516                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    165614779                       # number of memory refs
system.cpu1.num_load_insts                  115643753                       # Number of load instructions
system.cpu1.num_store_insts                  49971026                       # Number of store instructions
system.cpu1.num_idle_cycles              867455972.546820                       # Number of idle cycles
system.cpu1.num_busy_cycles              581921400.453180                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.401498                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.598502                       # Percentage of idle cycles
system.cpu1.Branches                         25784216                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               138712      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                235107759     48.03%     48.06% # Class of executed instruction
system.cpu1.op_class::IntMult                 2665466      0.54%     48.60% # Class of executed instruction
system.cpu1.op_class::IntDiv                     2646      0.00%     48.60% # Class of executed instruction
system.cpu1.op_class::FloatAdd               43262771      8.84%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     32      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     426      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1664581      0.34%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     168      0.00%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                9248641      1.89%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                   198      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           10909918      2.23%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            9600734      1.96%     63.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv             138396      0.03%     63.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          11101819      2.27%     66.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt             32908      0.01%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::MemRead                89132256     18.21%     84.38% # Class of executed instruction
system.cpu1.op_class::MemWrite               39096055      7.99%     92.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           26511497      5.42%     97.78% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          10874971      2.22%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 489489954                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          450.847202                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          166206698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           272289                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           610.405481                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2456772500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   450.847202                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.880561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.880561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        332685685                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       332685685                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.cpu1.data    115920528                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      115920528                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.cpu1.data     49944327                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      49944327                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data        68483                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        68483                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::.cpu1.data    165864855                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       165864855                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    165933338                       # number of overall hits
system.cpu1.dcache.overall_hits::total      165933338                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       239376                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       239376                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.cpu1.data        33491                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        33491                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data          493                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          493                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::.cpu1.data       272867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        272867                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       273360                       # number of overall misses
system.cpu1.dcache.overall_misses::total       273360                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    116159904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    116159904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     49977818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     49977818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        68976                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        68976                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.cpu1.data    166137722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    166137722                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    166206698                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    166206698                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.002061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002061                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000670                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000670                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.007147                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.007147                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.001642                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001642                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.001645                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001645                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        66900                       # number of writebacks
system.cpu1.dcache.writebacks::total            66900                       # number of writebacks
system.cpu1.dcache.replacements                269747                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          372.455019                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          373514814                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37341                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10002.806941                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle       2456768500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   372.455019                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.727451                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.727451                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        747066969                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       747066969                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.cpu1.inst    373477473                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      373477473                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.cpu1.inst    373477473                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       373477473                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    373477473                       # number of overall hits
system.cpu1.icache.overall_hits::total      373477473                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37341                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37341                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.cpu1.inst        37341                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37341                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37341                       # number of overall misses
system.cpu1.icache.overall_misses::total        37341                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    373514814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    373514814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.cpu1.inst    373514814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    373514814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    373514814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    373514814                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000100                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000100                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36835                       # number of writebacks
system.cpu1.icache.writebacks::total            36835                       # number of writebacks
system.cpu1.icache.replacements                 36835                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                  115809754                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                   49654243                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        25983                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          701                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                  372349518                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                           79                       # TLB misses on write requests
system.cpu2.numPwrStateTransitions                286                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3022034437.062937                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   27632957116.381973                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          141     98.60%     98.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 317628018000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   292748761500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 432150924500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                      1449377265                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  279944422                       # Number of instructions committed
system.cpu2.committedOps                    487752828                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            404528329                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses             128097114                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                   10660383                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8605638                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   404528329                       # number of integer instructions
system.cpu2.num_fp_insts                    128097114                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads          920359113                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         297999242                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads           120039425                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes          115606948                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads            59443671                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           83503682                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    164885470                       # number of memory refs
system.cpu2.num_load_insts                  115238195                       # Number of load instructions
system.cpu2.num_store_insts                  49647275                       # Number of store instructions
system.cpu2.num_idle_cycles              869391160.298507                       # Number of idle cycles
system.cpu2.num_busy_cycles              579986104.701493                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.400162                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.599838                       # Percentage of idle cycles
system.cpu2.Branches                         25675099                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  704      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                234278314     48.03%     48.03% # Class of executed instruction
system.cpu2.op_class::IntMult                 2778581      0.57%     48.60% # Class of executed instruction
system.cpu2.op_class::IntDiv                     2530      0.00%     48.60% # Class of executed instruction
system.cpu2.op_class::FloatAdd               43054173      8.83%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatCvt                     16      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAdd                     400      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAlu                 1704503      0.35%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdCvt                     116      0.00%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdMisc                9283419      1.90%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdShift                   191      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd           10887906      2.23%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt            9637111      1.98%     63.89% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv             135664      0.03%     63.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult          11070778      2.27%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt             32952      0.01%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::MemRead                89178479     18.28%     84.48% # Class of executed instruction
system.cpu2.op_class::MemWrite               38827889      7.96%     92.44% # Class of executed instruction
system.cpu2.op_class::FloatMemRead           26059716      5.34%     97.78% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite          10819386      2.22%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 487752828                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          456.190488                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          165463997                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           253786                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           651.982367                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2458750000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   456.190488                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.890997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        331181780                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       331181780                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.cpu2.data    115580041                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      115580041                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.cpu2.data     49628714                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      49628714                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.cpu2.data    165208755                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       165208755                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    165208755                       # number of overall hits
system.cpu2.dcache.overall_hits::total      165208755                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       229713                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       229713                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.cpu2.data        25529                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        25529                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.cpu2.data       255242                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        255242                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       255242                       # number of overall misses
system.cpu2.dcache.overall_misses::total       255242                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115809754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115809754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     49654243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     49654243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.cpu2.data    165463997                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    165463997                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    165463997                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    165463997                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.001984                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001984                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000514                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000514                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.001543                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001543                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.001543                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001543                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        48354                       # number of writebacks
system.cpu2.dcache.writebacks::total            48354                       # number of writebacks
system.cpu2.dcache.replacements                251263                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          365.716942                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          372349518                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            36460                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         10212.548491                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle       2458746000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   365.716942                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.714291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.714291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        744735496                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       744735496                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.cpu2.inst    372313058                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      372313058                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.cpu2.inst    372313058                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       372313058                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst    372313058                       # number of overall hits
system.cpu2.icache.overall_hits::total      372313058                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36460                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36460                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.cpu2.inst        36460                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36460                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36460                       # number of overall misses
system.cpu2.icache.overall_misses::total        36460                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst    372349518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    372349518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.cpu2.inst    372349518                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    372349518                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst    372349518                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    372349518                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000098                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000098                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        35955                       # number of writebacks
system.cpu2.icache.writebacks::total            35955                       # number of writebacks
system.cpu2.icache.replacements                 35955                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                  115576789                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                   49545756                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        26080                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          553                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                  371421941                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                           69                       # TLB misses on write requests
system.cpu3.numPwrStateTransitions                288                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3005369739.583333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27536883732.112656                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          142     98.61%     98.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.69%     99.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.69%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 317628280000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   292126443500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 432773242500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                      1449377545                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  279265176                       # Number of instructions committed
system.cpu3.committedOps                    486752865                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            403580166                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses             127994962                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                   10623485                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      8566993                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   403580166                       # number of integer instructions
system.cpu3.num_fp_insts                    127994962                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads          918162636                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         297242240                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads           119827643                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes          115541390                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads            59089556                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           83237222                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    164542763                       # number of memory refs
system.cpu3.num_load_insts                  115003596                       # Number of load instructions
system.cpu3.num_store_insts                  49539167                       # Number of store instructions
system.cpu3.num_idle_cycles              870639296.044385                       # Number of idle cycles
system.cpu3.num_busy_cycles              578738248.955615                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.399301                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.600699                       # Percentage of idle cycles
system.cpu3.Branches                         25592044                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  659      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                233659058     48.00%     48.00% # Class of executed instruction
system.cpu3.op_class::IntMult                 2749284      0.56%     48.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                     2522      0.00%     48.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd               43094173      8.85%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAlu                 1673820      0.34%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdMisc                9292583      1.91%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd           10867319      2.23%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt            9635679      1.98%     63.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv             134376      0.03%     63.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult          11068965      2.27%     66.19% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt             31664      0.01%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::MemRead                88989187     18.28%     84.48% # Class of executed instruction
system.cpu3.op_class::MemWrite               38735165      7.96%     92.44% # Class of executed instruction
system.cpu3.op_class::FloatMemRead           26014409      5.34%     97.78% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite          10804002      2.22%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 486752865                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          441.522674                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          165122545                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           255345                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           646.664493                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       2460719000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   441.522674                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.862349                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.862349                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        330500435                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       330500435                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.cpu3.data    115346252                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      115346252                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.cpu3.data     49519841                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      49519841                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.cpu3.data    164866093                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       164866093                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    164866093                       # number of overall hits
system.cpu3.dcache.overall_hits::total      164866093                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       230537                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       230537                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.cpu3.data        25915                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        25915                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.cpu3.data       256452                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        256452                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       256452                       # number of overall misses
system.cpu3.dcache.overall_misses::total       256452                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115576789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115576789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     49545756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     49545756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.cpu3.data    165122545                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    165122545                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    165122545                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    165122545                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.001995                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001995                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.000523                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.001553                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001553                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.001553                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001553                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        52964                       # number of writebacks
system.cpu3.dcache.writebacks::total            52964                       # number of writebacks
system.cpu3.dcache.replacements                252475                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          345.133534                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          371421941                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36455                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10188.504759                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle       2460715000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   345.133534                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.674089                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.674089                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        742880337                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       742880337                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.cpu3.inst    371385486                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      371385486                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.cpu3.inst    371385486                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       371385486                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst    371385486                       # number of overall hits
system.cpu3.icache.overall_hits::total      371385486                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        36455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        36455                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.cpu3.inst        36455                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         36455                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        36455                       # number of overall misses
system.cpu3.icache.overall_misses::total        36455                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::.cpu3.inst    371421941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    371421941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.cpu3.inst    371421941                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    371421941                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst    371421941                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    371421941                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000098                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000098                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        35955                       # number of writebacks
system.cpu3.icache.writebacks::total            35955                       # number of writebacks
system.cpu3.icache.replacements                 35955                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                  117116423                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                   50311646                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                        26404                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                          702                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                  376740336                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                           71                       # TLB misses on write requests
system.cpu4.numPwrStateTransitions                326                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples          163                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    2630129644.171779                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   25891508514.333607                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10          161     98.77%     98.77% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::5e+10-1e+11            1      0.61%     99.39% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::3e+11-3.5e+11            1      0.61%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 317628149000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total            163                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   296188554000                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 428711132000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                      1449377429                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  283241600                       # Number of instructions committed
system.cpu4.committedOps                    493531061                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            409227989                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses             129722917                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                   10863437                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      8667554                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   409227989                       # number of integer instructions
system.cpu4.num_fp_insts                    129722917                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads          931125389                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         301324072                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads           121551686                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes          117085041                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_cc_register_reads            59947782                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           84303180                       # number of times the CC registers were written
system.cpu4.num_mem_refs                    166837525                       # number of memory refs
system.cpu4.num_load_insts                  116532991                       # Number of load instructions
system.cpu4.num_store_insts                  50304534                       # Number of store instructions
system.cpu4.num_idle_cycles              862521387.629912                       # Number of idle cycles
system.cpu4.num_busy_cycles              586856041.370088                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.404902                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.595098                       # Percentage of idle cycles
system.cpu4.Branches                         25970426                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  654      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                237062357     48.03%     48.03% # Class of executed instruction
system.cpu4.op_class::IntMult                 2788770      0.57%     48.60% # Class of executed instruction
system.cpu4.op_class::IntDiv                     2480      0.00%     48.60% # Class of executed instruction
system.cpu4.op_class::FloatAdd               43601844      8.83%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAdd                     374      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAlu                 1713740      0.35%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdCvt                      64      0.00%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdMisc                9375699      1.90%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdShift                   186      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd           11025013      2.23%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt            9736232      1.97%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv             138422      0.03%     63.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult          11214125      2.27%     66.19% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt             33576      0.01%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdAes                       0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdAesMix                    0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash                  0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash2                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash                0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash2               0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma2                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma3                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::MemRead                90118277     18.26%     84.46% # Class of executed instruction
system.cpu4.op_class::MemWrite               39358327      7.97%     92.43% # Class of executed instruction
system.cpu4.op_class::FloatMemRead           26414714      5.35%     97.78% # Class of executed instruction
system.cpu4.op_class::FloatMemWrite          10946207      2.22%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 493531061                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          442.252576                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          167428069                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           260281                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           643.258897                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       2462688000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu4.data   442.252576                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu4.data     0.863775                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.863775                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        335116419                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       335116419                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::.cpu4.data    116880815                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      116880815                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::.cpu4.data     50285509                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      50285509                       # number of WriteReq hits
system.cpu4.dcache.demand_hits::.cpu4.data    167166324                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       167166324                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu4.data    167166324                       # number of overall hits
system.cpu4.dcache.overall_hits::total      167166324                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::.cpu4.data       235608                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       235608                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::.cpu4.data        26137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        26137                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::.cpu4.data       261745                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        261745                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu4.data       261745                       # number of overall misses
system.cpu4.dcache.overall_misses::total       261745                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::.cpu4.data    117116423                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    117116423                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.cpu4.data     50311646                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     50311646                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::.cpu4.data    167428069                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    167428069                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu4.data    167428069                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    167428069                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::.cpu4.data     0.002012                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.002012                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.cpu4.data     0.000520                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000520                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::.cpu4.data     0.001563                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001563                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu4.data     0.001563                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001563                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks        51334                       # number of writebacks
system.cpu4.dcache.writebacks::total            51334                       # number of writebacks
system.cpu4.dcache.replacements                257740                       # number of replacements
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          345.103218                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          376740336                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            37204                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         10126.339533                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle       2462684000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu4.inst   345.103218                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu4.inst     0.674030                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.674030                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        753517876                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       753517876                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::.cpu4.inst    376703132                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      376703132                       # number of ReadReq hits
system.cpu4.icache.demand_hits::.cpu4.inst    376703132                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       376703132                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu4.inst    376703132                       # number of overall hits
system.cpu4.icache.overall_hits::total      376703132                       # number of overall hits
system.cpu4.icache.ReadReq_misses::.cpu4.inst        37204                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        37204                       # number of ReadReq misses
system.cpu4.icache.demand_misses::.cpu4.inst        37204                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         37204                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu4.inst        37204                       # number of overall misses
system.cpu4.icache.overall_misses::total        37204                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::.cpu4.inst    376740336                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    376740336                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::.cpu4.inst    376740336                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    376740336                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu4.inst    376740336                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    376740336                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::.cpu4.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::.cpu4.inst     0.000099                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu4.inst     0.000099                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks        36704                       # number of writebacks
system.cpu4.icache.writebacks::total            36704                       # number of writebacks
system.cpu4.icache.replacements                 36704                       # number of replacements
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                   40469760                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                   20371753                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                         1094                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                         1210                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                  122584551                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                          127                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::ON   724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                       192573101                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   95900114                       # Number of instructions committed
system.cpu5.committedOps                    158731867                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            158560389                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                382166                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                    2574729                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      6343367                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   158560389                       # number of integer instructions
system.cpu5.num_fp_insts                       382166                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads          373098542                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         125224073                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               69634                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes             320068                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_cc_register_reads            62709425                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           38133692                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     60801732                       # number of memory refs
system.cpu5.num_load_insts                   40430414                       # Number of load instructions
system.cpu5.num_store_insts                  20371318                       # Number of store instructions
system.cpu5.num_idle_cycles              167949124.019105                       # Number of idle cycles
system.cpu5.num_busy_cycles              24623976.980895                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.127868                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.872132                       # Percentage of idle cycles
system.cpu5.Branches                         12665650                       # Number of branches fetched
system.cpu5.op_class::No_OpClass               137670      0.09%      0.09% # Class of executed instruction
system.cpu5.op_class::IntAlu                 97771748     61.60%     61.68% # Class of executed instruction
system.cpu5.op_class::IntMult                   17499      0.01%     61.69% # Class of executed instruction
system.cpu5.op_class::IntDiv                      108      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     81      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatCvt                    112      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAdd                     684      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAlu                     623      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdCvt                     748      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdMisc                    590      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShift                   272      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdAes                       0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdAesMix                    0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash2                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash                0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash2               0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma2                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma3                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::MemRead                40113485     25.27%     86.97% # Class of executed instruction
system.cpu5.op_class::MemWrite               20309714     12.79%     99.76% # Class of executed instruction
system.cpu5.op_class::FloatMemRead             316929      0.20%     99.96% # Class of executed instruction
system.cpu5.op_class::FloatMemWrite             61604      0.04%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 158731867                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse          472.603150                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           60841513                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           115940                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           524.767233                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle       3578402500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu5.data   472.603150                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu5.data     0.923053                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.923053                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        121798966                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       121798966                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::.cpu5.data     40336633                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       40336633                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::.cpu5.data     20321293                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      20321293                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::.cpu5.data        67614                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        67614                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::.cpu5.data     60657926                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        60657926                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu5.data     60725540                       # number of overall hits
system.cpu5.dcache.overall_hits::total       60725540                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::.cpu5.data        64599                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        64599                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::.cpu5.data        50460                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        50460                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::.cpu5.data          914                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          914                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::.cpu5.data       115059                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        115059                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu5.data       115973                       # number of overall misses
system.cpu5.dcache.overall_misses::total       115973                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::.cpu5.data     40401232                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     40401232                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.cpu5.data     20371753                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     20371753                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::.cpu5.data        68528                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        68528                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::.cpu5.data     60772985                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     60772985                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu5.data     60841513                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     60841513                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::.cpu5.data     0.001599                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001599                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.cpu5.data     0.002477                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002477                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::.cpu5.data     0.013338                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.013338                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::.cpu5.data     0.001893                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.001893                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu5.data     0.001906                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.001906                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks        84447                       # number of writebacks
system.cpu5.dcache.writebacks::total            84447                       # number of writebacks
system.cpu5.dcache.replacements                115415                       # number of replacements
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          488.732684                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          122584551                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2472                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         49589.219660                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle       3578398500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu5.inst   488.732684                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu5.inst     0.954556                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.954556                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        245171574                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       245171574                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::.cpu5.inst    122582079                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      122582079                       # number of ReadReq hits
system.cpu5.icache.demand_hits::.cpu5.inst    122582079                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       122582079                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu5.inst    122582079                       # number of overall hits
system.cpu5.icache.overall_hits::total      122582079                       # number of overall hits
system.cpu5.icache.ReadReq_misses::.cpu5.inst         2472                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2472                       # number of ReadReq misses
system.cpu5.icache.demand_misses::.cpu5.inst         2472                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2472                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu5.inst         2472                       # number of overall misses
system.cpu5.icache.overall_misses::total         2472                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::.cpu5.inst    122584551                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    122584551                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::.cpu5.inst    122584551                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    122584551                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu5.inst    122584551                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    122584551                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::.cpu5.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::.cpu5.inst     0.000020                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu5.inst     0.000020                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::.writebacks         1978                       # number of writebacks
system.cpu5.icache.writebacks::total             1978                       # number of writebacks
system.cpu5.icache.replacements                  1978                       # number of replacements
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16341.571248                       # Cycle average of tags in use
system.l2.tags.total_refs                     2580748                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    222538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.596887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     400.434094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      370.778662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6762.842836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       73.000408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2157.205036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       10.337788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     1375.319138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       72.036578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     1478.756633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.inst        2.029084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.data     1494.106944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.inst       23.427824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.data     2121.296224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.022631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.412771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.131665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.083943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.090256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.data       0.091193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.inst       0.001430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.data       0.129474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997410                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20870498                       # Number of tag accesses
system.l2.tags.data_accesses                 20870498                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       545705                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           545705                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        43854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            43854                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu0.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             362                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             198                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu4.data             330                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu5.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1060                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu0.data            86205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            14492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            15251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu4.data            14953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu5.data            19982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                168321                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu0.inst         12580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         36985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         36353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         36119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu4.inst         37148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu5.inst          1906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             161091                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu0.data       106749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       219393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       201796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       207083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu4.data       208974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu5.data        48885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            992880                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu0.inst               12580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              192954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               36985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              236831                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               36353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              216288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               36119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              222334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.inst               37148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.data              223927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.inst                1906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.data               68867                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1322292                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12580                       # number of overall hits
system.l2.overall_hits::.cpu0.data             192954                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              36985                       # number of overall hits
system.l2.overall_hits::.cpu1.data             236831                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              36353                       # number of overall hits
system.l2.overall_hits::.cpu2.data             216288                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              36119                       # number of overall hits
system.l2.overall_hits::.cpu3.data             222334                       # number of overall hits
system.l2.overall_hits::.cpu4.inst              37148                       # number of overall hits
system.l2.overall_hits::.cpu4.data             223927                       # number of overall hits
system.l2.overall_hits::.cpu5.inst               1906                       # number of overall hits
system.l2.overall_hits::.cpu5.data              68867                       # number of overall hits
system.l2.overall_hits::total                 1322292                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu0.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu4.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu0.data          63397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          14207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           8603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           8640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu4.data           8781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu5.data          30441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              134069                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu0.inst         6693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu4.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu5.inst          566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8114                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu0.data        38985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         5396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         5441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data         5501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu4.data         5991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu5.data        16100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           77414                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu0.inst              6693                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            102382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             19603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             14044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             14141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.data             14772                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.inst               566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.data             46541                       # number of demand (read+write) misses
system.l2.demand_misses::total                 219597                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6693                       # number of overall misses
system.l2.overall_misses::.cpu0.data           102382                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              356                       # number of overall misses
system.l2.overall_misses::.cpu1.data            19603                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              107                       # number of overall misses
system.l2.overall_misses::.cpu2.data            14044                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              336                       # number of overall misses
system.l2.overall_misses::.cpu3.data            14141                       # number of overall misses
system.l2.overall_misses::.cpu4.inst               56                       # number of overall misses
system.l2.overall_misses::.cpu4.data            14772                       # number of overall misses
system.l2.overall_misses::.cpu5.inst              566                       # number of overall misses
system.l2.overall_misses::.cpu5.data            46541                       # number of overall misses
system.l2.overall_misses::total                219597                       # number of overall misses
system.l2.WritebackDirty_accesses::.writebacks       545705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       545705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        43854                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        43854                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu4.data          332                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1103                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu0.data       149602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        31645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu4.data        23734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu5.data        50423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            302390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu0.inst        19273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        36460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu4.inst        37204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu5.inst         2472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         169205                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data       145734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       224789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       207237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       212584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu4.data       214965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu5.data        64985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1070294                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu0.inst           19273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          295336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          256434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           36460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          230332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          236475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.inst           37204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.data          238699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.inst            2472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.data          115408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1541889                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          19273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         295336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         256434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          36460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         230332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         236475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.inst          37204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.data         238699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.inst           2472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.data         115408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1541889                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.368421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.018349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.008219                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.005025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu4.data     0.006024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.038985                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu0.data     0.423771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.448949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.372505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.361642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu4.data     0.369976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu5.data     0.603713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.443365                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.347273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.009534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.002935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.009217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu4.inst     0.001505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu5.inst     0.228964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.047954                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.267508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.024005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.026255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.025877                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu4.data     0.027870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu5.data     0.247749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072330                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu0.inst       0.347273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.346663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.009534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.076445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.002935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.060973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.009217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.059799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.inst       0.001505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.data       0.061885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.inst       0.228964                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.data       0.403274                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.347273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.346663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.009534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.076445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.002935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.060973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.009217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.059799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.inst      0.001505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.data      0.061885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.inst      0.228964                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.data      0.403274                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142421                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140281                       # number of writebacks
system.l2.writebacks::total                    140281                       # number of writebacks
system.l2.replacements                         206154                       # number of replacements
system.membus.snoop_filter.tot_requests        425120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       207048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140281                       # Transaction distribution
system.membus.trans_dist::CleanEvict            59546                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4538                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             223                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135227                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133889                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       644760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       644760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 644760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23020672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23020672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23020672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            225293                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  225293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              225293                       # Request fanout histogram
system.tol2bus.snoop_filter.tot_requests      3235437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1323335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       898541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6725                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2029                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 724899686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1316575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       545705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       166188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          894825                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5418                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           306726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          306726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        169205                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1147370                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        57307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       887374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       111517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       816467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       108875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       761747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       108865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       765379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       111112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       781230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       347361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4864156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2434176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34442304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4747264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21708096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4634560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     19336960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4634240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     19731776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      4730112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     19943360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       284800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     12824768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              149452416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          206154                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8977984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1834873                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.582186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.957838                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1213042     66.11%     66.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 323130     17.61%     83.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 174100      9.49%     93.21% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 102803      5.60%     98.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20508      1.12%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1273      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1834873                       # Request fanout histogram

---------- End Simulation Statistics   ----------
