
SDP_2016.elf:     file format elf32-littlearm
SDP_2016.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000425d

Program Header:
    LOAD off    0x00008000 vaddr 0x00000000 paddr 0x00000000 align 2**15
         filesz 0x000000c0 memsz 0x000000c0 flags r--
    LOAD off    0x00008400 vaddr 0x00000400 paddr 0x00000400 align 2**15
         filesz 0x00000010 memsz 0x00000010 flags r--
    LOAD off    0x00008410 vaddr 0x00000410 paddr 0x00000410 align 2**15
         filesz 0x00005ee0 memsz 0x00005ee0 flags rwx
    LOAD off    0x0000f000 vaddr 0x1ffff000 paddr 0x000062f0 align 2**15
         filesz 0x00000060 memsz 0x00000368 flags rw-
    LOAD off    0x0000f368 vaddr 0x1ffff368 paddr 0x00006350 align 2**15
         filesz 0x00000018 memsz 0x00000418 flags rw-
private flags = 5000002: [Version5 EABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .interrupts   000000c0  00000000  00000000  00008000  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .cfmprotect   00000010  00000400  00000400  00008400  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005ed0  00000410  00000410  00008410  2**3  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .ARM          00000008  000062e0  000062e0  0000e2e0  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  000062e8  000062e8  0000e2e8  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  000062ec  000062ec  0000e2ec  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000060  1ffff000  000062f0  0000f000  2**2  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000308  1ffff060  00006350  0000f060  2**2  ALLOC
  8 .romp         00000018  1ffff368  00006350  0000f368  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 ._user_heap_stack 00000400  1ffff380  00006368  0000f380  2**0  ALLOC
 10 .ARM.attributes 00000028  00000000  00000000  0000f380  2**0  CONTENTS, READONLY
 11 .debug_info   00008bf7  00000000  00000000  0000f3a8  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002e56  00000000  00000000  00017f9f  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000938  00000000  00000000  0001adf5  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000690  00000000  00000000  0001b72d  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000162f1  00000000  00000000  0001bdbd  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009eeb  00000000  00000000  000320ae  2**0  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00045f61  00000000  00000000  0003bf99  2**0  CONTENTS, READONLY, DEBUGGING
 18 .comment      00000070  00000000  00000000  00081efa  2**0  CONTENTS, READONLY
 19 .debug_frame  00001c90  00000000  00000000  00081f6c  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000000 l    d  .interrupts	00000000 .interrupts
00000400 l    d  .cfmprotect	00000000 .cfmprotect
00000410 l    d  .text	00000000 .text
000062e0 l    d  .ARM	00000000 .ARM
000062e8 l    d  .init_array	00000000 .init_array
000062ec l    d  .fini_array	00000000 .fini_array
1ffff000 l    d  .data	00000000 .data
1ffff060 l    d  .bss	00000000 .bss
1ffff368 l    d  .romp	00000000 .romp
1ffff380 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 Vectors.c
00000000 l    df *ABS*	00000000 Cpu.c
00000000 l    df *ABS*	00000000 crtstuff.c
000062c8 l     O .text	00000000 __EH_FRAME_BEGIN__
00000410 l     F .text	00000000 __do_global_dtors_aux
1ffff060 l       .bss	00000000 completed.7863
000062ec l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
00000438 l     F .text	00000000 frame_dummy
1ffff064 l       .bss	00000000 object.7868
000062e8 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 /opt/Freescale/KDS_v3/toolchain/bin/../lib/gcc/arm-none-eabi/4.8.4/../../../../arm-none-eabi/lib/armv6-m/crt0.o
00000000 l    df *ABS*	00000000 _udivsi3.o
000004ec l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _divsi3.o
00000588 l       .text	00000000 .divsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_cmpsf2.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 eqsf2.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 Error_management.c
00000000 l    df *ABS*	00000000 Events.c
00000000 l    df *ABS*	00000000 SystemController.c
00000000 l    df *ABS*	00000000 battery_lib.c
00000000 l    df *ABS*	00000000 camera_lib.c
00000000 l    df *ABS*	00000000 dc_motor_lib.c
00000000 l    df *ABS*	00000000 image_processing_lib.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 pid.c
00000000 l    df *ABS*	00000000 serial_communication_lib.c
1ffff07c l     O .bss	00000008 deviceData
00003f48 l     F .text	00000020 init_Serial
00003f68 l     F .text	00000044 sendAChar
00000000 l    df *ABS*	00000000 servo_lib.c
00000000 l    df *ABS*	00000000 startup.c
00004270 l       .text	00000000 skip_sp
00000000 l    df *ABS*	00000000 AD_Converter.c
1ffff084 l     O .bss	00000001 SumChan
1ffff085 l     O .bss	00000001 ModeFlg
1ffff088 l     O .bss	00000002 SampleGroup
000062b0 l     O .text	00000002 Table
1ffff08c l     O .bss	00000001 OutFlg
0000428c l     F .text	00000018 ClrSumV
00000000 l    df *ABS*	00000000 AdcLdd1.c
000062b4 l     O .text	00000002 ChannelToPin
1ffff090 l     O .bss	00000008 DeviceDataPrv__DEFAULT_RTOS_ALLOC
1ffff098 l     O .bss	00000004 INT_ADC0__DEFAULT_RTOS_ISRPARAM
00000000 l    df *ABS*	00000000 BitIoLdd1.c
1ffff09c l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd10.c
1ffff0a0 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd11.c
1ffff0a4 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd12.c
1ffff0a8 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd13.c
1ffff0ac l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd14.c
1ffff0b0 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd2.c
1ffff0b4 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd3.c
1ffff0b8 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd4.c
1ffff0bc l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd5.c
1ffff0c0 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd6.c
1ffff0c4 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd7.c
1ffff0c8 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd8.c
1ffff0cc l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 BitIoLdd9.c
1ffff0d0 l     O .bss	00000004 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 Camera_CLK_Interruption.c
00000000 l    df *ABS*	00000000 PwmLdd1.c
1ffff13c l     O .bss	0000000c DeviceDataPrv__DEFAULT_RTOS_ALLOC
000052e4 l     F .text	00000066 SetRatio
00000000 l    df *ABS*	00000000 PwmLdd2.c
1ffff148 l     O .bss	0000000c DeviceDataPrv__DEFAULT_RTOS_ALLOC
000053d8 l     F .text	00000066 SetRatio
00000000 l    df *ABS*	00000000 PwmLdd3.c
1ffff154 l     O .bss	0000000c DeviceDataPrv__DEFAULT_RTOS_ALLOC
000054cc l     F .text	00000066 SetRatio
00000000 l    df *ABS*	00000000 PwmLdd4.c
1ffff160 l     O .bss	0000000c DeviceDataPrv__DEFAULT_RTOS_ALLOC
000055c0 l     F .text	00000066 SetRatio
00000000 l    df *ABS*	00000000 PwmLdd5.c
1ffff16c l     O .bss	0000000c DeviceDataPrv__DEFAULT_RTOS_ALLOC
0000572c l     F .text	00000066 SetRatio
00000000 l    df *ABS*	00000000 SerialCom.c
1ffff178 l     O .bss	00000018 DeviceDataPrv__DEFAULT_RTOS_ALLOC
1ffff190 l     O .bss	00000004 INT_UART0__DEFAULT_RTOS_ISRPARAM
00005a08 l     F .text	00000050 InterruptRx
00005a58 l     F .text	00000080 InterruptTx
00000000 l    df *ABS*	00000000 TU1.c
1ffff194 l     O .bss	00000008 DeviceDataPrv__DEFAULT_RTOS_ALLOC
1ffff19c l     O .bss	00000004 INT_PIT__DEFAULT_RTOS_ISRPARAM
00000000 l    df *ABS*	00000000 TU2.c
000062b8 l     O .text	00000004 ChannelDevice
000062bc l     O .text	00000004 ChannelMode
1ffff1a0 l     O .bss	00000008 DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 TU3.c
1ffff1a8 l     O .bss	0000000c DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 TimerIntLdd1.c
1ffff1b4 l     O .bss	0000000c DeviceDataPrv__DEFAULT_RTOS_ALLOC
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 impure.c
1ffff000 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 /opt/Freescale/KDS_v3/toolchain/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crti.o
00000000 l    df *ABS*	00000000 /opt/Freescale/KDS_v3/toolchain/bin/../lib/gcc/arm-none-eabi/4.8.4/armv6-m/crtn.o
00000000 l    df *ABS*	00000000 PE_LDD.c
00000000 l    df *ABS*	00000000 
00000400 l       *ABS*	00000000 __stack_size
00020000 l       *ABS*	00000000 text_end
1ffff000 l       .data	00000000 _sdata
00006368 l       .fini_array	00000000 data_init_end
000062f0 l       .fini_array	00000000 ___ROM_AT
00000000 l       *ABS*	00000000 __heap_size
000062ec l       .init_array	00000000 __init_array_end
000062e8 l       .init_array	00000000 __preinit_array_end
20003000 l       *ABS*	00000000 _estack
1ffff060 l       .data	00000000 _edata
000062e8 l       .init_array	00000000 __init_array_start
000062e8 l       .init_array	00000000 __preinit_array_start
000047c8 g     F .text	00000030 AdcLdd1_MeasurementCompleteInterrupt
00003560 g     F .text	00000028 updateBatteryLevel
00005e1c g     F .text	0000003c TU2_GetPeriodTicks
1ffff1c0 g     O .bss	00000004 clockCounter
1ffff380 g       ._user_heap_stack	00000000 __HeapBase
00004a40 g     F .text	00000028 BitIoLdd13_GetVal
00000688 g     F .text	00000012 .hidden __aeabi_dcmple
00004d24 g     F .text	0000001c BitIoLdd5_NegVal
00005794 g     F .text	000001b0 SerialCom_Init
0000216c g     F .text	00000094 .hidden __eqdf2
00005c10 g     F .text	0000002c TU1_Enable
000043a4 g     F .text	00000058 AD_Converter_GetChanValue
000032e0 g     F .text	00000120 Camera_CLK_Interruption_OnInterrupt
1ffff380 g       ._user_heap_stack	00000000 __heap_addr
1ffff0d4 g     O .bss	00000001 SR_lock
1ffff1c4 g     O .bss	00000004 samplesNumber
1ffff354 g     O .bss	00000001 handlingPowerUpdate
00005fe8 g     F .text	00000044 TU3_SetOffsetTicks
00003450 g     F .text	00000068 advancedControl
00004e64 g     F .text	0000001c BitIoLdd7_ClrVal
00005534 g     F .text	00000058 PwmLdd4_Init
0000558c g     F .text	00000032 PwmLdd4_SetRatio8
000062e8 g       .ARM	00000000 __exidx_end
00005fac g     F .text	0000003c TU3_GetPeriodTicks
00004c1c g     F .text	00000068 BitIoLdd4_Init
00002200 g     F .text	000000fc .hidden __gtdf2
1ffff1c8 g     O .bss	00000004 transferTime
000039c0 g     F .text	00000090 binarization
00004abc g     F .text	00000028 BitIoLdd14_GetVal
00004b84 g     F .text	00000018 BitIoLdd2_SetVal
000047f8 g     F .text	00000060 BitIoLdd1_Init
000062e0 g       .text	00000000 _etext
00000658 g     F .text	00000010 .hidden __aeabi_cdcmple
1ffff1cc g     O .bss	00000004 currentSample
00000768 g     F .text	000002d8 .hidden __aeabi_fadd
00000000 g     O .interrupts	000000c0 __vect_table
00003588 g     F .text	0000022c updatePowerState
00004da8 g     F .text	0000001c BitIoLdd6_ClrVal
00004340 g     F .text	00000064 AD_Converter_MeasureChan
00004600 g     F .text	00000044 AdcLdd1_StartSingleMeasurement
00004f58 g     F .text	0000001c BitIoLdd8_NegVal
00005c3c g     F .text	00000074 TU1_SetEventMask
00000648 g     F .text	00000020 .hidden __aeabi_cdrcmple
00003c68 g     F .text	00000100 update_pid
00000710 g     F .text	00000012 .hidden __aeabi_fcmpgt
000022fc g     F .text	000000fc .hidden __ltdf2
000062e8 g       .init_array	00000000 __DTOR_END__
000004e8 g     F .text	00000088 .hidden __udivsi3
1ffff060 g       .bss	00000000 __START_BSS
00001388 g     F .text	000000b8 .hidden __aeabi_i2f
00005680 g     F .text	0000002e PwmLdd5_Enable
00000d70 g     F .text	00000096 .hidden __lesf2
1ffff380 g       ._user_heap_stack	00000000 __HeapLimit
1ffff060 g       .bss	00000000 __bss_start__
00003434 g     F .text	00000018 SerialCom_OnBlockSent
00004710 g     F .text	000000b8 AdcLdd1_GetCalibrationResultStatus
0000325c g     F .text	0000007c get_error
000048b0 g     F .text	00000060 BitIoLdd10_Init
000037b8 g     F .text	00000028 initializeCamera
00005498 g     F .text	00000032 PwmLdd3_SetRatio8
00003854 g     F .text	00000070 verifySample
00000674 g     F .text	00000012 .hidden __aeabi_dcmplt
00001b24 g     F .text	00000648 .hidden __aeabi_ddiv
0000425c g     F .text	00000030 __thumb_startup
00000c8c g     F .text	00000054 .hidden __nesf2
00003fac g     F .text	0000009a itoa_8_bit
000044f4 g     F .text	0000002c AD_Converter_Init
000062e0 g       .ARM	00000000 __exidx_start
000023f8 g     F .text	00000520 .hidden __aeabi_dmul
000052b0 g     F .text	00000032 PwmLdd1_SetRatio8
000062c4 g     O .text	00000004 _global_impure_ptr
0000613c g     F .text	0000004c __libc_init_array
000049ec g     F .text	00000054 BitIoLdd13_Init
00004254  w    F .text	00000008 __init_user
00000470 g     F .text	00000000 _mainCRTStartup
1ffff1d0 g     O .bss	00000080 referenceImage
000034b8 g     F .text	000000a8 dc_motors_normalization
1ffff355 g     O .bss	00000001 serialTest
000037e0 g     F .text	00000074 getRawImageMean
000062c8 g     F .text	00000000 _init
1ffff250 g     O .bss	00000004 state
0000607c g     F .text	0000002e TimerIntLdd1_Enable
00003108 g     F .text	00000118 .hidden __aeabi_d2f
0000105c g     F .text	000002ec .hidden __aeabi_fsub
00000000  w      *UND*	00000000 __libc_fini_array
0000534c g     F .text	00000058 PwmLdd2_Init
00005004 g     F .text	00000110 __init_hardware
00004ae4 g     F .text	00000060 BitIoLdd2_Init
00004c84 g     F .text	0000001c BitIoLdd4_SetVal
00000724 g     F .text	00000012 .hidden __aeabi_fcmpge
1ffff254 g     O .bss	00000080 rawImage
00005ad8 g     F .text	00000064 SerialCom_Interrupt
000060ec g     F .text	00000024 TU1_OnCounterRestart
00000ce0 g     F .text	0000008e .hidden __gtsf2
000042a4 g     F .text	0000009c AD_Converter_HWEnDi
1ffff360 g     O .bss	00000004 AdcLdd1_DeviceDataPtr
000014e0 g     F .text	00000644 .hidden __aeabi_dadd
000022fc g     F .text	000000fc .hidden __ledf2
00004880 g     F .text	00000018 BitIoLdd1_ClrVal
000006fc g     F .text	00000012 .hidden __aeabi_fcmple
00000000  w      *UND*	00000000 __sf_fake_stderr
00000000  w      *UND*	00000000 __deregister_frame_info
00000584 g     F .text	00000000 .hidden __aeabi_idiv
000040dc g     F .text	000000d6 __copy_rom_section
000032d8 g     F .text	00000008 Cpu_OnNMIINT
00004098 g     F .text	00000044 setServoDirection
000062e8 g       .init_array	00000000 __CTOR_LIST__
000038c4 g     F .text	000000c4 setMotorsSpeed
0000069c g     F .text	00000012 .hidden __aeabi_dcmpgt
00003220 g     F .text	0000003c .hidden __clzsi2
00004e9c g     F .text	0000001c BitIoLdd7_NegVal
00003a50 g     F .text	000000c0 set_borders
1ffff368 g       .bss	00000000 __bss_end__
000006b0 g     F .text	00000012 .hidden __aeabi_dcmpge
00004970 g     F .text	00000054 BitIoLdd12_Init
00000000  w      *UND*	00000000 __call_exitprocs
00004b6c g     F .text	00000018 BitIoLdd2_ClrVal
00002918 g     F .text	00000668 .hidden __aeabi_dsub
00000470 g     F .text	00000000 _start
00004520 g     F .text	000000e0 AdcLdd1_Init
00004898 g     F .text	00000018 BitIoLdd1_SetVal
00000400 g     O .cfmprotect	00000010 _cfm
00000000 g       .interrupts	00000000 __vector_table
000053a4 g     F .text	00000032 PwmLdd2_SetRatio8
00001348 g     F .text	00000040 .hidden __aeabi_f2iz
00000c8c g     F .text	00000054 .hidden __eqsf2
20003000 g       *ABS*	00000000 __SP_INIT
00000000  w      *UND*	00000000 software_init_hook
00004de0 g     F .text	0000001c BitIoLdd6_NegVal
00003ea0 g     F .text	000000a4 update_gains
000056b0 g     F .text	0000007c PwmLdd5_SetDutyUS
00000a40 g     F .text	0000024c .hidden __aeabi_fdiv
00004a68 g     F .text	00000054 BitIoLdd14_Init
00002fe8 g     F .text	0000007c .hidden __aeabi_i2d
00004644 g     F .text	0000006c AdcLdd1_CreateSampleGroup
00004bf4 g     F .text	00000028 BitIoLdd3_GetVal
00005114 g     F .text	00000144 PE_low_level_init
00000644  w    F .text	00000002 .hidden __aeabi_ldiv0
000046b0 g     F .text	00000060 AdcLdd1_GetMeasuredValues
00001440 g     F .text	000000a0 .hidden __aeabi_ui2f
1ffff358 g     O .bss	00000004 batteryLevel
000041b4 g     F .text	00000098 __copy_rom_sections_to_ram
00004ca0 g     F .text	00000068 BitIoLdd5_Init
00003988 g     F .text	00000038 calibration
00000000  w      *UND*	00000000 __sf_fake_stdin
1ffff366 g     O .bss	00000001 SR_reg
00004dfc g     F .text	00000068 BitIoLdd7_Init
00006188 g     F .text	00000010 memset
00003b10 g     F .text	0000011c main
00000d70 g     F .text	00000096 .hidden __ltsf2
000043fc g     F .text	000000f8 AdcLdd1_OnMeasurementComplete
000004e8 g     F .text	00000000 .hidden __aeabi_uidiv
00004ff8 g     F .text	0000000a Cpu_Interrupt
00003d68 g     F .text	00000046 get_derivative_state
00004d40 g     F .text	00000068 BitIoLdd6_Init
00004f74 g     F .text	00000064 BitIoLdd9_Init
1ffff0d8 g     O .bss	00000064 PE_LDD_DeviceDataList
00000000  w      *UND*	00000000 hardware_init_hook
00005258 g     F .text	00000058 PwmLdd1_Init
00004fd8 g     F .text	00000012 TimerIntLdd1_OnInterrupt
00005440 g     F .text	00000058 PwmLdd3_Init
000006cc g     F .text	00000010 .hidden __aeabi_cfcmple
00000584 g     F .text	000000ac .hidden __divsi3
000060ac g     F .text	00000040 TimerIntLdd1_SetEventMask
000062e8 g       .init_array	00000000 __CTOR_END__
00004f20 g     F .text	0000001c BitIoLdd8_ClrVal
000062e8 g       .init_array	00000000 __DTOR_LIST__
1ffff368 g       .bss	00000000 __END_BSS
0000216c g     F .text	00000094 .hidden __nedf2
000062d4 g     F .text	00000000 _fini
00006350 g       .fini_array	00000000 _romp_at
00005ce8 g     F .text	00000134 TU2_Init
00000000  w      *UND*	00000000 atexit
00000ce0 g     F .text	0000008e .hidden __gesf2
1ffff35c g     O .bss	00000001 serialFinished
1ffff35d g     O .bss	00000001 serialTestStart
000006dc g     F .text	0000000c .hidden __aeabi_fcmpeq
00000e08 g     F .text	00000254 .hidden __aeabi_fmul
00003db0 g     F .text	000000f0 get_integral_term
1ffff000 g       .data	00000000 _mtb_end
00004048 g     F .text	00000050 sendArrayOfPixels
00005cb0 g     F .text	00000038 TU1_Interrupt
000006c4 g     F .text	00000018 .hidden __aeabi_cfrcmple
00004b9c g     F .text	00000058 BitIoLdd3_Init
00004eb8 g     F .text	00000068 BitIoLdd8_Init
00004d08 g     F .text	0000001c BitIoLdd5_SetVal
00004e80 g     F .text	0000001c BitIoLdd7_SetVal
000006e8 g     F .text	00000012 .hidden __aeabi_fcmplt
00006350 g       .fini_array	00000000 __S_romp
20003000 g       *ABS*	00000000 __stack
00000570 g     F .text	00000012 .hidden __aeabi_uidivmod
00000668 g     F .text	0000000c .hidden __aeabi_dcmpeq
00004858 g     F .text	00000028 BitIoLdd1_GetVal
00005e58 g     F .text	00000058 TU2_SetOffsetTicks
00004b44 g     F .text	00000028 BitIoLdd2_GetVal
00004f3c g     F .text	0000001c BitIoLdd8_SetVal
000049c4 g     F .text	00000028 BitIoLdd12_GetVal
00000738 g     F .text	0000002e .hidden __aeabi_f2uiz
00004910 g     F .text	00000060 BitIoLdd11_Init
00006110 g     F .text	0000002c exit
1ffff364 g     O .bss	00000002 AD_Converter_OutV
00002f80 g     F .text	00000068 .hidden __aeabi_d2iz
00005eb0 g     F .text	000000cc TU3_Init
0000424c  w    F .text	00000008 __init_registers
000006cc g     F .text	00000010 .hidden __aeabi_cfcmpeq
1ffff000 g       .data	00000000 _mtb_start
00000000  w      *UND*	00000000 __sf_fake_stdout
0000602c g     F .text	00000050 TimerIntLdd1_Init
00005b3c g     F .text	000000d4 TU1_Init
00000644  w    F .text	00000002 .hidden __aeabi_idiv0
00000738 g     F .text	0000002e .hidden __fixunssfsi
00005628 g     F .text	00000058 PwmLdd5_Init
00006198 g     F .text	00000002 _exit
00005944 g     F .text	000000c4 SerialCom_SendBlock
00005f7c g     F .text	00000030 TU3_Enable
1ffff2d4 g     O .bss	00000080 rawImageBuffer
00000658 g     F .text	00000010 .hidden __aeabi_cdcmpeq
00002200 g     F .text	000000fc .hidden __gedf2
00003400 g     F .text	00000034 AD_Converter_OnEnd
00003064 g     F .text	000000a4 .hidden __aeabi_f2d
00000000  w      *UND*	00000000 _Jv_RegisterClasses
00000630 g     F .text	00000012 .hidden __aeabi_idivmod
00000060 g       *ABS*	00000000 ___data_size
00004fec g     F .text	0000000c Cpu_INT_NMIInterrupt
00000000  w      *UND*	00000000 __register_frame_info
00003c30 g     F .text	00000038 resetPID
00004dc4 g     F .text	0000001c BitIoLdd6_SetVal



Disassembly of section .text:

00000410 <__do_global_dtors_aux>:
$t():
     410:	b510      	push	{r4, lr}
     412:	4c06      	ldr	r4, [pc, #24]	; (42c <__do_global_dtors_aux+0x1c>)
     414:	7823      	ldrb	r3, [r4, #0]
     416:	2b00      	cmp	r3, #0
     418:	d107      	bne.n	42a <__do_global_dtors_aux+0x1a>
     41a:	4b05      	ldr	r3, [pc, #20]	; (430 <__do_global_dtors_aux+0x20>)
     41c:	2b00      	cmp	r3, #0
     41e:	d002      	beq.n	426 <__do_global_dtors_aux+0x16>
     420:	4804      	ldr	r0, [pc, #16]	; (434 <__do_global_dtors_aux+0x24>)
     422:	e000      	b.n	426 <__do_global_dtors_aux+0x16>
     424:	bf00      	nop
     426:	2301      	movs	r3, #1
     428:	7023      	strb	r3, [r4, #0]
     42a:	bd10      	pop	{r4, pc}
$d():
     42c:	1ffff060 	.word	0x1ffff060
     430:	00000000 	.word	0x00000000
     434:	000062c8 	.word	0x000062c8

00000438 <frame_dummy>:
$t():
     438:	b508      	push	{r3, lr}
     43a:	4b08      	ldr	r3, [pc, #32]	; (45c <frame_dummy+0x24>)
     43c:	2b00      	cmp	r3, #0
     43e:	d003      	beq.n	448 <frame_dummy+0x10>
     440:	4807      	ldr	r0, [pc, #28]	; (460 <frame_dummy+0x28>)
     442:	4908      	ldr	r1, [pc, #32]	; (464 <frame_dummy+0x2c>)
     444:	e000      	b.n	448 <frame_dummy+0x10>
     446:	bf00      	nop
     448:	4807      	ldr	r0, [pc, #28]	; (468 <frame_dummy+0x30>)
     44a:	6803      	ldr	r3, [r0, #0]
     44c:	2b00      	cmp	r3, #0
     44e:	d003      	beq.n	458 <frame_dummy+0x20>
     450:	4b06      	ldr	r3, [pc, #24]	; (46c <frame_dummy+0x34>)
     452:	2b00      	cmp	r3, #0
     454:	d000      	beq.n	458 <frame_dummy+0x20>
     456:	4798      	blx	r3
     458:	bd08      	pop	{r3, pc}
     45a:	46c0      	nop			; (mov r8, r8)
$d():
     45c:	00000000 	.word	0x00000000
     460:	000062c8 	.word	0x000062c8
     464:	1ffff064 	.word	0x1ffff064
     468:	1ffff060 	.word	0x1ffff060
     46c:	00000000 	.word	0x00000000

00000470 <_mainCRTStartup>:
$t():
     470:	4b16      	ldr	r3, [pc, #88]	; (4cc <_mainCRTStartup+0x5c>)
     472:	2b00      	cmp	r3, #0
     474:	d100      	bne.n	478 <_mainCRTStartup+0x8>
     476:	4b14      	ldr	r3, [pc, #80]	; (4c8 <_mainCRTStartup+0x58>)
     478:	469d      	mov	sp, r3
     47a:	2240      	movs	r2, #64	; 0x40
     47c:	0292      	lsls	r2, r2, #10
     47e:	1a9a      	subs	r2, r3, r2
     480:	4692      	mov	sl, r2
     482:	2100      	movs	r1, #0
     484:	468b      	mov	fp, r1
     486:	460f      	mov	r7, r1
     488:	4813      	ldr	r0, [pc, #76]	; (4d8 <_mainCRTStartup+0x68>)
     48a:	4a14      	ldr	r2, [pc, #80]	; (4dc <_mainCRTStartup+0x6c>)
     48c:	1a12      	subs	r2, r2, r0
     48e:	f005 fe7b 	bl	6188 <memset>
     492:	4b0f      	ldr	r3, [pc, #60]	; (4d0 <_mainCRTStartup+0x60>)
     494:	2b00      	cmp	r3, #0
     496:	d000      	beq.n	49a <_mainCRTStartup+0x2a>
     498:	4798      	blx	r3
     49a:	4b0e      	ldr	r3, [pc, #56]	; (4d4 <_mainCRTStartup+0x64>)
     49c:	2b00      	cmp	r3, #0
     49e:	d000      	beq.n	4a2 <_mainCRTStartup+0x32>
     4a0:	4798      	blx	r3
     4a2:	2000      	movs	r0, #0
     4a4:	2100      	movs	r1, #0
     4a6:	0004      	movs	r4, r0
     4a8:	000d      	movs	r5, r1
     4aa:	480d      	ldr	r0, [pc, #52]	; (4e0 <_mainCRTStartup+0x70>)
     4ac:	2800      	cmp	r0, #0
     4ae:	d002      	beq.n	4b6 <_mainCRTStartup+0x46>
     4b0:	480c      	ldr	r0, [pc, #48]	; (4e4 <_mainCRTStartup+0x74>)
     4b2:	e000      	b.n	4b6 <_mainCRTStartup+0x46>
     4b4:	bf00      	nop
     4b6:	f005 fe41 	bl	613c <__libc_init_array>
     4ba:	0020      	movs	r0, r4
     4bc:	0029      	movs	r1, r5
     4be:	f003 fb27 	bl	3b10 <main>
     4c2:	f005 fe25 	bl	6110 <exit>
     4c6:	46c0      	nop			; (mov r8, r8)
$d():
     4c8:	00080000 	.word	0x00080000
     4cc:	20003000 	.word	0x20003000
	...
     4d8:	1ffff060 	.word	0x1ffff060
     4dc:	1ffff368 	.word	0x1ffff368
	...

000004e8 <__aeabi_uidiv>:
__udivsi3():
     4e8:	2900      	cmp	r1, #0
     4ea:	d034      	beq.n	556 <.udivsi3_skip_div0_test+0x6a>

000004ec <.udivsi3_skip_div0_test>:
     4ec:	2301      	movs	r3, #1
     4ee:	2200      	movs	r2, #0
     4f0:	b410      	push	{r4}
     4f2:	4288      	cmp	r0, r1
     4f4:	d32c      	bcc.n	550 <.udivsi3_skip_div0_test+0x64>
     4f6:	2401      	movs	r4, #1
     4f8:	0724      	lsls	r4, r4, #28
     4fa:	42a1      	cmp	r1, r4
     4fc:	d204      	bcs.n	508 <.udivsi3_skip_div0_test+0x1c>
     4fe:	4281      	cmp	r1, r0
     500:	d202      	bcs.n	508 <.udivsi3_skip_div0_test+0x1c>
     502:	0109      	lsls	r1, r1, #4
     504:	011b      	lsls	r3, r3, #4
     506:	e7f8      	b.n	4fa <.udivsi3_skip_div0_test+0xe>
     508:	00e4      	lsls	r4, r4, #3
     50a:	42a1      	cmp	r1, r4
     50c:	d204      	bcs.n	518 <.udivsi3_skip_div0_test+0x2c>
     50e:	4281      	cmp	r1, r0
     510:	d202      	bcs.n	518 <.udivsi3_skip_div0_test+0x2c>
     512:	0049      	lsls	r1, r1, #1
     514:	005b      	lsls	r3, r3, #1
     516:	e7f8      	b.n	50a <.udivsi3_skip_div0_test+0x1e>
     518:	4288      	cmp	r0, r1
     51a:	d301      	bcc.n	520 <.udivsi3_skip_div0_test+0x34>
     51c:	1a40      	subs	r0, r0, r1
     51e:	431a      	orrs	r2, r3
     520:	084c      	lsrs	r4, r1, #1
     522:	42a0      	cmp	r0, r4
     524:	d302      	bcc.n	52c <.udivsi3_skip_div0_test+0x40>
     526:	1b00      	subs	r0, r0, r4
     528:	085c      	lsrs	r4, r3, #1
     52a:	4322      	orrs	r2, r4
     52c:	088c      	lsrs	r4, r1, #2
     52e:	42a0      	cmp	r0, r4
     530:	d302      	bcc.n	538 <.udivsi3_skip_div0_test+0x4c>
     532:	1b00      	subs	r0, r0, r4
     534:	089c      	lsrs	r4, r3, #2
     536:	4322      	orrs	r2, r4
     538:	08cc      	lsrs	r4, r1, #3
     53a:	42a0      	cmp	r0, r4
     53c:	d302      	bcc.n	544 <.udivsi3_skip_div0_test+0x58>
     53e:	1b00      	subs	r0, r0, r4
     540:	08dc      	lsrs	r4, r3, #3
     542:	4322      	orrs	r2, r4
     544:	2800      	cmp	r0, #0
     546:	d003      	beq.n	550 <.udivsi3_skip_div0_test+0x64>
     548:	091b      	lsrs	r3, r3, #4
     54a:	d001      	beq.n	550 <.udivsi3_skip_div0_test+0x64>
     54c:	0909      	lsrs	r1, r1, #4
     54e:	e7e3      	b.n	518 <.udivsi3_skip_div0_test+0x2c>
     550:	1c10      	adds	r0, r2, #0
     552:	bc10      	pop	{r4}
     554:	4770      	bx	lr
     556:	2800      	cmp	r0, #0
     558:	d001      	beq.n	55e <.udivsi3_skip_div0_test+0x72>
     55a:	2000      	movs	r0, #0
     55c:	43c0      	mvns	r0, r0
     55e:	b407      	push	{r0, r1, r2}
     560:	4802      	ldr	r0, [pc, #8]	; (56c <.udivsi3_skip_div0_test+0x80>)
     562:	a102      	add	r1, pc, #8	; (adr r1, 56c <.udivsi3_skip_div0_test+0x80>)
     564:	1840      	adds	r0, r0, r1
     566:	9002      	str	r0, [sp, #8]
     568:	bd03      	pop	{r0, r1, pc}
     56a:	46c0      	nop			; (mov r8, r8)
     56c:	000000d9 	.word	0x000000d9

00000570 <__aeabi_uidivmod>:
__aeabi_uidivmod():
     570:	2900      	cmp	r1, #0
     572:	d0f0      	beq.n	556 <.udivsi3_skip_div0_test+0x6a>
     574:	b503      	push	{r0, r1, lr}
     576:	f7ff ffb9 	bl	4ec <.udivsi3_skip_div0_test>
     57a:	bc0e      	pop	{r1, r2, r3}
     57c:	4342      	muls	r2, r0
     57e:	1a89      	subs	r1, r1, r2
     580:	4718      	bx	r3
     582:	46c0      	nop			; (mov r8, r8)

00000584 <__aeabi_idiv>:
__divsi3():
     584:	2900      	cmp	r1, #0
     586:	d041      	beq.n	60c <.divsi3_skip_div0_test+0x84>

00000588 <.divsi3_skip_div0_test>:
     588:	b410      	push	{r4}
     58a:	1c04      	adds	r4, r0, #0
     58c:	404c      	eors	r4, r1
     58e:	46a4      	mov	ip, r4
     590:	2301      	movs	r3, #1
     592:	2200      	movs	r2, #0
     594:	2900      	cmp	r1, #0
     596:	d500      	bpl.n	59a <.divsi3_skip_div0_test+0x12>
     598:	4249      	negs	r1, r1
     59a:	2800      	cmp	r0, #0
     59c:	d500      	bpl.n	5a0 <.divsi3_skip_div0_test+0x18>
     59e:	4240      	negs	r0, r0
     5a0:	4288      	cmp	r0, r1
     5a2:	d32c      	bcc.n	5fe <.divsi3_skip_div0_test+0x76>
     5a4:	2401      	movs	r4, #1
     5a6:	0724      	lsls	r4, r4, #28
     5a8:	42a1      	cmp	r1, r4
     5aa:	d204      	bcs.n	5b6 <.divsi3_skip_div0_test+0x2e>
     5ac:	4281      	cmp	r1, r0
     5ae:	d202      	bcs.n	5b6 <.divsi3_skip_div0_test+0x2e>
     5b0:	0109      	lsls	r1, r1, #4
     5b2:	011b      	lsls	r3, r3, #4
     5b4:	e7f8      	b.n	5a8 <.divsi3_skip_div0_test+0x20>
     5b6:	00e4      	lsls	r4, r4, #3
     5b8:	42a1      	cmp	r1, r4
     5ba:	d204      	bcs.n	5c6 <.divsi3_skip_div0_test+0x3e>
     5bc:	4281      	cmp	r1, r0
     5be:	d202      	bcs.n	5c6 <.divsi3_skip_div0_test+0x3e>
     5c0:	0049      	lsls	r1, r1, #1
     5c2:	005b      	lsls	r3, r3, #1
     5c4:	e7f8      	b.n	5b8 <.divsi3_skip_div0_test+0x30>
     5c6:	4288      	cmp	r0, r1
     5c8:	d301      	bcc.n	5ce <.divsi3_skip_div0_test+0x46>
     5ca:	1a40      	subs	r0, r0, r1
     5cc:	431a      	orrs	r2, r3
     5ce:	084c      	lsrs	r4, r1, #1
     5d0:	42a0      	cmp	r0, r4
     5d2:	d302      	bcc.n	5da <.divsi3_skip_div0_test+0x52>
     5d4:	1b00      	subs	r0, r0, r4
     5d6:	085c      	lsrs	r4, r3, #1
     5d8:	4322      	orrs	r2, r4
     5da:	088c      	lsrs	r4, r1, #2
     5dc:	42a0      	cmp	r0, r4
     5de:	d302      	bcc.n	5e6 <.divsi3_skip_div0_test+0x5e>
     5e0:	1b00      	subs	r0, r0, r4
     5e2:	089c      	lsrs	r4, r3, #2
     5e4:	4322      	orrs	r2, r4
     5e6:	08cc      	lsrs	r4, r1, #3
     5e8:	42a0      	cmp	r0, r4
     5ea:	d302      	bcc.n	5f2 <.divsi3_skip_div0_test+0x6a>
     5ec:	1b00      	subs	r0, r0, r4
     5ee:	08dc      	lsrs	r4, r3, #3
     5f0:	4322      	orrs	r2, r4
     5f2:	2800      	cmp	r0, #0
     5f4:	d003      	beq.n	5fe <.divsi3_skip_div0_test+0x76>
     5f6:	091b      	lsrs	r3, r3, #4
     5f8:	d001      	beq.n	5fe <.divsi3_skip_div0_test+0x76>
     5fa:	0909      	lsrs	r1, r1, #4
     5fc:	e7e3      	b.n	5c6 <.divsi3_skip_div0_test+0x3e>
     5fe:	1c10      	adds	r0, r2, #0
     600:	4664      	mov	r4, ip
     602:	2c00      	cmp	r4, #0
     604:	d500      	bpl.n	608 <.divsi3_skip_div0_test+0x80>
     606:	4240      	negs	r0, r0
     608:	bc10      	pop	{r4}
     60a:	4770      	bx	lr
     60c:	2800      	cmp	r0, #0
     60e:	d006      	beq.n	61e <.divsi3_skip_div0_test+0x96>
     610:	db03      	blt.n	61a <.divsi3_skip_div0_test+0x92>
     612:	2000      	movs	r0, #0
     614:	43c0      	mvns	r0, r0
     616:	0840      	lsrs	r0, r0, #1
     618:	e001      	b.n	61e <.divsi3_skip_div0_test+0x96>
     61a:	2080      	movs	r0, #128	; 0x80
     61c:	0600      	lsls	r0, r0, #24
     61e:	b407      	push	{r0, r1, r2}
     620:	4802      	ldr	r0, [pc, #8]	; (62c <.divsi3_skip_div0_test+0xa4>)
     622:	a102      	add	r1, pc, #8	; (adr r1, 62c <.divsi3_skip_div0_test+0xa4>)
     624:	1840      	adds	r0, r0, r1
     626:	9002      	str	r0, [sp, #8]
     628:	bd03      	pop	{r0, r1, pc}
     62a:	46c0      	nop			; (mov r8, r8)
     62c:	00000019 	.word	0x00000019

00000630 <__aeabi_idivmod>:
__aeabi_idivmod():
     630:	2900      	cmp	r1, #0
     632:	d0eb      	beq.n	60c <.divsi3_skip_div0_test+0x84>
     634:	b503      	push	{r0, r1, lr}
     636:	f7ff ffa7 	bl	588 <.divsi3_skip_div0_test>
     63a:	bc0e      	pop	{r1, r2, r3}
     63c:	4342      	muls	r2, r0
     63e:	1a89      	subs	r1, r1, r2
     640:	4718      	bx	r3
     642:	46c0      	nop			; (mov r8, r8)

00000644 <__aeabi_idiv0>:
__aeabi_ldiv0():
     644:	4770      	bx	lr
     646:	46c0      	nop			; (mov r8, r8)

00000648 <__aeabi_cdrcmple>:
__aeabi_cdrcmple():
     648:	4684      	mov	ip, r0
     64a:	1c10      	adds	r0, r2, #0
     64c:	4662      	mov	r2, ip
     64e:	468c      	mov	ip, r1
     650:	1c19      	adds	r1, r3, #0
     652:	4663      	mov	r3, ip
     654:	e000      	b.n	658 <__aeabi_cdcmpeq>
     656:	46c0      	nop			; (mov r8, r8)

00000658 <__aeabi_cdcmpeq>:
     658:	b51f      	push	{r0, r1, r2, r3, r4, lr}
     65a:	f001 fe4f 	bl	22fc <__ledf2>
     65e:	2800      	cmp	r0, #0
     660:	d401      	bmi.n	666 <__aeabi_cdcmpeq+0xe>
     662:	2100      	movs	r1, #0
     664:	42c8      	cmn	r0, r1
     666:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00000668 <__aeabi_dcmpeq>:
__aeabi_dcmpeq():
     668:	b510      	push	{r4, lr}
     66a:	f001 fd7f 	bl	216c <__eqdf2>
     66e:	4240      	negs	r0, r0
     670:	3001      	adds	r0, #1
     672:	bd10      	pop	{r4, pc}

00000674 <__aeabi_dcmplt>:
__aeabi_dcmplt():
     674:	b510      	push	{r4, lr}
     676:	f001 fe41 	bl	22fc <__ledf2>
     67a:	2800      	cmp	r0, #0
     67c:	db01      	blt.n	682 <__aeabi_dcmplt+0xe>
     67e:	2000      	movs	r0, #0
     680:	bd10      	pop	{r4, pc}
     682:	2001      	movs	r0, #1
     684:	bd10      	pop	{r4, pc}
     686:	46c0      	nop			; (mov r8, r8)

00000688 <__aeabi_dcmple>:
__aeabi_dcmple():
     688:	b510      	push	{r4, lr}
     68a:	f001 fe37 	bl	22fc <__ledf2>
     68e:	2800      	cmp	r0, #0
     690:	dd01      	ble.n	696 <__aeabi_dcmple+0xe>
     692:	2000      	movs	r0, #0
     694:	bd10      	pop	{r4, pc}
     696:	2001      	movs	r0, #1
     698:	bd10      	pop	{r4, pc}
     69a:	46c0      	nop			; (mov r8, r8)

0000069c <__aeabi_dcmpgt>:
__aeabi_dcmpgt():
     69c:	b510      	push	{r4, lr}
     69e:	f001 fdaf 	bl	2200 <__gedf2>
     6a2:	2800      	cmp	r0, #0
     6a4:	dc01      	bgt.n	6aa <__aeabi_dcmpgt+0xe>
     6a6:	2000      	movs	r0, #0
     6a8:	bd10      	pop	{r4, pc}
     6aa:	2001      	movs	r0, #1
     6ac:	bd10      	pop	{r4, pc}
     6ae:	46c0      	nop			; (mov r8, r8)

000006b0 <__aeabi_dcmpge>:
__aeabi_dcmpge():
     6b0:	b510      	push	{r4, lr}
     6b2:	f001 fda5 	bl	2200 <__gedf2>
     6b6:	2800      	cmp	r0, #0
     6b8:	da01      	bge.n	6be <__aeabi_dcmpge+0xe>
     6ba:	2000      	movs	r0, #0
     6bc:	bd10      	pop	{r4, pc}
     6be:	2001      	movs	r0, #1
     6c0:	bd10      	pop	{r4, pc}
     6c2:	46c0      	nop			; (mov r8, r8)

000006c4 <__aeabi_cfrcmple>:
__aeabi_cfrcmple():
     6c4:	4684      	mov	ip, r0
     6c6:	1c08      	adds	r0, r1, #0
     6c8:	4661      	mov	r1, ip
     6ca:	e7ff      	b.n	6cc <__aeabi_cfcmpeq>

000006cc <__aeabi_cfcmpeq>:
     6cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
     6ce:	f000 fb4f 	bl	d70 <__lesf2>
     6d2:	2800      	cmp	r0, #0
     6d4:	d401      	bmi.n	6da <__aeabi_cfcmpeq+0xe>
     6d6:	2100      	movs	r1, #0
     6d8:	42c8      	cmn	r0, r1
     6da:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000006dc <__aeabi_fcmpeq>:
__aeabi_fcmpeq():
     6dc:	b510      	push	{r4, lr}
     6de:	f000 fad5 	bl	c8c <__eqsf2>
     6e2:	4240      	negs	r0, r0
     6e4:	3001      	adds	r0, #1
     6e6:	bd10      	pop	{r4, pc}

000006e8 <__aeabi_fcmplt>:
__aeabi_fcmplt():
     6e8:	b510      	push	{r4, lr}
     6ea:	f000 fb41 	bl	d70 <__lesf2>
     6ee:	2800      	cmp	r0, #0
     6f0:	db01      	blt.n	6f6 <__aeabi_fcmplt+0xe>
     6f2:	2000      	movs	r0, #0
     6f4:	bd10      	pop	{r4, pc}
     6f6:	2001      	movs	r0, #1
     6f8:	bd10      	pop	{r4, pc}
     6fa:	46c0      	nop			; (mov r8, r8)

000006fc <__aeabi_fcmple>:
__aeabi_fcmple():
     6fc:	b510      	push	{r4, lr}
     6fe:	f000 fb37 	bl	d70 <__lesf2>
     702:	2800      	cmp	r0, #0
     704:	dd01      	ble.n	70a <__aeabi_fcmple+0xe>
     706:	2000      	movs	r0, #0
     708:	bd10      	pop	{r4, pc}
     70a:	2001      	movs	r0, #1
     70c:	bd10      	pop	{r4, pc}
     70e:	46c0      	nop			; (mov r8, r8)

00000710 <__aeabi_fcmpgt>:
__aeabi_fcmpgt():
     710:	b510      	push	{r4, lr}
     712:	f000 fae5 	bl	ce0 <__gesf2>
     716:	2800      	cmp	r0, #0
     718:	dc01      	bgt.n	71e <__aeabi_fcmpgt+0xe>
     71a:	2000      	movs	r0, #0
     71c:	bd10      	pop	{r4, pc}
     71e:	2001      	movs	r0, #1
     720:	bd10      	pop	{r4, pc}
     722:	46c0      	nop			; (mov r8, r8)

00000724 <__aeabi_fcmpge>:
__aeabi_fcmpge():
     724:	b510      	push	{r4, lr}
     726:	f000 fadb 	bl	ce0 <__gesf2>
     72a:	2800      	cmp	r0, #0
     72c:	da01      	bge.n	732 <__aeabi_fcmpge+0xe>
     72e:	2000      	movs	r0, #0
     730:	bd10      	pop	{r4, pc}
     732:	2001      	movs	r0, #1
     734:	bd10      	pop	{r4, pc}
     736:	46c0      	nop			; (mov r8, r8)

00000738 <__aeabi_f2uiz>:
__aeabi_f2uiz():
     738:	219e      	movs	r1, #158	; 0x9e
     73a:	b510      	push	{r4, lr}
     73c:	05c9      	lsls	r1, r1, #23
     73e:	1c04      	adds	r4, r0, #0
     740:	f7ff fff0 	bl	724 <__aeabi_fcmpge>
     744:	2800      	cmp	r0, #0
     746:	d103      	bne.n	750 <__aeabi_f2uiz+0x18>
     748:	1c20      	adds	r0, r4, #0
     74a:	f000 fdfd 	bl	1348 <__aeabi_f2iz>
     74e:	bd10      	pop	{r4, pc}
     750:	219e      	movs	r1, #158	; 0x9e
     752:	05c9      	lsls	r1, r1, #23
     754:	1c20      	adds	r0, r4, #0
     756:	f000 fc81 	bl	105c <__aeabi_fsub>
     75a:	f000 fdf5 	bl	1348 <__aeabi_f2iz>
     75e:	2380      	movs	r3, #128	; 0x80
     760:	061b      	lsls	r3, r3, #24
     762:	18c0      	adds	r0, r0, r3
     764:	e7f3      	b.n	74e <__aeabi_f2uiz+0x16>
     766:	46c0      	nop			; (mov r8, r8)

00000768 <__aeabi_fadd>:
__aeabi_fadd():
     768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     76a:	0243      	lsls	r3, r0, #9
     76c:	0044      	lsls	r4, r0, #1
     76e:	0fc5      	lsrs	r5, r0, #31
     770:	024e      	lsls	r6, r1, #9
     772:	0048      	lsls	r0, r1, #1
     774:	0e24      	lsrs	r4, r4, #24
     776:	1c2a      	adds	r2, r5, #0
     778:	099b      	lsrs	r3, r3, #6
     77a:	0e00      	lsrs	r0, r0, #24
     77c:	0fc9      	lsrs	r1, r1, #31
     77e:	09b6      	lsrs	r6, r6, #6
     780:	428d      	cmp	r5, r1
     782:	d05b      	beq.n	83c <__aeabi_fadd+0xd4>
     784:	1a22      	subs	r2, r4, r0
     786:	2a00      	cmp	r2, #0
     788:	dc00      	bgt.n	78c <__aeabi_fadd+0x24>
     78a:	e089      	b.n	8a0 <__aeabi_fadd+0x138>
     78c:	2800      	cmp	r0, #0
     78e:	d11d      	bne.n	7cc <__aeabi_fadd+0x64>
     790:	2e00      	cmp	r6, #0
     792:	d000      	beq.n	796 <__aeabi_fadd+0x2e>
     794:	e075      	b.n	882 <__aeabi_fadd+0x11a>
     796:	0758      	lsls	r0, r3, #29
     798:	d004      	beq.n	7a4 <__aeabi_fadd+0x3c>
     79a:	220f      	movs	r2, #15
     79c:	401a      	ands	r2, r3
     79e:	2a04      	cmp	r2, #4
     7a0:	d000      	beq.n	7a4 <__aeabi_fadd+0x3c>
     7a2:	3304      	adds	r3, #4
     7a4:	2180      	movs	r1, #128	; 0x80
     7a6:	04c9      	lsls	r1, r1, #19
     7a8:	4019      	ands	r1, r3
     7aa:	1c2a      	adds	r2, r5, #0
     7ac:	2900      	cmp	r1, #0
     7ae:	d03a      	beq.n	826 <__aeabi_fadd+0xbe>
     7b0:	3401      	adds	r4, #1
     7b2:	2cff      	cmp	r4, #255	; 0xff
     7b4:	d100      	bne.n	7b8 <__aeabi_fadd+0x50>
     7b6:	e07f      	b.n	8b8 <__aeabi_fadd+0x150>
     7b8:	019b      	lsls	r3, r3, #6
     7ba:	0a5b      	lsrs	r3, r3, #9
     7bc:	025b      	lsls	r3, r3, #9
     7be:	b2e4      	uxtb	r4, r4
     7c0:	05e4      	lsls	r4, r4, #23
     7c2:	0a58      	lsrs	r0, r3, #9
     7c4:	07d2      	lsls	r2, r2, #31
     7c6:	4320      	orrs	r0, r4
     7c8:	4310      	orrs	r0, r2
     7ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     7cc:	2cff      	cmp	r4, #255	; 0xff
     7ce:	d0e2      	beq.n	796 <__aeabi_fadd+0x2e>
     7d0:	2180      	movs	r1, #128	; 0x80
     7d2:	04c9      	lsls	r1, r1, #19
     7d4:	430e      	orrs	r6, r1
     7d6:	2a1b      	cmp	r2, #27
     7d8:	dd00      	ble.n	7dc <__aeabi_fadd+0x74>
     7da:	e12d      	b.n	a38 <__aeabi_fadd+0x2d0>
     7dc:	1c31      	adds	r1, r6, #0
     7de:	2020      	movs	r0, #32
     7e0:	40d1      	lsrs	r1, r2
     7e2:	1a82      	subs	r2, r0, r2
     7e4:	4096      	lsls	r6, r2
     7e6:	1e72      	subs	r2, r6, #1
     7e8:	4196      	sbcs	r6, r2
     7ea:	430e      	orrs	r6, r1
     7ec:	1b9b      	subs	r3, r3, r6
     7ee:	0158      	lsls	r0, r3, #5
     7f0:	d5d1      	bpl.n	796 <__aeabi_fadd+0x2e>
     7f2:	019b      	lsls	r3, r3, #6
     7f4:	099f      	lsrs	r7, r3, #6
     7f6:	1c38      	adds	r0, r7, #0
     7f8:	f002 fd12 	bl	3220 <__clzsi2>
     7fc:	1f42      	subs	r2, r0, #5
     7fe:	4097      	lsls	r7, r2
     800:	4294      	cmp	r4, r2
     802:	dc5b      	bgt.n	8bc <__aeabi_fadd+0x154>
     804:	1b14      	subs	r4, r2, r4
     806:	231f      	movs	r3, #31
     808:	1b1b      	subs	r3, r3, r4
     80a:	1c3a      	adds	r2, r7, #0
     80c:	409f      	lsls	r7, r3
     80e:	1c61      	adds	r1, r4, #1
     810:	1c3b      	adds	r3, r7, #0
     812:	40ca      	lsrs	r2, r1
     814:	1e5f      	subs	r7, r3, #1
     816:	41bb      	sbcs	r3, r7
     818:	4313      	orrs	r3, r2
     81a:	2400      	movs	r4, #0
     81c:	e7bb      	b.n	796 <__aeabi_fadd+0x2e>
     81e:	1e13      	subs	r3, r2, #0
     820:	d1b9      	bne.n	796 <__aeabi_fadd+0x2e>
     822:	2300      	movs	r3, #0
     824:	2200      	movs	r2, #0
     826:	08db      	lsrs	r3, r3, #3
     828:	2cff      	cmp	r4, #255	; 0xff
     82a:	d104      	bne.n	836 <__aeabi_fadd+0xce>
     82c:	2b00      	cmp	r3, #0
     82e:	d043      	beq.n	8b8 <__aeabi_fadd+0x150>
     830:	2080      	movs	r0, #128	; 0x80
     832:	03c0      	lsls	r0, r0, #15
     834:	4303      	orrs	r3, r0
     836:	025b      	lsls	r3, r3, #9
     838:	0a5b      	lsrs	r3, r3, #9
     83a:	e7bf      	b.n	7bc <__aeabi_fadd+0x54>
     83c:	1a21      	subs	r1, r4, r0
     83e:	2900      	cmp	r1, #0
     840:	dd40      	ble.n	8c4 <__aeabi_fadd+0x15c>
     842:	2800      	cmp	r0, #0
     844:	d023      	beq.n	88e <__aeabi_fadd+0x126>
     846:	2cff      	cmp	r4, #255	; 0xff
     848:	d0a5      	beq.n	796 <__aeabi_fadd+0x2e>
     84a:	2080      	movs	r0, #128	; 0x80
     84c:	04c0      	lsls	r0, r0, #19
     84e:	4306      	orrs	r6, r0
     850:	291b      	cmp	r1, #27
     852:	dd00      	ble.n	856 <__aeabi_fadd+0xee>
     854:	e0ee      	b.n	a34 <__aeabi_fadd+0x2cc>
     856:	1c30      	adds	r0, r6, #0
     858:	2720      	movs	r7, #32
     85a:	40c8      	lsrs	r0, r1
     85c:	1a79      	subs	r1, r7, r1
     85e:	408e      	lsls	r6, r1
     860:	1e71      	subs	r1, r6, #1
     862:	418e      	sbcs	r6, r1
     864:	4306      	orrs	r6, r0
     866:	199b      	adds	r3, r3, r6
     868:	0159      	lsls	r1, r3, #5
     86a:	d400      	bmi.n	86e <__aeabi_fadd+0x106>
     86c:	e793      	b.n	796 <__aeabi_fadd+0x2e>
     86e:	3401      	adds	r4, #1
     870:	2cff      	cmp	r4, #255	; 0xff
     872:	d055      	beq.n	920 <__aeabi_fadd+0x1b8>
     874:	4971      	ldr	r1, [pc, #452]	; (a3c <__aeabi_fadd+0x2d4>)
     876:	2201      	movs	r2, #1
     878:	401a      	ands	r2, r3
     87a:	400b      	ands	r3, r1
     87c:	085b      	lsrs	r3, r3, #1
     87e:	4313      	orrs	r3, r2
     880:	e789      	b.n	796 <__aeabi_fadd+0x2e>
     882:	3a01      	subs	r2, #1
     884:	2a00      	cmp	r2, #0
     886:	d0b1      	beq.n	7ec <__aeabi_fadd+0x84>
     888:	2cff      	cmp	r4, #255	; 0xff
     88a:	d1a4      	bne.n	7d6 <__aeabi_fadd+0x6e>
     88c:	e783      	b.n	796 <__aeabi_fadd+0x2e>
     88e:	2e00      	cmp	r6, #0
     890:	d100      	bne.n	894 <__aeabi_fadd+0x12c>
     892:	e780      	b.n	796 <__aeabi_fadd+0x2e>
     894:	3901      	subs	r1, #1
     896:	2900      	cmp	r1, #0
     898:	d0e5      	beq.n	866 <__aeabi_fadd+0xfe>
     89a:	2cff      	cmp	r4, #255	; 0xff
     89c:	d1d8      	bne.n	850 <__aeabi_fadd+0xe8>
     89e:	e77a      	b.n	796 <__aeabi_fadd+0x2e>
     8a0:	2a00      	cmp	r2, #0
     8a2:	d11b      	bne.n	8dc <__aeabi_fadd+0x174>
     8a4:	1c62      	adds	r2, r4, #1
     8a6:	b2d2      	uxtb	r2, r2
     8a8:	2a01      	cmp	r2, #1
     8aa:	dd4b      	ble.n	944 <__aeabi_fadd+0x1dc>
     8ac:	1b9f      	subs	r7, r3, r6
     8ae:	017a      	lsls	r2, r7, #5
     8b0:	d523      	bpl.n	8fa <__aeabi_fadd+0x192>
     8b2:	1af7      	subs	r7, r6, r3
     8b4:	1c0d      	adds	r5, r1, #0
     8b6:	e79e      	b.n	7f6 <__aeabi_fadd+0x8e>
     8b8:	2300      	movs	r3, #0
     8ba:	e77f      	b.n	7bc <__aeabi_fadd+0x54>
     8bc:	4b5f      	ldr	r3, [pc, #380]	; (a3c <__aeabi_fadd+0x2d4>)
     8be:	1aa4      	subs	r4, r4, r2
     8c0:	403b      	ands	r3, r7
     8c2:	e768      	b.n	796 <__aeabi_fadd+0x2e>
     8c4:	2900      	cmp	r1, #0
     8c6:	d146      	bne.n	956 <__aeabi_fadd+0x1ee>
     8c8:	1c61      	adds	r1, r4, #1
     8ca:	b2c8      	uxtb	r0, r1
     8cc:	2801      	cmp	r0, #1
     8ce:	dd29      	ble.n	924 <__aeabi_fadd+0x1bc>
     8d0:	29ff      	cmp	r1, #255	; 0xff
     8d2:	d024      	beq.n	91e <__aeabi_fadd+0x1b6>
     8d4:	18f3      	adds	r3, r6, r3
     8d6:	085b      	lsrs	r3, r3, #1
     8d8:	1c0c      	adds	r4, r1, #0
     8da:	e75c      	b.n	796 <__aeabi_fadd+0x2e>
     8dc:	2c00      	cmp	r4, #0
     8de:	d013      	beq.n	908 <__aeabi_fadd+0x1a0>
     8e0:	28ff      	cmp	r0, #255	; 0xff
     8e2:	d018      	beq.n	916 <__aeabi_fadd+0x1ae>
     8e4:	2480      	movs	r4, #128	; 0x80
     8e6:	04e4      	lsls	r4, r4, #19
     8e8:	4252      	negs	r2, r2
     8ea:	4323      	orrs	r3, r4
     8ec:	2a1b      	cmp	r2, #27
     8ee:	dd4d      	ble.n	98c <__aeabi_fadd+0x224>
     8f0:	2301      	movs	r3, #1
     8f2:	1af3      	subs	r3, r6, r3
     8f4:	1c04      	adds	r4, r0, #0
     8f6:	1c0d      	adds	r5, r1, #0
     8f8:	e779      	b.n	7ee <__aeabi_fadd+0x86>
     8fa:	2f00      	cmp	r7, #0
     8fc:	d000      	beq.n	900 <__aeabi_fadd+0x198>
     8fe:	e77a      	b.n	7f6 <__aeabi_fadd+0x8e>
     900:	2300      	movs	r3, #0
     902:	2200      	movs	r2, #0
     904:	2400      	movs	r4, #0
     906:	e78e      	b.n	826 <__aeabi_fadd+0xbe>
     908:	2b00      	cmp	r3, #0
     90a:	d03b      	beq.n	984 <__aeabi_fadd+0x21c>
     90c:	43d2      	mvns	r2, r2
     90e:	2a00      	cmp	r2, #0
     910:	d0ef      	beq.n	8f2 <__aeabi_fadd+0x18a>
     912:	28ff      	cmp	r0, #255	; 0xff
     914:	d1ea      	bne.n	8ec <__aeabi_fadd+0x184>
     916:	1c33      	adds	r3, r6, #0
     918:	24ff      	movs	r4, #255	; 0xff
     91a:	1c0d      	adds	r5, r1, #0
     91c:	e73b      	b.n	796 <__aeabi_fadd+0x2e>
     91e:	24ff      	movs	r4, #255	; 0xff
     920:	2300      	movs	r3, #0
     922:	e780      	b.n	826 <__aeabi_fadd+0xbe>
     924:	2c00      	cmp	r4, #0
     926:	d15c      	bne.n	9e2 <__aeabi_fadd+0x27a>
     928:	2b00      	cmp	r3, #0
     92a:	d100      	bne.n	92e <__aeabi_fadd+0x1c6>
     92c:	e080      	b.n	a30 <__aeabi_fadd+0x2c8>
     92e:	2e00      	cmp	r6, #0
     930:	d100      	bne.n	934 <__aeabi_fadd+0x1cc>
     932:	e730      	b.n	796 <__aeabi_fadd+0x2e>
     934:	199b      	adds	r3, r3, r6
     936:	0158      	lsls	r0, r3, #5
     938:	d400      	bmi.n	93c <__aeabi_fadd+0x1d4>
     93a:	e72c      	b.n	796 <__aeabi_fadd+0x2e>
     93c:	4a3f      	ldr	r2, [pc, #252]	; (a3c <__aeabi_fadd+0x2d4>)
     93e:	2401      	movs	r4, #1
     940:	4013      	ands	r3, r2
     942:	e728      	b.n	796 <__aeabi_fadd+0x2e>
     944:	2c00      	cmp	r4, #0
     946:	d115      	bne.n	974 <__aeabi_fadd+0x20c>
     948:	2b00      	cmp	r3, #0
     94a:	d140      	bne.n	9ce <__aeabi_fadd+0x266>
     94c:	2e00      	cmp	r6, #0
     94e:	d063      	beq.n	a18 <__aeabi_fadd+0x2b0>
     950:	1c33      	adds	r3, r6, #0
     952:	1c0d      	adds	r5, r1, #0
     954:	e71f      	b.n	796 <__aeabi_fadd+0x2e>
     956:	2c00      	cmp	r4, #0
     958:	d121      	bne.n	99e <__aeabi_fadd+0x236>
     95a:	2b00      	cmp	r3, #0
     95c:	d054      	beq.n	a08 <__aeabi_fadd+0x2a0>
     95e:	43c9      	mvns	r1, r1
     960:	2900      	cmp	r1, #0
     962:	d004      	beq.n	96e <__aeabi_fadd+0x206>
     964:	28ff      	cmp	r0, #255	; 0xff
     966:	d04c      	beq.n	a02 <__aeabi_fadd+0x29a>
     968:	291b      	cmp	r1, #27
     96a:	dd58      	ble.n	a1e <__aeabi_fadd+0x2b6>
     96c:	2301      	movs	r3, #1
     96e:	199b      	adds	r3, r3, r6
     970:	1c04      	adds	r4, r0, #0
     972:	e779      	b.n	868 <__aeabi_fadd+0x100>
     974:	2b00      	cmp	r3, #0
     976:	d119      	bne.n	9ac <__aeabi_fadd+0x244>
     978:	2e00      	cmp	r6, #0
     97a:	d048      	beq.n	a0e <__aeabi_fadd+0x2a6>
     97c:	1c33      	adds	r3, r6, #0
     97e:	1c0d      	adds	r5, r1, #0
     980:	24ff      	movs	r4, #255	; 0xff
     982:	e708      	b.n	796 <__aeabi_fadd+0x2e>
     984:	1c33      	adds	r3, r6, #0
     986:	1c04      	adds	r4, r0, #0
     988:	1c0d      	adds	r5, r1, #0
     98a:	e704      	b.n	796 <__aeabi_fadd+0x2e>
     98c:	1c1c      	adds	r4, r3, #0
     98e:	2520      	movs	r5, #32
     990:	40d4      	lsrs	r4, r2
     992:	1aaa      	subs	r2, r5, r2
     994:	4093      	lsls	r3, r2
     996:	1e5a      	subs	r2, r3, #1
     998:	4193      	sbcs	r3, r2
     99a:	4323      	orrs	r3, r4
     99c:	e7a9      	b.n	8f2 <__aeabi_fadd+0x18a>
     99e:	28ff      	cmp	r0, #255	; 0xff
     9a0:	d02f      	beq.n	a02 <__aeabi_fadd+0x29a>
     9a2:	2480      	movs	r4, #128	; 0x80
     9a4:	04e4      	lsls	r4, r4, #19
     9a6:	4249      	negs	r1, r1
     9a8:	4323      	orrs	r3, r4
     9aa:	e7dd      	b.n	968 <__aeabi_fadd+0x200>
     9ac:	24ff      	movs	r4, #255	; 0xff
     9ae:	2e00      	cmp	r6, #0
     9b0:	d100      	bne.n	9b4 <__aeabi_fadd+0x24c>
     9b2:	e6f0      	b.n	796 <__aeabi_fadd+0x2e>
     9b4:	2280      	movs	r2, #128	; 0x80
     9b6:	08db      	lsrs	r3, r3, #3
     9b8:	03d2      	lsls	r2, r2, #15
     9ba:	4213      	tst	r3, r2
     9bc:	d004      	beq.n	9c8 <__aeabi_fadd+0x260>
     9be:	08f6      	lsrs	r6, r6, #3
     9c0:	4216      	tst	r6, r2
     9c2:	d101      	bne.n	9c8 <__aeabi_fadd+0x260>
     9c4:	1c33      	adds	r3, r6, #0
     9c6:	1c0d      	adds	r5, r1, #0
     9c8:	00db      	lsls	r3, r3, #3
     9ca:	24ff      	movs	r4, #255	; 0xff
     9cc:	e6e3      	b.n	796 <__aeabi_fadd+0x2e>
     9ce:	2e00      	cmp	r6, #0
     9d0:	d100      	bne.n	9d4 <__aeabi_fadd+0x26c>
     9d2:	e6e0      	b.n	796 <__aeabi_fadd+0x2e>
     9d4:	1b9a      	subs	r2, r3, r6
     9d6:	0150      	lsls	r0, r2, #5
     9d8:	d400      	bmi.n	9dc <__aeabi_fadd+0x274>
     9da:	e720      	b.n	81e <__aeabi_fadd+0xb6>
     9dc:	1af3      	subs	r3, r6, r3
     9de:	1c0d      	adds	r5, r1, #0
     9e0:	e6d9      	b.n	796 <__aeabi_fadd+0x2e>
     9e2:	2b00      	cmp	r3, #0
     9e4:	d00d      	beq.n	a02 <__aeabi_fadd+0x29a>
     9e6:	24ff      	movs	r4, #255	; 0xff
     9e8:	2e00      	cmp	r6, #0
     9ea:	d100      	bne.n	9ee <__aeabi_fadd+0x286>
     9ec:	e6d3      	b.n	796 <__aeabi_fadd+0x2e>
     9ee:	2280      	movs	r2, #128	; 0x80
     9f0:	08db      	lsrs	r3, r3, #3
     9f2:	03d2      	lsls	r2, r2, #15
     9f4:	4213      	tst	r3, r2
     9f6:	d0e7      	beq.n	9c8 <__aeabi_fadd+0x260>
     9f8:	08f6      	lsrs	r6, r6, #3
     9fa:	4216      	tst	r6, r2
     9fc:	d1e4      	bne.n	9c8 <__aeabi_fadd+0x260>
     9fe:	1c33      	adds	r3, r6, #0
     a00:	e7e2      	b.n	9c8 <__aeabi_fadd+0x260>
     a02:	1c33      	adds	r3, r6, #0
     a04:	24ff      	movs	r4, #255	; 0xff
     a06:	e6c6      	b.n	796 <__aeabi_fadd+0x2e>
     a08:	1c33      	adds	r3, r6, #0
     a0a:	1c04      	adds	r4, r0, #0
     a0c:	e6c3      	b.n	796 <__aeabi_fadd+0x2e>
     a0e:	2380      	movs	r3, #128	; 0x80
     a10:	2200      	movs	r2, #0
     a12:	049b      	lsls	r3, r3, #18
     a14:	24ff      	movs	r4, #255	; 0xff
     a16:	e706      	b.n	826 <__aeabi_fadd+0xbe>
     a18:	1c23      	adds	r3, r4, #0
     a1a:	2200      	movs	r2, #0
     a1c:	e703      	b.n	826 <__aeabi_fadd+0xbe>
     a1e:	1c1c      	adds	r4, r3, #0
     a20:	2720      	movs	r7, #32
     a22:	40cc      	lsrs	r4, r1
     a24:	1a79      	subs	r1, r7, r1
     a26:	408b      	lsls	r3, r1
     a28:	1e59      	subs	r1, r3, #1
     a2a:	418b      	sbcs	r3, r1
     a2c:	4323      	orrs	r3, r4
     a2e:	e79e      	b.n	96e <__aeabi_fadd+0x206>
     a30:	1c33      	adds	r3, r6, #0
     a32:	e6b0      	b.n	796 <__aeabi_fadd+0x2e>
     a34:	2601      	movs	r6, #1
     a36:	e716      	b.n	866 <__aeabi_fadd+0xfe>
     a38:	2601      	movs	r6, #1
     a3a:	e6d7      	b.n	7ec <__aeabi_fadd+0x84>
     a3c:	fbffffff 	.word	0xfbffffff

00000a40 <__aeabi_fdiv>:
__aeabi_fdiv():
     a40:	b5f0      	push	{r4, r5, r6, r7, lr}
     a42:	465f      	mov	r7, fp
     a44:	4656      	mov	r6, sl
     a46:	464d      	mov	r5, r9
     a48:	4644      	mov	r4, r8
     a4a:	b4f0      	push	{r4, r5, r6, r7}
     a4c:	0246      	lsls	r6, r0, #9
     a4e:	0045      	lsls	r5, r0, #1
     a50:	0fc0      	lsrs	r0, r0, #31
     a52:	b085      	sub	sp, #20
     a54:	1c0f      	adds	r7, r1, #0
     a56:	0a76      	lsrs	r6, r6, #9
     a58:	0e2d      	lsrs	r5, r5, #24
     a5a:	4680      	mov	r8, r0
     a5c:	d041      	beq.n	ae2 <__aeabi_fdiv+0xa2>
     a5e:	2dff      	cmp	r5, #255	; 0xff
     a60:	d026      	beq.n	ab0 <__aeabi_fdiv+0x70>
     a62:	2480      	movs	r4, #128	; 0x80
     a64:	0424      	lsls	r4, r4, #16
     a66:	2100      	movs	r1, #0
     a68:	4326      	orrs	r6, r4
     a6a:	00f6      	lsls	r6, r6, #3
     a6c:	3d7f      	subs	r5, #127	; 0x7f
     a6e:	4689      	mov	r9, r1
     a70:	468b      	mov	fp, r1
     a72:	0ff9      	lsrs	r1, r7, #31
     a74:	027c      	lsls	r4, r7, #9
     a76:	0078      	lsls	r0, r7, #1
     a78:	0a64      	lsrs	r4, r4, #9
     a7a:	0e00      	lsrs	r0, r0, #24
     a7c:	9100      	str	r1, [sp, #0]
     a7e:	468a      	mov	sl, r1
     a80:	d03c      	beq.n	afc <__aeabi_fdiv+0xbc>
     a82:	28ff      	cmp	r0, #255	; 0xff
     a84:	d034      	beq.n	af0 <__aeabi_fdiv+0xb0>
     a86:	2380      	movs	r3, #128	; 0x80
     a88:	041b      	lsls	r3, r3, #16
     a8a:	431c      	orrs	r4, r3
     a8c:	2300      	movs	r3, #0
     a8e:	00e4      	lsls	r4, r4, #3
     a90:	387f      	subs	r0, #127	; 0x7f
     a92:	9301      	str	r3, [sp, #4]
     a94:	9f00      	ldr	r7, [sp, #0]
     a96:	4643      	mov	r3, r8
     a98:	9a01      	ldr	r2, [sp, #4]
     a9a:	407b      	eors	r3, r7
     a9c:	4649      	mov	r1, r9
     a9e:	469c      	mov	ip, r3
     aa0:	4311      	orrs	r1, r2
     aa2:	290f      	cmp	r1, #15
     aa4:	d900      	bls.n	aa8 <__aeabi_fdiv+0x68>
     aa6:	e071      	b.n	b8c <__aeabi_fdiv+0x14c>
     aa8:	4f76      	ldr	r7, [pc, #472]	; (c84 <__aeabi_fdiv+0x244>)
     aaa:	0089      	lsls	r1, r1, #2
     aac:	587f      	ldr	r7, [r7, r1]
     aae:	46bf      	mov	pc, r7
     ab0:	2e00      	cmp	r6, #0
     ab2:	d13e      	bne.n	b32 <__aeabi_fdiv+0xf2>
     ab4:	2208      	movs	r2, #8
     ab6:	2302      	movs	r3, #2
     ab8:	4691      	mov	r9, r2
     aba:	469b      	mov	fp, r3
     abc:	e7d9      	b.n	a72 <__aeabi_fdiv+0x32>
     abe:	465a      	mov	r2, fp
     ac0:	1c34      	adds	r4, r6, #0
     ac2:	46c2      	mov	sl, r8
     ac4:	9201      	str	r2, [sp, #4]
     ac6:	9901      	ldr	r1, [sp, #4]
     ac8:	2902      	cmp	r1, #2
     aca:	d037      	beq.n	b3c <__aeabi_fdiv+0xfc>
     acc:	2903      	cmp	r1, #3
     ace:	d100      	bne.n	ad2 <__aeabi_fdiv+0x92>
     ad0:	e0cf      	b.n	c72 <__aeabi_fdiv+0x232>
     ad2:	2901      	cmp	r1, #1
     ad4:	d000      	beq.n	ad8 <__aeabi_fdiv+0x98>
     ad6:	e0ab      	b.n	c30 <__aeabi_fdiv+0x1f0>
     ad8:	4653      	mov	r3, sl
     ada:	400b      	ands	r3, r1
     adc:	2200      	movs	r2, #0
     ade:	2600      	movs	r6, #0
     ae0:	e032      	b.n	b48 <__aeabi_fdiv+0x108>
     ae2:	2e00      	cmp	r6, #0
     ae4:	d119      	bne.n	b1a <__aeabi_fdiv+0xda>
     ae6:	2104      	movs	r1, #4
     ae8:	2201      	movs	r2, #1
     aea:	4689      	mov	r9, r1
     aec:	4693      	mov	fp, r2
     aee:	e7c0      	b.n	a72 <__aeabi_fdiv+0x32>
     af0:	1c22      	adds	r2, r4, #0
     af2:	1e53      	subs	r3, r2, #1
     af4:	419a      	sbcs	r2, r3
     af6:	3202      	adds	r2, #2
     af8:	9201      	str	r2, [sp, #4]
     afa:	e7cb      	b.n	a94 <__aeabi_fdiv+0x54>
     afc:	2701      	movs	r7, #1
     afe:	9701      	str	r7, [sp, #4]
     b00:	2c00      	cmp	r4, #0
     b02:	d0c7      	beq.n	a94 <__aeabi_fdiv+0x54>
     b04:	1c20      	adds	r0, r4, #0
     b06:	f002 fb8b 	bl	3220 <__clzsi2>
     b0a:	1f43      	subs	r3, r0, #5
     b0c:	409c      	lsls	r4, r3
     b0e:	2376      	movs	r3, #118	; 0x76
     b10:	425b      	negs	r3, r3
     b12:	2100      	movs	r1, #0
     b14:	1a18      	subs	r0, r3, r0
     b16:	9101      	str	r1, [sp, #4]
     b18:	e7bc      	b.n	a94 <__aeabi_fdiv+0x54>
     b1a:	1c30      	adds	r0, r6, #0
     b1c:	f002 fb80 	bl	3220 <__clzsi2>
     b20:	2576      	movs	r5, #118	; 0x76
     b22:	1f43      	subs	r3, r0, #5
     b24:	409e      	lsls	r6, r3
     b26:	426d      	negs	r5, r5
     b28:	2300      	movs	r3, #0
     b2a:	1a2d      	subs	r5, r5, r0
     b2c:	4699      	mov	r9, r3
     b2e:	469b      	mov	fp, r3
     b30:	e79f      	b.n	a72 <__aeabi_fdiv+0x32>
     b32:	230c      	movs	r3, #12
     b34:	2103      	movs	r1, #3
     b36:	4699      	mov	r9, r3
     b38:	468b      	mov	fp, r1
     b3a:	e79a      	b.n	a72 <__aeabi_fdiv+0x32>
     b3c:	46d4      	mov	ip, sl
     b3e:	2301      	movs	r3, #1
     b40:	4667      	mov	r7, ip
     b42:	403b      	ands	r3, r7
     b44:	22ff      	movs	r2, #255	; 0xff
     b46:	2600      	movs	r6, #0
     b48:	0276      	lsls	r6, r6, #9
     b4a:	05d2      	lsls	r2, r2, #23
     b4c:	0a70      	lsrs	r0, r6, #9
     b4e:	07db      	lsls	r3, r3, #31
     b50:	4310      	orrs	r0, r2
     b52:	4318      	orrs	r0, r3
     b54:	b005      	add	sp, #20
     b56:	bc3c      	pop	{r2, r3, r4, r5}
     b58:	4690      	mov	r8, r2
     b5a:	4699      	mov	r9, r3
     b5c:	46a2      	mov	sl, r4
     b5e:	46ab      	mov	fp, r5
     b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b62:	2680      	movs	r6, #128	; 0x80
     b64:	2300      	movs	r3, #0
     b66:	03f6      	lsls	r6, r6, #15
     b68:	22ff      	movs	r2, #255	; 0xff
     b6a:	e7ed      	b.n	b48 <__aeabi_fdiv+0x108>
     b6c:	2200      	movs	r2, #0
     b6e:	2600      	movs	r6, #0
     b70:	e7ea      	b.n	b48 <__aeabi_fdiv+0x108>
     b72:	2080      	movs	r0, #128	; 0x80
     b74:	03c0      	lsls	r0, r0, #15
     b76:	4206      	tst	r6, r0
     b78:	d03b      	beq.n	bf2 <__aeabi_fdiv+0x1b2>
     b7a:	4204      	tst	r4, r0
     b7c:	d139      	bne.n	bf2 <__aeabi_fdiv+0x1b2>
     b7e:	1c06      	adds	r6, r0, #0
     b80:	4326      	orrs	r6, r4
     b82:	0276      	lsls	r6, r6, #9
     b84:	0a76      	lsrs	r6, r6, #9
     b86:	9b00      	ldr	r3, [sp, #0]
     b88:	22ff      	movs	r2, #255	; 0xff
     b8a:	e7dd      	b.n	b48 <__aeabi_fdiv+0x108>
     b8c:	1a28      	subs	r0, r5, r0
     b8e:	9003      	str	r0, [sp, #12]
     b90:	0176      	lsls	r6, r6, #5
     b92:	0164      	lsls	r4, r4, #5
     b94:	42a6      	cmp	r6, r4
     b96:	d339      	bcc.n	c0c <__aeabi_fdiv+0x1cc>
     b98:	1b36      	subs	r6, r6, r4
     b9a:	221a      	movs	r2, #26
     b9c:	2301      	movs	r3, #1
     b9e:	2001      	movs	r0, #1
     ba0:	1c31      	adds	r1, r6, #0
     ba2:	005b      	lsls	r3, r3, #1
     ba4:	0076      	lsls	r6, r6, #1
     ba6:	2900      	cmp	r1, #0
     ba8:	db01      	blt.n	bae <__aeabi_fdiv+0x16e>
     baa:	42b4      	cmp	r4, r6
     bac:	d801      	bhi.n	bb2 <__aeabi_fdiv+0x172>
     bae:	1b36      	subs	r6, r6, r4
     bb0:	4303      	orrs	r3, r0
     bb2:	3a01      	subs	r2, #1
     bb4:	2a00      	cmp	r2, #0
     bb6:	dcf3      	bgt.n	ba0 <__aeabi_fdiv+0x160>
     bb8:	1e74      	subs	r4, r6, #1
     bba:	41a6      	sbcs	r6, r4
     bbc:	1c34      	adds	r4, r6, #0
     bbe:	431c      	orrs	r4, r3
     bc0:	9a03      	ldr	r2, [sp, #12]
     bc2:	327f      	adds	r2, #127	; 0x7f
     bc4:	2a00      	cmp	r2, #0
     bc6:	dd27      	ble.n	c18 <__aeabi_fdiv+0x1d8>
     bc8:	0763      	lsls	r3, r4, #29
     bca:	d004      	beq.n	bd6 <__aeabi_fdiv+0x196>
     bcc:	230f      	movs	r3, #15
     bce:	4023      	ands	r3, r4
     bd0:	2b04      	cmp	r3, #4
     bd2:	d000      	beq.n	bd6 <__aeabi_fdiv+0x196>
     bd4:	3404      	adds	r4, #4
     bd6:	0127      	lsls	r7, r4, #4
     bd8:	d503      	bpl.n	be2 <__aeabi_fdiv+0x1a2>
     bda:	4b2b      	ldr	r3, [pc, #172]	; (c88 <__aeabi_fdiv+0x248>)
     bdc:	9a03      	ldr	r2, [sp, #12]
     bde:	401c      	ands	r4, r3
     be0:	3280      	adds	r2, #128	; 0x80
     be2:	2afe      	cmp	r2, #254	; 0xfe
     be4:	dd0b      	ble.n	bfe <__aeabi_fdiv+0x1be>
     be6:	2301      	movs	r3, #1
     be8:	4661      	mov	r1, ip
     bea:	400b      	ands	r3, r1
     bec:	22ff      	movs	r2, #255	; 0xff
     bee:	2600      	movs	r6, #0
     bf0:	e7aa      	b.n	b48 <__aeabi_fdiv+0x108>
     bf2:	4306      	orrs	r6, r0
     bf4:	0276      	lsls	r6, r6, #9
     bf6:	0a76      	lsrs	r6, r6, #9
     bf8:	4643      	mov	r3, r8
     bfa:	22ff      	movs	r2, #255	; 0xff
     bfc:	e7a4      	b.n	b48 <__aeabi_fdiv+0x108>
     bfe:	01a4      	lsls	r4, r4, #6
     c00:	2301      	movs	r3, #1
     c02:	4667      	mov	r7, ip
     c04:	0a66      	lsrs	r6, r4, #9
     c06:	b2d2      	uxtb	r2, r2
     c08:	403b      	ands	r3, r7
     c0a:	e79d      	b.n	b48 <__aeabi_fdiv+0x108>
     c0c:	9f03      	ldr	r7, [sp, #12]
     c0e:	221b      	movs	r2, #27
     c10:	3f01      	subs	r7, #1
     c12:	9703      	str	r7, [sp, #12]
     c14:	2300      	movs	r3, #0
     c16:	e7c2      	b.n	b9e <__aeabi_fdiv+0x15e>
     c18:	237e      	movs	r3, #126	; 0x7e
     c1a:	9f03      	ldr	r7, [sp, #12]
     c1c:	425b      	negs	r3, r3
     c1e:	1bdb      	subs	r3, r3, r7
     c20:	2b1b      	cmp	r3, #27
     c22:	dd07      	ble.n	c34 <__aeabi_fdiv+0x1f4>
     c24:	2301      	movs	r3, #1
     c26:	4661      	mov	r1, ip
     c28:	400b      	ands	r3, r1
     c2a:	2200      	movs	r2, #0
     c2c:	2600      	movs	r6, #0
     c2e:	e78b      	b.n	b48 <__aeabi_fdiv+0x108>
     c30:	46d4      	mov	ip, sl
     c32:	e7c5      	b.n	bc0 <__aeabi_fdiv+0x180>
     c34:	1c22      	adds	r2, r4, #0
     c36:	40da      	lsrs	r2, r3
     c38:	9b03      	ldr	r3, [sp, #12]
     c3a:	339e      	adds	r3, #158	; 0x9e
     c3c:	409c      	lsls	r4, r3
     c3e:	1c23      	adds	r3, r4, #0
     c40:	1e5c      	subs	r4, r3, #1
     c42:	41a3      	sbcs	r3, r4
     c44:	4313      	orrs	r3, r2
     c46:	075a      	lsls	r2, r3, #29
     c48:	d004      	beq.n	c54 <__aeabi_fdiv+0x214>
     c4a:	220f      	movs	r2, #15
     c4c:	401a      	ands	r2, r3
     c4e:	2a04      	cmp	r2, #4
     c50:	d000      	beq.n	c54 <__aeabi_fdiv+0x214>
     c52:	3304      	adds	r3, #4
     c54:	015f      	lsls	r7, r3, #5
     c56:	d505      	bpl.n	c64 <__aeabi_fdiv+0x224>
     c58:	2301      	movs	r3, #1
     c5a:	4661      	mov	r1, ip
     c5c:	400b      	ands	r3, r1
     c5e:	2201      	movs	r2, #1
     c60:	2600      	movs	r6, #0
     c62:	e771      	b.n	b48 <__aeabi_fdiv+0x108>
     c64:	019e      	lsls	r6, r3, #6
     c66:	4662      	mov	r2, ip
     c68:	2301      	movs	r3, #1
     c6a:	4013      	ands	r3, r2
     c6c:	0a76      	lsrs	r6, r6, #9
     c6e:	2200      	movs	r2, #0
     c70:	e76a      	b.n	b48 <__aeabi_fdiv+0x108>
     c72:	2680      	movs	r6, #128	; 0x80
     c74:	03f6      	lsls	r6, r6, #15
     c76:	4326      	orrs	r6, r4
     c78:	0276      	lsls	r6, r6, #9
     c7a:	0a76      	lsrs	r6, r6, #9
     c7c:	4653      	mov	r3, sl
     c7e:	22ff      	movs	r2, #255	; 0xff
     c80:	e762      	b.n	b48 <__aeabi_fdiv+0x108>
     c82:	46c0      	nop			; (mov r8, r8)
     c84:	0000619c 	.word	0x0000619c
     c88:	f7ffffff 	.word	0xf7ffffff

00000c8c <__eqsf2>:
__nesf2():
     c8c:	024a      	lsls	r2, r1, #9
     c8e:	0243      	lsls	r3, r0, #9
     c90:	b570      	push	{r4, r5, r6, lr}
     c92:	0a5c      	lsrs	r4, r3, #9
     c94:	0a55      	lsrs	r5, r2, #9
     c96:	0043      	lsls	r3, r0, #1
     c98:	004a      	lsls	r2, r1, #1
     c9a:	0e1b      	lsrs	r3, r3, #24
     c9c:	0fc6      	lsrs	r6, r0, #31
     c9e:	0e12      	lsrs	r2, r2, #24
     ca0:	0fc9      	lsrs	r1, r1, #31
     ca2:	2bff      	cmp	r3, #255	; 0xff
     ca4:	d005      	beq.n	cb2 <__eqsf2+0x26>
     ca6:	2aff      	cmp	r2, #255	; 0xff
     ca8:	d008      	beq.n	cbc <__eqsf2+0x30>
     caa:	2001      	movs	r0, #1
     cac:	4293      	cmp	r3, r2
     cae:	d00b      	beq.n	cc8 <__eqsf2+0x3c>
     cb0:	bd70      	pop	{r4, r5, r6, pc}
     cb2:	2001      	movs	r0, #1
     cb4:	2c00      	cmp	r4, #0
     cb6:	d1fb      	bne.n	cb0 <__eqsf2+0x24>
     cb8:	2aff      	cmp	r2, #255	; 0xff
     cba:	d1f6      	bne.n	caa <__eqsf2+0x1e>
     cbc:	2001      	movs	r0, #1
     cbe:	2d00      	cmp	r5, #0
     cc0:	d1f6      	bne.n	cb0 <__eqsf2+0x24>
     cc2:	2001      	movs	r0, #1
     cc4:	4293      	cmp	r3, r2
     cc6:	d1f3      	bne.n	cb0 <__eqsf2+0x24>
     cc8:	42ac      	cmp	r4, r5
     cca:	d1f1      	bne.n	cb0 <__eqsf2+0x24>
     ccc:	428e      	cmp	r6, r1
     cce:	d005      	beq.n	cdc <__eqsf2+0x50>
     cd0:	2b00      	cmp	r3, #0
     cd2:	d1ed      	bne.n	cb0 <__eqsf2+0x24>
     cd4:	1c20      	adds	r0, r4, #0
     cd6:	1e44      	subs	r4, r0, #1
     cd8:	41a0      	sbcs	r0, r4
     cda:	e7e9      	b.n	cb0 <__eqsf2+0x24>
     cdc:	2000      	movs	r0, #0
     cde:	e7e7      	b.n	cb0 <__eqsf2+0x24>

00000ce0 <__gesf2>:
__gtsf2():
     ce0:	024a      	lsls	r2, r1, #9
     ce2:	0243      	lsls	r3, r0, #9
     ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ce6:	0a5c      	lsrs	r4, r3, #9
     ce8:	0a55      	lsrs	r5, r2, #9
     cea:	0043      	lsls	r3, r0, #1
     cec:	004a      	lsls	r2, r1, #1
     cee:	0e1b      	lsrs	r3, r3, #24
     cf0:	0fc6      	lsrs	r6, r0, #31
     cf2:	0e12      	lsrs	r2, r2, #24
     cf4:	0fc9      	lsrs	r1, r1, #31
     cf6:	2bff      	cmp	r3, #255	; 0xff
     cf8:	d031      	beq.n	d5e <__gesf2+0x7e>
     cfa:	2aff      	cmp	r2, #255	; 0xff
     cfc:	d034      	beq.n	d68 <__gesf2+0x88>
     cfe:	2b00      	cmp	r3, #0
     d00:	d116      	bne.n	d30 <__gesf2+0x50>
     d02:	4260      	negs	r0, r4
     d04:	4160      	adcs	r0, r4
     d06:	4684      	mov	ip, r0
     d08:	2a00      	cmp	r2, #0
     d0a:	d014      	beq.n	d36 <__gesf2+0x56>
     d0c:	2800      	cmp	r0, #0
     d0e:	d120      	bne.n	d52 <__gesf2+0x72>
     d10:	428e      	cmp	r6, r1
     d12:	d117      	bne.n	d44 <__gesf2+0x64>
     d14:	4293      	cmp	r3, r2
     d16:	dc15      	bgt.n	d44 <__gesf2+0x64>
     d18:	db04      	blt.n	d24 <__gesf2+0x44>
     d1a:	42ac      	cmp	r4, r5
     d1c:	d812      	bhi.n	d44 <__gesf2+0x64>
     d1e:	2000      	movs	r0, #0
     d20:	42ac      	cmp	r4, r5
     d22:	d212      	bcs.n	d4a <__gesf2+0x6a>
     d24:	4270      	negs	r0, r6
     d26:	4170      	adcs	r0, r6
     d28:	4240      	negs	r0, r0
     d2a:	2301      	movs	r3, #1
     d2c:	4318      	orrs	r0, r3
     d2e:	e00c      	b.n	d4a <__gesf2+0x6a>
     d30:	2a00      	cmp	r2, #0
     d32:	d1ed      	bne.n	d10 <__gesf2+0x30>
     d34:	4694      	mov	ip, r2
     d36:	426f      	negs	r7, r5
     d38:	416f      	adcs	r7, r5
     d3a:	4660      	mov	r0, ip
     d3c:	2800      	cmp	r0, #0
     d3e:	d105      	bne.n	d4c <__gesf2+0x6c>
     d40:	2f00      	cmp	r7, #0
     d42:	d0e5      	beq.n	d10 <__gesf2+0x30>
     d44:	4270      	negs	r0, r6
     d46:	2301      	movs	r3, #1
     d48:	4318      	orrs	r0, r3
     d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d4c:	2000      	movs	r0, #0
     d4e:	2f00      	cmp	r7, #0
     d50:	d1fb      	bne.n	d4a <__gesf2+0x6a>
     d52:	4248      	negs	r0, r1
     d54:	4148      	adcs	r0, r1
     d56:	4240      	negs	r0, r0
     d58:	2301      	movs	r3, #1
     d5a:	4318      	orrs	r0, r3
     d5c:	e7f5      	b.n	d4a <__gesf2+0x6a>
     d5e:	2c00      	cmp	r4, #0
     d60:	d0cb      	beq.n	cfa <__gesf2+0x1a>
     d62:	2002      	movs	r0, #2
     d64:	4240      	negs	r0, r0
     d66:	e7f0      	b.n	d4a <__gesf2+0x6a>
     d68:	2d00      	cmp	r5, #0
     d6a:	d0c8      	beq.n	cfe <__gesf2+0x1e>
     d6c:	e7f9      	b.n	d62 <__gesf2+0x82>
     d6e:	46c0      	nop			; (mov r8, r8)

00000d70 <__lesf2>:
__lesf2():
     d70:	024a      	lsls	r2, r1, #9
     d72:	0243      	lsls	r3, r0, #9
     d74:	b5f0      	push	{r4, r5, r6, r7, lr}
     d76:	0a5c      	lsrs	r4, r3, #9
     d78:	0a55      	lsrs	r5, r2, #9
     d7a:	0043      	lsls	r3, r0, #1
     d7c:	004a      	lsls	r2, r1, #1
     d7e:	0e1b      	lsrs	r3, r3, #24
     d80:	0fc6      	lsrs	r6, r0, #31
     d82:	0e12      	lsrs	r2, r2, #24
     d84:	0fc9      	lsrs	r1, r1, #31
     d86:	2bff      	cmp	r3, #255	; 0xff
     d88:	d027      	beq.n	dda <__lesf2+0x6a>
     d8a:	2aff      	cmp	r2, #255	; 0xff
     d8c:	d029      	beq.n	de2 <__lesf2+0x72>
     d8e:	2b00      	cmp	r3, #0
     d90:	d010      	beq.n	db4 <__lesf2+0x44>
     d92:	2a00      	cmp	r2, #0
     d94:	d115      	bne.n	dc2 <__lesf2+0x52>
     d96:	4694      	mov	ip, r2
     d98:	426f      	negs	r7, r5
     d9a:	416f      	adcs	r7, r5
     d9c:	4660      	mov	r0, ip
     d9e:	2800      	cmp	r0, #0
     da0:	d015      	beq.n	dce <__lesf2+0x5e>
     da2:	2000      	movs	r0, #0
     da4:	2f00      	cmp	r7, #0
     da6:	d104      	bne.n	db2 <__lesf2+0x42>
     da8:	4248      	negs	r0, r1
     daa:	4148      	adcs	r0, r1
     dac:	4240      	negs	r0, r0
     dae:	2301      	movs	r3, #1
     db0:	4318      	orrs	r0, r3
     db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     db4:	4260      	negs	r0, r4
     db6:	4160      	adcs	r0, r4
     db8:	4684      	mov	ip, r0
     dba:	2a00      	cmp	r2, #0
     dbc:	d0ec      	beq.n	d98 <__lesf2+0x28>
     dbe:	2800      	cmp	r0, #0
     dc0:	d1f2      	bne.n	da8 <__lesf2+0x38>
     dc2:	428e      	cmp	r6, r1
     dc4:	d011      	beq.n	dea <__lesf2+0x7a>
     dc6:	4270      	negs	r0, r6
     dc8:	2301      	movs	r3, #1
     dca:	4318      	orrs	r0, r3
     dcc:	e7f1      	b.n	db2 <__lesf2+0x42>
     dce:	2f00      	cmp	r7, #0
     dd0:	d0f7      	beq.n	dc2 <__lesf2+0x52>
     dd2:	4270      	negs	r0, r6
     dd4:	2301      	movs	r3, #1
     dd6:	4318      	orrs	r0, r3
     dd8:	e7eb      	b.n	db2 <__lesf2+0x42>
     dda:	2002      	movs	r0, #2
     ddc:	2c00      	cmp	r4, #0
     dde:	d1e8      	bne.n	db2 <__lesf2+0x42>
     de0:	e7d3      	b.n	d8a <__lesf2+0x1a>
     de2:	2002      	movs	r0, #2
     de4:	2d00      	cmp	r5, #0
     de6:	d1e4      	bne.n	db2 <__lesf2+0x42>
     de8:	e7d1      	b.n	d8e <__lesf2+0x1e>
     dea:	4293      	cmp	r3, r2
     dec:	dceb      	bgt.n	dc6 <__lesf2+0x56>
     dee:	db04      	blt.n	dfa <__lesf2+0x8a>
     df0:	42ac      	cmp	r4, r5
     df2:	d8e8      	bhi.n	dc6 <__lesf2+0x56>
     df4:	2000      	movs	r0, #0
     df6:	42ac      	cmp	r4, r5
     df8:	d2db      	bcs.n	db2 <__lesf2+0x42>
     dfa:	4270      	negs	r0, r6
     dfc:	4170      	adcs	r0, r6
     dfe:	4240      	negs	r0, r0
     e00:	2301      	movs	r3, #1
     e02:	4318      	orrs	r0, r3
     e04:	e7d5      	b.n	db2 <__lesf2+0x42>
     e06:	46c0      	nop			; (mov r8, r8)

00000e08 <__aeabi_fmul>:
__aeabi_fmul():
     e08:	b5f0      	push	{r4, r5, r6, r7, lr}
     e0a:	465f      	mov	r7, fp
     e0c:	4656      	mov	r6, sl
     e0e:	464d      	mov	r5, r9
     e10:	4644      	mov	r4, r8
     e12:	b4f0      	push	{r4, r5, r6, r7}
     e14:	0244      	lsls	r4, r0, #9
     e16:	0046      	lsls	r6, r0, #1
     e18:	b083      	sub	sp, #12
     e1a:	1c0f      	adds	r7, r1, #0
     e1c:	0a64      	lsrs	r4, r4, #9
     e1e:	0e36      	lsrs	r6, r6, #24
     e20:	0fc5      	lsrs	r5, r0, #31
     e22:	2e00      	cmp	r6, #0
     e24:	d041      	beq.n	eaa <__aeabi_fmul+0xa2>
     e26:	2eff      	cmp	r6, #255	; 0xff
     e28:	d022      	beq.n	e70 <__aeabi_fmul+0x68>
     e2a:	2380      	movs	r3, #128	; 0x80
     e2c:	041b      	lsls	r3, r3, #16
     e2e:	2000      	movs	r0, #0
     e30:	431c      	orrs	r4, r3
     e32:	00e4      	lsls	r4, r4, #3
     e34:	3e7f      	subs	r6, #127	; 0x7f
     e36:	4682      	mov	sl, r0
     e38:	4680      	mov	r8, r0
     e3a:	1c39      	adds	r1, r7, #0
     e3c:	004b      	lsls	r3, r1, #1
     e3e:	027f      	lsls	r7, r7, #9
     e40:	0fc9      	lsrs	r1, r1, #31
     e42:	0a7f      	lsrs	r7, r7, #9
     e44:	0e1b      	lsrs	r3, r3, #24
     e46:	468b      	mov	fp, r1
     e48:	d03b      	beq.n	ec2 <__aeabi_fmul+0xba>
     e4a:	2bff      	cmp	r3, #255	; 0xff
     e4c:	d034      	beq.n	eb8 <__aeabi_fmul+0xb0>
     e4e:	2280      	movs	r2, #128	; 0x80
     e50:	0412      	lsls	r2, r2, #16
     e52:	4317      	orrs	r7, r2
     e54:	00ff      	lsls	r7, r7, #3
     e56:	3b7f      	subs	r3, #127	; 0x7f
     e58:	2100      	movs	r1, #0
     e5a:	465a      	mov	r2, fp
     e5c:	406a      	eors	r2, r5
     e5e:	9201      	str	r2, [sp, #4]
     e60:	4652      	mov	r2, sl
     e62:	430a      	orrs	r2, r1
     e64:	2a0f      	cmp	r2, #15
     e66:	d863      	bhi.n	f30 <__aeabi_fmul+0x128>
     e68:	487a      	ldr	r0, [pc, #488]	; (1054 <__aeabi_fmul+0x24c>)
     e6a:	0092      	lsls	r2, r2, #2
     e6c:	5882      	ldr	r2, [r0, r2]
     e6e:	4697      	mov	pc, r2
     e70:	2c00      	cmp	r4, #0
     e72:	d13f      	bne.n	ef4 <__aeabi_fmul+0xec>
     e74:	2208      	movs	r2, #8
     e76:	2302      	movs	r3, #2
     e78:	4692      	mov	sl, r2
     e7a:	4698      	mov	r8, r3
     e7c:	e7dd      	b.n	e3a <__aeabi_fmul+0x32>
     e7e:	9501      	str	r5, [sp, #4]
     e80:	4640      	mov	r0, r8
     e82:	2802      	cmp	r0, #2
     e84:	d12a      	bne.n	edc <__aeabi_fmul+0xd4>
     e86:	9a01      	ldr	r2, [sp, #4]
     e88:	2501      	movs	r5, #1
     e8a:	4015      	ands	r5, r2
     e8c:	23ff      	movs	r3, #255	; 0xff
     e8e:	2400      	movs	r4, #0
     e90:	0264      	lsls	r4, r4, #9
     e92:	05db      	lsls	r3, r3, #23
     e94:	0a60      	lsrs	r0, r4, #9
     e96:	07ed      	lsls	r5, r5, #31
     e98:	4318      	orrs	r0, r3
     e9a:	4328      	orrs	r0, r5
     e9c:	b003      	add	sp, #12
     e9e:	bc3c      	pop	{r2, r3, r4, r5}
     ea0:	4690      	mov	r8, r2
     ea2:	4699      	mov	r9, r3
     ea4:	46a2      	mov	sl, r4
     ea6:	46ab      	mov	fp, r5
     ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     eaa:	2c00      	cmp	r4, #0
     eac:	d127      	bne.n	efe <__aeabi_fmul+0xf6>
     eae:	2004      	movs	r0, #4
     eb0:	2201      	movs	r2, #1
     eb2:	4682      	mov	sl, r0
     eb4:	4690      	mov	r8, r2
     eb6:	e7c0      	b.n	e3a <__aeabi_fmul+0x32>
     eb8:	1c39      	adds	r1, r7, #0
     eba:	1e4a      	subs	r2, r1, #1
     ebc:	4191      	sbcs	r1, r2
     ebe:	3102      	adds	r1, #2
     ec0:	e7cb      	b.n	e5a <__aeabi_fmul+0x52>
     ec2:	2101      	movs	r1, #1
     ec4:	2f00      	cmp	r7, #0
     ec6:	d0c8      	beq.n	e5a <__aeabi_fmul+0x52>
     ec8:	1c38      	adds	r0, r7, #0
     eca:	f002 f9a9 	bl	3220 <__clzsi2>
     ece:	1f43      	subs	r3, r0, #5
     ed0:	409f      	lsls	r7, r3
     ed2:	2376      	movs	r3, #118	; 0x76
     ed4:	425b      	negs	r3, r3
     ed6:	1a1b      	subs	r3, r3, r0
     ed8:	2100      	movs	r1, #0
     eda:	e7be      	b.n	e5a <__aeabi_fmul+0x52>
     edc:	2803      	cmp	r0, #3
     ede:	d100      	bne.n	ee2 <__aeabi_fmul+0xda>
     ee0:	e0ae      	b.n	1040 <__aeabi_fmul+0x238>
     ee2:	2801      	cmp	r0, #1
     ee4:	d14f      	bne.n	f86 <__aeabi_fmul+0x17e>
     ee6:	9801      	ldr	r0, [sp, #4]
     ee8:	4642      	mov	r2, r8
     eea:	4010      	ands	r0, r2
     eec:	b2c5      	uxtb	r5, r0
     eee:	2300      	movs	r3, #0
     ef0:	2400      	movs	r4, #0
     ef2:	e7cd      	b.n	e90 <__aeabi_fmul+0x88>
     ef4:	230c      	movs	r3, #12
     ef6:	2003      	movs	r0, #3
     ef8:	469a      	mov	sl, r3
     efa:	4680      	mov	r8, r0
     efc:	e79d      	b.n	e3a <__aeabi_fmul+0x32>
     efe:	1c20      	adds	r0, r4, #0
     f00:	f002 f98e 	bl	3220 <__clzsi2>
     f04:	2676      	movs	r6, #118	; 0x76
     f06:	1f43      	subs	r3, r0, #5
     f08:	409c      	lsls	r4, r3
     f0a:	4276      	negs	r6, r6
     f0c:	2300      	movs	r3, #0
     f0e:	1a36      	subs	r6, r6, r0
     f10:	469a      	mov	sl, r3
     f12:	4698      	mov	r8, r3
     f14:	e791      	b.n	e3a <__aeabi_fmul+0x32>
     f16:	2480      	movs	r4, #128	; 0x80
     f18:	2500      	movs	r5, #0
     f1a:	03e4      	lsls	r4, r4, #15
     f1c:	23ff      	movs	r3, #255	; 0xff
     f1e:	e7b7      	b.n	e90 <__aeabi_fmul+0x88>
     f20:	465b      	mov	r3, fp
     f22:	1c3c      	adds	r4, r7, #0
     f24:	9301      	str	r3, [sp, #4]
     f26:	4688      	mov	r8, r1
     f28:	e7aa      	b.n	e80 <__aeabi_fmul+0x78>
     f2a:	1c3c      	adds	r4, r7, #0
     f2c:	4688      	mov	r8, r1
     f2e:	e7a7      	b.n	e80 <__aeabi_fmul+0x78>
     f30:	0c25      	lsrs	r5, r4, #16
     f32:	0424      	lsls	r4, r4, #16
     f34:	0c3a      	lsrs	r2, r7, #16
     f36:	0c24      	lsrs	r4, r4, #16
     f38:	043f      	lsls	r7, r7, #16
     f3a:	18f6      	adds	r6, r6, r3
     f3c:	0c3f      	lsrs	r7, r7, #16
     f3e:	1c21      	adds	r1, r4, #0
     f40:	1c23      	adds	r3, r4, #0
     f42:	4379      	muls	r1, r7
     f44:	4353      	muls	r3, r2
     f46:	436f      	muls	r7, r5
     f48:	4355      	muls	r5, r2
     f4a:	18fb      	adds	r3, r7, r3
     f4c:	0c0a      	lsrs	r2, r1, #16
     f4e:	189b      	adds	r3, r3, r2
     f50:	46b1      	mov	r9, r6
     f52:	429f      	cmp	r7, r3
     f54:	d902      	bls.n	f5c <__aeabi_fmul+0x154>
     f56:	2280      	movs	r2, #128	; 0x80
     f58:	0252      	lsls	r2, r2, #9
     f5a:	18ad      	adds	r5, r5, r2
     f5c:	0409      	lsls	r1, r1, #16
     f5e:	041a      	lsls	r2, r3, #16
     f60:	0c09      	lsrs	r1, r1, #16
     f62:	1852      	adds	r2, r2, r1
     f64:	0194      	lsls	r4, r2, #6
     f66:	0c1b      	lsrs	r3, r3, #16
     f68:	1e61      	subs	r1, r4, #1
     f6a:	418c      	sbcs	r4, r1
     f6c:	0e92      	lsrs	r2, r2, #26
     f6e:	18ed      	adds	r5, r5, r3
     f70:	4314      	orrs	r4, r2
     f72:	01ad      	lsls	r5, r5, #6
     f74:	432c      	orrs	r4, r5
     f76:	0123      	lsls	r3, r4, #4
     f78:	d505      	bpl.n	f86 <__aeabi_fmul+0x17e>
     f7a:	2201      	movs	r2, #1
     f7c:	0863      	lsrs	r3, r4, #1
     f7e:	2001      	movs	r0, #1
     f80:	4014      	ands	r4, r2
     f82:	4481      	add	r9, r0
     f84:	431c      	orrs	r4, r3
     f86:	464b      	mov	r3, r9
     f88:	337f      	adds	r3, #127	; 0x7f
     f8a:	2b00      	cmp	r3, #0
     f8c:	dd2d      	ble.n	fea <__aeabi_fmul+0x1e2>
     f8e:	0760      	lsls	r0, r4, #29
     f90:	d004      	beq.n	f9c <__aeabi_fmul+0x194>
     f92:	220f      	movs	r2, #15
     f94:	4022      	ands	r2, r4
     f96:	2a04      	cmp	r2, #4
     f98:	d000      	beq.n	f9c <__aeabi_fmul+0x194>
     f9a:	3404      	adds	r4, #4
     f9c:	0122      	lsls	r2, r4, #4
     f9e:	d503      	bpl.n	fa8 <__aeabi_fmul+0x1a0>
     fa0:	4b2d      	ldr	r3, [pc, #180]	; (1058 <__aeabi_fmul+0x250>)
     fa2:	401c      	ands	r4, r3
     fa4:	464b      	mov	r3, r9
     fa6:	3380      	adds	r3, #128	; 0x80
     fa8:	2bfe      	cmp	r3, #254	; 0xfe
     faa:	dd17      	ble.n	fdc <__aeabi_fmul+0x1d4>
     fac:	9b01      	ldr	r3, [sp, #4]
     fae:	2501      	movs	r5, #1
     fb0:	401d      	ands	r5, r3
     fb2:	2400      	movs	r4, #0
     fb4:	23ff      	movs	r3, #255	; 0xff
     fb6:	e76b      	b.n	e90 <__aeabi_fmul+0x88>
     fb8:	2080      	movs	r0, #128	; 0x80
     fba:	03c0      	lsls	r0, r0, #15
     fbc:	4204      	tst	r4, r0
     fbe:	d008      	beq.n	fd2 <__aeabi_fmul+0x1ca>
     fc0:	4207      	tst	r7, r0
     fc2:	d106      	bne.n	fd2 <__aeabi_fmul+0x1ca>
     fc4:	1c04      	adds	r4, r0, #0
     fc6:	433c      	orrs	r4, r7
     fc8:	0264      	lsls	r4, r4, #9
     fca:	0a64      	lsrs	r4, r4, #9
     fcc:	465d      	mov	r5, fp
     fce:	23ff      	movs	r3, #255	; 0xff
     fd0:	e75e      	b.n	e90 <__aeabi_fmul+0x88>
     fd2:	4304      	orrs	r4, r0
     fd4:	0264      	lsls	r4, r4, #9
     fd6:	0a64      	lsrs	r4, r4, #9
     fd8:	23ff      	movs	r3, #255	; 0xff
     fda:	e759      	b.n	e90 <__aeabi_fmul+0x88>
     fdc:	9801      	ldr	r0, [sp, #4]
     fde:	01a4      	lsls	r4, r4, #6
     fe0:	2501      	movs	r5, #1
     fe2:	0a64      	lsrs	r4, r4, #9
     fe4:	b2db      	uxtb	r3, r3
     fe6:	4005      	ands	r5, r0
     fe8:	e752      	b.n	e90 <__aeabi_fmul+0x88>
     fea:	237e      	movs	r3, #126	; 0x7e
     fec:	425b      	negs	r3, r3
     fee:	464a      	mov	r2, r9
     ff0:	1a9b      	subs	r3, r3, r2
     ff2:	2b1b      	cmp	r3, #27
     ff4:	dd05      	ble.n	1002 <__aeabi_fmul+0x1fa>
     ff6:	9b01      	ldr	r3, [sp, #4]
     ff8:	2501      	movs	r5, #1
     ffa:	401d      	ands	r5, r3
     ffc:	2400      	movs	r4, #0
     ffe:	2300      	movs	r3, #0
    1000:	e746      	b.n	e90 <__aeabi_fmul+0x88>
    1002:	1c22      	adds	r2, r4, #0
    1004:	40da      	lsrs	r2, r3
    1006:	464b      	mov	r3, r9
    1008:	339e      	adds	r3, #158	; 0x9e
    100a:	409c      	lsls	r4, r3
    100c:	1c23      	adds	r3, r4, #0
    100e:	1e5c      	subs	r4, r3, #1
    1010:	41a3      	sbcs	r3, r4
    1012:	4313      	orrs	r3, r2
    1014:	0758      	lsls	r0, r3, #29
    1016:	d004      	beq.n	1022 <__aeabi_fmul+0x21a>
    1018:	220f      	movs	r2, #15
    101a:	401a      	ands	r2, r3
    101c:	2a04      	cmp	r2, #4
    101e:	d000      	beq.n	1022 <__aeabi_fmul+0x21a>
    1020:	3304      	adds	r3, #4
    1022:	015a      	lsls	r2, r3, #5
    1024:	d505      	bpl.n	1032 <__aeabi_fmul+0x22a>
    1026:	9b01      	ldr	r3, [sp, #4]
    1028:	2501      	movs	r5, #1
    102a:	401d      	ands	r5, r3
    102c:	2400      	movs	r4, #0
    102e:	2301      	movs	r3, #1
    1030:	e72e      	b.n	e90 <__aeabi_fmul+0x88>
    1032:	9801      	ldr	r0, [sp, #4]
    1034:	019c      	lsls	r4, r3, #6
    1036:	2501      	movs	r5, #1
    1038:	0a64      	lsrs	r4, r4, #9
    103a:	4005      	ands	r5, r0
    103c:	2300      	movs	r3, #0
    103e:	e727      	b.n	e90 <__aeabi_fmul+0x88>
    1040:	2780      	movs	r7, #128	; 0x80
    1042:	03ff      	lsls	r7, r7, #15
    1044:	9b01      	ldr	r3, [sp, #4]
    1046:	433c      	orrs	r4, r7
    1048:	0264      	lsls	r4, r4, #9
    104a:	2501      	movs	r5, #1
    104c:	401d      	ands	r5, r3
    104e:	0a64      	lsrs	r4, r4, #9
    1050:	23ff      	movs	r3, #255	; 0xff
    1052:	e71d      	b.n	e90 <__aeabi_fmul+0x88>
    1054:	000061dc 	.word	0x000061dc
    1058:	f7ffffff 	.word	0xf7ffffff

0000105c <__aeabi_fsub>:
__aeabi_fsub():
    105c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    105e:	0fc2      	lsrs	r2, r0, #31
    1060:	0243      	lsls	r3, r0, #9
    1062:	0044      	lsls	r4, r0, #1
    1064:	024d      	lsls	r5, r1, #9
    1066:	0048      	lsls	r0, r1, #1
    1068:	0e24      	lsrs	r4, r4, #24
    106a:	1c16      	adds	r6, r2, #0
    106c:	099b      	lsrs	r3, r3, #6
    106e:	0e00      	lsrs	r0, r0, #24
    1070:	0fc9      	lsrs	r1, r1, #31
    1072:	09ad      	lsrs	r5, r5, #6
    1074:	28ff      	cmp	r0, #255	; 0xff
    1076:	d100      	bne.n	107a <__aeabi_fsub+0x1e>
    1078:	e083      	b.n	1182 <__aeabi_fsub+0x126>
    107a:	2701      	movs	r7, #1
    107c:	4079      	eors	r1, r7
    107e:	428a      	cmp	r2, r1
    1080:	d05c      	beq.n	113c <__aeabi_fsub+0xe0>
    1082:	1a22      	subs	r2, r4, r0
    1084:	2a00      	cmp	r2, #0
    1086:	dc00      	bgt.n	108a <__aeabi_fsub+0x2e>
    1088:	e08e      	b.n	11a8 <__aeabi_fsub+0x14c>
    108a:	2800      	cmp	r0, #0
    108c:	d11e      	bne.n	10cc <__aeabi_fsub+0x70>
    108e:	2d00      	cmp	r5, #0
    1090:	d000      	beq.n	1094 <__aeabi_fsub+0x38>
    1092:	e07a      	b.n	118a <__aeabi_fsub+0x12e>
    1094:	0758      	lsls	r0, r3, #29
    1096:	d004      	beq.n	10a2 <__aeabi_fsub+0x46>
    1098:	220f      	movs	r2, #15
    109a:	401a      	ands	r2, r3
    109c:	2a04      	cmp	r2, #4
    109e:	d000      	beq.n	10a2 <__aeabi_fsub+0x46>
    10a0:	3304      	adds	r3, #4
    10a2:	2180      	movs	r1, #128	; 0x80
    10a4:	04c9      	lsls	r1, r1, #19
    10a6:	2201      	movs	r2, #1
    10a8:	4019      	ands	r1, r3
    10aa:	4032      	ands	r2, r6
    10ac:	2900      	cmp	r1, #0
    10ae:	d03a      	beq.n	1126 <__aeabi_fsub+0xca>
    10b0:	3401      	adds	r4, #1
    10b2:	2cff      	cmp	r4, #255	; 0xff
    10b4:	d100      	bne.n	10b8 <__aeabi_fsub+0x5c>
    10b6:	e083      	b.n	11c0 <__aeabi_fsub+0x164>
    10b8:	019b      	lsls	r3, r3, #6
    10ba:	0a5b      	lsrs	r3, r3, #9
    10bc:	025b      	lsls	r3, r3, #9
    10be:	b2e4      	uxtb	r4, r4
    10c0:	05e4      	lsls	r4, r4, #23
    10c2:	0a58      	lsrs	r0, r3, #9
    10c4:	07d2      	lsls	r2, r2, #31
    10c6:	4320      	orrs	r0, r4
    10c8:	4310      	orrs	r0, r2
    10ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    10cc:	2cff      	cmp	r4, #255	; 0xff
    10ce:	d0e1      	beq.n	1094 <__aeabi_fsub+0x38>
    10d0:	2180      	movs	r1, #128	; 0x80
    10d2:	04c9      	lsls	r1, r1, #19
    10d4:	430d      	orrs	r5, r1
    10d6:	2a1b      	cmp	r2, #27
    10d8:	dd00      	ble.n	10dc <__aeabi_fsub+0x80>
    10da:	e131      	b.n	1340 <__aeabi_fsub+0x2e4>
    10dc:	1c29      	adds	r1, r5, #0
    10de:	2020      	movs	r0, #32
    10e0:	40d1      	lsrs	r1, r2
    10e2:	1a82      	subs	r2, r0, r2
    10e4:	4095      	lsls	r5, r2
    10e6:	1e6a      	subs	r2, r5, #1
    10e8:	4195      	sbcs	r5, r2
    10ea:	430d      	orrs	r5, r1
    10ec:	1b5b      	subs	r3, r3, r5
    10ee:	0158      	lsls	r0, r3, #5
    10f0:	d5d0      	bpl.n	1094 <__aeabi_fsub+0x38>
    10f2:	019b      	lsls	r3, r3, #6
    10f4:	099f      	lsrs	r7, r3, #6
    10f6:	1c38      	adds	r0, r7, #0
    10f8:	f002 f892 	bl	3220 <__clzsi2>
    10fc:	1f42      	subs	r2, r0, #5
    10fe:	4097      	lsls	r7, r2
    1100:	4294      	cmp	r4, r2
    1102:	dc5f      	bgt.n	11c4 <__aeabi_fsub+0x168>
    1104:	1b14      	subs	r4, r2, r4
    1106:	231f      	movs	r3, #31
    1108:	1b1b      	subs	r3, r3, r4
    110a:	1c3a      	adds	r2, r7, #0
    110c:	409f      	lsls	r7, r3
    110e:	1c61      	adds	r1, r4, #1
    1110:	1c3b      	adds	r3, r7, #0
    1112:	40ca      	lsrs	r2, r1
    1114:	1e5f      	subs	r7, r3, #1
    1116:	41bb      	sbcs	r3, r7
    1118:	4313      	orrs	r3, r2
    111a:	2400      	movs	r4, #0
    111c:	e7ba      	b.n	1094 <__aeabi_fsub+0x38>
    111e:	1e13      	subs	r3, r2, #0
    1120:	d1b8      	bne.n	1094 <__aeabi_fsub+0x38>
    1122:	2300      	movs	r3, #0
    1124:	2200      	movs	r2, #0
    1126:	08db      	lsrs	r3, r3, #3
    1128:	2cff      	cmp	r4, #255	; 0xff
    112a:	d104      	bne.n	1136 <__aeabi_fsub+0xda>
    112c:	2b00      	cmp	r3, #0
    112e:	d047      	beq.n	11c0 <__aeabi_fsub+0x164>
    1130:	2080      	movs	r0, #128	; 0x80
    1132:	03c0      	lsls	r0, r0, #15
    1134:	4303      	orrs	r3, r0
    1136:	025b      	lsls	r3, r3, #9
    1138:	0a5b      	lsrs	r3, r3, #9
    113a:	e7bf      	b.n	10bc <__aeabi_fsub+0x60>
    113c:	1a21      	subs	r1, r4, r0
    113e:	2900      	cmp	r1, #0
    1140:	dd44      	ble.n	11cc <__aeabi_fsub+0x170>
    1142:	2800      	cmp	r0, #0
    1144:	d027      	beq.n	1196 <__aeabi_fsub+0x13a>
    1146:	2cff      	cmp	r4, #255	; 0xff
    1148:	d0a4      	beq.n	1094 <__aeabi_fsub+0x38>
    114a:	2080      	movs	r0, #128	; 0x80
    114c:	04c0      	lsls	r0, r0, #19
    114e:	4305      	orrs	r5, r0
    1150:	291b      	cmp	r1, #27
    1152:	dd00      	ble.n	1156 <__aeabi_fsub+0xfa>
    1154:	e0f2      	b.n	133c <__aeabi_fsub+0x2e0>
    1156:	1c28      	adds	r0, r5, #0
    1158:	2720      	movs	r7, #32
    115a:	40c8      	lsrs	r0, r1
    115c:	1a79      	subs	r1, r7, r1
    115e:	408d      	lsls	r5, r1
    1160:	1e69      	subs	r1, r5, #1
    1162:	418d      	sbcs	r5, r1
    1164:	4305      	orrs	r5, r0
    1166:	195b      	adds	r3, r3, r5
    1168:	0159      	lsls	r1, r3, #5
    116a:	d400      	bmi.n	116e <__aeabi_fsub+0x112>
    116c:	e792      	b.n	1094 <__aeabi_fsub+0x38>
    116e:	3401      	adds	r4, #1
    1170:	2cff      	cmp	r4, #255	; 0xff
    1172:	d059      	beq.n	1228 <__aeabi_fsub+0x1cc>
    1174:	4973      	ldr	r1, [pc, #460]	; (1344 <__aeabi_fsub+0x2e8>)
    1176:	2201      	movs	r2, #1
    1178:	401a      	ands	r2, r3
    117a:	400b      	ands	r3, r1
    117c:	085b      	lsrs	r3, r3, #1
    117e:	4313      	orrs	r3, r2
    1180:	e788      	b.n	1094 <__aeabi_fsub+0x38>
    1182:	2d00      	cmp	r5, #0
    1184:	d000      	beq.n	1188 <__aeabi_fsub+0x12c>
    1186:	e77a      	b.n	107e <__aeabi_fsub+0x22>
    1188:	e777      	b.n	107a <__aeabi_fsub+0x1e>
    118a:	3a01      	subs	r2, #1
    118c:	2a00      	cmp	r2, #0
    118e:	d0ad      	beq.n	10ec <__aeabi_fsub+0x90>
    1190:	2cff      	cmp	r4, #255	; 0xff
    1192:	d1a0      	bne.n	10d6 <__aeabi_fsub+0x7a>
    1194:	e77e      	b.n	1094 <__aeabi_fsub+0x38>
    1196:	2d00      	cmp	r5, #0
    1198:	d100      	bne.n	119c <__aeabi_fsub+0x140>
    119a:	e77b      	b.n	1094 <__aeabi_fsub+0x38>
    119c:	3901      	subs	r1, #1
    119e:	2900      	cmp	r1, #0
    11a0:	d0e1      	beq.n	1166 <__aeabi_fsub+0x10a>
    11a2:	2cff      	cmp	r4, #255	; 0xff
    11a4:	d1d4      	bne.n	1150 <__aeabi_fsub+0xf4>
    11a6:	e775      	b.n	1094 <__aeabi_fsub+0x38>
    11a8:	2a00      	cmp	r2, #0
    11aa:	d11b      	bne.n	11e4 <__aeabi_fsub+0x188>
    11ac:	1c62      	adds	r2, r4, #1
    11ae:	b2d2      	uxtb	r2, r2
    11b0:	2a01      	cmp	r2, #1
    11b2:	dd4b      	ble.n	124c <__aeabi_fsub+0x1f0>
    11b4:	1b5f      	subs	r7, r3, r5
    11b6:	017a      	lsls	r2, r7, #5
    11b8:	d523      	bpl.n	1202 <__aeabi_fsub+0x1a6>
    11ba:	1aef      	subs	r7, r5, r3
    11bc:	1c0e      	adds	r6, r1, #0
    11be:	e79a      	b.n	10f6 <__aeabi_fsub+0x9a>
    11c0:	2300      	movs	r3, #0
    11c2:	e77b      	b.n	10bc <__aeabi_fsub+0x60>
    11c4:	4b5f      	ldr	r3, [pc, #380]	; (1344 <__aeabi_fsub+0x2e8>)
    11c6:	1aa4      	subs	r4, r4, r2
    11c8:	403b      	ands	r3, r7
    11ca:	e763      	b.n	1094 <__aeabi_fsub+0x38>
    11cc:	2900      	cmp	r1, #0
    11ce:	d146      	bne.n	125e <__aeabi_fsub+0x202>
    11d0:	1c61      	adds	r1, r4, #1
    11d2:	b2c8      	uxtb	r0, r1
    11d4:	2801      	cmp	r0, #1
    11d6:	dd29      	ble.n	122c <__aeabi_fsub+0x1d0>
    11d8:	29ff      	cmp	r1, #255	; 0xff
    11da:	d024      	beq.n	1226 <__aeabi_fsub+0x1ca>
    11dc:	18eb      	adds	r3, r5, r3
    11de:	085b      	lsrs	r3, r3, #1
    11e0:	1c0c      	adds	r4, r1, #0
    11e2:	e757      	b.n	1094 <__aeabi_fsub+0x38>
    11e4:	2c00      	cmp	r4, #0
    11e6:	d013      	beq.n	1210 <__aeabi_fsub+0x1b4>
    11e8:	28ff      	cmp	r0, #255	; 0xff
    11ea:	d018      	beq.n	121e <__aeabi_fsub+0x1c2>
    11ec:	2480      	movs	r4, #128	; 0x80
    11ee:	04e4      	lsls	r4, r4, #19
    11f0:	4252      	negs	r2, r2
    11f2:	4323      	orrs	r3, r4
    11f4:	2a1b      	cmp	r2, #27
    11f6:	dd4d      	ble.n	1294 <__aeabi_fsub+0x238>
    11f8:	2301      	movs	r3, #1
    11fa:	1aeb      	subs	r3, r5, r3
    11fc:	1c04      	adds	r4, r0, #0
    11fe:	1c0e      	adds	r6, r1, #0
    1200:	e775      	b.n	10ee <__aeabi_fsub+0x92>
    1202:	2f00      	cmp	r7, #0
    1204:	d000      	beq.n	1208 <__aeabi_fsub+0x1ac>
    1206:	e776      	b.n	10f6 <__aeabi_fsub+0x9a>
    1208:	2300      	movs	r3, #0
    120a:	2200      	movs	r2, #0
    120c:	2400      	movs	r4, #0
    120e:	e78a      	b.n	1126 <__aeabi_fsub+0xca>
    1210:	2b00      	cmp	r3, #0
    1212:	d03b      	beq.n	128c <__aeabi_fsub+0x230>
    1214:	43d2      	mvns	r2, r2
    1216:	2a00      	cmp	r2, #0
    1218:	d0ef      	beq.n	11fa <__aeabi_fsub+0x19e>
    121a:	28ff      	cmp	r0, #255	; 0xff
    121c:	d1ea      	bne.n	11f4 <__aeabi_fsub+0x198>
    121e:	1c2b      	adds	r3, r5, #0
    1220:	24ff      	movs	r4, #255	; 0xff
    1222:	1c0e      	adds	r6, r1, #0
    1224:	e736      	b.n	1094 <__aeabi_fsub+0x38>
    1226:	24ff      	movs	r4, #255	; 0xff
    1228:	2300      	movs	r3, #0
    122a:	e77c      	b.n	1126 <__aeabi_fsub+0xca>
    122c:	2c00      	cmp	r4, #0
    122e:	d15c      	bne.n	12ea <__aeabi_fsub+0x28e>
    1230:	2b00      	cmp	r3, #0
    1232:	d100      	bne.n	1236 <__aeabi_fsub+0x1da>
    1234:	e080      	b.n	1338 <__aeabi_fsub+0x2dc>
    1236:	2d00      	cmp	r5, #0
    1238:	d100      	bne.n	123c <__aeabi_fsub+0x1e0>
    123a:	e72b      	b.n	1094 <__aeabi_fsub+0x38>
    123c:	195b      	adds	r3, r3, r5
    123e:	0158      	lsls	r0, r3, #5
    1240:	d400      	bmi.n	1244 <__aeabi_fsub+0x1e8>
    1242:	e727      	b.n	1094 <__aeabi_fsub+0x38>
    1244:	4a3f      	ldr	r2, [pc, #252]	; (1344 <__aeabi_fsub+0x2e8>)
    1246:	2401      	movs	r4, #1
    1248:	4013      	ands	r3, r2
    124a:	e723      	b.n	1094 <__aeabi_fsub+0x38>
    124c:	2c00      	cmp	r4, #0
    124e:	d115      	bne.n	127c <__aeabi_fsub+0x220>
    1250:	2b00      	cmp	r3, #0
    1252:	d140      	bne.n	12d6 <__aeabi_fsub+0x27a>
    1254:	2d00      	cmp	r5, #0
    1256:	d063      	beq.n	1320 <__aeabi_fsub+0x2c4>
    1258:	1c2b      	adds	r3, r5, #0
    125a:	1c0e      	adds	r6, r1, #0
    125c:	e71a      	b.n	1094 <__aeabi_fsub+0x38>
    125e:	2c00      	cmp	r4, #0
    1260:	d121      	bne.n	12a6 <__aeabi_fsub+0x24a>
    1262:	2b00      	cmp	r3, #0
    1264:	d054      	beq.n	1310 <__aeabi_fsub+0x2b4>
    1266:	43c9      	mvns	r1, r1
    1268:	2900      	cmp	r1, #0
    126a:	d004      	beq.n	1276 <__aeabi_fsub+0x21a>
    126c:	28ff      	cmp	r0, #255	; 0xff
    126e:	d04c      	beq.n	130a <__aeabi_fsub+0x2ae>
    1270:	291b      	cmp	r1, #27
    1272:	dd58      	ble.n	1326 <__aeabi_fsub+0x2ca>
    1274:	2301      	movs	r3, #1
    1276:	195b      	adds	r3, r3, r5
    1278:	1c04      	adds	r4, r0, #0
    127a:	e775      	b.n	1168 <__aeabi_fsub+0x10c>
    127c:	2b00      	cmp	r3, #0
    127e:	d119      	bne.n	12b4 <__aeabi_fsub+0x258>
    1280:	2d00      	cmp	r5, #0
    1282:	d048      	beq.n	1316 <__aeabi_fsub+0x2ba>
    1284:	1c2b      	adds	r3, r5, #0
    1286:	1c0e      	adds	r6, r1, #0
    1288:	24ff      	movs	r4, #255	; 0xff
    128a:	e703      	b.n	1094 <__aeabi_fsub+0x38>
    128c:	1c2b      	adds	r3, r5, #0
    128e:	1c04      	adds	r4, r0, #0
    1290:	1c0e      	adds	r6, r1, #0
    1292:	e6ff      	b.n	1094 <__aeabi_fsub+0x38>
    1294:	1c1c      	adds	r4, r3, #0
    1296:	2620      	movs	r6, #32
    1298:	40d4      	lsrs	r4, r2
    129a:	1ab2      	subs	r2, r6, r2
    129c:	4093      	lsls	r3, r2
    129e:	1e5a      	subs	r2, r3, #1
    12a0:	4193      	sbcs	r3, r2
    12a2:	4323      	orrs	r3, r4
    12a4:	e7a9      	b.n	11fa <__aeabi_fsub+0x19e>
    12a6:	28ff      	cmp	r0, #255	; 0xff
    12a8:	d02f      	beq.n	130a <__aeabi_fsub+0x2ae>
    12aa:	2480      	movs	r4, #128	; 0x80
    12ac:	04e4      	lsls	r4, r4, #19
    12ae:	4249      	negs	r1, r1
    12b0:	4323      	orrs	r3, r4
    12b2:	e7dd      	b.n	1270 <__aeabi_fsub+0x214>
    12b4:	24ff      	movs	r4, #255	; 0xff
    12b6:	2d00      	cmp	r5, #0
    12b8:	d100      	bne.n	12bc <__aeabi_fsub+0x260>
    12ba:	e6eb      	b.n	1094 <__aeabi_fsub+0x38>
    12bc:	2280      	movs	r2, #128	; 0x80
    12be:	08db      	lsrs	r3, r3, #3
    12c0:	03d2      	lsls	r2, r2, #15
    12c2:	4213      	tst	r3, r2
    12c4:	d004      	beq.n	12d0 <__aeabi_fsub+0x274>
    12c6:	08ed      	lsrs	r5, r5, #3
    12c8:	4215      	tst	r5, r2
    12ca:	d101      	bne.n	12d0 <__aeabi_fsub+0x274>
    12cc:	1c2b      	adds	r3, r5, #0
    12ce:	1c0e      	adds	r6, r1, #0
    12d0:	00db      	lsls	r3, r3, #3
    12d2:	24ff      	movs	r4, #255	; 0xff
    12d4:	e6de      	b.n	1094 <__aeabi_fsub+0x38>
    12d6:	2d00      	cmp	r5, #0
    12d8:	d100      	bne.n	12dc <__aeabi_fsub+0x280>
    12da:	e6db      	b.n	1094 <__aeabi_fsub+0x38>
    12dc:	1b5a      	subs	r2, r3, r5
    12de:	0150      	lsls	r0, r2, #5
    12e0:	d400      	bmi.n	12e4 <__aeabi_fsub+0x288>
    12e2:	e71c      	b.n	111e <__aeabi_fsub+0xc2>
    12e4:	1aeb      	subs	r3, r5, r3
    12e6:	1c0e      	adds	r6, r1, #0
    12e8:	e6d4      	b.n	1094 <__aeabi_fsub+0x38>
    12ea:	2b00      	cmp	r3, #0
    12ec:	d00d      	beq.n	130a <__aeabi_fsub+0x2ae>
    12ee:	24ff      	movs	r4, #255	; 0xff
    12f0:	2d00      	cmp	r5, #0
    12f2:	d100      	bne.n	12f6 <__aeabi_fsub+0x29a>
    12f4:	e6ce      	b.n	1094 <__aeabi_fsub+0x38>
    12f6:	2280      	movs	r2, #128	; 0x80
    12f8:	08db      	lsrs	r3, r3, #3
    12fa:	03d2      	lsls	r2, r2, #15
    12fc:	4213      	tst	r3, r2
    12fe:	d0e7      	beq.n	12d0 <__aeabi_fsub+0x274>
    1300:	08ed      	lsrs	r5, r5, #3
    1302:	4215      	tst	r5, r2
    1304:	d1e4      	bne.n	12d0 <__aeabi_fsub+0x274>
    1306:	1c2b      	adds	r3, r5, #0
    1308:	e7e2      	b.n	12d0 <__aeabi_fsub+0x274>
    130a:	1c2b      	adds	r3, r5, #0
    130c:	24ff      	movs	r4, #255	; 0xff
    130e:	e6c1      	b.n	1094 <__aeabi_fsub+0x38>
    1310:	1c2b      	adds	r3, r5, #0
    1312:	1c04      	adds	r4, r0, #0
    1314:	e6be      	b.n	1094 <__aeabi_fsub+0x38>
    1316:	2380      	movs	r3, #128	; 0x80
    1318:	2200      	movs	r2, #0
    131a:	049b      	lsls	r3, r3, #18
    131c:	24ff      	movs	r4, #255	; 0xff
    131e:	e702      	b.n	1126 <__aeabi_fsub+0xca>
    1320:	1c23      	adds	r3, r4, #0
    1322:	2200      	movs	r2, #0
    1324:	e6ff      	b.n	1126 <__aeabi_fsub+0xca>
    1326:	1c1c      	adds	r4, r3, #0
    1328:	2720      	movs	r7, #32
    132a:	40cc      	lsrs	r4, r1
    132c:	1a79      	subs	r1, r7, r1
    132e:	408b      	lsls	r3, r1
    1330:	1e59      	subs	r1, r3, #1
    1332:	418b      	sbcs	r3, r1
    1334:	4323      	orrs	r3, r4
    1336:	e79e      	b.n	1276 <__aeabi_fsub+0x21a>
    1338:	1c2b      	adds	r3, r5, #0
    133a:	e6ab      	b.n	1094 <__aeabi_fsub+0x38>
    133c:	2501      	movs	r5, #1
    133e:	e712      	b.n	1166 <__aeabi_fsub+0x10a>
    1340:	2501      	movs	r5, #1
    1342:	e6d3      	b.n	10ec <__aeabi_fsub+0x90>
    1344:	fbffffff 	.word	0xfbffffff

00001348 <__aeabi_f2iz>:
__aeabi_f2iz():
    1348:	0243      	lsls	r3, r0, #9
    134a:	0a59      	lsrs	r1, r3, #9
    134c:	0043      	lsls	r3, r0, #1
    134e:	0fc2      	lsrs	r2, r0, #31
    1350:	0e1b      	lsrs	r3, r3, #24
    1352:	2000      	movs	r0, #0
    1354:	2b7e      	cmp	r3, #126	; 0x7e
    1356:	dd0d      	ble.n	1374 <__aeabi_f2iz+0x2c>
    1358:	2b9d      	cmp	r3, #157	; 0x9d
    135a:	dc0c      	bgt.n	1376 <__aeabi_f2iz+0x2e>
    135c:	2080      	movs	r0, #128	; 0x80
    135e:	0400      	lsls	r0, r0, #16
    1360:	4301      	orrs	r1, r0
    1362:	2b95      	cmp	r3, #149	; 0x95
    1364:	dc0a      	bgt.n	137c <__aeabi_f2iz+0x34>
    1366:	2096      	movs	r0, #150	; 0x96
    1368:	1ac3      	subs	r3, r0, r3
    136a:	40d9      	lsrs	r1, r3
    136c:	4248      	negs	r0, r1
    136e:	2a00      	cmp	r2, #0
    1370:	d100      	bne.n	1374 <__aeabi_f2iz+0x2c>
    1372:	1c08      	adds	r0, r1, #0
    1374:	4770      	bx	lr
    1376:	4b03      	ldr	r3, [pc, #12]	; (1384 <__aeabi_f2iz+0x3c>)
    1378:	18d0      	adds	r0, r2, r3
    137a:	e7fb      	b.n	1374 <__aeabi_f2iz+0x2c>
    137c:	3b96      	subs	r3, #150	; 0x96
    137e:	4099      	lsls	r1, r3
    1380:	e7f4      	b.n	136c <__aeabi_f2iz+0x24>
    1382:	46c0      	nop			; (mov r8, r8)
    1384:	7fffffff 	.word	0x7fffffff

00001388 <__aeabi_i2f>:
__aeabi_i2f():
    1388:	b570      	push	{r4, r5, r6, lr}
    138a:	1e04      	subs	r4, r0, #0
    138c:	d03c      	beq.n	1408 <__aeabi_i2f+0x80>
    138e:	0fc6      	lsrs	r6, r0, #31
    1390:	d000      	beq.n	1394 <__aeabi_i2f+0xc>
    1392:	4244      	negs	r4, r0
    1394:	1c20      	adds	r0, r4, #0
    1396:	f001 ff43 	bl	3220 <__clzsi2>
    139a:	239e      	movs	r3, #158	; 0x9e
    139c:	1c25      	adds	r5, r4, #0
    139e:	1a1b      	subs	r3, r3, r0
    13a0:	2b96      	cmp	r3, #150	; 0x96
    13a2:	dc0c      	bgt.n	13be <__aeabi_i2f+0x36>
    13a4:	3808      	subs	r0, #8
    13a6:	4084      	lsls	r4, r0
    13a8:	0264      	lsls	r4, r4, #9
    13aa:	0a64      	lsrs	r4, r4, #9
    13ac:	b2db      	uxtb	r3, r3
    13ae:	1c32      	adds	r2, r6, #0
    13b0:	0264      	lsls	r4, r4, #9
    13b2:	05db      	lsls	r3, r3, #23
    13b4:	0a60      	lsrs	r0, r4, #9
    13b6:	07d2      	lsls	r2, r2, #31
    13b8:	4318      	orrs	r0, r3
    13ba:	4310      	orrs	r0, r2
    13bc:	bd70      	pop	{r4, r5, r6, pc}
    13be:	2b99      	cmp	r3, #153	; 0x99
    13c0:	dd0a      	ble.n	13d8 <__aeabi_i2f+0x50>
    13c2:	2205      	movs	r2, #5
    13c4:	1a12      	subs	r2, r2, r0
    13c6:	1c21      	adds	r1, r4, #0
    13c8:	40d1      	lsrs	r1, r2
    13ca:	1c0a      	adds	r2, r1, #0
    13cc:	1c01      	adds	r1, r0, #0
    13ce:	311b      	adds	r1, #27
    13d0:	408d      	lsls	r5, r1
    13d2:	1e69      	subs	r1, r5, #1
    13d4:	418d      	sbcs	r5, r1
    13d6:	4315      	orrs	r5, r2
    13d8:	2805      	cmp	r0, #5
    13da:	dd01      	ble.n	13e0 <__aeabi_i2f+0x58>
    13dc:	1f42      	subs	r2, r0, #5
    13de:	4095      	lsls	r5, r2
    13e0:	4c16      	ldr	r4, [pc, #88]	; (143c <__aeabi_i2f+0xb4>)
    13e2:	402c      	ands	r4, r5
    13e4:	076a      	lsls	r2, r5, #29
    13e6:	d004      	beq.n	13f2 <__aeabi_i2f+0x6a>
    13e8:	220f      	movs	r2, #15
    13ea:	4015      	ands	r5, r2
    13ec:	2d04      	cmp	r5, #4
    13ee:	d000      	beq.n	13f2 <__aeabi_i2f+0x6a>
    13f0:	3404      	adds	r4, #4
    13f2:	0161      	lsls	r1, r4, #5
    13f4:	d50c      	bpl.n	1410 <__aeabi_i2f+0x88>
    13f6:	239f      	movs	r3, #159	; 0x9f
    13f8:	1a18      	subs	r0, r3, r0
    13fa:	28ff      	cmp	r0, #255	; 0xff
    13fc:	d01a      	beq.n	1434 <__aeabi_i2f+0xac>
    13fe:	01a4      	lsls	r4, r4, #6
    1400:	0a64      	lsrs	r4, r4, #9
    1402:	b2c3      	uxtb	r3, r0
    1404:	1c32      	adds	r2, r6, #0
    1406:	e7d3      	b.n	13b0 <__aeabi_i2f+0x28>
    1408:	2200      	movs	r2, #0
    140a:	2300      	movs	r3, #0
    140c:	2400      	movs	r4, #0
    140e:	e7cf      	b.n	13b0 <__aeabi_i2f+0x28>
    1410:	08e4      	lsrs	r4, r4, #3
    1412:	2bff      	cmp	r3, #255	; 0xff
    1414:	d004      	beq.n	1420 <__aeabi_i2f+0x98>
    1416:	0264      	lsls	r4, r4, #9
    1418:	0a64      	lsrs	r4, r4, #9
    141a:	b2db      	uxtb	r3, r3
    141c:	1c32      	adds	r2, r6, #0
    141e:	e7c7      	b.n	13b0 <__aeabi_i2f+0x28>
    1420:	2c00      	cmp	r4, #0
    1422:	d004      	beq.n	142e <__aeabi_i2f+0xa6>
    1424:	2080      	movs	r0, #128	; 0x80
    1426:	03c0      	lsls	r0, r0, #15
    1428:	4304      	orrs	r4, r0
    142a:	0264      	lsls	r4, r4, #9
    142c:	0a64      	lsrs	r4, r4, #9
    142e:	1c32      	adds	r2, r6, #0
    1430:	23ff      	movs	r3, #255	; 0xff
    1432:	e7bd      	b.n	13b0 <__aeabi_i2f+0x28>
    1434:	1c32      	adds	r2, r6, #0
    1436:	23ff      	movs	r3, #255	; 0xff
    1438:	2400      	movs	r4, #0
    143a:	e7b9      	b.n	13b0 <__aeabi_i2f+0x28>
    143c:	fbffffff 	.word	0xfbffffff

00001440 <__aeabi_ui2f>:
__aeabi_ui2f():
    1440:	b510      	push	{r4, lr}
    1442:	1e04      	subs	r4, r0, #0
    1444:	d033      	beq.n	14ae <__aeabi_ui2f+0x6e>
    1446:	f001 feeb 	bl	3220 <__clzsi2>
    144a:	239e      	movs	r3, #158	; 0x9e
    144c:	1a1b      	subs	r3, r3, r0
    144e:	2b96      	cmp	r3, #150	; 0x96
    1450:	dc09      	bgt.n	1466 <__aeabi_ui2f+0x26>
    1452:	3808      	subs	r0, #8
    1454:	4084      	lsls	r4, r0
    1456:	0264      	lsls	r4, r4, #9
    1458:	0a64      	lsrs	r4, r4, #9
    145a:	b2db      	uxtb	r3, r3
    145c:	0264      	lsls	r4, r4, #9
    145e:	05db      	lsls	r3, r3, #23
    1460:	0a60      	lsrs	r0, r4, #9
    1462:	4318      	orrs	r0, r3
    1464:	bd10      	pop	{r4, pc}
    1466:	2b99      	cmp	r3, #153	; 0x99
    1468:	dd0a      	ble.n	1480 <__aeabi_ui2f+0x40>
    146a:	2205      	movs	r2, #5
    146c:	1a12      	subs	r2, r2, r0
    146e:	1c21      	adds	r1, r4, #0
    1470:	40d1      	lsrs	r1, r2
    1472:	1c0a      	adds	r2, r1, #0
    1474:	1c01      	adds	r1, r0, #0
    1476:	311b      	adds	r1, #27
    1478:	408c      	lsls	r4, r1
    147a:	1e61      	subs	r1, r4, #1
    147c:	418c      	sbcs	r4, r1
    147e:	4314      	orrs	r4, r2
    1480:	2805      	cmp	r0, #5
    1482:	dd01      	ble.n	1488 <__aeabi_ui2f+0x48>
    1484:	1f42      	subs	r2, r0, #5
    1486:	4094      	lsls	r4, r2
    1488:	4a14      	ldr	r2, [pc, #80]	; (14dc <__aeabi_ui2f+0x9c>)
    148a:	4022      	ands	r2, r4
    148c:	0761      	lsls	r1, r4, #29
    148e:	d004      	beq.n	149a <__aeabi_ui2f+0x5a>
    1490:	210f      	movs	r1, #15
    1492:	400c      	ands	r4, r1
    1494:	2c04      	cmp	r4, #4
    1496:	d000      	beq.n	149a <__aeabi_ui2f+0x5a>
    1498:	3204      	adds	r2, #4
    149a:	0151      	lsls	r1, r2, #5
    149c:	d50a      	bpl.n	14b4 <__aeabi_ui2f+0x74>
    149e:	239f      	movs	r3, #159	; 0x9f
    14a0:	1a18      	subs	r0, r3, r0
    14a2:	28ff      	cmp	r0, #255	; 0xff
    14a4:	d016      	beq.n	14d4 <__aeabi_ui2f+0x94>
    14a6:	0194      	lsls	r4, r2, #6
    14a8:	0a64      	lsrs	r4, r4, #9
    14aa:	b2c3      	uxtb	r3, r0
    14ac:	e7d6      	b.n	145c <__aeabi_ui2f+0x1c>
    14ae:	2300      	movs	r3, #0
    14b0:	2400      	movs	r4, #0
    14b2:	e7d3      	b.n	145c <__aeabi_ui2f+0x1c>
    14b4:	08d2      	lsrs	r2, r2, #3
    14b6:	2bff      	cmp	r3, #255	; 0xff
    14b8:	d003      	beq.n	14c2 <__aeabi_ui2f+0x82>
    14ba:	0254      	lsls	r4, r2, #9
    14bc:	0a64      	lsrs	r4, r4, #9
    14be:	b2db      	uxtb	r3, r3
    14c0:	e7cc      	b.n	145c <__aeabi_ui2f+0x1c>
    14c2:	2a00      	cmp	r2, #0
    14c4:	d006      	beq.n	14d4 <__aeabi_ui2f+0x94>
    14c6:	2480      	movs	r4, #128	; 0x80
    14c8:	03e4      	lsls	r4, r4, #15
    14ca:	4314      	orrs	r4, r2
    14cc:	0264      	lsls	r4, r4, #9
    14ce:	0a64      	lsrs	r4, r4, #9
    14d0:	23ff      	movs	r3, #255	; 0xff
    14d2:	e7c3      	b.n	145c <__aeabi_ui2f+0x1c>
    14d4:	23ff      	movs	r3, #255	; 0xff
    14d6:	2400      	movs	r4, #0
    14d8:	e7c0      	b.n	145c <__aeabi_ui2f+0x1c>
    14da:	46c0      	nop			; (mov r8, r8)
    14dc:	fbffffff 	.word	0xfbffffff

000014e0 <__aeabi_dadd>:
__aeabi_dadd():
    14e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14e2:	465f      	mov	r7, fp
    14e4:	4656      	mov	r6, sl
    14e6:	4644      	mov	r4, r8
    14e8:	464d      	mov	r5, r9
    14ea:	b4f0      	push	{r4, r5, r6, r7}
    14ec:	030c      	lsls	r4, r1, #12
    14ee:	004d      	lsls	r5, r1, #1
    14f0:	0fce      	lsrs	r6, r1, #31
    14f2:	0a61      	lsrs	r1, r4, #9
    14f4:	0f44      	lsrs	r4, r0, #29
    14f6:	4321      	orrs	r1, r4
    14f8:	00c4      	lsls	r4, r0, #3
    14fa:	0318      	lsls	r0, r3, #12
    14fc:	4680      	mov	r8, r0
    14fe:	0058      	lsls	r0, r3, #1
    1500:	0d40      	lsrs	r0, r0, #21
    1502:	4682      	mov	sl, r0
    1504:	0fd8      	lsrs	r0, r3, #31
    1506:	4684      	mov	ip, r0
    1508:	4640      	mov	r0, r8
    150a:	0a40      	lsrs	r0, r0, #9
    150c:	0f53      	lsrs	r3, r2, #29
    150e:	4303      	orrs	r3, r0
    1510:	00d0      	lsls	r0, r2, #3
    1512:	0d6d      	lsrs	r5, r5, #21
    1514:	1c37      	adds	r7, r6, #0
    1516:	4683      	mov	fp, r0
    1518:	4652      	mov	r2, sl
    151a:	4566      	cmp	r6, ip
    151c:	d100      	bne.n	1520 <__aeabi_dadd+0x40>
    151e:	e0a4      	b.n	166a <__aeabi_dadd+0x18a>
    1520:	1aaf      	subs	r7, r5, r2
    1522:	2f00      	cmp	r7, #0
    1524:	dc00      	bgt.n	1528 <__aeabi_dadd+0x48>
    1526:	e109      	b.n	173c <__aeabi_dadd+0x25c>
    1528:	2a00      	cmp	r2, #0
    152a:	d13b      	bne.n	15a4 <__aeabi_dadd+0xc4>
    152c:	4318      	orrs	r0, r3
    152e:	d000      	beq.n	1532 <__aeabi_dadd+0x52>
    1530:	e0ea      	b.n	1708 <__aeabi_dadd+0x228>
    1532:	0763      	lsls	r3, r4, #29
    1534:	d100      	bne.n	1538 <__aeabi_dadd+0x58>
    1536:	e087      	b.n	1648 <__aeabi_dadd+0x168>
    1538:	230f      	movs	r3, #15
    153a:	4023      	ands	r3, r4
    153c:	2b04      	cmp	r3, #4
    153e:	d100      	bne.n	1542 <__aeabi_dadd+0x62>
    1540:	e082      	b.n	1648 <__aeabi_dadd+0x168>
    1542:	1d22      	adds	r2, r4, #4
    1544:	42a2      	cmp	r2, r4
    1546:	41a4      	sbcs	r4, r4
    1548:	4264      	negs	r4, r4
    154a:	2380      	movs	r3, #128	; 0x80
    154c:	1909      	adds	r1, r1, r4
    154e:	041b      	lsls	r3, r3, #16
    1550:	400b      	ands	r3, r1
    1552:	1c37      	adds	r7, r6, #0
    1554:	1c14      	adds	r4, r2, #0
    1556:	2b00      	cmp	r3, #0
    1558:	d100      	bne.n	155c <__aeabi_dadd+0x7c>
    155a:	e07c      	b.n	1656 <__aeabi_dadd+0x176>
    155c:	4bce      	ldr	r3, [pc, #824]	; (1898 <__aeabi_dadd+0x3b8>)
    155e:	3501      	adds	r5, #1
    1560:	429d      	cmp	r5, r3
    1562:	d100      	bne.n	1566 <__aeabi_dadd+0x86>
    1564:	e105      	b.n	1772 <__aeabi_dadd+0x292>
    1566:	4bcd      	ldr	r3, [pc, #820]	; (189c <__aeabi_dadd+0x3bc>)
    1568:	08e4      	lsrs	r4, r4, #3
    156a:	4019      	ands	r1, r3
    156c:	0748      	lsls	r0, r1, #29
    156e:	0249      	lsls	r1, r1, #9
    1570:	4304      	orrs	r4, r0
    1572:	0b0b      	lsrs	r3, r1, #12
    1574:	2000      	movs	r0, #0
    1576:	2100      	movs	r1, #0
    1578:	031b      	lsls	r3, r3, #12
    157a:	0b1a      	lsrs	r2, r3, #12
    157c:	0d0b      	lsrs	r3, r1, #20
    157e:	056d      	lsls	r5, r5, #21
    1580:	051b      	lsls	r3, r3, #20
    1582:	4313      	orrs	r3, r2
    1584:	086a      	lsrs	r2, r5, #1
    1586:	4dc6      	ldr	r5, [pc, #792]	; (18a0 <__aeabi_dadd+0x3c0>)
    1588:	07ff      	lsls	r7, r7, #31
    158a:	401d      	ands	r5, r3
    158c:	4315      	orrs	r5, r2
    158e:	006d      	lsls	r5, r5, #1
    1590:	086d      	lsrs	r5, r5, #1
    1592:	1c29      	adds	r1, r5, #0
    1594:	4339      	orrs	r1, r7
    1596:	1c20      	adds	r0, r4, #0
    1598:	bc3c      	pop	{r2, r3, r4, r5}
    159a:	4690      	mov	r8, r2
    159c:	4699      	mov	r9, r3
    159e:	46a2      	mov	sl, r4
    15a0:	46ab      	mov	fp, r5
    15a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    15a4:	48bc      	ldr	r0, [pc, #752]	; (1898 <__aeabi_dadd+0x3b8>)
    15a6:	4285      	cmp	r5, r0
    15a8:	d0c3      	beq.n	1532 <__aeabi_dadd+0x52>
    15aa:	2080      	movs	r0, #128	; 0x80
    15ac:	0400      	lsls	r0, r0, #16
    15ae:	4303      	orrs	r3, r0
    15b0:	2f38      	cmp	r7, #56	; 0x38
    15b2:	dd00      	ble.n	15b6 <__aeabi_dadd+0xd6>
    15b4:	e0f0      	b.n	1798 <__aeabi_dadd+0x2b8>
    15b6:	2f1f      	cmp	r7, #31
    15b8:	dd00      	ble.n	15bc <__aeabi_dadd+0xdc>
    15ba:	e124      	b.n	1806 <__aeabi_dadd+0x326>
    15bc:	2020      	movs	r0, #32
    15be:	1bc0      	subs	r0, r0, r7
    15c0:	1c1a      	adds	r2, r3, #0
    15c2:	4681      	mov	r9, r0
    15c4:	4082      	lsls	r2, r0
    15c6:	4658      	mov	r0, fp
    15c8:	40f8      	lsrs	r0, r7
    15ca:	4302      	orrs	r2, r0
    15cc:	4694      	mov	ip, r2
    15ce:	4658      	mov	r0, fp
    15d0:	464a      	mov	r2, r9
    15d2:	4090      	lsls	r0, r2
    15d4:	1e42      	subs	r2, r0, #1
    15d6:	4190      	sbcs	r0, r2
    15d8:	40fb      	lsrs	r3, r7
    15da:	4662      	mov	r2, ip
    15dc:	4302      	orrs	r2, r0
    15de:	1c1f      	adds	r7, r3, #0
    15e0:	1aa2      	subs	r2, r4, r2
    15e2:	4294      	cmp	r4, r2
    15e4:	41a4      	sbcs	r4, r4
    15e6:	4264      	negs	r4, r4
    15e8:	1bc9      	subs	r1, r1, r7
    15ea:	1b09      	subs	r1, r1, r4
    15ec:	1c14      	adds	r4, r2, #0
    15ee:	020b      	lsls	r3, r1, #8
    15f0:	d59f      	bpl.n	1532 <__aeabi_dadd+0x52>
    15f2:	0249      	lsls	r1, r1, #9
    15f4:	0a4f      	lsrs	r7, r1, #9
    15f6:	2f00      	cmp	r7, #0
    15f8:	d100      	bne.n	15fc <__aeabi_dadd+0x11c>
    15fa:	e0c8      	b.n	178e <__aeabi_dadd+0x2ae>
    15fc:	1c38      	adds	r0, r7, #0
    15fe:	f001 fe0f 	bl	3220 <__clzsi2>
    1602:	1c02      	adds	r2, r0, #0
    1604:	3a08      	subs	r2, #8
    1606:	2a1f      	cmp	r2, #31
    1608:	dd00      	ble.n	160c <__aeabi_dadd+0x12c>
    160a:	e0b5      	b.n	1778 <__aeabi_dadd+0x298>
    160c:	2128      	movs	r1, #40	; 0x28
    160e:	1a09      	subs	r1, r1, r0
    1610:	1c20      	adds	r0, r4, #0
    1612:	4097      	lsls	r7, r2
    1614:	40c8      	lsrs	r0, r1
    1616:	4307      	orrs	r7, r0
    1618:	4094      	lsls	r4, r2
    161a:	4295      	cmp	r5, r2
    161c:	dd00      	ble.n	1620 <__aeabi_dadd+0x140>
    161e:	e0b2      	b.n	1786 <__aeabi_dadd+0x2a6>
    1620:	1b55      	subs	r5, r2, r5
    1622:	1c69      	adds	r1, r5, #1
    1624:	291f      	cmp	r1, #31
    1626:	dd00      	ble.n	162a <__aeabi_dadd+0x14a>
    1628:	e0dc      	b.n	17e4 <__aeabi_dadd+0x304>
    162a:	221f      	movs	r2, #31
    162c:	1b55      	subs	r5, r2, r5
    162e:	1c3b      	adds	r3, r7, #0
    1630:	1c22      	adds	r2, r4, #0
    1632:	40ab      	lsls	r3, r5
    1634:	40ca      	lsrs	r2, r1
    1636:	40ac      	lsls	r4, r5
    1638:	1e65      	subs	r5, r4, #1
    163a:	41ac      	sbcs	r4, r5
    163c:	4313      	orrs	r3, r2
    163e:	40cf      	lsrs	r7, r1
    1640:	431c      	orrs	r4, r3
    1642:	1c39      	adds	r1, r7, #0
    1644:	2500      	movs	r5, #0
    1646:	e774      	b.n	1532 <__aeabi_dadd+0x52>
    1648:	2380      	movs	r3, #128	; 0x80
    164a:	041b      	lsls	r3, r3, #16
    164c:	400b      	ands	r3, r1
    164e:	1c37      	adds	r7, r6, #0
    1650:	2b00      	cmp	r3, #0
    1652:	d000      	beq.n	1656 <__aeabi_dadd+0x176>
    1654:	e782      	b.n	155c <__aeabi_dadd+0x7c>
    1656:	4b90      	ldr	r3, [pc, #576]	; (1898 <__aeabi_dadd+0x3b8>)
    1658:	0748      	lsls	r0, r1, #29
    165a:	08e4      	lsrs	r4, r4, #3
    165c:	4304      	orrs	r4, r0
    165e:	08c9      	lsrs	r1, r1, #3
    1660:	429d      	cmp	r5, r3
    1662:	d048      	beq.n	16f6 <__aeabi_dadd+0x216>
    1664:	0309      	lsls	r1, r1, #12
    1666:	0b0b      	lsrs	r3, r1, #12
    1668:	e784      	b.n	1574 <__aeabi_dadd+0x94>
    166a:	1aaa      	subs	r2, r5, r2
    166c:	4694      	mov	ip, r2
    166e:	2a00      	cmp	r2, #0
    1670:	dc00      	bgt.n	1674 <__aeabi_dadd+0x194>
    1672:	e098      	b.n	17a6 <__aeabi_dadd+0x2c6>
    1674:	4650      	mov	r0, sl
    1676:	2800      	cmp	r0, #0
    1678:	d052      	beq.n	1720 <__aeabi_dadd+0x240>
    167a:	4887      	ldr	r0, [pc, #540]	; (1898 <__aeabi_dadd+0x3b8>)
    167c:	4285      	cmp	r5, r0
    167e:	d100      	bne.n	1682 <__aeabi_dadd+0x1a2>
    1680:	e757      	b.n	1532 <__aeabi_dadd+0x52>
    1682:	2080      	movs	r0, #128	; 0x80
    1684:	0400      	lsls	r0, r0, #16
    1686:	4303      	orrs	r3, r0
    1688:	4662      	mov	r2, ip
    168a:	2a38      	cmp	r2, #56	; 0x38
    168c:	dd00      	ble.n	1690 <__aeabi_dadd+0x1b0>
    168e:	e0fc      	b.n	188a <__aeabi_dadd+0x3aa>
    1690:	2a1f      	cmp	r2, #31
    1692:	dd00      	ble.n	1696 <__aeabi_dadd+0x1b6>
    1694:	e14a      	b.n	192c <__aeabi_dadd+0x44c>
    1696:	2220      	movs	r2, #32
    1698:	4660      	mov	r0, ip
    169a:	1a10      	subs	r0, r2, r0
    169c:	1c1a      	adds	r2, r3, #0
    169e:	4082      	lsls	r2, r0
    16a0:	4682      	mov	sl, r0
    16a2:	4691      	mov	r9, r2
    16a4:	4658      	mov	r0, fp
    16a6:	4662      	mov	r2, ip
    16a8:	40d0      	lsrs	r0, r2
    16aa:	464a      	mov	r2, r9
    16ac:	4302      	orrs	r2, r0
    16ae:	4690      	mov	r8, r2
    16b0:	4658      	mov	r0, fp
    16b2:	4652      	mov	r2, sl
    16b4:	4090      	lsls	r0, r2
    16b6:	1e42      	subs	r2, r0, #1
    16b8:	4190      	sbcs	r0, r2
    16ba:	4642      	mov	r2, r8
    16bc:	4302      	orrs	r2, r0
    16be:	4660      	mov	r0, ip
    16c0:	40c3      	lsrs	r3, r0
    16c2:	1912      	adds	r2, r2, r4
    16c4:	42a2      	cmp	r2, r4
    16c6:	41a4      	sbcs	r4, r4
    16c8:	4264      	negs	r4, r4
    16ca:	1859      	adds	r1, r3, r1
    16cc:	1909      	adds	r1, r1, r4
    16ce:	1c14      	adds	r4, r2, #0
    16d0:	0208      	lsls	r0, r1, #8
    16d2:	d400      	bmi.n	16d6 <__aeabi_dadd+0x1f6>
    16d4:	e72d      	b.n	1532 <__aeabi_dadd+0x52>
    16d6:	4b70      	ldr	r3, [pc, #448]	; (1898 <__aeabi_dadd+0x3b8>)
    16d8:	3501      	adds	r5, #1
    16da:	429d      	cmp	r5, r3
    16dc:	d100      	bne.n	16e0 <__aeabi_dadd+0x200>
    16de:	e122      	b.n	1926 <__aeabi_dadd+0x446>
    16e0:	4b6e      	ldr	r3, [pc, #440]	; (189c <__aeabi_dadd+0x3bc>)
    16e2:	0860      	lsrs	r0, r4, #1
    16e4:	4019      	ands	r1, r3
    16e6:	2301      	movs	r3, #1
    16e8:	4023      	ands	r3, r4
    16ea:	1c1c      	adds	r4, r3, #0
    16ec:	4304      	orrs	r4, r0
    16ee:	07cb      	lsls	r3, r1, #31
    16f0:	431c      	orrs	r4, r3
    16f2:	0849      	lsrs	r1, r1, #1
    16f4:	e71d      	b.n	1532 <__aeabi_dadd+0x52>
    16f6:	1c23      	adds	r3, r4, #0
    16f8:	430b      	orrs	r3, r1
    16fa:	d03a      	beq.n	1772 <__aeabi_dadd+0x292>
    16fc:	2380      	movs	r3, #128	; 0x80
    16fe:	031b      	lsls	r3, r3, #12
    1700:	430b      	orrs	r3, r1
    1702:	031b      	lsls	r3, r3, #12
    1704:	0b1b      	lsrs	r3, r3, #12
    1706:	e735      	b.n	1574 <__aeabi_dadd+0x94>
    1708:	3f01      	subs	r7, #1
    170a:	2f00      	cmp	r7, #0
    170c:	d165      	bne.n	17da <__aeabi_dadd+0x2fa>
    170e:	4658      	mov	r0, fp
    1710:	1a22      	subs	r2, r4, r0
    1712:	4294      	cmp	r4, r2
    1714:	41a4      	sbcs	r4, r4
    1716:	4264      	negs	r4, r4
    1718:	1ac9      	subs	r1, r1, r3
    171a:	1b09      	subs	r1, r1, r4
    171c:	1c14      	adds	r4, r2, #0
    171e:	e766      	b.n	15ee <__aeabi_dadd+0x10e>
    1720:	4658      	mov	r0, fp
    1722:	4318      	orrs	r0, r3
    1724:	d100      	bne.n	1728 <__aeabi_dadd+0x248>
    1726:	e704      	b.n	1532 <__aeabi_dadd+0x52>
    1728:	2201      	movs	r2, #1
    172a:	4252      	negs	r2, r2
    172c:	4494      	add	ip, r2
    172e:	4660      	mov	r0, ip
    1730:	2800      	cmp	r0, #0
    1732:	d000      	beq.n	1736 <__aeabi_dadd+0x256>
    1734:	e0c5      	b.n	18c2 <__aeabi_dadd+0x3e2>
    1736:	4658      	mov	r0, fp
    1738:	1902      	adds	r2, r0, r4
    173a:	e7c3      	b.n	16c4 <__aeabi_dadd+0x1e4>
    173c:	2f00      	cmp	r7, #0
    173e:	d173      	bne.n	1828 <__aeabi_dadd+0x348>
    1740:	1c68      	adds	r0, r5, #1
    1742:	0540      	lsls	r0, r0, #21
    1744:	0d40      	lsrs	r0, r0, #21
    1746:	2801      	cmp	r0, #1
    1748:	dc00      	bgt.n	174c <__aeabi_dadd+0x26c>
    174a:	e0de      	b.n	190a <__aeabi_dadd+0x42a>
    174c:	465a      	mov	r2, fp
    174e:	1aa2      	subs	r2, r4, r2
    1750:	4294      	cmp	r4, r2
    1752:	41bf      	sbcs	r7, r7
    1754:	1ac8      	subs	r0, r1, r3
    1756:	427f      	negs	r7, r7
    1758:	1bc7      	subs	r7, r0, r7
    175a:	0238      	lsls	r0, r7, #8
    175c:	d400      	bmi.n	1760 <__aeabi_dadd+0x280>
    175e:	e089      	b.n	1874 <__aeabi_dadd+0x394>
    1760:	465a      	mov	r2, fp
    1762:	1b14      	subs	r4, r2, r4
    1764:	45a3      	cmp	fp, r4
    1766:	4192      	sbcs	r2, r2
    1768:	1a59      	subs	r1, r3, r1
    176a:	4252      	negs	r2, r2
    176c:	1a8f      	subs	r7, r1, r2
    176e:	4666      	mov	r6, ip
    1770:	e741      	b.n	15f6 <__aeabi_dadd+0x116>
    1772:	2300      	movs	r3, #0
    1774:	2400      	movs	r4, #0
    1776:	e6fd      	b.n	1574 <__aeabi_dadd+0x94>
    1778:	1c27      	adds	r7, r4, #0
    177a:	3828      	subs	r0, #40	; 0x28
    177c:	4087      	lsls	r7, r0
    177e:	2400      	movs	r4, #0
    1780:	4295      	cmp	r5, r2
    1782:	dc00      	bgt.n	1786 <__aeabi_dadd+0x2a6>
    1784:	e74c      	b.n	1620 <__aeabi_dadd+0x140>
    1786:	4945      	ldr	r1, [pc, #276]	; (189c <__aeabi_dadd+0x3bc>)
    1788:	1aad      	subs	r5, r5, r2
    178a:	4039      	ands	r1, r7
    178c:	e6d1      	b.n	1532 <__aeabi_dadd+0x52>
    178e:	1c20      	adds	r0, r4, #0
    1790:	f001 fd46 	bl	3220 <__clzsi2>
    1794:	3020      	adds	r0, #32
    1796:	e734      	b.n	1602 <__aeabi_dadd+0x122>
    1798:	465a      	mov	r2, fp
    179a:	431a      	orrs	r2, r3
    179c:	1e53      	subs	r3, r2, #1
    179e:	419a      	sbcs	r2, r3
    17a0:	b2d2      	uxtb	r2, r2
    17a2:	2700      	movs	r7, #0
    17a4:	e71c      	b.n	15e0 <__aeabi_dadd+0x100>
    17a6:	2a00      	cmp	r2, #0
    17a8:	d000      	beq.n	17ac <__aeabi_dadd+0x2cc>
    17aa:	e0dc      	b.n	1966 <__aeabi_dadd+0x486>
    17ac:	1c68      	adds	r0, r5, #1
    17ae:	0542      	lsls	r2, r0, #21
    17b0:	0d52      	lsrs	r2, r2, #21
    17b2:	2a01      	cmp	r2, #1
    17b4:	dc00      	bgt.n	17b8 <__aeabi_dadd+0x2d8>
    17b6:	e08d      	b.n	18d4 <__aeabi_dadd+0x3f4>
    17b8:	4d37      	ldr	r5, [pc, #220]	; (1898 <__aeabi_dadd+0x3b8>)
    17ba:	42a8      	cmp	r0, r5
    17bc:	d100      	bne.n	17c0 <__aeabi_dadd+0x2e0>
    17be:	e0f3      	b.n	19a8 <__aeabi_dadd+0x4c8>
    17c0:	465d      	mov	r5, fp
    17c2:	192a      	adds	r2, r5, r4
    17c4:	42a2      	cmp	r2, r4
    17c6:	41a4      	sbcs	r4, r4
    17c8:	4264      	negs	r4, r4
    17ca:	1859      	adds	r1, r3, r1
    17cc:	1909      	adds	r1, r1, r4
    17ce:	07cc      	lsls	r4, r1, #31
    17d0:	0852      	lsrs	r2, r2, #1
    17d2:	4314      	orrs	r4, r2
    17d4:	0849      	lsrs	r1, r1, #1
    17d6:	1c05      	adds	r5, r0, #0
    17d8:	e6ab      	b.n	1532 <__aeabi_dadd+0x52>
    17da:	482f      	ldr	r0, [pc, #188]	; (1898 <__aeabi_dadd+0x3b8>)
    17dc:	4285      	cmp	r5, r0
    17de:	d000      	beq.n	17e2 <__aeabi_dadd+0x302>
    17e0:	e6e6      	b.n	15b0 <__aeabi_dadd+0xd0>
    17e2:	e6a6      	b.n	1532 <__aeabi_dadd+0x52>
    17e4:	1c2b      	adds	r3, r5, #0
    17e6:	3b1f      	subs	r3, #31
    17e8:	1c3a      	adds	r2, r7, #0
    17ea:	40da      	lsrs	r2, r3
    17ec:	1c13      	adds	r3, r2, #0
    17ee:	2920      	cmp	r1, #32
    17f0:	d06c      	beq.n	18cc <__aeabi_dadd+0x3ec>
    17f2:	223f      	movs	r2, #63	; 0x3f
    17f4:	1b55      	subs	r5, r2, r5
    17f6:	40af      	lsls	r7, r5
    17f8:	433c      	orrs	r4, r7
    17fa:	1e60      	subs	r0, r4, #1
    17fc:	4184      	sbcs	r4, r0
    17fe:	431c      	orrs	r4, r3
    1800:	2100      	movs	r1, #0
    1802:	2500      	movs	r5, #0
    1804:	e695      	b.n	1532 <__aeabi_dadd+0x52>
    1806:	1c38      	adds	r0, r7, #0
    1808:	3820      	subs	r0, #32
    180a:	1c1a      	adds	r2, r3, #0
    180c:	40c2      	lsrs	r2, r0
    180e:	1c10      	adds	r0, r2, #0
    1810:	2f20      	cmp	r7, #32
    1812:	d05d      	beq.n	18d0 <__aeabi_dadd+0x3f0>
    1814:	2240      	movs	r2, #64	; 0x40
    1816:	1bd7      	subs	r7, r2, r7
    1818:	40bb      	lsls	r3, r7
    181a:	465a      	mov	r2, fp
    181c:	431a      	orrs	r2, r3
    181e:	1e53      	subs	r3, r2, #1
    1820:	419a      	sbcs	r2, r3
    1822:	4302      	orrs	r2, r0
    1824:	2700      	movs	r7, #0
    1826:	e6db      	b.n	15e0 <__aeabi_dadd+0x100>
    1828:	2d00      	cmp	r5, #0
    182a:	d03b      	beq.n	18a4 <__aeabi_dadd+0x3c4>
    182c:	4d1a      	ldr	r5, [pc, #104]	; (1898 <__aeabi_dadd+0x3b8>)
    182e:	45aa      	cmp	sl, r5
    1830:	d100      	bne.n	1834 <__aeabi_dadd+0x354>
    1832:	e093      	b.n	195c <__aeabi_dadd+0x47c>
    1834:	2580      	movs	r5, #128	; 0x80
    1836:	042d      	lsls	r5, r5, #16
    1838:	427f      	negs	r7, r7
    183a:	4329      	orrs	r1, r5
    183c:	2f38      	cmp	r7, #56	; 0x38
    183e:	dd00      	ble.n	1842 <__aeabi_dadd+0x362>
    1840:	e0ac      	b.n	199c <__aeabi_dadd+0x4bc>
    1842:	2f1f      	cmp	r7, #31
    1844:	dd00      	ble.n	1848 <__aeabi_dadd+0x368>
    1846:	e129      	b.n	1a9c <__aeabi_dadd+0x5bc>
    1848:	2520      	movs	r5, #32
    184a:	1bed      	subs	r5, r5, r7
    184c:	1c08      	adds	r0, r1, #0
    184e:	1c26      	adds	r6, r4, #0
    1850:	40a8      	lsls	r0, r5
    1852:	40fe      	lsrs	r6, r7
    1854:	40ac      	lsls	r4, r5
    1856:	4306      	orrs	r6, r0
    1858:	1e65      	subs	r5, r4, #1
    185a:	41ac      	sbcs	r4, r5
    185c:	4334      	orrs	r4, r6
    185e:	40f9      	lsrs	r1, r7
    1860:	465d      	mov	r5, fp
    1862:	1b2c      	subs	r4, r5, r4
    1864:	45a3      	cmp	fp, r4
    1866:	4192      	sbcs	r2, r2
    1868:	1a5b      	subs	r3, r3, r1
    186a:	4252      	negs	r2, r2
    186c:	1a99      	subs	r1, r3, r2
    186e:	4655      	mov	r5, sl
    1870:	4666      	mov	r6, ip
    1872:	e6bc      	b.n	15ee <__aeabi_dadd+0x10e>
    1874:	1c13      	adds	r3, r2, #0
    1876:	433b      	orrs	r3, r7
    1878:	1c14      	adds	r4, r2, #0
    187a:	2b00      	cmp	r3, #0
    187c:	d000      	beq.n	1880 <__aeabi_dadd+0x3a0>
    187e:	e6ba      	b.n	15f6 <__aeabi_dadd+0x116>
    1880:	2700      	movs	r7, #0
    1882:	2100      	movs	r1, #0
    1884:	2500      	movs	r5, #0
    1886:	2400      	movs	r4, #0
    1888:	e6e5      	b.n	1656 <__aeabi_dadd+0x176>
    188a:	465a      	mov	r2, fp
    188c:	431a      	orrs	r2, r3
    188e:	1e53      	subs	r3, r2, #1
    1890:	419a      	sbcs	r2, r3
    1892:	b2d2      	uxtb	r2, r2
    1894:	2300      	movs	r3, #0
    1896:	e714      	b.n	16c2 <__aeabi_dadd+0x1e2>
    1898:	000007ff 	.word	0x000007ff
    189c:	ff7fffff 	.word	0xff7fffff
    18a0:	800fffff 	.word	0x800fffff
    18a4:	1c0d      	adds	r5, r1, #0
    18a6:	4325      	orrs	r5, r4
    18a8:	d058      	beq.n	195c <__aeabi_dadd+0x47c>
    18aa:	43ff      	mvns	r7, r7
    18ac:	2f00      	cmp	r7, #0
    18ae:	d151      	bne.n	1954 <__aeabi_dadd+0x474>
    18b0:	1b04      	subs	r4, r0, r4
    18b2:	45a3      	cmp	fp, r4
    18b4:	4192      	sbcs	r2, r2
    18b6:	1a59      	subs	r1, r3, r1
    18b8:	4252      	negs	r2, r2
    18ba:	1a89      	subs	r1, r1, r2
    18bc:	4655      	mov	r5, sl
    18be:	4666      	mov	r6, ip
    18c0:	e695      	b.n	15ee <__aeabi_dadd+0x10e>
    18c2:	4896      	ldr	r0, [pc, #600]	; (1b1c <__aeabi_dadd+0x63c>)
    18c4:	4285      	cmp	r5, r0
    18c6:	d000      	beq.n	18ca <__aeabi_dadd+0x3ea>
    18c8:	e6de      	b.n	1688 <__aeabi_dadd+0x1a8>
    18ca:	e632      	b.n	1532 <__aeabi_dadd+0x52>
    18cc:	2700      	movs	r7, #0
    18ce:	e793      	b.n	17f8 <__aeabi_dadd+0x318>
    18d0:	2300      	movs	r3, #0
    18d2:	e7a2      	b.n	181a <__aeabi_dadd+0x33a>
    18d4:	1c08      	adds	r0, r1, #0
    18d6:	4320      	orrs	r0, r4
    18d8:	2d00      	cmp	r5, #0
    18da:	d000      	beq.n	18de <__aeabi_dadd+0x3fe>
    18dc:	e0c4      	b.n	1a68 <__aeabi_dadd+0x588>
    18de:	2800      	cmp	r0, #0
    18e0:	d100      	bne.n	18e4 <__aeabi_dadd+0x404>
    18e2:	e0f7      	b.n	1ad4 <__aeabi_dadd+0x5f4>
    18e4:	4658      	mov	r0, fp
    18e6:	4318      	orrs	r0, r3
    18e8:	d100      	bne.n	18ec <__aeabi_dadd+0x40c>
    18ea:	e622      	b.n	1532 <__aeabi_dadd+0x52>
    18ec:	4658      	mov	r0, fp
    18ee:	1902      	adds	r2, r0, r4
    18f0:	42a2      	cmp	r2, r4
    18f2:	41a4      	sbcs	r4, r4
    18f4:	4264      	negs	r4, r4
    18f6:	1859      	adds	r1, r3, r1
    18f8:	1909      	adds	r1, r1, r4
    18fa:	1c14      	adds	r4, r2, #0
    18fc:	020a      	lsls	r2, r1, #8
    18fe:	d400      	bmi.n	1902 <__aeabi_dadd+0x422>
    1900:	e617      	b.n	1532 <__aeabi_dadd+0x52>
    1902:	4b87      	ldr	r3, [pc, #540]	; (1b20 <__aeabi_dadd+0x640>)
    1904:	2501      	movs	r5, #1
    1906:	4019      	ands	r1, r3
    1908:	e613      	b.n	1532 <__aeabi_dadd+0x52>
    190a:	1c08      	adds	r0, r1, #0
    190c:	4320      	orrs	r0, r4
    190e:	2d00      	cmp	r5, #0
    1910:	d139      	bne.n	1986 <__aeabi_dadd+0x4a6>
    1912:	2800      	cmp	r0, #0
    1914:	d171      	bne.n	19fa <__aeabi_dadd+0x51a>
    1916:	4659      	mov	r1, fp
    1918:	4319      	orrs	r1, r3
    191a:	d003      	beq.n	1924 <__aeabi_dadd+0x444>
    191c:	1c19      	adds	r1, r3, #0
    191e:	465c      	mov	r4, fp
    1920:	4666      	mov	r6, ip
    1922:	e606      	b.n	1532 <__aeabi_dadd+0x52>
    1924:	2700      	movs	r7, #0
    1926:	2100      	movs	r1, #0
    1928:	2400      	movs	r4, #0
    192a:	e694      	b.n	1656 <__aeabi_dadd+0x176>
    192c:	4660      	mov	r0, ip
    192e:	3820      	subs	r0, #32
    1930:	1c1a      	adds	r2, r3, #0
    1932:	40c2      	lsrs	r2, r0
    1934:	4660      	mov	r0, ip
    1936:	4691      	mov	r9, r2
    1938:	2820      	cmp	r0, #32
    193a:	d100      	bne.n	193e <__aeabi_dadd+0x45e>
    193c:	e0ac      	b.n	1a98 <__aeabi_dadd+0x5b8>
    193e:	2240      	movs	r2, #64	; 0x40
    1940:	1a12      	subs	r2, r2, r0
    1942:	4093      	lsls	r3, r2
    1944:	465a      	mov	r2, fp
    1946:	431a      	orrs	r2, r3
    1948:	1e53      	subs	r3, r2, #1
    194a:	419a      	sbcs	r2, r3
    194c:	464b      	mov	r3, r9
    194e:	431a      	orrs	r2, r3
    1950:	2300      	movs	r3, #0
    1952:	e6b6      	b.n	16c2 <__aeabi_dadd+0x1e2>
    1954:	4d71      	ldr	r5, [pc, #452]	; (1b1c <__aeabi_dadd+0x63c>)
    1956:	45aa      	cmp	sl, r5
    1958:	d000      	beq.n	195c <__aeabi_dadd+0x47c>
    195a:	e76f      	b.n	183c <__aeabi_dadd+0x35c>
    195c:	1c19      	adds	r1, r3, #0
    195e:	465c      	mov	r4, fp
    1960:	4655      	mov	r5, sl
    1962:	4666      	mov	r6, ip
    1964:	e5e5      	b.n	1532 <__aeabi_dadd+0x52>
    1966:	2d00      	cmp	r5, #0
    1968:	d122      	bne.n	19b0 <__aeabi_dadd+0x4d0>
    196a:	1c0d      	adds	r5, r1, #0
    196c:	4325      	orrs	r5, r4
    196e:	d077      	beq.n	1a60 <__aeabi_dadd+0x580>
    1970:	43d5      	mvns	r5, r2
    1972:	2d00      	cmp	r5, #0
    1974:	d171      	bne.n	1a5a <__aeabi_dadd+0x57a>
    1976:	445c      	add	r4, fp
    1978:	455c      	cmp	r4, fp
    197a:	4192      	sbcs	r2, r2
    197c:	1859      	adds	r1, r3, r1
    197e:	4252      	negs	r2, r2
    1980:	1889      	adds	r1, r1, r2
    1982:	4655      	mov	r5, sl
    1984:	e6a4      	b.n	16d0 <__aeabi_dadd+0x1f0>
    1986:	2800      	cmp	r0, #0
    1988:	d14d      	bne.n	1a26 <__aeabi_dadd+0x546>
    198a:	4659      	mov	r1, fp
    198c:	4319      	orrs	r1, r3
    198e:	d100      	bne.n	1992 <__aeabi_dadd+0x4b2>
    1990:	e094      	b.n	1abc <__aeabi_dadd+0x5dc>
    1992:	1c19      	adds	r1, r3, #0
    1994:	465c      	mov	r4, fp
    1996:	4666      	mov	r6, ip
    1998:	4d60      	ldr	r5, [pc, #384]	; (1b1c <__aeabi_dadd+0x63c>)
    199a:	e5ca      	b.n	1532 <__aeabi_dadd+0x52>
    199c:	430c      	orrs	r4, r1
    199e:	1e61      	subs	r1, r4, #1
    19a0:	418c      	sbcs	r4, r1
    19a2:	b2e4      	uxtb	r4, r4
    19a4:	2100      	movs	r1, #0
    19a6:	e75b      	b.n	1860 <__aeabi_dadd+0x380>
    19a8:	1c05      	adds	r5, r0, #0
    19aa:	2100      	movs	r1, #0
    19ac:	2400      	movs	r4, #0
    19ae:	e652      	b.n	1656 <__aeabi_dadd+0x176>
    19b0:	4d5a      	ldr	r5, [pc, #360]	; (1b1c <__aeabi_dadd+0x63c>)
    19b2:	45aa      	cmp	sl, r5
    19b4:	d054      	beq.n	1a60 <__aeabi_dadd+0x580>
    19b6:	4255      	negs	r5, r2
    19b8:	2280      	movs	r2, #128	; 0x80
    19ba:	0410      	lsls	r0, r2, #16
    19bc:	4301      	orrs	r1, r0
    19be:	2d38      	cmp	r5, #56	; 0x38
    19c0:	dd00      	ble.n	19c4 <__aeabi_dadd+0x4e4>
    19c2:	e081      	b.n	1ac8 <__aeabi_dadd+0x5e8>
    19c4:	2d1f      	cmp	r5, #31
    19c6:	dd00      	ble.n	19ca <__aeabi_dadd+0x4ea>
    19c8:	e092      	b.n	1af0 <__aeabi_dadd+0x610>
    19ca:	2220      	movs	r2, #32
    19cc:	1b50      	subs	r0, r2, r5
    19ce:	1c0a      	adds	r2, r1, #0
    19d0:	4684      	mov	ip, r0
    19d2:	4082      	lsls	r2, r0
    19d4:	1c20      	adds	r0, r4, #0
    19d6:	40e8      	lsrs	r0, r5
    19d8:	4302      	orrs	r2, r0
    19da:	4690      	mov	r8, r2
    19dc:	4662      	mov	r2, ip
    19de:	4094      	lsls	r4, r2
    19e0:	1e60      	subs	r0, r4, #1
    19e2:	4184      	sbcs	r4, r0
    19e4:	4642      	mov	r2, r8
    19e6:	4314      	orrs	r4, r2
    19e8:	40e9      	lsrs	r1, r5
    19ea:	445c      	add	r4, fp
    19ec:	455c      	cmp	r4, fp
    19ee:	4192      	sbcs	r2, r2
    19f0:	18cb      	adds	r3, r1, r3
    19f2:	4252      	negs	r2, r2
    19f4:	1899      	adds	r1, r3, r2
    19f6:	4655      	mov	r5, sl
    19f8:	e66a      	b.n	16d0 <__aeabi_dadd+0x1f0>
    19fa:	4658      	mov	r0, fp
    19fc:	4318      	orrs	r0, r3
    19fe:	d100      	bne.n	1a02 <__aeabi_dadd+0x522>
    1a00:	e597      	b.n	1532 <__aeabi_dadd+0x52>
    1a02:	4658      	mov	r0, fp
    1a04:	1a27      	subs	r7, r4, r0
    1a06:	42bc      	cmp	r4, r7
    1a08:	4192      	sbcs	r2, r2
    1a0a:	1ac8      	subs	r0, r1, r3
    1a0c:	4252      	negs	r2, r2
    1a0e:	1a80      	subs	r0, r0, r2
    1a10:	0202      	lsls	r2, r0, #8
    1a12:	d566      	bpl.n	1ae2 <__aeabi_dadd+0x602>
    1a14:	4658      	mov	r0, fp
    1a16:	1b04      	subs	r4, r0, r4
    1a18:	45a3      	cmp	fp, r4
    1a1a:	4192      	sbcs	r2, r2
    1a1c:	1a59      	subs	r1, r3, r1
    1a1e:	4252      	negs	r2, r2
    1a20:	1a89      	subs	r1, r1, r2
    1a22:	4666      	mov	r6, ip
    1a24:	e585      	b.n	1532 <__aeabi_dadd+0x52>
    1a26:	4658      	mov	r0, fp
    1a28:	4318      	orrs	r0, r3
    1a2a:	d033      	beq.n	1a94 <__aeabi_dadd+0x5b4>
    1a2c:	0748      	lsls	r0, r1, #29
    1a2e:	08e4      	lsrs	r4, r4, #3
    1a30:	4304      	orrs	r4, r0
    1a32:	2080      	movs	r0, #128	; 0x80
    1a34:	08c9      	lsrs	r1, r1, #3
    1a36:	0300      	lsls	r0, r0, #12
    1a38:	4201      	tst	r1, r0
    1a3a:	d008      	beq.n	1a4e <__aeabi_dadd+0x56e>
    1a3c:	08dd      	lsrs	r5, r3, #3
    1a3e:	4205      	tst	r5, r0
    1a40:	d105      	bne.n	1a4e <__aeabi_dadd+0x56e>
    1a42:	4659      	mov	r1, fp
    1a44:	08ca      	lsrs	r2, r1, #3
    1a46:	075c      	lsls	r4, r3, #29
    1a48:	4314      	orrs	r4, r2
    1a4a:	1c29      	adds	r1, r5, #0
    1a4c:	4666      	mov	r6, ip
    1a4e:	0f63      	lsrs	r3, r4, #29
    1a50:	00c9      	lsls	r1, r1, #3
    1a52:	4319      	orrs	r1, r3
    1a54:	00e4      	lsls	r4, r4, #3
    1a56:	4d31      	ldr	r5, [pc, #196]	; (1b1c <__aeabi_dadd+0x63c>)
    1a58:	e56b      	b.n	1532 <__aeabi_dadd+0x52>
    1a5a:	4a30      	ldr	r2, [pc, #192]	; (1b1c <__aeabi_dadd+0x63c>)
    1a5c:	4592      	cmp	sl, r2
    1a5e:	d1ae      	bne.n	19be <__aeabi_dadd+0x4de>
    1a60:	1c19      	adds	r1, r3, #0
    1a62:	465c      	mov	r4, fp
    1a64:	4655      	mov	r5, sl
    1a66:	e564      	b.n	1532 <__aeabi_dadd+0x52>
    1a68:	2800      	cmp	r0, #0
    1a6a:	d036      	beq.n	1ada <__aeabi_dadd+0x5fa>
    1a6c:	4658      	mov	r0, fp
    1a6e:	4318      	orrs	r0, r3
    1a70:	d010      	beq.n	1a94 <__aeabi_dadd+0x5b4>
    1a72:	2580      	movs	r5, #128	; 0x80
    1a74:	0748      	lsls	r0, r1, #29
    1a76:	08e4      	lsrs	r4, r4, #3
    1a78:	08c9      	lsrs	r1, r1, #3
    1a7a:	032d      	lsls	r5, r5, #12
    1a7c:	4304      	orrs	r4, r0
    1a7e:	4229      	tst	r1, r5
    1a80:	d0e5      	beq.n	1a4e <__aeabi_dadd+0x56e>
    1a82:	08d8      	lsrs	r0, r3, #3
    1a84:	4228      	tst	r0, r5
    1a86:	d1e2      	bne.n	1a4e <__aeabi_dadd+0x56e>
    1a88:	465d      	mov	r5, fp
    1a8a:	08ea      	lsrs	r2, r5, #3
    1a8c:	075c      	lsls	r4, r3, #29
    1a8e:	4314      	orrs	r4, r2
    1a90:	1c01      	adds	r1, r0, #0
    1a92:	e7dc      	b.n	1a4e <__aeabi_dadd+0x56e>
    1a94:	4d21      	ldr	r5, [pc, #132]	; (1b1c <__aeabi_dadd+0x63c>)
    1a96:	e54c      	b.n	1532 <__aeabi_dadd+0x52>
    1a98:	2300      	movs	r3, #0
    1a9a:	e753      	b.n	1944 <__aeabi_dadd+0x464>
    1a9c:	1c3d      	adds	r5, r7, #0
    1a9e:	3d20      	subs	r5, #32
    1aa0:	1c0a      	adds	r2, r1, #0
    1aa2:	40ea      	lsrs	r2, r5
    1aa4:	1c15      	adds	r5, r2, #0
    1aa6:	2f20      	cmp	r7, #32
    1aa8:	d034      	beq.n	1b14 <__aeabi_dadd+0x634>
    1aaa:	2640      	movs	r6, #64	; 0x40
    1aac:	1bf7      	subs	r7, r6, r7
    1aae:	40b9      	lsls	r1, r7
    1ab0:	430c      	orrs	r4, r1
    1ab2:	1e61      	subs	r1, r4, #1
    1ab4:	418c      	sbcs	r4, r1
    1ab6:	432c      	orrs	r4, r5
    1ab8:	2100      	movs	r1, #0
    1aba:	e6d1      	b.n	1860 <__aeabi_dadd+0x380>
    1abc:	2180      	movs	r1, #128	; 0x80
    1abe:	2700      	movs	r7, #0
    1ac0:	03c9      	lsls	r1, r1, #15
    1ac2:	4d16      	ldr	r5, [pc, #88]	; (1b1c <__aeabi_dadd+0x63c>)
    1ac4:	2400      	movs	r4, #0
    1ac6:	e5c6      	b.n	1656 <__aeabi_dadd+0x176>
    1ac8:	430c      	orrs	r4, r1
    1aca:	1e61      	subs	r1, r4, #1
    1acc:	418c      	sbcs	r4, r1
    1ace:	b2e4      	uxtb	r4, r4
    1ad0:	2100      	movs	r1, #0
    1ad2:	e78a      	b.n	19ea <__aeabi_dadd+0x50a>
    1ad4:	1c19      	adds	r1, r3, #0
    1ad6:	465c      	mov	r4, fp
    1ad8:	e52b      	b.n	1532 <__aeabi_dadd+0x52>
    1ada:	1c19      	adds	r1, r3, #0
    1adc:	465c      	mov	r4, fp
    1ade:	4d0f      	ldr	r5, [pc, #60]	; (1b1c <__aeabi_dadd+0x63c>)
    1ae0:	e527      	b.n	1532 <__aeabi_dadd+0x52>
    1ae2:	1c03      	adds	r3, r0, #0
    1ae4:	433b      	orrs	r3, r7
    1ae6:	d100      	bne.n	1aea <__aeabi_dadd+0x60a>
    1ae8:	e71c      	b.n	1924 <__aeabi_dadd+0x444>
    1aea:	1c01      	adds	r1, r0, #0
    1aec:	1c3c      	adds	r4, r7, #0
    1aee:	e520      	b.n	1532 <__aeabi_dadd+0x52>
    1af0:	2020      	movs	r0, #32
    1af2:	4240      	negs	r0, r0
    1af4:	1940      	adds	r0, r0, r5
    1af6:	1c0a      	adds	r2, r1, #0
    1af8:	40c2      	lsrs	r2, r0
    1afa:	4690      	mov	r8, r2
    1afc:	2d20      	cmp	r5, #32
    1afe:	d00b      	beq.n	1b18 <__aeabi_dadd+0x638>
    1b00:	2040      	movs	r0, #64	; 0x40
    1b02:	1b45      	subs	r5, r0, r5
    1b04:	40a9      	lsls	r1, r5
    1b06:	430c      	orrs	r4, r1
    1b08:	1e61      	subs	r1, r4, #1
    1b0a:	418c      	sbcs	r4, r1
    1b0c:	4645      	mov	r5, r8
    1b0e:	432c      	orrs	r4, r5
    1b10:	2100      	movs	r1, #0
    1b12:	e76a      	b.n	19ea <__aeabi_dadd+0x50a>
    1b14:	2100      	movs	r1, #0
    1b16:	e7cb      	b.n	1ab0 <__aeabi_dadd+0x5d0>
    1b18:	2100      	movs	r1, #0
    1b1a:	e7f4      	b.n	1b06 <__aeabi_dadd+0x626>
    1b1c:	000007ff 	.word	0x000007ff
    1b20:	ff7fffff 	.word	0xff7fffff

00001b24 <__aeabi_ddiv>:
__aeabi_ddiv():
    1b24:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b26:	4656      	mov	r6, sl
    1b28:	4644      	mov	r4, r8
    1b2a:	465f      	mov	r7, fp
    1b2c:	464d      	mov	r5, r9
    1b2e:	b4f0      	push	{r4, r5, r6, r7}
    1b30:	1c1f      	adds	r7, r3, #0
    1b32:	030b      	lsls	r3, r1, #12
    1b34:	0b1b      	lsrs	r3, r3, #12
    1b36:	4698      	mov	r8, r3
    1b38:	004b      	lsls	r3, r1, #1
    1b3a:	b087      	sub	sp, #28
    1b3c:	1c04      	adds	r4, r0, #0
    1b3e:	4681      	mov	r9, r0
    1b40:	0d5b      	lsrs	r3, r3, #21
    1b42:	0fc8      	lsrs	r0, r1, #31
    1b44:	1c16      	adds	r6, r2, #0
    1b46:	469a      	mov	sl, r3
    1b48:	9000      	str	r0, [sp, #0]
    1b4a:	2b00      	cmp	r3, #0
    1b4c:	d051      	beq.n	1bf2 <__aeabi_ddiv+0xce>
    1b4e:	4b6a      	ldr	r3, [pc, #424]	; (1cf8 <__aeabi_ddiv+0x1d4>)
    1b50:	459a      	cmp	sl, r3
    1b52:	d031      	beq.n	1bb8 <__aeabi_ddiv+0x94>
    1b54:	2280      	movs	r2, #128	; 0x80
    1b56:	4641      	mov	r1, r8
    1b58:	0352      	lsls	r2, r2, #13
    1b5a:	430a      	orrs	r2, r1
    1b5c:	0f63      	lsrs	r3, r4, #29
    1b5e:	00d2      	lsls	r2, r2, #3
    1b60:	431a      	orrs	r2, r3
    1b62:	4b66      	ldr	r3, [pc, #408]	; (1cfc <__aeabi_ddiv+0x1d8>)
    1b64:	4690      	mov	r8, r2
    1b66:	2500      	movs	r5, #0
    1b68:	00e2      	lsls	r2, r4, #3
    1b6a:	4691      	mov	r9, r2
    1b6c:	449a      	add	sl, r3
    1b6e:	2400      	movs	r4, #0
    1b70:	9502      	str	r5, [sp, #8]
    1b72:	033b      	lsls	r3, r7, #12
    1b74:	0b1b      	lsrs	r3, r3, #12
    1b76:	469b      	mov	fp, r3
    1b78:	0ffd      	lsrs	r5, r7, #31
    1b7a:	007b      	lsls	r3, r7, #1
    1b7c:	1c31      	adds	r1, r6, #0
    1b7e:	0d5b      	lsrs	r3, r3, #21
    1b80:	9501      	str	r5, [sp, #4]
    1b82:	d060      	beq.n	1c46 <__aeabi_ddiv+0x122>
    1b84:	4a5c      	ldr	r2, [pc, #368]	; (1cf8 <__aeabi_ddiv+0x1d4>)
    1b86:	4293      	cmp	r3, r2
    1b88:	d054      	beq.n	1c34 <__aeabi_ddiv+0x110>
    1b8a:	2180      	movs	r1, #128	; 0x80
    1b8c:	4658      	mov	r0, fp
    1b8e:	0349      	lsls	r1, r1, #13
    1b90:	4301      	orrs	r1, r0
    1b92:	0f72      	lsrs	r2, r6, #29
    1b94:	00c9      	lsls	r1, r1, #3
    1b96:	4311      	orrs	r1, r2
    1b98:	4a58      	ldr	r2, [pc, #352]	; (1cfc <__aeabi_ddiv+0x1d8>)
    1b9a:	468b      	mov	fp, r1
    1b9c:	189b      	adds	r3, r3, r2
    1b9e:	00f1      	lsls	r1, r6, #3
    1ba0:	2000      	movs	r0, #0
    1ba2:	9a00      	ldr	r2, [sp, #0]
    1ba4:	4304      	orrs	r4, r0
    1ba6:	406a      	eors	r2, r5
    1ba8:	9203      	str	r2, [sp, #12]
    1baa:	2c0f      	cmp	r4, #15
    1bac:	d900      	bls.n	1bb0 <__aeabi_ddiv+0x8c>
    1bae:	e0ad      	b.n	1d0c <__aeabi_ddiv+0x1e8>
    1bb0:	4e53      	ldr	r6, [pc, #332]	; (1d00 <__aeabi_ddiv+0x1dc>)
    1bb2:	00a4      	lsls	r4, r4, #2
    1bb4:	5934      	ldr	r4, [r6, r4]
    1bb6:	46a7      	mov	pc, r4
    1bb8:	4640      	mov	r0, r8
    1bba:	4304      	orrs	r4, r0
    1bbc:	d16e      	bne.n	1c9c <__aeabi_ddiv+0x178>
    1bbe:	2100      	movs	r1, #0
    1bc0:	2502      	movs	r5, #2
    1bc2:	2408      	movs	r4, #8
    1bc4:	4688      	mov	r8, r1
    1bc6:	4689      	mov	r9, r1
    1bc8:	9502      	str	r5, [sp, #8]
    1bca:	e7d2      	b.n	1b72 <__aeabi_ddiv+0x4e>
    1bcc:	9c00      	ldr	r4, [sp, #0]
    1bce:	9802      	ldr	r0, [sp, #8]
    1bd0:	46c3      	mov	fp, r8
    1bd2:	4649      	mov	r1, r9
    1bd4:	9401      	str	r4, [sp, #4]
    1bd6:	2802      	cmp	r0, #2
    1bd8:	d064      	beq.n	1ca4 <__aeabi_ddiv+0x180>
    1bda:	2803      	cmp	r0, #3
    1bdc:	d100      	bne.n	1be0 <__aeabi_ddiv+0xbc>
    1bde:	e2ab      	b.n	2138 <__aeabi_ddiv+0x614>
    1be0:	2801      	cmp	r0, #1
    1be2:	d000      	beq.n	1be6 <__aeabi_ddiv+0xc2>
    1be4:	e238      	b.n	2058 <__aeabi_ddiv+0x534>
    1be6:	9a01      	ldr	r2, [sp, #4]
    1be8:	2400      	movs	r4, #0
    1bea:	4002      	ands	r2, r0
    1bec:	2500      	movs	r5, #0
    1bee:	46a1      	mov	r9, r4
    1bf0:	e060      	b.n	1cb4 <__aeabi_ddiv+0x190>
    1bf2:	4643      	mov	r3, r8
    1bf4:	4323      	orrs	r3, r4
    1bf6:	d04a      	beq.n	1c8e <__aeabi_ddiv+0x16a>
    1bf8:	4640      	mov	r0, r8
    1bfa:	2800      	cmp	r0, #0
    1bfc:	d100      	bne.n	1c00 <__aeabi_ddiv+0xdc>
    1bfe:	e1c0      	b.n	1f82 <__aeabi_ddiv+0x45e>
    1c00:	f001 fb0e 	bl	3220 <__clzsi2>
    1c04:	1e03      	subs	r3, r0, #0
    1c06:	2b27      	cmp	r3, #39	; 0x27
    1c08:	dd00      	ble.n	1c0c <__aeabi_ddiv+0xe8>
    1c0a:	e1b3      	b.n	1f74 <__aeabi_ddiv+0x450>
    1c0c:	2128      	movs	r1, #40	; 0x28
    1c0e:	1a0d      	subs	r5, r1, r0
    1c10:	1c21      	adds	r1, r4, #0
    1c12:	3b08      	subs	r3, #8
    1c14:	4642      	mov	r2, r8
    1c16:	40e9      	lsrs	r1, r5
    1c18:	409a      	lsls	r2, r3
    1c1a:	1c0d      	adds	r5, r1, #0
    1c1c:	4315      	orrs	r5, r2
    1c1e:	1c22      	adds	r2, r4, #0
    1c20:	409a      	lsls	r2, r3
    1c22:	46a8      	mov	r8, r5
    1c24:	4691      	mov	r9, r2
    1c26:	4b37      	ldr	r3, [pc, #220]	; (1d04 <__aeabi_ddiv+0x1e0>)
    1c28:	2500      	movs	r5, #0
    1c2a:	1a1b      	subs	r3, r3, r0
    1c2c:	469a      	mov	sl, r3
    1c2e:	2400      	movs	r4, #0
    1c30:	9502      	str	r5, [sp, #8]
    1c32:	e79e      	b.n	1b72 <__aeabi_ddiv+0x4e>
    1c34:	465a      	mov	r2, fp
    1c36:	4316      	orrs	r6, r2
    1c38:	2003      	movs	r0, #3
    1c3a:	2e00      	cmp	r6, #0
    1c3c:	d1b1      	bne.n	1ba2 <__aeabi_ddiv+0x7e>
    1c3e:	46b3      	mov	fp, r6
    1c40:	2100      	movs	r1, #0
    1c42:	2002      	movs	r0, #2
    1c44:	e7ad      	b.n	1ba2 <__aeabi_ddiv+0x7e>
    1c46:	465a      	mov	r2, fp
    1c48:	4332      	orrs	r2, r6
    1c4a:	d01b      	beq.n	1c84 <__aeabi_ddiv+0x160>
    1c4c:	465b      	mov	r3, fp
    1c4e:	2b00      	cmp	r3, #0
    1c50:	d100      	bne.n	1c54 <__aeabi_ddiv+0x130>
    1c52:	e18a      	b.n	1f6a <__aeabi_ddiv+0x446>
    1c54:	4658      	mov	r0, fp
    1c56:	f001 fae3 	bl	3220 <__clzsi2>
    1c5a:	2827      	cmp	r0, #39	; 0x27
    1c5c:	dd00      	ble.n	1c60 <__aeabi_ddiv+0x13c>
    1c5e:	e17d      	b.n	1f5c <__aeabi_ddiv+0x438>
    1c60:	2228      	movs	r2, #40	; 0x28
    1c62:	1a17      	subs	r7, r2, r0
    1c64:	1c01      	adds	r1, r0, #0
    1c66:	1c32      	adds	r2, r6, #0
    1c68:	3908      	subs	r1, #8
    1c6a:	465b      	mov	r3, fp
    1c6c:	40fa      	lsrs	r2, r7
    1c6e:	408b      	lsls	r3, r1
    1c70:	1c17      	adds	r7, r2, #0
    1c72:	431f      	orrs	r7, r3
    1c74:	1c33      	adds	r3, r6, #0
    1c76:	408b      	lsls	r3, r1
    1c78:	46bb      	mov	fp, r7
    1c7a:	1c19      	adds	r1, r3, #0
    1c7c:	4b21      	ldr	r3, [pc, #132]	; (1d04 <__aeabi_ddiv+0x1e0>)
    1c7e:	1a1b      	subs	r3, r3, r0
    1c80:	2000      	movs	r0, #0
    1c82:	e78e      	b.n	1ba2 <__aeabi_ddiv+0x7e>
    1c84:	2700      	movs	r7, #0
    1c86:	46bb      	mov	fp, r7
    1c88:	2100      	movs	r1, #0
    1c8a:	2001      	movs	r0, #1
    1c8c:	e789      	b.n	1ba2 <__aeabi_ddiv+0x7e>
    1c8e:	2000      	movs	r0, #0
    1c90:	2501      	movs	r5, #1
    1c92:	2404      	movs	r4, #4
    1c94:	4680      	mov	r8, r0
    1c96:	4681      	mov	r9, r0
    1c98:	9502      	str	r5, [sp, #8]
    1c9a:	e76a      	b.n	1b72 <__aeabi_ddiv+0x4e>
    1c9c:	2503      	movs	r5, #3
    1c9e:	240c      	movs	r4, #12
    1ca0:	9502      	str	r5, [sp, #8]
    1ca2:	e766      	b.n	1b72 <__aeabi_ddiv+0x4e>
    1ca4:	9c01      	ldr	r4, [sp, #4]
    1ca6:	9403      	str	r4, [sp, #12]
    1ca8:	9d03      	ldr	r5, [sp, #12]
    1caa:	2201      	movs	r2, #1
    1cac:	402a      	ands	r2, r5
    1cae:	2400      	movs	r4, #0
    1cb0:	4d11      	ldr	r5, [pc, #68]	; (1cf8 <__aeabi_ddiv+0x1d4>)
    1cb2:	46a1      	mov	r9, r4
    1cb4:	2000      	movs	r0, #0
    1cb6:	2100      	movs	r1, #0
    1cb8:	0324      	lsls	r4, r4, #12
    1cba:	0b26      	lsrs	r6, r4, #12
    1cbc:	0d0c      	lsrs	r4, r1, #20
    1cbe:	0524      	lsls	r4, r4, #20
    1cc0:	4b11      	ldr	r3, [pc, #68]	; (1d08 <__aeabi_ddiv+0x1e4>)
    1cc2:	4334      	orrs	r4, r6
    1cc4:	052d      	lsls	r5, r5, #20
    1cc6:	4023      	ands	r3, r4
    1cc8:	432b      	orrs	r3, r5
    1cca:	005b      	lsls	r3, r3, #1
    1ccc:	085b      	lsrs	r3, r3, #1
    1cce:	07d2      	lsls	r2, r2, #31
    1cd0:	1c19      	adds	r1, r3, #0
    1cd2:	4648      	mov	r0, r9
    1cd4:	4311      	orrs	r1, r2
    1cd6:	b007      	add	sp, #28
    1cd8:	bc3c      	pop	{r2, r3, r4, r5}
    1cda:	4690      	mov	r8, r2
    1cdc:	4699      	mov	r9, r3
    1cde:	46a2      	mov	sl, r4
    1ce0:	46ab      	mov	fp, r5
    1ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ce4:	2200      	movs	r2, #0
    1ce6:	2480      	movs	r4, #128	; 0x80
    1ce8:	0324      	lsls	r4, r4, #12
    1cea:	4691      	mov	r9, r2
    1cec:	4d02      	ldr	r5, [pc, #8]	; (1cf8 <__aeabi_ddiv+0x1d4>)
    1cee:	e7e1      	b.n	1cb4 <__aeabi_ddiv+0x190>
    1cf0:	2400      	movs	r4, #0
    1cf2:	2500      	movs	r5, #0
    1cf4:	46a1      	mov	r9, r4
    1cf6:	e7dd      	b.n	1cb4 <__aeabi_ddiv+0x190>
    1cf8:	000007ff 	.word	0x000007ff
    1cfc:	fffffc01 	.word	0xfffffc01
    1d00:	0000621c 	.word	0x0000621c
    1d04:	fffffc0d 	.word	0xfffffc0d
    1d08:	800fffff 	.word	0x800fffff
    1d0c:	4655      	mov	r5, sl
    1d0e:	1aed      	subs	r5, r5, r3
    1d10:	9504      	str	r5, [sp, #16]
    1d12:	45d8      	cmp	r8, fp
    1d14:	d900      	bls.n	1d18 <__aeabi_ddiv+0x1f4>
    1d16:	e153      	b.n	1fc0 <__aeabi_ddiv+0x49c>
    1d18:	d100      	bne.n	1d1c <__aeabi_ddiv+0x1f8>
    1d1a:	e14e      	b.n	1fba <__aeabi_ddiv+0x496>
    1d1c:	9c04      	ldr	r4, [sp, #16]
    1d1e:	2500      	movs	r5, #0
    1d20:	3c01      	subs	r4, #1
    1d22:	464e      	mov	r6, r9
    1d24:	9404      	str	r4, [sp, #16]
    1d26:	4647      	mov	r7, r8
    1d28:	46a9      	mov	r9, r5
    1d2a:	4658      	mov	r0, fp
    1d2c:	0203      	lsls	r3, r0, #8
    1d2e:	0e0c      	lsrs	r4, r1, #24
    1d30:	431c      	orrs	r4, r3
    1d32:	0209      	lsls	r1, r1, #8
    1d34:	0c25      	lsrs	r5, r4, #16
    1d36:	0423      	lsls	r3, r4, #16
    1d38:	0c1b      	lsrs	r3, r3, #16
    1d3a:	9100      	str	r1, [sp, #0]
    1d3c:	1c38      	adds	r0, r7, #0
    1d3e:	1c29      	adds	r1, r5, #0
    1d40:	9301      	str	r3, [sp, #4]
    1d42:	f7fe fbd1 	bl	4e8 <__aeabi_uidiv>
    1d46:	9901      	ldr	r1, [sp, #4]
    1d48:	4683      	mov	fp, r0
    1d4a:	4341      	muls	r1, r0
    1d4c:	1c38      	adds	r0, r7, #0
    1d4e:	468a      	mov	sl, r1
    1d50:	1c29      	adds	r1, r5, #0
    1d52:	f7fe fc0d 	bl	570 <__aeabi_uidivmod>
    1d56:	0c33      	lsrs	r3, r6, #16
    1d58:	0409      	lsls	r1, r1, #16
    1d5a:	4319      	orrs	r1, r3
    1d5c:	458a      	cmp	sl, r1
    1d5e:	d90c      	bls.n	1d7a <__aeabi_ddiv+0x256>
    1d60:	465b      	mov	r3, fp
    1d62:	1909      	adds	r1, r1, r4
    1d64:	3b01      	subs	r3, #1
    1d66:	428c      	cmp	r4, r1
    1d68:	d900      	bls.n	1d6c <__aeabi_ddiv+0x248>
    1d6a:	e147      	b.n	1ffc <__aeabi_ddiv+0x4d8>
    1d6c:	458a      	cmp	sl, r1
    1d6e:	d800      	bhi.n	1d72 <__aeabi_ddiv+0x24e>
    1d70:	e144      	b.n	1ffc <__aeabi_ddiv+0x4d8>
    1d72:	2202      	movs	r2, #2
    1d74:	4252      	negs	r2, r2
    1d76:	4493      	add	fp, r2
    1d78:	1909      	adds	r1, r1, r4
    1d7a:	4653      	mov	r3, sl
    1d7c:	1acb      	subs	r3, r1, r3
    1d7e:	1c18      	adds	r0, r3, #0
    1d80:	1c29      	adds	r1, r5, #0
    1d82:	4698      	mov	r8, r3
    1d84:	f7fe fbb0 	bl	4e8 <__aeabi_uidiv>
    1d88:	1c07      	adds	r7, r0, #0
    1d8a:	9801      	ldr	r0, [sp, #4]
    1d8c:	1c29      	adds	r1, r5, #0
    1d8e:	4378      	muls	r0, r7
    1d90:	4682      	mov	sl, r0
    1d92:	4640      	mov	r0, r8
    1d94:	f7fe fbec 	bl	570 <__aeabi_uidivmod>
    1d98:	0436      	lsls	r6, r6, #16
    1d9a:	040b      	lsls	r3, r1, #16
    1d9c:	0c36      	lsrs	r6, r6, #16
    1d9e:	4333      	orrs	r3, r6
    1da0:	459a      	cmp	sl, r3
    1da2:	d909      	bls.n	1db8 <__aeabi_ddiv+0x294>
    1da4:	191b      	adds	r3, r3, r4
    1da6:	1e7a      	subs	r2, r7, #1
    1da8:	429c      	cmp	r4, r3
    1daa:	d900      	bls.n	1dae <__aeabi_ddiv+0x28a>
    1dac:	e124      	b.n	1ff8 <__aeabi_ddiv+0x4d4>
    1dae:	459a      	cmp	sl, r3
    1db0:	d800      	bhi.n	1db4 <__aeabi_ddiv+0x290>
    1db2:	e121      	b.n	1ff8 <__aeabi_ddiv+0x4d4>
    1db4:	3f02      	subs	r7, #2
    1db6:	191b      	adds	r3, r3, r4
    1db8:	465e      	mov	r6, fp
    1dba:	0432      	lsls	r2, r6, #16
    1dbc:	4317      	orrs	r7, r2
    1dbe:	0c38      	lsrs	r0, r7, #16
    1dc0:	46bb      	mov	fp, r7
    1dc2:	9e00      	ldr	r6, [sp, #0]
    1dc4:	9f00      	ldr	r7, [sp, #0]
    1dc6:	4651      	mov	r1, sl
    1dc8:	0c3f      	lsrs	r7, r7, #16
    1dca:	0432      	lsls	r2, r6, #16
    1dcc:	1a5b      	subs	r3, r3, r1
    1dce:	4659      	mov	r1, fp
    1dd0:	46ba      	mov	sl, r7
    1dd2:	0c12      	lsrs	r2, r2, #16
    1dd4:	040f      	lsls	r7, r1, #16
    1dd6:	0c3f      	lsrs	r7, r7, #16
    1dd8:	4690      	mov	r8, r2
    1dda:	4651      	mov	r1, sl
    1ddc:	437a      	muls	r2, r7
    1dde:	434f      	muls	r7, r1
    1de0:	4641      	mov	r1, r8
    1de2:	4341      	muls	r1, r0
    1de4:	4656      	mov	r6, sl
    1de6:	4370      	muls	r0, r6
    1de8:	19cf      	adds	r7, r1, r7
    1dea:	0c16      	lsrs	r6, r2, #16
    1dec:	19be      	adds	r6, r7, r6
    1dee:	42b1      	cmp	r1, r6
    1df0:	d902      	bls.n	1df8 <__aeabi_ddiv+0x2d4>
    1df2:	2780      	movs	r7, #128	; 0x80
    1df4:	027f      	lsls	r7, r7, #9
    1df6:	19c0      	adds	r0, r0, r7
    1df8:	0c31      	lsrs	r1, r6, #16
    1dfa:	0412      	lsls	r2, r2, #16
    1dfc:	0436      	lsls	r6, r6, #16
    1dfe:	0c12      	lsrs	r2, r2, #16
    1e00:	1840      	adds	r0, r0, r1
    1e02:	18b6      	adds	r6, r6, r2
    1e04:	4283      	cmp	r3, r0
    1e06:	d200      	bcs.n	1e0a <__aeabi_ddiv+0x2e6>
    1e08:	e0c4      	b.n	1f94 <__aeabi_ddiv+0x470>
    1e0a:	d100      	bne.n	1e0e <__aeabi_ddiv+0x2ea>
    1e0c:	e0be      	b.n	1f8c <__aeabi_ddiv+0x468>
    1e0e:	1a19      	subs	r1, r3, r0
    1e10:	4648      	mov	r0, r9
    1e12:	1b86      	subs	r6, r0, r6
    1e14:	45b1      	cmp	r9, r6
    1e16:	41bf      	sbcs	r7, r7
    1e18:	427f      	negs	r7, r7
    1e1a:	1bcf      	subs	r7, r1, r7
    1e1c:	42a7      	cmp	r7, r4
    1e1e:	d100      	bne.n	1e22 <__aeabi_ddiv+0x2fe>
    1e20:	e113      	b.n	204a <__aeabi_ddiv+0x526>
    1e22:	1c29      	adds	r1, r5, #0
    1e24:	1c38      	adds	r0, r7, #0
    1e26:	f7fe fb5f 	bl	4e8 <__aeabi_uidiv>
    1e2a:	9901      	ldr	r1, [sp, #4]
    1e2c:	9002      	str	r0, [sp, #8]
    1e2e:	4341      	muls	r1, r0
    1e30:	1c38      	adds	r0, r7, #0
    1e32:	4689      	mov	r9, r1
    1e34:	1c29      	adds	r1, r5, #0
    1e36:	f7fe fb9b 	bl	570 <__aeabi_uidivmod>
    1e3a:	0c33      	lsrs	r3, r6, #16
    1e3c:	0409      	lsls	r1, r1, #16
    1e3e:	4319      	orrs	r1, r3
    1e40:	4589      	cmp	r9, r1
    1e42:	d90c      	bls.n	1e5e <__aeabi_ddiv+0x33a>
    1e44:	9b02      	ldr	r3, [sp, #8]
    1e46:	1909      	adds	r1, r1, r4
    1e48:	3b01      	subs	r3, #1
    1e4a:	428c      	cmp	r4, r1
    1e4c:	d900      	bls.n	1e50 <__aeabi_ddiv+0x32c>
    1e4e:	e0ff      	b.n	2050 <__aeabi_ddiv+0x52c>
    1e50:	4589      	cmp	r9, r1
    1e52:	d800      	bhi.n	1e56 <__aeabi_ddiv+0x332>
    1e54:	e0fc      	b.n	2050 <__aeabi_ddiv+0x52c>
    1e56:	9f02      	ldr	r7, [sp, #8]
    1e58:	1909      	adds	r1, r1, r4
    1e5a:	3f02      	subs	r7, #2
    1e5c:	9702      	str	r7, [sp, #8]
    1e5e:	464f      	mov	r7, r9
    1e60:	1bcf      	subs	r7, r1, r7
    1e62:	1c38      	adds	r0, r7, #0
    1e64:	1c29      	adds	r1, r5, #0
    1e66:	9705      	str	r7, [sp, #20]
    1e68:	f7fe fb3e 	bl	4e8 <__aeabi_uidiv>
    1e6c:	1c07      	adds	r7, r0, #0
    1e6e:	9801      	ldr	r0, [sp, #4]
    1e70:	1c29      	adds	r1, r5, #0
    1e72:	4378      	muls	r0, r7
    1e74:	4681      	mov	r9, r0
    1e76:	9805      	ldr	r0, [sp, #20]
    1e78:	f7fe fb7a 	bl	570 <__aeabi_uidivmod>
    1e7c:	0436      	lsls	r6, r6, #16
    1e7e:	0409      	lsls	r1, r1, #16
    1e80:	0c36      	lsrs	r6, r6, #16
    1e82:	430e      	orrs	r6, r1
    1e84:	45b1      	cmp	r9, r6
    1e86:	d909      	bls.n	1e9c <__aeabi_ddiv+0x378>
    1e88:	1936      	adds	r6, r6, r4
    1e8a:	1e7b      	subs	r3, r7, #1
    1e8c:	42b4      	cmp	r4, r6
    1e8e:	d900      	bls.n	1e92 <__aeabi_ddiv+0x36e>
    1e90:	e0e0      	b.n	2054 <__aeabi_ddiv+0x530>
    1e92:	45b1      	cmp	r9, r6
    1e94:	d800      	bhi.n	1e98 <__aeabi_ddiv+0x374>
    1e96:	e0dd      	b.n	2054 <__aeabi_ddiv+0x530>
    1e98:	3f02      	subs	r7, #2
    1e9a:	1936      	adds	r6, r6, r4
    1e9c:	9d02      	ldr	r5, [sp, #8]
    1e9e:	4649      	mov	r1, r9
    1ea0:	1a76      	subs	r6, r6, r1
    1ea2:	0429      	lsls	r1, r5, #16
    1ea4:	4339      	orrs	r1, r7
    1ea6:	040b      	lsls	r3, r1, #16
    1ea8:	4657      	mov	r7, sl
    1eaa:	0c0a      	lsrs	r2, r1, #16
    1eac:	0c1b      	lsrs	r3, r3, #16
    1eae:	4640      	mov	r0, r8
    1eb0:	4645      	mov	r5, r8
    1eb2:	4358      	muls	r0, r3
    1eb4:	4355      	muls	r5, r2
    1eb6:	437b      	muls	r3, r7
    1eb8:	437a      	muls	r2, r7
    1eba:	18eb      	adds	r3, r5, r3
    1ebc:	0c07      	lsrs	r7, r0, #16
    1ebe:	19db      	adds	r3, r3, r7
    1ec0:	429d      	cmp	r5, r3
    1ec2:	d902      	bls.n	1eca <__aeabi_ddiv+0x3a6>
    1ec4:	2580      	movs	r5, #128	; 0x80
    1ec6:	026d      	lsls	r5, r5, #9
    1ec8:	1952      	adds	r2, r2, r5
    1eca:	0c1d      	lsrs	r5, r3, #16
    1ecc:	0400      	lsls	r0, r0, #16
    1ece:	041b      	lsls	r3, r3, #16
    1ed0:	0c00      	lsrs	r0, r0, #16
    1ed2:	1952      	adds	r2, r2, r5
    1ed4:	181b      	adds	r3, r3, r0
    1ed6:	4296      	cmp	r6, r2
    1ed8:	d335      	bcc.n	1f46 <__aeabi_ddiv+0x422>
    1eda:	d100      	bne.n	1ede <__aeabi_ddiv+0x3ba>
    1edc:	e0fc      	b.n	20d8 <__aeabi_ddiv+0x5b4>
    1ede:	2301      	movs	r3, #1
    1ee0:	4319      	orrs	r1, r3
    1ee2:	9e04      	ldr	r6, [sp, #16]
    1ee4:	4f99      	ldr	r7, [pc, #612]	; (214c <__aeabi_ddiv+0x628>)
    1ee6:	19f5      	adds	r5, r6, r7
    1ee8:	2d00      	cmp	r5, #0
    1eea:	dc00      	bgt.n	1eee <__aeabi_ddiv+0x3ca>
    1eec:	e0a1      	b.n	2032 <__aeabi_ddiv+0x50e>
    1eee:	0748      	lsls	r0, r1, #29
    1ef0:	d009      	beq.n	1f06 <__aeabi_ddiv+0x3e2>
    1ef2:	230f      	movs	r3, #15
    1ef4:	400b      	ands	r3, r1
    1ef6:	2b04      	cmp	r3, #4
    1ef8:	d005      	beq.n	1f06 <__aeabi_ddiv+0x3e2>
    1efa:	1d0b      	adds	r3, r1, #4
    1efc:	428b      	cmp	r3, r1
    1efe:	4189      	sbcs	r1, r1
    1f00:	4249      	negs	r1, r1
    1f02:	448b      	add	fp, r1
    1f04:	1c19      	adds	r1, r3, #0
    1f06:	465a      	mov	r2, fp
    1f08:	01d2      	lsls	r2, r2, #7
    1f0a:	d507      	bpl.n	1f1c <__aeabi_ddiv+0x3f8>
    1f0c:	4b90      	ldr	r3, [pc, #576]	; (2150 <__aeabi_ddiv+0x62c>)
    1f0e:	465c      	mov	r4, fp
    1f10:	9e04      	ldr	r6, [sp, #16]
    1f12:	2780      	movs	r7, #128	; 0x80
    1f14:	401c      	ands	r4, r3
    1f16:	00ff      	lsls	r7, r7, #3
    1f18:	46a3      	mov	fp, r4
    1f1a:	19f5      	adds	r5, r6, r7
    1f1c:	4b8d      	ldr	r3, [pc, #564]	; (2154 <__aeabi_ddiv+0x630>)
    1f1e:	429d      	cmp	r5, r3
    1f20:	dd7a      	ble.n	2018 <__aeabi_ddiv+0x4f4>
    1f22:	9c03      	ldr	r4, [sp, #12]
    1f24:	2201      	movs	r2, #1
    1f26:	4022      	ands	r2, r4
    1f28:	2400      	movs	r4, #0
    1f2a:	4d8b      	ldr	r5, [pc, #556]	; (2158 <__aeabi_ddiv+0x634>)
    1f2c:	46a1      	mov	r9, r4
    1f2e:	e6c1      	b.n	1cb4 <__aeabi_ddiv+0x190>
    1f30:	2480      	movs	r4, #128	; 0x80
    1f32:	0324      	lsls	r4, r4, #12
    1f34:	4647      	mov	r7, r8
    1f36:	4227      	tst	r7, r4
    1f38:	d14c      	bne.n	1fd4 <__aeabi_ddiv+0x4b0>
    1f3a:	433c      	orrs	r4, r7
    1f3c:	0324      	lsls	r4, r4, #12
    1f3e:	0b24      	lsrs	r4, r4, #12
    1f40:	9a00      	ldr	r2, [sp, #0]
    1f42:	4d85      	ldr	r5, [pc, #532]	; (2158 <__aeabi_ddiv+0x634>)
    1f44:	e6b6      	b.n	1cb4 <__aeabi_ddiv+0x190>
    1f46:	1936      	adds	r6, r6, r4
    1f48:	1e48      	subs	r0, r1, #1
    1f4a:	42b4      	cmp	r4, r6
    1f4c:	d95e      	bls.n	200c <__aeabi_ddiv+0x4e8>
    1f4e:	1c01      	adds	r1, r0, #0
    1f50:	4296      	cmp	r6, r2
    1f52:	d1c4      	bne.n	1ede <__aeabi_ddiv+0x3ba>
    1f54:	9e00      	ldr	r6, [sp, #0]
    1f56:	429e      	cmp	r6, r3
    1f58:	d1c1      	bne.n	1ede <__aeabi_ddiv+0x3ba>
    1f5a:	e7c2      	b.n	1ee2 <__aeabi_ddiv+0x3be>
    1f5c:	1c03      	adds	r3, r0, #0
    1f5e:	3b28      	subs	r3, #40	; 0x28
    1f60:	1c31      	adds	r1, r6, #0
    1f62:	4099      	lsls	r1, r3
    1f64:	468b      	mov	fp, r1
    1f66:	2100      	movs	r1, #0
    1f68:	e688      	b.n	1c7c <__aeabi_ddiv+0x158>
    1f6a:	1c30      	adds	r0, r6, #0
    1f6c:	f001 f958 	bl	3220 <__clzsi2>
    1f70:	3020      	adds	r0, #32
    1f72:	e672      	b.n	1c5a <__aeabi_ddiv+0x136>
    1f74:	3b28      	subs	r3, #40	; 0x28
    1f76:	1c21      	adds	r1, r4, #0
    1f78:	4099      	lsls	r1, r3
    1f7a:	2200      	movs	r2, #0
    1f7c:	4688      	mov	r8, r1
    1f7e:	4691      	mov	r9, r2
    1f80:	e651      	b.n	1c26 <__aeabi_ddiv+0x102>
    1f82:	1c20      	adds	r0, r4, #0
    1f84:	f001 f94c 	bl	3220 <__clzsi2>
    1f88:	3020      	adds	r0, #32
    1f8a:	e63b      	b.n	1c04 <__aeabi_ddiv+0xe0>
    1f8c:	2100      	movs	r1, #0
    1f8e:	45b1      	cmp	r9, r6
    1f90:	d300      	bcc.n	1f94 <__aeabi_ddiv+0x470>
    1f92:	e73d      	b.n	1e10 <__aeabi_ddiv+0x2ec>
    1f94:	9f00      	ldr	r7, [sp, #0]
    1f96:	465a      	mov	r2, fp
    1f98:	44b9      	add	r9, r7
    1f9a:	45b9      	cmp	r9, r7
    1f9c:	41bf      	sbcs	r7, r7
    1f9e:	427f      	negs	r7, r7
    1fa0:	193f      	adds	r7, r7, r4
    1fa2:	18fb      	adds	r3, r7, r3
    1fa4:	3a01      	subs	r2, #1
    1fa6:	429c      	cmp	r4, r3
    1fa8:	d21e      	bcs.n	1fe8 <__aeabi_ddiv+0x4c4>
    1faa:	4298      	cmp	r0, r3
    1fac:	d900      	bls.n	1fb0 <__aeabi_ddiv+0x48c>
    1fae:	e07e      	b.n	20ae <__aeabi_ddiv+0x58a>
    1fb0:	d100      	bne.n	1fb4 <__aeabi_ddiv+0x490>
    1fb2:	e0b5      	b.n	2120 <__aeabi_ddiv+0x5fc>
    1fb4:	1a19      	subs	r1, r3, r0
    1fb6:	4693      	mov	fp, r2
    1fb8:	e72a      	b.n	1e10 <__aeabi_ddiv+0x2ec>
    1fba:	4589      	cmp	r9, r1
    1fbc:	d800      	bhi.n	1fc0 <__aeabi_ddiv+0x49c>
    1fbe:	e6ad      	b.n	1d1c <__aeabi_ddiv+0x1f8>
    1fc0:	4648      	mov	r0, r9
    1fc2:	4646      	mov	r6, r8
    1fc4:	4642      	mov	r2, r8
    1fc6:	0877      	lsrs	r7, r6, #1
    1fc8:	07d3      	lsls	r3, r2, #31
    1fca:	0846      	lsrs	r6, r0, #1
    1fcc:	07c0      	lsls	r0, r0, #31
    1fce:	431e      	orrs	r6, r3
    1fd0:	4681      	mov	r9, r0
    1fd2:	e6aa      	b.n	1d2a <__aeabi_ddiv+0x206>
    1fd4:	4658      	mov	r0, fp
    1fd6:	4220      	tst	r0, r4
    1fd8:	d112      	bne.n	2000 <__aeabi_ddiv+0x4dc>
    1fda:	4304      	orrs	r4, r0
    1fdc:	0324      	lsls	r4, r4, #12
    1fde:	1c2a      	adds	r2, r5, #0
    1fe0:	0b24      	lsrs	r4, r4, #12
    1fe2:	4689      	mov	r9, r1
    1fe4:	4d5c      	ldr	r5, [pc, #368]	; (2158 <__aeabi_ddiv+0x634>)
    1fe6:	e665      	b.n	1cb4 <__aeabi_ddiv+0x190>
    1fe8:	42a3      	cmp	r3, r4
    1fea:	d1e3      	bne.n	1fb4 <__aeabi_ddiv+0x490>
    1fec:	9f00      	ldr	r7, [sp, #0]
    1fee:	454f      	cmp	r7, r9
    1ff0:	d9db      	bls.n	1faa <__aeabi_ddiv+0x486>
    1ff2:	1a21      	subs	r1, r4, r0
    1ff4:	4693      	mov	fp, r2
    1ff6:	e70b      	b.n	1e10 <__aeabi_ddiv+0x2ec>
    1ff8:	1c17      	adds	r7, r2, #0
    1ffa:	e6dd      	b.n	1db8 <__aeabi_ddiv+0x294>
    1ffc:	469b      	mov	fp, r3
    1ffe:	e6bc      	b.n	1d7a <__aeabi_ddiv+0x256>
    2000:	433c      	orrs	r4, r7
    2002:	0324      	lsls	r4, r4, #12
    2004:	0b24      	lsrs	r4, r4, #12
    2006:	9a00      	ldr	r2, [sp, #0]
    2008:	4d53      	ldr	r5, [pc, #332]	; (2158 <__aeabi_ddiv+0x634>)
    200a:	e653      	b.n	1cb4 <__aeabi_ddiv+0x190>
    200c:	42b2      	cmp	r2, r6
    200e:	d859      	bhi.n	20c4 <__aeabi_ddiv+0x5a0>
    2010:	d100      	bne.n	2014 <__aeabi_ddiv+0x4f0>
    2012:	e08a      	b.n	212a <__aeabi_ddiv+0x606>
    2014:	1c01      	adds	r1, r0, #0
    2016:	e762      	b.n	1ede <__aeabi_ddiv+0x3ba>
    2018:	465f      	mov	r7, fp
    201a:	08c9      	lsrs	r1, r1, #3
    201c:	077b      	lsls	r3, r7, #29
    201e:	9e03      	ldr	r6, [sp, #12]
    2020:	430b      	orrs	r3, r1
    2022:	027c      	lsls	r4, r7, #9
    2024:	056d      	lsls	r5, r5, #21
    2026:	2201      	movs	r2, #1
    2028:	4699      	mov	r9, r3
    202a:	0b24      	lsrs	r4, r4, #12
    202c:	0d6d      	lsrs	r5, r5, #21
    202e:	4032      	ands	r2, r6
    2030:	e640      	b.n	1cb4 <__aeabi_ddiv+0x190>
    2032:	4b4a      	ldr	r3, [pc, #296]	; (215c <__aeabi_ddiv+0x638>)
    2034:	9f04      	ldr	r7, [sp, #16]
    2036:	1bdb      	subs	r3, r3, r7
    2038:	2b38      	cmp	r3, #56	; 0x38
    203a:	dd10      	ble.n	205e <__aeabi_ddiv+0x53a>
    203c:	9c03      	ldr	r4, [sp, #12]
    203e:	2201      	movs	r2, #1
    2040:	4022      	ands	r2, r4
    2042:	2400      	movs	r4, #0
    2044:	2500      	movs	r5, #0
    2046:	46a1      	mov	r9, r4
    2048:	e634      	b.n	1cb4 <__aeabi_ddiv+0x190>
    204a:	2101      	movs	r1, #1
    204c:	4249      	negs	r1, r1
    204e:	e748      	b.n	1ee2 <__aeabi_ddiv+0x3be>
    2050:	9302      	str	r3, [sp, #8]
    2052:	e704      	b.n	1e5e <__aeabi_ddiv+0x33a>
    2054:	1c1f      	adds	r7, r3, #0
    2056:	e721      	b.n	1e9c <__aeabi_ddiv+0x378>
    2058:	9c01      	ldr	r4, [sp, #4]
    205a:	9403      	str	r4, [sp, #12]
    205c:	e741      	b.n	1ee2 <__aeabi_ddiv+0x3be>
    205e:	2b1f      	cmp	r3, #31
    2060:	dc40      	bgt.n	20e4 <__aeabi_ddiv+0x5c0>
    2062:	483f      	ldr	r0, [pc, #252]	; (2160 <__aeabi_ddiv+0x63c>)
    2064:	9f04      	ldr	r7, [sp, #16]
    2066:	1c0c      	adds	r4, r1, #0
    2068:	183a      	adds	r2, r7, r0
    206a:	4658      	mov	r0, fp
    206c:	4091      	lsls	r1, r2
    206e:	40dc      	lsrs	r4, r3
    2070:	4090      	lsls	r0, r2
    2072:	4320      	orrs	r0, r4
    2074:	1c0a      	adds	r2, r1, #0
    2076:	1e51      	subs	r1, r2, #1
    2078:	418a      	sbcs	r2, r1
    207a:	1c01      	adds	r1, r0, #0
    207c:	4311      	orrs	r1, r2
    207e:	465a      	mov	r2, fp
    2080:	40da      	lsrs	r2, r3
    2082:	1c13      	adds	r3, r2, #0
    2084:	0748      	lsls	r0, r1, #29
    2086:	d009      	beq.n	209c <__aeabi_ddiv+0x578>
    2088:	220f      	movs	r2, #15
    208a:	400a      	ands	r2, r1
    208c:	2a04      	cmp	r2, #4
    208e:	d005      	beq.n	209c <__aeabi_ddiv+0x578>
    2090:	1d0a      	adds	r2, r1, #4
    2092:	428a      	cmp	r2, r1
    2094:	4189      	sbcs	r1, r1
    2096:	4249      	negs	r1, r1
    2098:	185b      	adds	r3, r3, r1
    209a:	1c11      	adds	r1, r2, #0
    209c:	021a      	lsls	r2, r3, #8
    209e:	d534      	bpl.n	210a <__aeabi_ddiv+0x5e6>
    20a0:	9c03      	ldr	r4, [sp, #12]
    20a2:	2201      	movs	r2, #1
    20a4:	4022      	ands	r2, r4
    20a6:	2400      	movs	r4, #0
    20a8:	2501      	movs	r5, #1
    20aa:	46a1      	mov	r9, r4
    20ac:	e602      	b.n	1cb4 <__aeabi_ddiv+0x190>
    20ae:	9f00      	ldr	r7, [sp, #0]
    20b0:	2102      	movs	r1, #2
    20b2:	4249      	negs	r1, r1
    20b4:	44b9      	add	r9, r7
    20b6:	448b      	add	fp, r1
    20b8:	45b9      	cmp	r9, r7
    20ba:	4189      	sbcs	r1, r1
    20bc:	4249      	negs	r1, r1
    20be:	1909      	adds	r1, r1, r4
    20c0:	18cb      	adds	r3, r1, r3
    20c2:	e6a4      	b.n	1e0e <__aeabi_ddiv+0x2ea>
    20c4:	9d00      	ldr	r5, [sp, #0]
    20c6:	1e88      	subs	r0, r1, #2
    20c8:	0069      	lsls	r1, r5, #1
    20ca:	42a9      	cmp	r1, r5
    20cc:	41ad      	sbcs	r5, r5
    20ce:	426d      	negs	r5, r5
    20d0:	192c      	adds	r4, r5, r4
    20d2:	1936      	adds	r6, r6, r4
    20d4:	9100      	str	r1, [sp, #0]
    20d6:	e73a      	b.n	1f4e <__aeabi_ddiv+0x42a>
    20d8:	2b00      	cmp	r3, #0
    20da:	d000      	beq.n	20de <__aeabi_ddiv+0x5ba>
    20dc:	e733      	b.n	1f46 <__aeabi_ddiv+0x422>
    20de:	2400      	movs	r4, #0
    20e0:	9400      	str	r4, [sp, #0]
    20e2:	e737      	b.n	1f54 <__aeabi_ddiv+0x430>
    20e4:	4a1f      	ldr	r2, [pc, #124]	; (2164 <__aeabi_ddiv+0x640>)
    20e6:	9c04      	ldr	r4, [sp, #16]
    20e8:	465d      	mov	r5, fp
    20ea:	1b12      	subs	r2, r2, r4
    20ec:	40d5      	lsrs	r5, r2
    20ee:	1c2a      	adds	r2, r5, #0
    20f0:	2b20      	cmp	r3, #32
    20f2:	d01f      	beq.n	2134 <__aeabi_ddiv+0x610>
    20f4:	4e1c      	ldr	r6, [pc, #112]	; (2168 <__aeabi_ddiv+0x644>)
    20f6:	465f      	mov	r7, fp
    20f8:	19a3      	adds	r3, r4, r6
    20fa:	409f      	lsls	r7, r3
    20fc:	1c3b      	adds	r3, r7, #0
    20fe:	4319      	orrs	r1, r3
    2100:	1e4b      	subs	r3, r1, #1
    2102:	4199      	sbcs	r1, r3
    2104:	4311      	orrs	r1, r2
    2106:	2300      	movs	r3, #0
    2108:	e7bc      	b.n	2084 <__aeabi_ddiv+0x560>
    210a:	075a      	lsls	r2, r3, #29
    210c:	08c9      	lsrs	r1, r1, #3
    210e:	430a      	orrs	r2, r1
    2110:	9f03      	ldr	r7, [sp, #12]
    2112:	4691      	mov	r9, r2
    2114:	025b      	lsls	r3, r3, #9
    2116:	2201      	movs	r2, #1
    2118:	0b1c      	lsrs	r4, r3, #12
    211a:	403a      	ands	r2, r7
    211c:	2500      	movs	r5, #0
    211e:	e5c9      	b.n	1cb4 <__aeabi_ddiv+0x190>
    2120:	454e      	cmp	r6, r9
    2122:	d8c4      	bhi.n	20ae <__aeabi_ddiv+0x58a>
    2124:	4693      	mov	fp, r2
    2126:	2100      	movs	r1, #0
    2128:	e672      	b.n	1e10 <__aeabi_ddiv+0x2ec>
    212a:	9f00      	ldr	r7, [sp, #0]
    212c:	429f      	cmp	r7, r3
    212e:	d3c9      	bcc.n	20c4 <__aeabi_ddiv+0x5a0>
    2130:	1c01      	adds	r1, r0, #0
    2132:	e70f      	b.n	1f54 <__aeabi_ddiv+0x430>
    2134:	2300      	movs	r3, #0
    2136:	e7e2      	b.n	20fe <__aeabi_ddiv+0x5da>
    2138:	2480      	movs	r4, #128	; 0x80
    213a:	0324      	lsls	r4, r4, #12
    213c:	465f      	mov	r7, fp
    213e:	433c      	orrs	r4, r7
    2140:	0324      	lsls	r4, r4, #12
    2142:	0b24      	lsrs	r4, r4, #12
    2144:	9a01      	ldr	r2, [sp, #4]
    2146:	4689      	mov	r9, r1
    2148:	4d03      	ldr	r5, [pc, #12]	; (2158 <__aeabi_ddiv+0x634>)
    214a:	e5b3      	b.n	1cb4 <__aeabi_ddiv+0x190>
    214c:	000003ff 	.word	0x000003ff
    2150:	feffffff 	.word	0xfeffffff
    2154:	000007fe 	.word	0x000007fe
    2158:	000007ff 	.word	0x000007ff
    215c:	fffffc02 	.word	0xfffffc02
    2160:	0000041e 	.word	0x0000041e
    2164:	fffffbe2 	.word	0xfffffbe2
    2168:	0000043e 	.word	0x0000043e

0000216c <__eqdf2>:
__eqdf2():
    216c:	b5f0      	push	{r4, r5, r6, r7, lr}
    216e:	465f      	mov	r7, fp
    2170:	4656      	mov	r6, sl
    2172:	464d      	mov	r5, r9
    2174:	4644      	mov	r4, r8
    2176:	b4f0      	push	{r4, r5, r6, r7}
    2178:	1c0d      	adds	r5, r1, #0
    217a:	1c04      	adds	r4, r0, #0
    217c:	4680      	mov	r8, r0
    217e:	0fe8      	lsrs	r0, r5, #31
    2180:	4681      	mov	r9, r0
    2182:	0318      	lsls	r0, r3, #12
    2184:	030f      	lsls	r7, r1, #12
    2186:	0b00      	lsrs	r0, r0, #12
    2188:	0b3f      	lsrs	r7, r7, #12
    218a:	b083      	sub	sp, #12
    218c:	4684      	mov	ip, r0
    218e:	481b      	ldr	r0, [pc, #108]	; (21fc <__eqdf2+0x90>)
    2190:	9700      	str	r7, [sp, #0]
    2192:	0049      	lsls	r1, r1, #1
    2194:	005e      	lsls	r6, r3, #1
    2196:	0fdf      	lsrs	r7, r3, #31
    2198:	0d49      	lsrs	r1, r1, #21
    219a:	4692      	mov	sl, r2
    219c:	0d76      	lsrs	r6, r6, #21
    219e:	46bb      	mov	fp, r7
    21a0:	4281      	cmp	r1, r0
    21a2:	d00c      	beq.n	21be <__eqdf2+0x52>
    21a4:	4815      	ldr	r0, [pc, #84]	; (21fc <__eqdf2+0x90>)
    21a6:	4286      	cmp	r6, r0
    21a8:	d010      	beq.n	21cc <__eqdf2+0x60>
    21aa:	2001      	movs	r0, #1
    21ac:	42b1      	cmp	r1, r6
    21ae:	d015      	beq.n	21dc <__eqdf2+0x70>
    21b0:	b003      	add	sp, #12
    21b2:	bc3c      	pop	{r2, r3, r4, r5}
    21b4:	4690      	mov	r8, r2
    21b6:	4699      	mov	r9, r3
    21b8:	46a2      	mov	sl, r4
    21ba:	46ab      	mov	fp, r5
    21bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21be:	9f00      	ldr	r7, [sp, #0]
    21c0:	2001      	movs	r0, #1
    21c2:	4327      	orrs	r7, r4
    21c4:	d1f4      	bne.n	21b0 <__eqdf2+0x44>
    21c6:	480d      	ldr	r0, [pc, #52]	; (21fc <__eqdf2+0x90>)
    21c8:	4286      	cmp	r6, r0
    21ca:	d1ee      	bne.n	21aa <__eqdf2+0x3e>
    21cc:	4660      	mov	r0, ip
    21ce:	4302      	orrs	r2, r0
    21d0:	2001      	movs	r0, #1
    21d2:	2a00      	cmp	r2, #0
    21d4:	d1ec      	bne.n	21b0 <__eqdf2+0x44>
    21d6:	2001      	movs	r0, #1
    21d8:	42b1      	cmp	r1, r6
    21da:	d1e9      	bne.n	21b0 <__eqdf2+0x44>
    21dc:	9b00      	ldr	r3, [sp, #0]
    21de:	4563      	cmp	r3, ip
    21e0:	d1e6      	bne.n	21b0 <__eqdf2+0x44>
    21e2:	45d0      	cmp	r8, sl
    21e4:	d1e4      	bne.n	21b0 <__eqdf2+0x44>
    21e6:	45d9      	cmp	r9, fp
    21e8:	d006      	beq.n	21f8 <__eqdf2+0x8c>
    21ea:	2900      	cmp	r1, #0
    21ec:	d1e0      	bne.n	21b0 <__eqdf2+0x44>
    21ee:	431c      	orrs	r4, r3
    21f0:	1c20      	adds	r0, r4, #0
    21f2:	1e44      	subs	r4, r0, #1
    21f4:	41a0      	sbcs	r0, r4
    21f6:	e7db      	b.n	21b0 <__eqdf2+0x44>
    21f8:	2000      	movs	r0, #0
    21fa:	e7d9      	b.n	21b0 <__eqdf2+0x44>
    21fc:	000007ff 	.word	0x000007ff

00002200 <__gedf2>:
__gtdf2():
    2200:	b5f0      	push	{r4, r5, r6, r7, lr}
    2202:	465f      	mov	r7, fp
    2204:	4656      	mov	r6, sl
    2206:	464d      	mov	r5, r9
    2208:	4644      	mov	r4, r8
    220a:	b4f0      	push	{r4, r5, r6, r7}
    220c:	0fcd      	lsrs	r5, r1, #31
    220e:	0fde      	lsrs	r6, r3, #31
    2210:	46ac      	mov	ip, r5
    2212:	031d      	lsls	r5, r3, #12
    2214:	0b2d      	lsrs	r5, r5, #12
    2216:	46b1      	mov	r9, r6
    2218:	4e37      	ldr	r6, [pc, #220]	; (22f8 <__gedf2+0xf8>)
    221a:	030f      	lsls	r7, r1, #12
    221c:	004c      	lsls	r4, r1, #1
    221e:	46ab      	mov	fp, r5
    2220:	005d      	lsls	r5, r3, #1
    2222:	4680      	mov	r8, r0
    2224:	0b3f      	lsrs	r7, r7, #12
    2226:	0d64      	lsrs	r4, r4, #21
    2228:	4692      	mov	sl, r2
    222a:	0d6d      	lsrs	r5, r5, #21
    222c:	42b4      	cmp	r4, r6
    222e:	d032      	beq.n	2296 <__gedf2+0x96>
    2230:	4e31      	ldr	r6, [pc, #196]	; (22f8 <__gedf2+0xf8>)
    2232:	42b5      	cmp	r5, r6
    2234:	d035      	beq.n	22a2 <__gedf2+0xa2>
    2236:	2c00      	cmp	r4, #0
    2238:	d10e      	bne.n	2258 <__gedf2+0x58>
    223a:	4338      	orrs	r0, r7
    223c:	4241      	negs	r1, r0
    223e:	4141      	adcs	r1, r0
    2240:	1c08      	adds	r0, r1, #0
    2242:	2d00      	cmp	r5, #0
    2244:	d00b      	beq.n	225e <__gedf2+0x5e>
    2246:	2900      	cmp	r1, #0
    2248:	d119      	bne.n	227e <__gedf2+0x7e>
    224a:	45cc      	cmp	ip, r9
    224c:	d02d      	beq.n	22aa <__gedf2+0xaa>
    224e:	4665      	mov	r5, ip
    2250:	4268      	negs	r0, r5
    2252:	2301      	movs	r3, #1
    2254:	4318      	orrs	r0, r3
    2256:	e018      	b.n	228a <__gedf2+0x8a>
    2258:	2d00      	cmp	r5, #0
    225a:	d1f6      	bne.n	224a <__gedf2+0x4a>
    225c:	1c28      	adds	r0, r5, #0
    225e:	4659      	mov	r1, fp
    2260:	430a      	orrs	r2, r1
    2262:	4253      	negs	r3, r2
    2264:	4153      	adcs	r3, r2
    2266:	2800      	cmp	r0, #0
    2268:	d106      	bne.n	2278 <__gedf2+0x78>
    226a:	2b00      	cmp	r3, #0
    226c:	d0ed      	beq.n	224a <__gedf2+0x4a>
    226e:	4663      	mov	r3, ip
    2270:	4258      	negs	r0, r3
    2272:	2301      	movs	r3, #1
    2274:	4318      	orrs	r0, r3
    2276:	e008      	b.n	228a <__gedf2+0x8a>
    2278:	2000      	movs	r0, #0
    227a:	2b00      	cmp	r3, #0
    227c:	d105      	bne.n	228a <__gedf2+0x8a>
    227e:	464a      	mov	r2, r9
    2280:	4250      	negs	r0, r2
    2282:	4150      	adcs	r0, r2
    2284:	4240      	negs	r0, r0
    2286:	2301      	movs	r3, #1
    2288:	4318      	orrs	r0, r3
    228a:	bc3c      	pop	{r2, r3, r4, r5}
    228c:	4690      	mov	r8, r2
    228e:	4699      	mov	r9, r3
    2290:	46a2      	mov	sl, r4
    2292:	46ab      	mov	fp, r5
    2294:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2296:	1c3e      	adds	r6, r7, #0
    2298:	4306      	orrs	r6, r0
    229a:	d0c9      	beq.n	2230 <__gedf2+0x30>
    229c:	2002      	movs	r0, #2
    229e:	4240      	negs	r0, r0
    22a0:	e7f3      	b.n	228a <__gedf2+0x8a>
    22a2:	465e      	mov	r6, fp
    22a4:	4316      	orrs	r6, r2
    22a6:	d0c6      	beq.n	2236 <__gedf2+0x36>
    22a8:	e7f8      	b.n	229c <__gedf2+0x9c>
    22aa:	42ac      	cmp	r4, r5
    22ac:	dc07      	bgt.n	22be <__gedf2+0xbe>
    22ae:	da0b      	bge.n	22c8 <__gedf2+0xc8>
    22b0:	4661      	mov	r1, ip
    22b2:	4248      	negs	r0, r1
    22b4:	4148      	adcs	r0, r1
    22b6:	4240      	negs	r0, r0
    22b8:	2301      	movs	r3, #1
    22ba:	4318      	orrs	r0, r3
    22bc:	e7e5      	b.n	228a <__gedf2+0x8a>
    22be:	4666      	mov	r6, ip
    22c0:	4270      	negs	r0, r6
    22c2:	2301      	movs	r3, #1
    22c4:	4318      	orrs	r0, r3
    22c6:	e7e0      	b.n	228a <__gedf2+0x8a>
    22c8:	455f      	cmp	r7, fp
    22ca:	d80a      	bhi.n	22e2 <__gedf2+0xe2>
    22cc:	d00e      	beq.n	22ec <__gedf2+0xec>
    22ce:	2000      	movs	r0, #0
    22d0:	455f      	cmp	r7, fp
    22d2:	d2da      	bcs.n	228a <__gedf2+0x8a>
    22d4:	4665      	mov	r5, ip
    22d6:	4268      	negs	r0, r5
    22d8:	4168      	adcs	r0, r5
    22da:	4240      	negs	r0, r0
    22dc:	2301      	movs	r3, #1
    22de:	4318      	orrs	r0, r3
    22e0:	e7d3      	b.n	228a <__gedf2+0x8a>
    22e2:	4662      	mov	r2, ip
    22e4:	4250      	negs	r0, r2
    22e6:	2301      	movs	r3, #1
    22e8:	4318      	orrs	r0, r3
    22ea:	e7ce      	b.n	228a <__gedf2+0x8a>
    22ec:	45d0      	cmp	r8, sl
    22ee:	d8f8      	bhi.n	22e2 <__gedf2+0xe2>
    22f0:	2000      	movs	r0, #0
    22f2:	45d0      	cmp	r8, sl
    22f4:	d3ee      	bcc.n	22d4 <__gedf2+0xd4>
    22f6:	e7c8      	b.n	228a <__gedf2+0x8a>
    22f8:	000007ff 	.word	0x000007ff

000022fc <__ledf2>:
__ltdf2():
    22fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    22fe:	4656      	mov	r6, sl
    2300:	464d      	mov	r5, r9
    2302:	4644      	mov	r4, r8
    2304:	465f      	mov	r7, fp
    2306:	b4f0      	push	{r4, r5, r6, r7}
    2308:	1c0d      	adds	r5, r1, #0
    230a:	b083      	sub	sp, #12
    230c:	1c04      	adds	r4, r0, #0
    230e:	9001      	str	r0, [sp, #4]
    2310:	0fe8      	lsrs	r0, r5, #31
    2312:	4681      	mov	r9, r0
    2314:	0318      	lsls	r0, r3, #12
    2316:	030f      	lsls	r7, r1, #12
    2318:	0b00      	lsrs	r0, r0, #12
    231a:	0b3f      	lsrs	r7, r7, #12
    231c:	4684      	mov	ip, r0
    231e:	4835      	ldr	r0, [pc, #212]	; (23f4 <__ledf2+0xf8>)
    2320:	9700      	str	r7, [sp, #0]
    2322:	0049      	lsls	r1, r1, #1
    2324:	005e      	lsls	r6, r3, #1
    2326:	0fdf      	lsrs	r7, r3, #31
    2328:	0d49      	lsrs	r1, r1, #21
    232a:	4692      	mov	sl, r2
    232c:	0d76      	lsrs	r6, r6, #21
    232e:	46b8      	mov	r8, r7
    2330:	4281      	cmp	r1, r0
    2332:	d034      	beq.n	239e <__ledf2+0xa2>
    2334:	482f      	ldr	r0, [pc, #188]	; (23f4 <__ledf2+0xf8>)
    2336:	4286      	cmp	r6, r0
    2338:	d036      	beq.n	23a8 <__ledf2+0xac>
    233a:	2900      	cmp	r1, #0
    233c:	d018      	beq.n	2370 <__ledf2+0x74>
    233e:	2e00      	cmp	r6, #0
    2340:	d11f      	bne.n	2382 <__ledf2+0x86>
    2342:	1c34      	adds	r4, r6, #0
    2344:	4667      	mov	r7, ip
    2346:	433a      	orrs	r2, r7
    2348:	4253      	negs	r3, r2
    234a:	4153      	adcs	r3, r2
    234c:	2c00      	cmp	r4, #0
    234e:	d01f      	beq.n	2390 <__ledf2+0x94>
    2350:	2000      	movs	r0, #0
    2352:	2b00      	cmp	r3, #0
    2354:	d105      	bne.n	2362 <__ledf2+0x66>
    2356:	4642      	mov	r2, r8
    2358:	4250      	negs	r0, r2
    235a:	4150      	adcs	r0, r2
    235c:	4240      	negs	r0, r0
    235e:	2301      	movs	r3, #1
    2360:	4318      	orrs	r0, r3
    2362:	b003      	add	sp, #12
    2364:	bc3c      	pop	{r2, r3, r4, r5}
    2366:	4690      	mov	r8, r2
    2368:	4699      	mov	r9, r3
    236a:	46a2      	mov	sl, r4
    236c:	46ab      	mov	fp, r5
    236e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2370:	9800      	ldr	r0, [sp, #0]
    2372:	4304      	orrs	r4, r0
    2374:	4260      	negs	r0, r4
    2376:	4160      	adcs	r0, r4
    2378:	1c04      	adds	r4, r0, #0
    237a:	2e00      	cmp	r6, #0
    237c:	d0e2      	beq.n	2344 <__ledf2+0x48>
    237e:	2800      	cmp	r0, #0
    2380:	d1e9      	bne.n	2356 <__ledf2+0x5a>
    2382:	45c1      	cmp	r9, r8
    2384:	d015      	beq.n	23b2 <__ledf2+0xb6>
    2386:	464f      	mov	r7, r9
    2388:	4278      	negs	r0, r7
    238a:	2301      	movs	r3, #1
    238c:	4318      	orrs	r0, r3
    238e:	e7e8      	b.n	2362 <__ledf2+0x66>
    2390:	2b00      	cmp	r3, #0
    2392:	d0f6      	beq.n	2382 <__ledf2+0x86>
    2394:	464b      	mov	r3, r9
    2396:	4258      	negs	r0, r3
    2398:	2301      	movs	r3, #1
    239a:	4318      	orrs	r0, r3
    239c:	e7e1      	b.n	2362 <__ledf2+0x66>
    239e:	9f00      	ldr	r7, [sp, #0]
    23a0:	2002      	movs	r0, #2
    23a2:	4327      	orrs	r7, r4
    23a4:	d1dd      	bne.n	2362 <__ledf2+0x66>
    23a6:	e7c5      	b.n	2334 <__ledf2+0x38>
    23a8:	4667      	mov	r7, ip
    23aa:	2002      	movs	r0, #2
    23ac:	4317      	orrs	r7, r2
    23ae:	d1d8      	bne.n	2362 <__ledf2+0x66>
    23b0:	e7c3      	b.n	233a <__ledf2+0x3e>
    23b2:	42b1      	cmp	r1, r6
    23b4:	dd04      	ble.n	23c0 <__ledf2+0xc4>
    23b6:	464a      	mov	r2, r9
    23b8:	4250      	negs	r0, r2
    23ba:	2301      	movs	r3, #1
    23bc:	4318      	orrs	r0, r3
    23be:	e7d0      	b.n	2362 <__ledf2+0x66>
    23c0:	42b1      	cmp	r1, r6
    23c2:	db07      	blt.n	23d4 <__ledf2+0xd8>
    23c4:	9800      	ldr	r0, [sp, #0]
    23c6:	4560      	cmp	r0, ip
    23c8:	d8e4      	bhi.n	2394 <__ledf2+0x98>
    23ca:	d00a      	beq.n	23e2 <__ledf2+0xe6>
    23cc:	9f00      	ldr	r7, [sp, #0]
    23ce:	2000      	movs	r0, #0
    23d0:	4567      	cmp	r7, ip
    23d2:	d2c6      	bcs.n	2362 <__ledf2+0x66>
    23d4:	464f      	mov	r7, r9
    23d6:	4278      	negs	r0, r7
    23d8:	4178      	adcs	r0, r7
    23da:	4240      	negs	r0, r0
    23dc:	2301      	movs	r3, #1
    23de:	4318      	orrs	r0, r3
    23e0:	e7bf      	b.n	2362 <__ledf2+0x66>
    23e2:	9a01      	ldr	r2, [sp, #4]
    23e4:	4552      	cmp	r2, sl
    23e6:	d8d5      	bhi.n	2394 <__ledf2+0x98>
    23e8:	9a01      	ldr	r2, [sp, #4]
    23ea:	2000      	movs	r0, #0
    23ec:	4552      	cmp	r2, sl
    23ee:	d3f1      	bcc.n	23d4 <__ledf2+0xd8>
    23f0:	e7b7      	b.n	2362 <__ledf2+0x66>
    23f2:	46c0      	nop			; (mov r8, r8)
    23f4:	000007ff 	.word	0x000007ff

000023f8 <__aeabi_dmul>:
__aeabi_dmul():
    23f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    23fa:	4656      	mov	r6, sl
    23fc:	4644      	mov	r4, r8
    23fe:	465f      	mov	r7, fp
    2400:	464d      	mov	r5, r9
    2402:	b4f0      	push	{r4, r5, r6, r7}
    2404:	1c1f      	adds	r7, r3, #0
    2406:	030b      	lsls	r3, r1, #12
    2408:	0b1b      	lsrs	r3, r3, #12
    240a:	469a      	mov	sl, r3
    240c:	004b      	lsls	r3, r1, #1
    240e:	b087      	sub	sp, #28
    2410:	1c04      	adds	r4, r0, #0
    2412:	4680      	mov	r8, r0
    2414:	0d5b      	lsrs	r3, r3, #21
    2416:	0fc8      	lsrs	r0, r1, #31
    2418:	1c16      	adds	r6, r2, #0
    241a:	9302      	str	r3, [sp, #8]
    241c:	4681      	mov	r9, r0
    241e:	2b00      	cmp	r3, #0
    2420:	d068      	beq.n	24f4 <__aeabi_dmul+0xfc>
    2422:	4b69      	ldr	r3, [pc, #420]	; (25c8 <__aeabi_dmul+0x1d0>)
    2424:	9902      	ldr	r1, [sp, #8]
    2426:	4299      	cmp	r1, r3
    2428:	d032      	beq.n	2490 <__aeabi_dmul+0x98>
    242a:	2280      	movs	r2, #128	; 0x80
    242c:	4653      	mov	r3, sl
    242e:	0352      	lsls	r2, r2, #13
    2430:	431a      	orrs	r2, r3
    2432:	00d2      	lsls	r2, r2, #3
    2434:	0f63      	lsrs	r3, r4, #29
    2436:	431a      	orrs	r2, r3
    2438:	4692      	mov	sl, r2
    243a:	4a64      	ldr	r2, [pc, #400]	; (25cc <__aeabi_dmul+0x1d4>)
    243c:	00e0      	lsls	r0, r4, #3
    243e:	1889      	adds	r1, r1, r2
    2440:	4680      	mov	r8, r0
    2442:	9102      	str	r1, [sp, #8]
    2444:	2400      	movs	r4, #0
    2446:	2500      	movs	r5, #0
    2448:	033b      	lsls	r3, r7, #12
    244a:	0b1b      	lsrs	r3, r3, #12
    244c:	469b      	mov	fp, r3
    244e:	0078      	lsls	r0, r7, #1
    2450:	0ffb      	lsrs	r3, r7, #31
    2452:	1c32      	adds	r2, r6, #0
    2454:	0d40      	lsrs	r0, r0, #21
    2456:	9303      	str	r3, [sp, #12]
    2458:	d100      	bne.n	245c <__aeabi_dmul+0x64>
    245a:	e075      	b.n	2548 <__aeabi_dmul+0x150>
    245c:	4b5a      	ldr	r3, [pc, #360]	; (25c8 <__aeabi_dmul+0x1d0>)
    245e:	4298      	cmp	r0, r3
    2460:	d069      	beq.n	2536 <__aeabi_dmul+0x13e>
    2462:	2280      	movs	r2, #128	; 0x80
    2464:	4659      	mov	r1, fp
    2466:	0352      	lsls	r2, r2, #13
    2468:	430a      	orrs	r2, r1
    246a:	0f73      	lsrs	r3, r6, #29
    246c:	00d2      	lsls	r2, r2, #3
    246e:	431a      	orrs	r2, r3
    2470:	4b56      	ldr	r3, [pc, #344]	; (25cc <__aeabi_dmul+0x1d4>)
    2472:	4693      	mov	fp, r2
    2474:	18c0      	adds	r0, r0, r3
    2476:	00f2      	lsls	r2, r6, #3
    2478:	2300      	movs	r3, #0
    247a:	9903      	ldr	r1, [sp, #12]
    247c:	464e      	mov	r6, r9
    247e:	4071      	eors	r1, r6
    2480:	431c      	orrs	r4, r3
    2482:	2c0f      	cmp	r4, #15
    2484:	d900      	bls.n	2488 <__aeabi_dmul+0x90>
    2486:	e0a9      	b.n	25dc <__aeabi_dmul+0x1e4>
    2488:	4e51      	ldr	r6, [pc, #324]	; (25d0 <__aeabi_dmul+0x1d8>)
    248a:	00a4      	lsls	r4, r4, #2
    248c:	5934      	ldr	r4, [r6, r4]
    248e:	46a7      	mov	pc, r4
    2490:	4653      	mov	r3, sl
    2492:	431c      	orrs	r4, r3
    2494:	d000      	beq.n	2498 <__aeabi_dmul+0xa0>
    2496:	e087      	b.n	25a8 <__aeabi_dmul+0x1b0>
    2498:	2500      	movs	r5, #0
    249a:	46aa      	mov	sl, r5
    249c:	46a8      	mov	r8, r5
    249e:	2408      	movs	r4, #8
    24a0:	2502      	movs	r5, #2
    24a2:	e7d1      	b.n	2448 <__aeabi_dmul+0x50>
    24a4:	4649      	mov	r1, r9
    24a6:	2d02      	cmp	r5, #2
    24a8:	d06c      	beq.n	2584 <__aeabi_dmul+0x18c>
    24aa:	2d03      	cmp	r5, #3
    24ac:	d100      	bne.n	24b0 <__aeabi_dmul+0xb8>
    24ae:	e217      	b.n	28e0 <__aeabi_dmul+0x4e8>
    24b0:	2d01      	cmp	r5, #1
    24b2:	d000      	beq.n	24b6 <__aeabi_dmul+0xbe>
    24b4:	e158      	b.n	2768 <__aeabi_dmul+0x370>
    24b6:	400d      	ands	r5, r1
    24b8:	b2ed      	uxtb	r5, r5
    24ba:	2400      	movs	r4, #0
    24bc:	46a9      	mov	r9, r5
    24be:	2300      	movs	r3, #0
    24c0:	46a0      	mov	r8, r4
    24c2:	2000      	movs	r0, #0
    24c4:	2100      	movs	r1, #0
    24c6:	0325      	lsls	r5, r4, #12
    24c8:	0d0a      	lsrs	r2, r1, #20
    24ca:	051c      	lsls	r4, r3, #20
    24cc:	0b2d      	lsrs	r5, r5, #12
    24ce:	0512      	lsls	r2, r2, #20
    24d0:	4b40      	ldr	r3, [pc, #256]	; (25d4 <__aeabi_dmul+0x1dc>)
    24d2:	432a      	orrs	r2, r5
    24d4:	4013      	ands	r3, r2
    24d6:	4323      	orrs	r3, r4
    24d8:	005b      	lsls	r3, r3, #1
    24da:	464c      	mov	r4, r9
    24dc:	085b      	lsrs	r3, r3, #1
    24de:	07e2      	lsls	r2, r4, #31
    24e0:	1c19      	adds	r1, r3, #0
    24e2:	4640      	mov	r0, r8
    24e4:	4311      	orrs	r1, r2
    24e6:	b007      	add	sp, #28
    24e8:	bc3c      	pop	{r2, r3, r4, r5}
    24ea:	4690      	mov	r8, r2
    24ec:	4699      	mov	r9, r3
    24ee:	46a2      	mov	sl, r4
    24f0:	46ab      	mov	fp, r5
    24f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24f4:	4653      	mov	r3, sl
    24f6:	4323      	orrs	r3, r4
    24f8:	d050      	beq.n	259c <__aeabi_dmul+0x1a4>
    24fa:	4653      	mov	r3, sl
    24fc:	2b00      	cmp	r3, #0
    24fe:	d100      	bne.n	2502 <__aeabi_dmul+0x10a>
    2500:	e184      	b.n	280c <__aeabi_dmul+0x414>
    2502:	4650      	mov	r0, sl
    2504:	f000 fe8c 	bl	3220 <__clzsi2>
    2508:	1e03      	subs	r3, r0, #0
    250a:	2b27      	cmp	r3, #39	; 0x27
    250c:	dd00      	ble.n	2510 <__aeabi_dmul+0x118>
    250e:	e176      	b.n	27fe <__aeabi_dmul+0x406>
    2510:	2128      	movs	r1, #40	; 0x28
    2512:	1a0d      	subs	r5, r1, r0
    2514:	1c21      	adds	r1, r4, #0
    2516:	3b08      	subs	r3, #8
    2518:	4652      	mov	r2, sl
    251a:	40e9      	lsrs	r1, r5
    251c:	409a      	lsls	r2, r3
    251e:	1c0d      	adds	r5, r1, #0
    2520:	4315      	orrs	r5, r2
    2522:	1c22      	adds	r2, r4, #0
    2524:	409a      	lsls	r2, r3
    2526:	46aa      	mov	sl, r5
    2528:	4690      	mov	r8, r2
    252a:	4b2b      	ldr	r3, [pc, #172]	; (25d8 <__aeabi_dmul+0x1e0>)
    252c:	2400      	movs	r4, #0
    252e:	1a1b      	subs	r3, r3, r0
    2530:	9302      	str	r3, [sp, #8]
    2532:	2500      	movs	r5, #0
    2534:	e788      	b.n	2448 <__aeabi_dmul+0x50>
    2536:	465b      	mov	r3, fp
    2538:	431e      	orrs	r6, r3
    253a:	2303      	movs	r3, #3
    253c:	2e00      	cmp	r6, #0
    253e:	d19c      	bne.n	247a <__aeabi_dmul+0x82>
    2540:	46b3      	mov	fp, r6
    2542:	2200      	movs	r2, #0
    2544:	2302      	movs	r3, #2
    2546:	e798      	b.n	247a <__aeabi_dmul+0x82>
    2548:	465b      	mov	r3, fp
    254a:	4333      	orrs	r3, r6
    254c:	d021      	beq.n	2592 <__aeabi_dmul+0x19a>
    254e:	4658      	mov	r0, fp
    2550:	2800      	cmp	r0, #0
    2552:	d100      	bne.n	2556 <__aeabi_dmul+0x15e>
    2554:	e14e      	b.n	27f4 <__aeabi_dmul+0x3fc>
    2556:	f000 fe63 	bl	3220 <__clzsi2>
    255a:	2827      	cmp	r0, #39	; 0x27
    255c:	dd00      	ble.n	2560 <__aeabi_dmul+0x168>
    255e:	e142      	b.n	27e6 <__aeabi_dmul+0x3ee>
    2560:	2128      	movs	r1, #40	; 0x28
    2562:	1a0f      	subs	r7, r1, r0
    2564:	1c02      	adds	r2, r0, #0
    2566:	1c31      	adds	r1, r6, #0
    2568:	3a08      	subs	r2, #8
    256a:	465b      	mov	r3, fp
    256c:	40f9      	lsrs	r1, r7
    256e:	4093      	lsls	r3, r2
    2570:	1c0f      	adds	r7, r1, #0
    2572:	431f      	orrs	r7, r3
    2574:	1c33      	adds	r3, r6, #0
    2576:	4093      	lsls	r3, r2
    2578:	46bb      	mov	fp, r7
    257a:	1c1a      	adds	r2, r3, #0
    257c:	4b16      	ldr	r3, [pc, #88]	; (25d8 <__aeabi_dmul+0x1e0>)
    257e:	1a18      	subs	r0, r3, r0
    2580:	2300      	movs	r3, #0
    2582:	e77a      	b.n	247a <__aeabi_dmul+0x82>
    2584:	2301      	movs	r3, #1
    2586:	400b      	ands	r3, r1
    2588:	2400      	movs	r4, #0
    258a:	4699      	mov	r9, r3
    258c:	46a0      	mov	r8, r4
    258e:	4b0e      	ldr	r3, [pc, #56]	; (25c8 <__aeabi_dmul+0x1d0>)
    2590:	e797      	b.n	24c2 <__aeabi_dmul+0xca>
    2592:	2700      	movs	r7, #0
    2594:	46bb      	mov	fp, r7
    2596:	2200      	movs	r2, #0
    2598:	2301      	movs	r3, #1
    259a:	e76e      	b.n	247a <__aeabi_dmul+0x82>
    259c:	2100      	movs	r1, #0
    259e:	2404      	movs	r4, #4
    25a0:	468a      	mov	sl, r1
    25a2:	4688      	mov	r8, r1
    25a4:	2501      	movs	r5, #1
    25a6:	e74f      	b.n	2448 <__aeabi_dmul+0x50>
    25a8:	240c      	movs	r4, #12
    25aa:	2503      	movs	r5, #3
    25ac:	e74c      	b.n	2448 <__aeabi_dmul+0x50>
    25ae:	2500      	movs	r5, #0
    25b0:	2480      	movs	r4, #128	; 0x80
    25b2:	46a9      	mov	r9, r5
    25b4:	0324      	lsls	r4, r4, #12
    25b6:	46a8      	mov	r8, r5
    25b8:	4b03      	ldr	r3, [pc, #12]	; (25c8 <__aeabi_dmul+0x1d0>)
    25ba:	e782      	b.n	24c2 <__aeabi_dmul+0xca>
    25bc:	46da      	mov	sl, fp
    25be:	4690      	mov	r8, r2
    25c0:	9903      	ldr	r1, [sp, #12]
    25c2:	1c1d      	adds	r5, r3, #0
    25c4:	e76f      	b.n	24a6 <__aeabi_dmul+0xae>
    25c6:	46c0      	nop			; (mov r8, r8)
    25c8:	000007ff 	.word	0x000007ff
    25cc:	fffffc01 	.word	0xfffffc01
    25d0:	0000625c 	.word	0x0000625c
    25d4:	800fffff 	.word	0x800fffff
    25d8:	fffffc0d 	.word	0xfffffc0d
    25dc:	9f02      	ldr	r7, [sp, #8]
    25de:	0c16      	lsrs	r6, r2, #16
    25e0:	1838      	adds	r0, r7, r0
    25e2:	9004      	str	r0, [sp, #16]
    25e4:	4640      	mov	r0, r8
    25e6:	0c07      	lsrs	r7, r0, #16
    25e8:	0400      	lsls	r0, r0, #16
    25ea:	0c00      	lsrs	r0, r0, #16
    25ec:	0412      	lsls	r2, r2, #16
    25ee:	0c12      	lsrs	r2, r2, #16
    25f0:	1c03      	adds	r3, r0, #0
    25f2:	4353      	muls	r3, r2
    25f4:	1c04      	adds	r4, r0, #0
    25f6:	1c3d      	adds	r5, r7, #0
    25f8:	4374      	muls	r4, r6
    25fa:	4355      	muls	r5, r2
    25fc:	4698      	mov	r8, r3
    25fe:	1c3b      	adds	r3, r7, #0
    2600:	4373      	muls	r3, r6
    2602:	1964      	adds	r4, r4, r5
    2604:	46a4      	mov	ip, r4
    2606:	4644      	mov	r4, r8
    2608:	9302      	str	r3, [sp, #8]
    260a:	0c23      	lsrs	r3, r4, #16
    260c:	4463      	add	r3, ip
    260e:	429d      	cmp	r5, r3
    2610:	d904      	bls.n	261c <__aeabi_dmul+0x224>
    2612:	9d02      	ldr	r5, [sp, #8]
    2614:	2480      	movs	r4, #128	; 0x80
    2616:	0264      	lsls	r4, r4, #9
    2618:	192d      	adds	r5, r5, r4
    261a:	9502      	str	r5, [sp, #8]
    261c:	0c1d      	lsrs	r5, r3, #16
    261e:	9503      	str	r5, [sp, #12]
    2620:	4645      	mov	r5, r8
    2622:	042c      	lsls	r4, r5, #16
    2624:	041b      	lsls	r3, r3, #16
    2626:	0c24      	lsrs	r4, r4, #16
    2628:	191c      	adds	r4, r3, r4
    262a:	9405      	str	r4, [sp, #20]
    262c:	465c      	mov	r4, fp
    262e:	0c23      	lsrs	r3, r4, #16
    2630:	1c05      	adds	r5, r0, #0
    2632:	4358      	muls	r0, r3
    2634:	0424      	lsls	r4, r4, #16
    2636:	0c24      	lsrs	r4, r4, #16
    2638:	4684      	mov	ip, r0
    263a:	1c38      	adds	r0, r7, #0
    263c:	4360      	muls	r0, r4
    263e:	4365      	muls	r5, r4
    2640:	435f      	muls	r7, r3
    2642:	4681      	mov	r9, r0
    2644:	44cc      	add	ip, r9
    2646:	0c28      	lsrs	r0, r5, #16
    2648:	4460      	add	r0, ip
    264a:	46bb      	mov	fp, r7
    264c:	4581      	cmp	r9, r0
    264e:	d902      	bls.n	2656 <__aeabi_dmul+0x25e>
    2650:	2780      	movs	r7, #128	; 0x80
    2652:	027f      	lsls	r7, r7, #9
    2654:	44bb      	add	fp, r7
    2656:	042d      	lsls	r5, r5, #16
    2658:	0c07      	lsrs	r7, r0, #16
    265a:	0c2d      	lsrs	r5, r5, #16
    265c:	0400      	lsls	r0, r0, #16
    265e:	1940      	adds	r0, r0, r5
    2660:	4655      	mov	r5, sl
    2662:	46bc      	mov	ip, r7
    2664:	042f      	lsls	r7, r5, #16
    2666:	44e3      	add	fp, ip
    2668:	4684      	mov	ip, r0
    266a:	0c28      	lsrs	r0, r5, #16
    266c:	0c3d      	lsrs	r5, r7, #16
    266e:	1c2f      	adds	r7, r5, #0
    2670:	4357      	muls	r7, r2
    2672:	46b8      	mov	r8, r7
    2674:	1c2f      	adds	r7, r5, #0
    2676:	4377      	muls	r7, r6
    2678:	4342      	muls	r2, r0
    267a:	46b9      	mov	r9, r7
    267c:	4647      	mov	r7, r8
    267e:	0c3f      	lsrs	r7, r7, #16
    2680:	4491      	add	r9, r2
    2682:	46ba      	mov	sl, r7
    2684:	44d1      	add	r9, sl
    2686:	4346      	muls	r6, r0
    2688:	454a      	cmp	r2, r9
    268a:	d902      	bls.n	2692 <__aeabi_dmul+0x29a>
    268c:	2280      	movs	r2, #128	; 0x80
    268e:	0252      	lsls	r2, r2, #9
    2690:	18b6      	adds	r6, r6, r2
    2692:	464f      	mov	r7, r9
    2694:	0c3a      	lsrs	r2, r7, #16
    2696:	18b6      	adds	r6, r6, r2
    2698:	043a      	lsls	r2, r7, #16
    269a:	4647      	mov	r7, r8
    269c:	043f      	lsls	r7, r7, #16
    269e:	0c3f      	lsrs	r7, r7, #16
    26a0:	46b8      	mov	r8, r7
    26a2:	1c2f      	adds	r7, r5, #0
    26a4:	4367      	muls	r7, r4
    26a6:	435d      	muls	r5, r3
    26a8:	4344      	muls	r4, r0
    26aa:	4358      	muls	r0, r3
    26ac:	1965      	adds	r5, r4, r5
    26ae:	9001      	str	r0, [sp, #4]
    26b0:	0c38      	lsrs	r0, r7, #16
    26b2:	182d      	adds	r5, r5, r0
    26b4:	4442      	add	r2, r8
    26b6:	46b8      	mov	r8, r7
    26b8:	42ac      	cmp	r4, r5
    26ba:	d904      	bls.n	26c6 <__aeabi_dmul+0x2ce>
    26bc:	9801      	ldr	r0, [sp, #4]
    26be:	2380      	movs	r3, #128	; 0x80
    26c0:	025b      	lsls	r3, r3, #9
    26c2:	18c0      	adds	r0, r0, r3
    26c4:	9001      	str	r0, [sp, #4]
    26c6:	9c03      	ldr	r4, [sp, #12]
    26c8:	9f02      	ldr	r7, [sp, #8]
    26ca:	1c20      	adds	r0, r4, #0
    26cc:	4460      	add	r0, ip
    26ce:	19c0      	adds	r0, r0, r7
    26d0:	4560      	cmp	r0, ip
    26d2:	41a4      	sbcs	r4, r4
    26d4:	4647      	mov	r7, r8
    26d6:	4264      	negs	r4, r4
    26d8:	46a4      	mov	ip, r4
    26da:	042b      	lsls	r3, r5, #16
    26dc:	043c      	lsls	r4, r7, #16
    26de:	4699      	mov	r9, r3
    26e0:	0c24      	lsrs	r4, r4, #16
    26e2:	444c      	add	r4, r9
    26e4:	46a0      	mov	r8, r4
    26e6:	44d8      	add	r8, fp
    26e8:	1880      	adds	r0, r0, r2
    26ea:	46c2      	mov	sl, r8
    26ec:	44e2      	add	sl, ip
    26ee:	4290      	cmp	r0, r2
    26f0:	4192      	sbcs	r2, r2
    26f2:	4657      	mov	r7, sl
    26f4:	4252      	negs	r2, r2
    26f6:	4691      	mov	r9, r2
    26f8:	19f2      	adds	r2, r6, r7
    26fa:	45e2      	cmp	sl, ip
    26fc:	41bf      	sbcs	r7, r7
    26fe:	427f      	negs	r7, r7
    2700:	464b      	mov	r3, r9
    2702:	46bc      	mov	ip, r7
    2704:	45d8      	cmp	r8, fp
    2706:	41bf      	sbcs	r7, r7
    2708:	18d4      	adds	r4, r2, r3
    270a:	427f      	negs	r7, r7
    270c:	4663      	mov	r3, ip
    270e:	431f      	orrs	r7, r3
    2710:	0c2d      	lsrs	r5, r5, #16
    2712:	197f      	adds	r7, r7, r5
    2714:	42b2      	cmp	r2, r6
    2716:	4192      	sbcs	r2, r2
    2718:	454c      	cmp	r4, r9
    271a:	41ad      	sbcs	r5, r5
    271c:	4252      	negs	r2, r2
    271e:	426d      	negs	r5, r5
    2720:	4315      	orrs	r5, r2
    2722:	9e01      	ldr	r6, [sp, #4]
    2724:	197d      	adds	r5, r7, r5
    2726:	19ab      	adds	r3, r5, r6
    2728:	0de2      	lsrs	r2, r4, #23
    272a:	025b      	lsls	r3, r3, #9
    272c:	9f05      	ldr	r7, [sp, #20]
    272e:	4313      	orrs	r3, r2
    2730:	0242      	lsls	r2, r0, #9
    2732:	433a      	orrs	r2, r7
    2734:	469a      	mov	sl, r3
    2736:	1e53      	subs	r3, r2, #1
    2738:	419a      	sbcs	r2, r3
    273a:	0dc3      	lsrs	r3, r0, #23
    273c:	1c10      	adds	r0, r2, #0
    273e:	4318      	orrs	r0, r3
    2740:	0264      	lsls	r4, r4, #9
    2742:	4320      	orrs	r0, r4
    2744:	4680      	mov	r8, r0
    2746:	4650      	mov	r0, sl
    2748:	01c0      	lsls	r0, r0, #7
    274a:	d50d      	bpl.n	2768 <__aeabi_dmul+0x370>
    274c:	4645      	mov	r5, r8
    274e:	2201      	movs	r2, #1
    2750:	4656      	mov	r6, sl
    2752:	9c04      	ldr	r4, [sp, #16]
    2754:	086b      	lsrs	r3, r5, #1
    2756:	402a      	ands	r2, r5
    2758:	431a      	orrs	r2, r3
    275a:	07f3      	lsls	r3, r6, #31
    275c:	3401      	adds	r4, #1
    275e:	431a      	orrs	r2, r3
    2760:	0876      	lsrs	r6, r6, #1
    2762:	9404      	str	r4, [sp, #16]
    2764:	4690      	mov	r8, r2
    2766:	46b2      	mov	sl, r6
    2768:	9e04      	ldr	r6, [sp, #16]
    276a:	4f63      	ldr	r7, [pc, #396]	; (28f8 <__aeabi_dmul+0x500>)
    276c:	19f3      	adds	r3, r6, r7
    276e:	2b00      	cmp	r3, #0
    2770:	dd61      	ble.n	2836 <__aeabi_dmul+0x43e>
    2772:	4640      	mov	r0, r8
    2774:	0740      	lsls	r0, r0, #29
    2776:	d00b      	beq.n	2790 <__aeabi_dmul+0x398>
    2778:	220f      	movs	r2, #15
    277a:	4644      	mov	r4, r8
    277c:	4022      	ands	r2, r4
    277e:	2a04      	cmp	r2, #4
    2780:	d006      	beq.n	2790 <__aeabi_dmul+0x398>
    2782:	4642      	mov	r2, r8
    2784:	3204      	adds	r2, #4
    2786:	4542      	cmp	r2, r8
    2788:	4180      	sbcs	r0, r0
    278a:	4240      	negs	r0, r0
    278c:	4482      	add	sl, r0
    278e:	4690      	mov	r8, r2
    2790:	4655      	mov	r5, sl
    2792:	01ed      	lsls	r5, r5, #7
    2794:	d507      	bpl.n	27a6 <__aeabi_dmul+0x3ae>
    2796:	4b59      	ldr	r3, [pc, #356]	; (28fc <__aeabi_dmul+0x504>)
    2798:	4656      	mov	r6, sl
    279a:	9f04      	ldr	r7, [sp, #16]
    279c:	2080      	movs	r0, #128	; 0x80
    279e:	401e      	ands	r6, r3
    27a0:	00c0      	lsls	r0, r0, #3
    27a2:	46b2      	mov	sl, r6
    27a4:	183b      	adds	r3, r7, r0
    27a6:	4a56      	ldr	r2, [pc, #344]	; (2900 <__aeabi_dmul+0x508>)
    27a8:	4293      	cmp	r3, r2
    27aa:	dd00      	ble.n	27ae <__aeabi_dmul+0x3b6>
    27ac:	e6ea      	b.n	2584 <__aeabi_dmul+0x18c>
    27ae:	4644      	mov	r4, r8
    27b0:	4655      	mov	r5, sl
    27b2:	08e2      	lsrs	r2, r4, #3
    27b4:	0768      	lsls	r0, r5, #29
    27b6:	4310      	orrs	r0, r2
    27b8:	2201      	movs	r2, #1
    27ba:	026c      	lsls	r4, r5, #9
    27bc:	055b      	lsls	r3, r3, #21
    27be:	400a      	ands	r2, r1
    27c0:	4680      	mov	r8, r0
    27c2:	0b24      	lsrs	r4, r4, #12
    27c4:	0d5b      	lsrs	r3, r3, #21
    27c6:	4691      	mov	r9, r2
    27c8:	e67b      	b.n	24c2 <__aeabi_dmul+0xca>
    27ca:	46da      	mov	sl, fp
    27cc:	4690      	mov	r8, r2
    27ce:	1c1d      	adds	r5, r3, #0
    27d0:	e669      	b.n	24a6 <__aeabi_dmul+0xae>
    27d2:	2480      	movs	r4, #128	; 0x80
    27d4:	0324      	lsls	r4, r4, #12
    27d6:	4657      	mov	r7, sl
    27d8:	4227      	tst	r7, r4
    27da:	d11c      	bne.n	2816 <__aeabi_dmul+0x41e>
    27dc:	433c      	orrs	r4, r7
    27de:	0324      	lsls	r4, r4, #12
    27e0:	0b24      	lsrs	r4, r4, #12
    27e2:	4b48      	ldr	r3, [pc, #288]	; (2904 <__aeabi_dmul+0x50c>)
    27e4:	e66d      	b.n	24c2 <__aeabi_dmul+0xca>
    27e6:	1c03      	adds	r3, r0, #0
    27e8:	3b28      	subs	r3, #40	; 0x28
    27ea:	1c31      	adds	r1, r6, #0
    27ec:	4099      	lsls	r1, r3
    27ee:	468b      	mov	fp, r1
    27f0:	2200      	movs	r2, #0
    27f2:	e6c3      	b.n	257c <__aeabi_dmul+0x184>
    27f4:	1c30      	adds	r0, r6, #0
    27f6:	f000 fd13 	bl	3220 <__clzsi2>
    27fa:	3020      	adds	r0, #32
    27fc:	e6ad      	b.n	255a <__aeabi_dmul+0x162>
    27fe:	3b28      	subs	r3, #40	; 0x28
    2800:	1c21      	adds	r1, r4, #0
    2802:	4099      	lsls	r1, r3
    2804:	2200      	movs	r2, #0
    2806:	468a      	mov	sl, r1
    2808:	4690      	mov	r8, r2
    280a:	e68e      	b.n	252a <__aeabi_dmul+0x132>
    280c:	1c20      	adds	r0, r4, #0
    280e:	f000 fd07 	bl	3220 <__clzsi2>
    2812:	3020      	adds	r0, #32
    2814:	e678      	b.n	2508 <__aeabi_dmul+0x110>
    2816:	4658      	mov	r0, fp
    2818:	4220      	tst	r0, r4
    281a:	d107      	bne.n	282c <__aeabi_dmul+0x434>
    281c:	4304      	orrs	r4, r0
    281e:	9903      	ldr	r1, [sp, #12]
    2820:	0324      	lsls	r4, r4, #12
    2822:	0b24      	lsrs	r4, r4, #12
    2824:	4689      	mov	r9, r1
    2826:	4690      	mov	r8, r2
    2828:	4b36      	ldr	r3, [pc, #216]	; (2904 <__aeabi_dmul+0x50c>)
    282a:	e64a      	b.n	24c2 <__aeabi_dmul+0xca>
    282c:	433c      	orrs	r4, r7
    282e:	0324      	lsls	r4, r4, #12
    2830:	0b24      	lsrs	r4, r4, #12
    2832:	4b34      	ldr	r3, [pc, #208]	; (2904 <__aeabi_dmul+0x50c>)
    2834:	e645      	b.n	24c2 <__aeabi_dmul+0xca>
    2836:	4b34      	ldr	r3, [pc, #208]	; (2908 <__aeabi_dmul+0x510>)
    2838:	9e04      	ldr	r6, [sp, #16]
    283a:	1b9b      	subs	r3, r3, r6
    283c:	2b38      	cmp	r3, #56	; 0x38
    283e:	dd06      	ble.n	284e <__aeabi_dmul+0x456>
    2840:	2301      	movs	r3, #1
    2842:	400b      	ands	r3, r1
    2844:	2400      	movs	r4, #0
    2846:	4699      	mov	r9, r3
    2848:	46a0      	mov	r8, r4
    284a:	2300      	movs	r3, #0
    284c:	e639      	b.n	24c2 <__aeabi_dmul+0xca>
    284e:	2b1f      	cmp	r3, #31
    2850:	dc25      	bgt.n	289e <__aeabi_dmul+0x4a6>
    2852:	9c04      	ldr	r4, [sp, #16]
    2854:	4d2d      	ldr	r5, [pc, #180]	; (290c <__aeabi_dmul+0x514>)
    2856:	4646      	mov	r6, r8
    2858:	1960      	adds	r0, r4, r5
    285a:	4652      	mov	r2, sl
    285c:	4644      	mov	r4, r8
    285e:	4086      	lsls	r6, r0
    2860:	40dc      	lsrs	r4, r3
    2862:	4082      	lsls	r2, r0
    2864:	4657      	mov	r7, sl
    2866:	1c30      	adds	r0, r6, #0
    2868:	4322      	orrs	r2, r4
    286a:	40df      	lsrs	r7, r3
    286c:	1e44      	subs	r4, r0, #1
    286e:	41a0      	sbcs	r0, r4
    2870:	4302      	orrs	r2, r0
    2872:	1c3b      	adds	r3, r7, #0
    2874:	0754      	lsls	r4, r2, #29
    2876:	d009      	beq.n	288c <__aeabi_dmul+0x494>
    2878:	200f      	movs	r0, #15
    287a:	4010      	ands	r0, r2
    287c:	2804      	cmp	r0, #4
    287e:	d005      	beq.n	288c <__aeabi_dmul+0x494>
    2880:	1d10      	adds	r0, r2, #4
    2882:	4290      	cmp	r0, r2
    2884:	4192      	sbcs	r2, r2
    2886:	4252      	negs	r2, r2
    2888:	189b      	adds	r3, r3, r2
    288a:	1c02      	adds	r2, r0, #0
    288c:	021d      	lsls	r5, r3, #8
    288e:	d51a      	bpl.n	28c6 <__aeabi_dmul+0x4ce>
    2890:	2301      	movs	r3, #1
    2892:	400b      	ands	r3, r1
    2894:	2400      	movs	r4, #0
    2896:	4699      	mov	r9, r3
    2898:	46a0      	mov	r8, r4
    289a:	2301      	movs	r3, #1
    289c:	e611      	b.n	24c2 <__aeabi_dmul+0xca>
    289e:	481c      	ldr	r0, [pc, #112]	; (2910 <__aeabi_dmul+0x518>)
    28a0:	9c04      	ldr	r4, [sp, #16]
    28a2:	4655      	mov	r5, sl
    28a4:	1b00      	subs	r0, r0, r4
    28a6:	40c5      	lsrs	r5, r0
    28a8:	1c28      	adds	r0, r5, #0
    28aa:	2b20      	cmp	r3, #32
    28ac:	d016      	beq.n	28dc <__aeabi_dmul+0x4e4>
    28ae:	4e19      	ldr	r6, [pc, #100]	; (2914 <__aeabi_dmul+0x51c>)
    28b0:	4657      	mov	r7, sl
    28b2:	19a2      	adds	r2, r4, r6
    28b4:	4097      	lsls	r7, r2
    28b6:	1c3a      	adds	r2, r7, #0
    28b8:	4643      	mov	r3, r8
    28ba:	431a      	orrs	r2, r3
    28bc:	1e53      	subs	r3, r2, #1
    28be:	419a      	sbcs	r2, r3
    28c0:	4302      	orrs	r2, r0
    28c2:	2300      	movs	r3, #0
    28c4:	e7d6      	b.n	2874 <__aeabi_dmul+0x47c>
    28c6:	0758      	lsls	r0, r3, #29
    28c8:	025b      	lsls	r3, r3, #9
    28ca:	08d2      	lsrs	r2, r2, #3
    28cc:	0b1c      	lsrs	r4, r3, #12
    28ce:	2301      	movs	r3, #1
    28d0:	400b      	ands	r3, r1
    28d2:	4310      	orrs	r0, r2
    28d4:	4699      	mov	r9, r3
    28d6:	4680      	mov	r8, r0
    28d8:	2300      	movs	r3, #0
    28da:	e5f2      	b.n	24c2 <__aeabi_dmul+0xca>
    28dc:	2200      	movs	r2, #0
    28de:	e7eb      	b.n	28b8 <__aeabi_dmul+0x4c0>
    28e0:	2480      	movs	r4, #128	; 0x80
    28e2:	0324      	lsls	r4, r4, #12
    28e4:	4650      	mov	r0, sl
    28e6:	2301      	movs	r3, #1
    28e8:	4304      	orrs	r4, r0
    28ea:	4019      	ands	r1, r3
    28ec:	0324      	lsls	r4, r4, #12
    28ee:	0b24      	lsrs	r4, r4, #12
    28f0:	4689      	mov	r9, r1
    28f2:	4b04      	ldr	r3, [pc, #16]	; (2904 <__aeabi_dmul+0x50c>)
    28f4:	e5e5      	b.n	24c2 <__aeabi_dmul+0xca>
    28f6:	46c0      	nop			; (mov r8, r8)
    28f8:	000003ff 	.word	0x000003ff
    28fc:	feffffff 	.word	0xfeffffff
    2900:	000007fe 	.word	0x000007fe
    2904:	000007ff 	.word	0x000007ff
    2908:	fffffc02 	.word	0xfffffc02
    290c:	0000041e 	.word	0x0000041e
    2910:	fffffbe2 	.word	0xfffffbe2
    2914:	0000043e 	.word	0x0000043e

00002918 <__aeabi_dsub>:
__aeabi_dsub():
    2918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    291a:	465f      	mov	r7, fp
    291c:	4656      	mov	r6, sl
    291e:	4644      	mov	r4, r8
    2920:	464d      	mov	r5, r9
    2922:	b4f0      	push	{r4, r5, r6, r7}
    2924:	030c      	lsls	r4, r1, #12
    2926:	004d      	lsls	r5, r1, #1
    2928:	0fcf      	lsrs	r7, r1, #31
    292a:	0a61      	lsrs	r1, r4, #9
    292c:	0f44      	lsrs	r4, r0, #29
    292e:	4321      	orrs	r1, r4
    2930:	00c4      	lsls	r4, r0, #3
    2932:	0318      	lsls	r0, r3, #12
    2934:	0fde      	lsrs	r6, r3, #31
    2936:	4680      	mov	r8, r0
    2938:	46b4      	mov	ip, r6
    293a:	4646      	mov	r6, r8
    293c:	0058      	lsls	r0, r3, #1
    293e:	0a76      	lsrs	r6, r6, #9
    2940:	0f53      	lsrs	r3, r2, #29
    2942:	4333      	orrs	r3, r6
    2944:	00d6      	lsls	r6, r2, #3
    2946:	4ad1      	ldr	r2, [pc, #836]	; (2c8c <__aeabi_dsub+0x374>)
    2948:	0d6d      	lsrs	r5, r5, #21
    294a:	46ba      	mov	sl, r7
    294c:	0d40      	lsrs	r0, r0, #21
    294e:	46b3      	mov	fp, r6
    2950:	4290      	cmp	r0, r2
    2952:	d100      	bne.n	2956 <__aeabi_dsub+0x3e>
    2954:	e0f5      	b.n	2b42 <__aeabi_dsub+0x22a>
    2956:	4662      	mov	r2, ip
    2958:	2601      	movs	r6, #1
    295a:	4072      	eors	r2, r6
    295c:	4694      	mov	ip, r2
    295e:	4567      	cmp	r7, ip
    2960:	d100      	bne.n	2964 <__aeabi_dsub+0x4c>
    2962:	e0ab      	b.n	2abc <__aeabi_dsub+0x1a4>
    2964:	1a2f      	subs	r7, r5, r0
    2966:	2f00      	cmp	r7, #0
    2968:	dc00      	bgt.n	296c <__aeabi_dsub+0x54>
    296a:	e111      	b.n	2b90 <__aeabi_dsub+0x278>
    296c:	2800      	cmp	r0, #0
    296e:	d13e      	bne.n	29ee <__aeabi_dsub+0xd6>
    2970:	4658      	mov	r0, fp
    2972:	4318      	orrs	r0, r3
    2974:	d000      	beq.n	2978 <__aeabi_dsub+0x60>
    2976:	e0f1      	b.n	2b5c <__aeabi_dsub+0x244>
    2978:	0760      	lsls	r0, r4, #29
    297a:	d100      	bne.n	297e <__aeabi_dsub+0x66>
    297c:	e097      	b.n	2aae <__aeabi_dsub+0x196>
    297e:	230f      	movs	r3, #15
    2980:	4023      	ands	r3, r4
    2982:	2b04      	cmp	r3, #4
    2984:	d100      	bne.n	2988 <__aeabi_dsub+0x70>
    2986:	e122      	b.n	2bce <__aeabi_dsub+0x2b6>
    2988:	1d22      	adds	r2, r4, #4
    298a:	42a2      	cmp	r2, r4
    298c:	41a4      	sbcs	r4, r4
    298e:	4264      	negs	r4, r4
    2990:	2380      	movs	r3, #128	; 0x80
    2992:	1909      	adds	r1, r1, r4
    2994:	041b      	lsls	r3, r3, #16
    2996:	2701      	movs	r7, #1
    2998:	4650      	mov	r0, sl
    299a:	400b      	ands	r3, r1
    299c:	4007      	ands	r7, r0
    299e:	1c14      	adds	r4, r2, #0
    29a0:	2b00      	cmp	r3, #0
    29a2:	d100      	bne.n	29a6 <__aeabi_dsub+0x8e>
    29a4:	e079      	b.n	2a9a <__aeabi_dsub+0x182>
    29a6:	4bb9      	ldr	r3, [pc, #740]	; (2c8c <__aeabi_dsub+0x374>)
    29a8:	3501      	adds	r5, #1
    29aa:	429d      	cmp	r5, r3
    29ac:	d100      	bne.n	29b0 <__aeabi_dsub+0x98>
    29ae:	e10b      	b.n	2bc8 <__aeabi_dsub+0x2b0>
    29b0:	4bb7      	ldr	r3, [pc, #732]	; (2c90 <__aeabi_dsub+0x378>)
    29b2:	08e4      	lsrs	r4, r4, #3
    29b4:	4019      	ands	r1, r3
    29b6:	0748      	lsls	r0, r1, #29
    29b8:	0249      	lsls	r1, r1, #9
    29ba:	4304      	orrs	r4, r0
    29bc:	0b0b      	lsrs	r3, r1, #12
    29be:	2000      	movs	r0, #0
    29c0:	2100      	movs	r1, #0
    29c2:	031b      	lsls	r3, r3, #12
    29c4:	0b1a      	lsrs	r2, r3, #12
    29c6:	0d0b      	lsrs	r3, r1, #20
    29c8:	056d      	lsls	r5, r5, #21
    29ca:	051b      	lsls	r3, r3, #20
    29cc:	4313      	orrs	r3, r2
    29ce:	086a      	lsrs	r2, r5, #1
    29d0:	4db0      	ldr	r5, [pc, #704]	; (2c94 <__aeabi_dsub+0x37c>)
    29d2:	07ff      	lsls	r7, r7, #31
    29d4:	401d      	ands	r5, r3
    29d6:	4315      	orrs	r5, r2
    29d8:	006d      	lsls	r5, r5, #1
    29da:	086d      	lsrs	r5, r5, #1
    29dc:	1c29      	adds	r1, r5, #0
    29de:	4339      	orrs	r1, r7
    29e0:	1c20      	adds	r0, r4, #0
    29e2:	bc3c      	pop	{r2, r3, r4, r5}
    29e4:	4690      	mov	r8, r2
    29e6:	4699      	mov	r9, r3
    29e8:	46a2      	mov	sl, r4
    29ea:	46ab      	mov	fp, r5
    29ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    29ee:	48a7      	ldr	r0, [pc, #668]	; (2c8c <__aeabi_dsub+0x374>)
    29f0:	4285      	cmp	r5, r0
    29f2:	d0c1      	beq.n	2978 <__aeabi_dsub+0x60>
    29f4:	2080      	movs	r0, #128	; 0x80
    29f6:	0400      	lsls	r0, r0, #16
    29f8:	4303      	orrs	r3, r0
    29fa:	2f38      	cmp	r7, #56	; 0x38
    29fc:	dd00      	ble.n	2a00 <__aeabi_dsub+0xe8>
    29fe:	e0fd      	b.n	2bfc <__aeabi_dsub+0x2e4>
    2a00:	2f1f      	cmp	r7, #31
    2a02:	dd00      	ble.n	2a06 <__aeabi_dsub+0xee>
    2a04:	e131      	b.n	2c6a <__aeabi_dsub+0x352>
    2a06:	2020      	movs	r0, #32
    2a08:	1bc0      	subs	r0, r0, r7
    2a0a:	1c1a      	adds	r2, r3, #0
    2a0c:	465e      	mov	r6, fp
    2a0e:	4082      	lsls	r2, r0
    2a10:	40fe      	lsrs	r6, r7
    2a12:	4332      	orrs	r2, r6
    2a14:	4694      	mov	ip, r2
    2a16:	465a      	mov	r2, fp
    2a18:	4082      	lsls	r2, r0
    2a1a:	1c10      	adds	r0, r2, #0
    2a1c:	1e42      	subs	r2, r0, #1
    2a1e:	4190      	sbcs	r0, r2
    2a20:	40fb      	lsrs	r3, r7
    2a22:	4662      	mov	r2, ip
    2a24:	4302      	orrs	r2, r0
    2a26:	1c1f      	adds	r7, r3, #0
    2a28:	1aa2      	subs	r2, r4, r2
    2a2a:	4294      	cmp	r4, r2
    2a2c:	41a4      	sbcs	r4, r4
    2a2e:	4264      	negs	r4, r4
    2a30:	1bc9      	subs	r1, r1, r7
    2a32:	1b09      	subs	r1, r1, r4
    2a34:	1c14      	adds	r4, r2, #0
    2a36:	020a      	lsls	r2, r1, #8
    2a38:	d59e      	bpl.n	2978 <__aeabi_dsub+0x60>
    2a3a:	0249      	lsls	r1, r1, #9
    2a3c:	0a4f      	lsrs	r7, r1, #9
    2a3e:	2f00      	cmp	r7, #0
    2a40:	d100      	bne.n	2a44 <__aeabi_dsub+0x12c>
    2a42:	e0d6      	b.n	2bf2 <__aeabi_dsub+0x2da>
    2a44:	1c38      	adds	r0, r7, #0
    2a46:	f000 fbeb 	bl	3220 <__clzsi2>
    2a4a:	1c02      	adds	r2, r0, #0
    2a4c:	3a08      	subs	r2, #8
    2a4e:	2a1f      	cmp	r2, #31
    2a50:	dd00      	ble.n	2a54 <__aeabi_dsub+0x13c>
    2a52:	e0c3      	b.n	2bdc <__aeabi_dsub+0x2c4>
    2a54:	2128      	movs	r1, #40	; 0x28
    2a56:	1c23      	adds	r3, r4, #0
    2a58:	1a09      	subs	r1, r1, r0
    2a5a:	4097      	lsls	r7, r2
    2a5c:	40cb      	lsrs	r3, r1
    2a5e:	431f      	orrs	r7, r3
    2a60:	4094      	lsls	r4, r2
    2a62:	4295      	cmp	r5, r2
    2a64:	dd00      	ble.n	2a68 <__aeabi_dsub+0x150>
    2a66:	e0c0      	b.n	2bea <__aeabi_dsub+0x2d2>
    2a68:	1b55      	subs	r5, r2, r5
    2a6a:	1c69      	adds	r1, r5, #1
    2a6c:	291f      	cmp	r1, #31
    2a6e:	dd00      	ble.n	2a72 <__aeabi_dsub+0x15a>
    2a70:	e0ea      	b.n	2c48 <__aeabi_dsub+0x330>
    2a72:	221f      	movs	r2, #31
    2a74:	1b55      	subs	r5, r2, r5
    2a76:	1c3b      	adds	r3, r7, #0
    2a78:	1c22      	adds	r2, r4, #0
    2a7a:	40ab      	lsls	r3, r5
    2a7c:	40ca      	lsrs	r2, r1
    2a7e:	40ac      	lsls	r4, r5
    2a80:	1e65      	subs	r5, r4, #1
    2a82:	41ac      	sbcs	r4, r5
    2a84:	4313      	orrs	r3, r2
    2a86:	40cf      	lsrs	r7, r1
    2a88:	431c      	orrs	r4, r3
    2a8a:	1c39      	adds	r1, r7, #0
    2a8c:	2500      	movs	r5, #0
    2a8e:	e773      	b.n	2978 <__aeabi_dsub+0x60>
    2a90:	2180      	movs	r1, #128	; 0x80
    2a92:	4d7e      	ldr	r5, [pc, #504]	; (2c8c <__aeabi_dsub+0x374>)
    2a94:	2700      	movs	r7, #0
    2a96:	03c9      	lsls	r1, r1, #15
    2a98:	2400      	movs	r4, #0
    2a9a:	4b7c      	ldr	r3, [pc, #496]	; (2c8c <__aeabi_dsub+0x374>)
    2a9c:	0748      	lsls	r0, r1, #29
    2a9e:	08e4      	lsrs	r4, r4, #3
    2aa0:	4304      	orrs	r4, r0
    2aa2:	08c9      	lsrs	r1, r1, #3
    2aa4:	429d      	cmp	r5, r3
    2aa6:	d050      	beq.n	2b4a <__aeabi_dsub+0x232>
    2aa8:	0309      	lsls	r1, r1, #12
    2aaa:	0b0b      	lsrs	r3, r1, #12
    2aac:	e787      	b.n	29be <__aeabi_dsub+0xa6>
    2aae:	2380      	movs	r3, #128	; 0x80
    2ab0:	041b      	lsls	r3, r3, #16
    2ab2:	2701      	movs	r7, #1
    2ab4:	4652      	mov	r2, sl
    2ab6:	400b      	ands	r3, r1
    2ab8:	4017      	ands	r7, r2
    2aba:	e771      	b.n	29a0 <__aeabi_dsub+0x88>
    2abc:	1a2a      	subs	r2, r5, r0
    2abe:	4694      	mov	ip, r2
    2ac0:	2a00      	cmp	r2, #0
    2ac2:	dc00      	bgt.n	2ac6 <__aeabi_dsub+0x1ae>
    2ac4:	e0a1      	b.n	2c0a <__aeabi_dsub+0x2f2>
    2ac6:	2800      	cmp	r0, #0
    2ac8:	d054      	beq.n	2b74 <__aeabi_dsub+0x25c>
    2aca:	4870      	ldr	r0, [pc, #448]	; (2c8c <__aeabi_dsub+0x374>)
    2acc:	4285      	cmp	r5, r0
    2ace:	d100      	bne.n	2ad2 <__aeabi_dsub+0x1ba>
    2ad0:	e752      	b.n	2978 <__aeabi_dsub+0x60>
    2ad2:	2080      	movs	r0, #128	; 0x80
    2ad4:	0400      	lsls	r0, r0, #16
    2ad6:	4303      	orrs	r3, r0
    2ad8:	4660      	mov	r0, ip
    2ada:	2838      	cmp	r0, #56	; 0x38
    2adc:	dd00      	ble.n	2ae0 <__aeabi_dsub+0x1c8>
    2ade:	e10e      	b.n	2cfe <__aeabi_dsub+0x3e6>
    2ae0:	281f      	cmp	r0, #31
    2ae2:	dd00      	ble.n	2ae6 <__aeabi_dsub+0x1ce>
    2ae4:	e157      	b.n	2d96 <__aeabi_dsub+0x47e>
    2ae6:	4662      	mov	r2, ip
    2ae8:	2020      	movs	r0, #32
    2aea:	1a80      	subs	r0, r0, r2
    2aec:	1c1e      	adds	r6, r3, #0
    2aee:	4086      	lsls	r6, r0
    2af0:	46b1      	mov	r9, r6
    2af2:	465e      	mov	r6, fp
    2af4:	40d6      	lsrs	r6, r2
    2af6:	464a      	mov	r2, r9
    2af8:	4332      	orrs	r2, r6
    2afa:	465e      	mov	r6, fp
    2afc:	4086      	lsls	r6, r0
    2afe:	4690      	mov	r8, r2
    2b00:	1c30      	adds	r0, r6, #0
    2b02:	1e42      	subs	r2, r0, #1
    2b04:	4190      	sbcs	r0, r2
    2b06:	4642      	mov	r2, r8
    2b08:	4302      	orrs	r2, r0
    2b0a:	4660      	mov	r0, ip
    2b0c:	40c3      	lsrs	r3, r0
    2b0e:	1912      	adds	r2, r2, r4
    2b10:	42a2      	cmp	r2, r4
    2b12:	41a4      	sbcs	r4, r4
    2b14:	4264      	negs	r4, r4
    2b16:	1859      	adds	r1, r3, r1
    2b18:	1909      	adds	r1, r1, r4
    2b1a:	1c14      	adds	r4, r2, #0
    2b1c:	0208      	lsls	r0, r1, #8
    2b1e:	d400      	bmi.n	2b22 <__aeabi_dsub+0x20a>
    2b20:	e72a      	b.n	2978 <__aeabi_dsub+0x60>
    2b22:	4b5a      	ldr	r3, [pc, #360]	; (2c8c <__aeabi_dsub+0x374>)
    2b24:	3501      	adds	r5, #1
    2b26:	429d      	cmp	r5, r3
    2b28:	d100      	bne.n	2b2c <__aeabi_dsub+0x214>
    2b2a:	e131      	b.n	2d90 <__aeabi_dsub+0x478>
    2b2c:	4b58      	ldr	r3, [pc, #352]	; (2c90 <__aeabi_dsub+0x378>)
    2b2e:	0860      	lsrs	r0, r4, #1
    2b30:	4019      	ands	r1, r3
    2b32:	2301      	movs	r3, #1
    2b34:	4023      	ands	r3, r4
    2b36:	1c1c      	adds	r4, r3, #0
    2b38:	4304      	orrs	r4, r0
    2b3a:	07cb      	lsls	r3, r1, #31
    2b3c:	431c      	orrs	r4, r3
    2b3e:	0849      	lsrs	r1, r1, #1
    2b40:	e71a      	b.n	2978 <__aeabi_dsub+0x60>
    2b42:	431e      	orrs	r6, r3
    2b44:	d000      	beq.n	2b48 <__aeabi_dsub+0x230>
    2b46:	e70a      	b.n	295e <__aeabi_dsub+0x46>
    2b48:	e705      	b.n	2956 <__aeabi_dsub+0x3e>
    2b4a:	1c23      	adds	r3, r4, #0
    2b4c:	430b      	orrs	r3, r1
    2b4e:	d03b      	beq.n	2bc8 <__aeabi_dsub+0x2b0>
    2b50:	2380      	movs	r3, #128	; 0x80
    2b52:	031b      	lsls	r3, r3, #12
    2b54:	430b      	orrs	r3, r1
    2b56:	031b      	lsls	r3, r3, #12
    2b58:	0b1b      	lsrs	r3, r3, #12
    2b5a:	e730      	b.n	29be <__aeabi_dsub+0xa6>
    2b5c:	3f01      	subs	r7, #1
    2b5e:	2f00      	cmp	r7, #0
    2b60:	d16d      	bne.n	2c3e <__aeabi_dsub+0x326>
    2b62:	465e      	mov	r6, fp
    2b64:	1ba2      	subs	r2, r4, r6
    2b66:	4294      	cmp	r4, r2
    2b68:	41a4      	sbcs	r4, r4
    2b6a:	4264      	negs	r4, r4
    2b6c:	1ac9      	subs	r1, r1, r3
    2b6e:	1b09      	subs	r1, r1, r4
    2b70:	1c14      	adds	r4, r2, #0
    2b72:	e760      	b.n	2a36 <__aeabi_dsub+0x11e>
    2b74:	4658      	mov	r0, fp
    2b76:	4318      	orrs	r0, r3
    2b78:	d100      	bne.n	2b7c <__aeabi_dsub+0x264>
    2b7a:	e6fd      	b.n	2978 <__aeabi_dsub+0x60>
    2b7c:	2601      	movs	r6, #1
    2b7e:	4276      	negs	r6, r6
    2b80:	44b4      	add	ip, r6
    2b82:	4660      	mov	r0, ip
    2b84:	2800      	cmp	r0, #0
    2b86:	d000      	beq.n	2b8a <__aeabi_dsub+0x272>
    2b88:	e0d0      	b.n	2d2c <__aeabi_dsub+0x414>
    2b8a:	465e      	mov	r6, fp
    2b8c:	1932      	adds	r2, r6, r4
    2b8e:	e7bf      	b.n	2b10 <__aeabi_dsub+0x1f8>
    2b90:	2f00      	cmp	r7, #0
    2b92:	d000      	beq.n	2b96 <__aeabi_dsub+0x27e>
    2b94:	e080      	b.n	2c98 <__aeabi_dsub+0x380>
    2b96:	1c68      	adds	r0, r5, #1
    2b98:	0540      	lsls	r0, r0, #21
    2b9a:	0d40      	lsrs	r0, r0, #21
    2b9c:	2801      	cmp	r0, #1
    2b9e:	dc00      	bgt.n	2ba2 <__aeabi_dsub+0x28a>
    2ba0:	e0e8      	b.n	2d74 <__aeabi_dsub+0x45c>
    2ba2:	465a      	mov	r2, fp
    2ba4:	1aa2      	subs	r2, r4, r2
    2ba6:	4294      	cmp	r4, r2
    2ba8:	41bf      	sbcs	r7, r7
    2baa:	1ac8      	subs	r0, r1, r3
    2bac:	427f      	negs	r7, r7
    2bae:	1bc7      	subs	r7, r0, r7
    2bb0:	023e      	lsls	r6, r7, #8
    2bb2:	d400      	bmi.n	2bb6 <__aeabi_dsub+0x29e>
    2bb4:	e098      	b.n	2ce8 <__aeabi_dsub+0x3d0>
    2bb6:	4658      	mov	r0, fp
    2bb8:	1b04      	subs	r4, r0, r4
    2bba:	45a3      	cmp	fp, r4
    2bbc:	4192      	sbcs	r2, r2
    2bbe:	1a59      	subs	r1, r3, r1
    2bc0:	4252      	negs	r2, r2
    2bc2:	1a8f      	subs	r7, r1, r2
    2bc4:	46e2      	mov	sl, ip
    2bc6:	e73a      	b.n	2a3e <__aeabi_dsub+0x126>
    2bc8:	2300      	movs	r3, #0
    2bca:	2400      	movs	r4, #0
    2bcc:	e6f7      	b.n	29be <__aeabi_dsub+0xa6>
    2bce:	2380      	movs	r3, #128	; 0x80
    2bd0:	041b      	lsls	r3, r3, #16
    2bd2:	2701      	movs	r7, #1
    2bd4:	4656      	mov	r6, sl
    2bd6:	400b      	ands	r3, r1
    2bd8:	4037      	ands	r7, r6
    2bda:	e6e1      	b.n	29a0 <__aeabi_dsub+0x88>
    2bdc:	1c27      	adds	r7, r4, #0
    2bde:	3828      	subs	r0, #40	; 0x28
    2be0:	4087      	lsls	r7, r0
    2be2:	2400      	movs	r4, #0
    2be4:	4295      	cmp	r5, r2
    2be6:	dc00      	bgt.n	2bea <__aeabi_dsub+0x2d2>
    2be8:	e73e      	b.n	2a68 <__aeabi_dsub+0x150>
    2bea:	4929      	ldr	r1, [pc, #164]	; (2c90 <__aeabi_dsub+0x378>)
    2bec:	1aad      	subs	r5, r5, r2
    2bee:	4039      	ands	r1, r7
    2bf0:	e6c2      	b.n	2978 <__aeabi_dsub+0x60>
    2bf2:	1c20      	adds	r0, r4, #0
    2bf4:	f000 fb14 	bl	3220 <__clzsi2>
    2bf8:	3020      	adds	r0, #32
    2bfa:	e726      	b.n	2a4a <__aeabi_dsub+0x132>
    2bfc:	465a      	mov	r2, fp
    2bfe:	431a      	orrs	r2, r3
    2c00:	1e53      	subs	r3, r2, #1
    2c02:	419a      	sbcs	r2, r3
    2c04:	b2d2      	uxtb	r2, r2
    2c06:	2700      	movs	r7, #0
    2c08:	e70e      	b.n	2a28 <__aeabi_dsub+0x110>
    2c0a:	2a00      	cmp	r2, #0
    2c0c:	d000      	beq.n	2c10 <__aeabi_dsub+0x2f8>
    2c0e:	e0de      	b.n	2dce <__aeabi_dsub+0x4b6>
    2c10:	1c68      	adds	r0, r5, #1
    2c12:	0546      	lsls	r6, r0, #21
    2c14:	0d76      	lsrs	r6, r6, #21
    2c16:	2e01      	cmp	r6, #1
    2c18:	dc00      	bgt.n	2c1c <__aeabi_dsub+0x304>
    2c1a:	e090      	b.n	2d3e <__aeabi_dsub+0x426>
    2c1c:	4d1b      	ldr	r5, [pc, #108]	; (2c8c <__aeabi_dsub+0x374>)
    2c1e:	42a8      	cmp	r0, r5
    2c20:	d100      	bne.n	2c24 <__aeabi_dsub+0x30c>
    2c22:	e0f5      	b.n	2e10 <__aeabi_dsub+0x4f8>
    2c24:	465e      	mov	r6, fp
    2c26:	1932      	adds	r2, r6, r4
    2c28:	42a2      	cmp	r2, r4
    2c2a:	41a4      	sbcs	r4, r4
    2c2c:	4264      	negs	r4, r4
    2c2e:	1859      	adds	r1, r3, r1
    2c30:	1909      	adds	r1, r1, r4
    2c32:	07cc      	lsls	r4, r1, #31
    2c34:	0852      	lsrs	r2, r2, #1
    2c36:	4314      	orrs	r4, r2
    2c38:	0849      	lsrs	r1, r1, #1
    2c3a:	1c05      	adds	r5, r0, #0
    2c3c:	e69c      	b.n	2978 <__aeabi_dsub+0x60>
    2c3e:	4813      	ldr	r0, [pc, #76]	; (2c8c <__aeabi_dsub+0x374>)
    2c40:	4285      	cmp	r5, r0
    2c42:	d000      	beq.n	2c46 <__aeabi_dsub+0x32e>
    2c44:	e6d9      	b.n	29fa <__aeabi_dsub+0xe2>
    2c46:	e697      	b.n	2978 <__aeabi_dsub+0x60>
    2c48:	1c2b      	adds	r3, r5, #0
    2c4a:	3b1f      	subs	r3, #31
    2c4c:	1c3e      	adds	r6, r7, #0
    2c4e:	40de      	lsrs	r6, r3
    2c50:	1c33      	adds	r3, r6, #0
    2c52:	2920      	cmp	r1, #32
    2c54:	d06f      	beq.n	2d36 <__aeabi_dsub+0x41e>
    2c56:	223f      	movs	r2, #63	; 0x3f
    2c58:	1b55      	subs	r5, r2, r5
    2c5a:	40af      	lsls	r7, r5
    2c5c:	433c      	orrs	r4, r7
    2c5e:	1e60      	subs	r0, r4, #1
    2c60:	4184      	sbcs	r4, r0
    2c62:	431c      	orrs	r4, r3
    2c64:	2100      	movs	r1, #0
    2c66:	2500      	movs	r5, #0
    2c68:	e686      	b.n	2978 <__aeabi_dsub+0x60>
    2c6a:	1c38      	adds	r0, r7, #0
    2c6c:	3820      	subs	r0, #32
    2c6e:	1c1e      	adds	r6, r3, #0
    2c70:	40c6      	lsrs	r6, r0
    2c72:	1c30      	adds	r0, r6, #0
    2c74:	2f20      	cmp	r7, #32
    2c76:	d060      	beq.n	2d3a <__aeabi_dsub+0x422>
    2c78:	2240      	movs	r2, #64	; 0x40
    2c7a:	1bd7      	subs	r7, r2, r7
    2c7c:	40bb      	lsls	r3, r7
    2c7e:	465a      	mov	r2, fp
    2c80:	431a      	orrs	r2, r3
    2c82:	1e53      	subs	r3, r2, #1
    2c84:	419a      	sbcs	r2, r3
    2c86:	4302      	orrs	r2, r0
    2c88:	2700      	movs	r7, #0
    2c8a:	e6cd      	b.n	2a28 <__aeabi_dsub+0x110>
    2c8c:	000007ff 	.word	0x000007ff
    2c90:	ff7fffff 	.word	0xff7fffff
    2c94:	800fffff 	.word	0x800fffff
    2c98:	2d00      	cmp	r5, #0
    2c9a:	d037      	beq.n	2d0c <__aeabi_dsub+0x3f4>
    2c9c:	4db6      	ldr	r5, [pc, #728]	; (2f78 <__aeabi_dsub+0x660>)
    2c9e:	42a8      	cmp	r0, r5
    2ca0:	d100      	bne.n	2ca4 <__aeabi_dsub+0x38c>
    2ca2:	e08f      	b.n	2dc4 <__aeabi_dsub+0x4ac>
    2ca4:	2580      	movs	r5, #128	; 0x80
    2ca6:	042d      	lsls	r5, r5, #16
    2ca8:	427f      	negs	r7, r7
    2caa:	4329      	orrs	r1, r5
    2cac:	2f38      	cmp	r7, #56	; 0x38
    2cae:	dd00      	ble.n	2cb2 <__aeabi_dsub+0x39a>
    2cb0:	e0a8      	b.n	2e04 <__aeabi_dsub+0x4ec>
    2cb2:	2f1f      	cmp	r7, #31
    2cb4:	dd00      	ble.n	2cb8 <__aeabi_dsub+0x3a0>
    2cb6:	e124      	b.n	2f02 <__aeabi_dsub+0x5ea>
    2cb8:	2520      	movs	r5, #32
    2cba:	1bed      	subs	r5, r5, r7
    2cbc:	1c0e      	adds	r6, r1, #0
    2cbe:	40ae      	lsls	r6, r5
    2cc0:	46b0      	mov	r8, r6
    2cc2:	1c26      	adds	r6, r4, #0
    2cc4:	40fe      	lsrs	r6, r7
    2cc6:	4642      	mov	r2, r8
    2cc8:	40ac      	lsls	r4, r5
    2cca:	4316      	orrs	r6, r2
    2ccc:	1e65      	subs	r5, r4, #1
    2cce:	41ac      	sbcs	r4, r5
    2cd0:	4334      	orrs	r4, r6
    2cd2:	40f9      	lsrs	r1, r7
    2cd4:	465a      	mov	r2, fp
    2cd6:	1b14      	subs	r4, r2, r4
    2cd8:	45a3      	cmp	fp, r4
    2cda:	4192      	sbcs	r2, r2
    2cdc:	1a5b      	subs	r3, r3, r1
    2cde:	4252      	negs	r2, r2
    2ce0:	1a99      	subs	r1, r3, r2
    2ce2:	1c05      	adds	r5, r0, #0
    2ce4:	46e2      	mov	sl, ip
    2ce6:	e6a6      	b.n	2a36 <__aeabi_dsub+0x11e>
    2ce8:	1c13      	adds	r3, r2, #0
    2cea:	433b      	orrs	r3, r7
    2cec:	1c14      	adds	r4, r2, #0
    2cee:	2b00      	cmp	r3, #0
    2cf0:	d000      	beq.n	2cf4 <__aeabi_dsub+0x3dc>
    2cf2:	e6a4      	b.n	2a3e <__aeabi_dsub+0x126>
    2cf4:	2700      	movs	r7, #0
    2cf6:	2100      	movs	r1, #0
    2cf8:	2500      	movs	r5, #0
    2cfa:	2400      	movs	r4, #0
    2cfc:	e6cd      	b.n	2a9a <__aeabi_dsub+0x182>
    2cfe:	465a      	mov	r2, fp
    2d00:	431a      	orrs	r2, r3
    2d02:	1e53      	subs	r3, r2, #1
    2d04:	419a      	sbcs	r2, r3
    2d06:	b2d2      	uxtb	r2, r2
    2d08:	2300      	movs	r3, #0
    2d0a:	e700      	b.n	2b0e <__aeabi_dsub+0x1f6>
    2d0c:	1c0d      	adds	r5, r1, #0
    2d0e:	4325      	orrs	r5, r4
    2d10:	d058      	beq.n	2dc4 <__aeabi_dsub+0x4ac>
    2d12:	43ff      	mvns	r7, r7
    2d14:	2f00      	cmp	r7, #0
    2d16:	d151      	bne.n	2dbc <__aeabi_dsub+0x4a4>
    2d18:	465a      	mov	r2, fp
    2d1a:	1b14      	subs	r4, r2, r4
    2d1c:	45a3      	cmp	fp, r4
    2d1e:	4192      	sbcs	r2, r2
    2d20:	1a59      	subs	r1, r3, r1
    2d22:	4252      	negs	r2, r2
    2d24:	1a89      	subs	r1, r1, r2
    2d26:	1c05      	adds	r5, r0, #0
    2d28:	46e2      	mov	sl, ip
    2d2a:	e684      	b.n	2a36 <__aeabi_dsub+0x11e>
    2d2c:	4892      	ldr	r0, [pc, #584]	; (2f78 <__aeabi_dsub+0x660>)
    2d2e:	4285      	cmp	r5, r0
    2d30:	d000      	beq.n	2d34 <__aeabi_dsub+0x41c>
    2d32:	e6d1      	b.n	2ad8 <__aeabi_dsub+0x1c0>
    2d34:	e620      	b.n	2978 <__aeabi_dsub+0x60>
    2d36:	2700      	movs	r7, #0
    2d38:	e790      	b.n	2c5c <__aeabi_dsub+0x344>
    2d3a:	2300      	movs	r3, #0
    2d3c:	e79f      	b.n	2c7e <__aeabi_dsub+0x366>
    2d3e:	1c08      	adds	r0, r1, #0
    2d40:	4320      	orrs	r0, r4
    2d42:	2d00      	cmp	r5, #0
    2d44:	d000      	beq.n	2d48 <__aeabi_dsub+0x430>
    2d46:	e0c2      	b.n	2ece <__aeabi_dsub+0x5b6>
    2d48:	2800      	cmp	r0, #0
    2d4a:	d100      	bne.n	2d4e <__aeabi_dsub+0x436>
    2d4c:	e0ef      	b.n	2f2e <__aeabi_dsub+0x616>
    2d4e:	4658      	mov	r0, fp
    2d50:	4318      	orrs	r0, r3
    2d52:	d100      	bne.n	2d56 <__aeabi_dsub+0x43e>
    2d54:	e610      	b.n	2978 <__aeabi_dsub+0x60>
    2d56:	4658      	mov	r0, fp
    2d58:	1902      	adds	r2, r0, r4
    2d5a:	42a2      	cmp	r2, r4
    2d5c:	41a4      	sbcs	r4, r4
    2d5e:	4264      	negs	r4, r4
    2d60:	1859      	adds	r1, r3, r1
    2d62:	1909      	adds	r1, r1, r4
    2d64:	1c14      	adds	r4, r2, #0
    2d66:	020a      	lsls	r2, r1, #8
    2d68:	d400      	bmi.n	2d6c <__aeabi_dsub+0x454>
    2d6a:	e605      	b.n	2978 <__aeabi_dsub+0x60>
    2d6c:	4b83      	ldr	r3, [pc, #524]	; (2f7c <__aeabi_dsub+0x664>)
    2d6e:	2501      	movs	r5, #1
    2d70:	4019      	ands	r1, r3
    2d72:	e601      	b.n	2978 <__aeabi_dsub+0x60>
    2d74:	1c08      	adds	r0, r1, #0
    2d76:	4320      	orrs	r0, r4
    2d78:	2d00      	cmp	r5, #0
    2d7a:	d138      	bne.n	2dee <__aeabi_dsub+0x4d6>
    2d7c:	2800      	cmp	r0, #0
    2d7e:	d16f      	bne.n	2e60 <__aeabi_dsub+0x548>
    2d80:	4659      	mov	r1, fp
    2d82:	4319      	orrs	r1, r3
    2d84:	d003      	beq.n	2d8e <__aeabi_dsub+0x476>
    2d86:	1c19      	adds	r1, r3, #0
    2d88:	465c      	mov	r4, fp
    2d8a:	46e2      	mov	sl, ip
    2d8c:	e5f4      	b.n	2978 <__aeabi_dsub+0x60>
    2d8e:	2700      	movs	r7, #0
    2d90:	2100      	movs	r1, #0
    2d92:	2400      	movs	r4, #0
    2d94:	e681      	b.n	2a9a <__aeabi_dsub+0x182>
    2d96:	4660      	mov	r0, ip
    2d98:	3820      	subs	r0, #32
    2d9a:	1c1a      	adds	r2, r3, #0
    2d9c:	40c2      	lsrs	r2, r0
    2d9e:	4666      	mov	r6, ip
    2da0:	1c10      	adds	r0, r2, #0
    2da2:	2e20      	cmp	r6, #32
    2da4:	d100      	bne.n	2da8 <__aeabi_dsub+0x490>
    2da6:	e0aa      	b.n	2efe <__aeabi_dsub+0x5e6>
    2da8:	2240      	movs	r2, #64	; 0x40
    2daa:	1b92      	subs	r2, r2, r6
    2dac:	4093      	lsls	r3, r2
    2dae:	465a      	mov	r2, fp
    2db0:	431a      	orrs	r2, r3
    2db2:	1e53      	subs	r3, r2, #1
    2db4:	419a      	sbcs	r2, r3
    2db6:	4302      	orrs	r2, r0
    2db8:	2300      	movs	r3, #0
    2dba:	e6a8      	b.n	2b0e <__aeabi_dsub+0x1f6>
    2dbc:	4d6e      	ldr	r5, [pc, #440]	; (2f78 <__aeabi_dsub+0x660>)
    2dbe:	42a8      	cmp	r0, r5
    2dc0:	d000      	beq.n	2dc4 <__aeabi_dsub+0x4ac>
    2dc2:	e773      	b.n	2cac <__aeabi_dsub+0x394>
    2dc4:	1c19      	adds	r1, r3, #0
    2dc6:	465c      	mov	r4, fp
    2dc8:	1c05      	adds	r5, r0, #0
    2dca:	46e2      	mov	sl, ip
    2dcc:	e5d4      	b.n	2978 <__aeabi_dsub+0x60>
    2dce:	2d00      	cmp	r5, #0
    2dd0:	d122      	bne.n	2e18 <__aeabi_dsub+0x500>
    2dd2:	1c0d      	adds	r5, r1, #0
    2dd4:	4325      	orrs	r5, r4
    2dd6:	d076      	beq.n	2ec6 <__aeabi_dsub+0x5ae>
    2dd8:	43d5      	mvns	r5, r2
    2dda:	2d00      	cmp	r5, #0
    2ddc:	d170      	bne.n	2ec0 <__aeabi_dsub+0x5a8>
    2dde:	445c      	add	r4, fp
    2de0:	455c      	cmp	r4, fp
    2de2:	4192      	sbcs	r2, r2
    2de4:	1859      	adds	r1, r3, r1
    2de6:	4252      	negs	r2, r2
    2de8:	1889      	adds	r1, r1, r2
    2dea:	1c05      	adds	r5, r0, #0
    2dec:	e696      	b.n	2b1c <__aeabi_dsub+0x204>
    2dee:	2800      	cmp	r0, #0
    2df0:	d14c      	bne.n	2e8c <__aeabi_dsub+0x574>
    2df2:	4659      	mov	r1, fp
    2df4:	4319      	orrs	r1, r3
    2df6:	d100      	bne.n	2dfa <__aeabi_dsub+0x4e2>
    2df8:	e64a      	b.n	2a90 <__aeabi_dsub+0x178>
    2dfa:	1c19      	adds	r1, r3, #0
    2dfc:	465c      	mov	r4, fp
    2dfe:	46e2      	mov	sl, ip
    2e00:	4d5d      	ldr	r5, [pc, #372]	; (2f78 <__aeabi_dsub+0x660>)
    2e02:	e5b9      	b.n	2978 <__aeabi_dsub+0x60>
    2e04:	430c      	orrs	r4, r1
    2e06:	1e61      	subs	r1, r4, #1
    2e08:	418c      	sbcs	r4, r1
    2e0a:	b2e4      	uxtb	r4, r4
    2e0c:	2100      	movs	r1, #0
    2e0e:	e761      	b.n	2cd4 <__aeabi_dsub+0x3bc>
    2e10:	1c05      	adds	r5, r0, #0
    2e12:	2100      	movs	r1, #0
    2e14:	2400      	movs	r4, #0
    2e16:	e640      	b.n	2a9a <__aeabi_dsub+0x182>
    2e18:	4d57      	ldr	r5, [pc, #348]	; (2f78 <__aeabi_dsub+0x660>)
    2e1a:	42a8      	cmp	r0, r5
    2e1c:	d053      	beq.n	2ec6 <__aeabi_dsub+0x5ae>
    2e1e:	4255      	negs	r5, r2
    2e20:	2280      	movs	r2, #128	; 0x80
    2e22:	0416      	lsls	r6, r2, #16
    2e24:	4331      	orrs	r1, r6
    2e26:	2d38      	cmp	r5, #56	; 0x38
    2e28:	dc7b      	bgt.n	2f22 <__aeabi_dsub+0x60a>
    2e2a:	2d1f      	cmp	r5, #31
    2e2c:	dd00      	ble.n	2e30 <__aeabi_dsub+0x518>
    2e2e:	e08c      	b.n	2f4a <__aeabi_dsub+0x632>
    2e30:	2220      	movs	r2, #32
    2e32:	1b56      	subs	r6, r2, r5
    2e34:	1c0a      	adds	r2, r1, #0
    2e36:	46b4      	mov	ip, r6
    2e38:	40b2      	lsls	r2, r6
    2e3a:	1c26      	adds	r6, r4, #0
    2e3c:	40ee      	lsrs	r6, r5
    2e3e:	4332      	orrs	r2, r6
    2e40:	4690      	mov	r8, r2
    2e42:	4662      	mov	r2, ip
    2e44:	4094      	lsls	r4, r2
    2e46:	1e66      	subs	r6, r4, #1
    2e48:	41b4      	sbcs	r4, r6
    2e4a:	4642      	mov	r2, r8
    2e4c:	4314      	orrs	r4, r2
    2e4e:	40e9      	lsrs	r1, r5
    2e50:	445c      	add	r4, fp
    2e52:	455c      	cmp	r4, fp
    2e54:	4192      	sbcs	r2, r2
    2e56:	18cb      	adds	r3, r1, r3
    2e58:	4252      	negs	r2, r2
    2e5a:	1899      	adds	r1, r3, r2
    2e5c:	1c05      	adds	r5, r0, #0
    2e5e:	e65d      	b.n	2b1c <__aeabi_dsub+0x204>
    2e60:	4658      	mov	r0, fp
    2e62:	4318      	orrs	r0, r3
    2e64:	d100      	bne.n	2e68 <__aeabi_dsub+0x550>
    2e66:	e587      	b.n	2978 <__aeabi_dsub+0x60>
    2e68:	465e      	mov	r6, fp
    2e6a:	1ba7      	subs	r7, r4, r6
    2e6c:	42bc      	cmp	r4, r7
    2e6e:	4192      	sbcs	r2, r2
    2e70:	1ac8      	subs	r0, r1, r3
    2e72:	4252      	negs	r2, r2
    2e74:	1a80      	subs	r0, r0, r2
    2e76:	0206      	lsls	r6, r0, #8
    2e78:	d560      	bpl.n	2f3c <__aeabi_dsub+0x624>
    2e7a:	4658      	mov	r0, fp
    2e7c:	1b04      	subs	r4, r0, r4
    2e7e:	45a3      	cmp	fp, r4
    2e80:	4192      	sbcs	r2, r2
    2e82:	1a59      	subs	r1, r3, r1
    2e84:	4252      	negs	r2, r2
    2e86:	1a89      	subs	r1, r1, r2
    2e88:	46e2      	mov	sl, ip
    2e8a:	e575      	b.n	2978 <__aeabi_dsub+0x60>
    2e8c:	4658      	mov	r0, fp
    2e8e:	4318      	orrs	r0, r3
    2e90:	d033      	beq.n	2efa <__aeabi_dsub+0x5e2>
    2e92:	0748      	lsls	r0, r1, #29
    2e94:	08e4      	lsrs	r4, r4, #3
    2e96:	4304      	orrs	r4, r0
    2e98:	2080      	movs	r0, #128	; 0x80
    2e9a:	08c9      	lsrs	r1, r1, #3
    2e9c:	0300      	lsls	r0, r0, #12
    2e9e:	4201      	tst	r1, r0
    2ea0:	d008      	beq.n	2eb4 <__aeabi_dsub+0x59c>
    2ea2:	08dd      	lsrs	r5, r3, #3
    2ea4:	4205      	tst	r5, r0
    2ea6:	d105      	bne.n	2eb4 <__aeabi_dsub+0x59c>
    2ea8:	4659      	mov	r1, fp
    2eaa:	08ca      	lsrs	r2, r1, #3
    2eac:	075c      	lsls	r4, r3, #29
    2eae:	4314      	orrs	r4, r2
    2eb0:	1c29      	adds	r1, r5, #0
    2eb2:	46e2      	mov	sl, ip
    2eb4:	0f63      	lsrs	r3, r4, #29
    2eb6:	00c9      	lsls	r1, r1, #3
    2eb8:	4319      	orrs	r1, r3
    2eba:	00e4      	lsls	r4, r4, #3
    2ebc:	4d2e      	ldr	r5, [pc, #184]	; (2f78 <__aeabi_dsub+0x660>)
    2ebe:	e55b      	b.n	2978 <__aeabi_dsub+0x60>
    2ec0:	4a2d      	ldr	r2, [pc, #180]	; (2f78 <__aeabi_dsub+0x660>)
    2ec2:	4290      	cmp	r0, r2
    2ec4:	d1af      	bne.n	2e26 <__aeabi_dsub+0x50e>
    2ec6:	1c19      	adds	r1, r3, #0
    2ec8:	465c      	mov	r4, fp
    2eca:	1c05      	adds	r5, r0, #0
    2ecc:	e554      	b.n	2978 <__aeabi_dsub+0x60>
    2ece:	2800      	cmp	r0, #0
    2ed0:	d030      	beq.n	2f34 <__aeabi_dsub+0x61c>
    2ed2:	4658      	mov	r0, fp
    2ed4:	4318      	orrs	r0, r3
    2ed6:	d010      	beq.n	2efa <__aeabi_dsub+0x5e2>
    2ed8:	2580      	movs	r5, #128	; 0x80
    2eda:	0748      	lsls	r0, r1, #29
    2edc:	08e4      	lsrs	r4, r4, #3
    2ede:	08c9      	lsrs	r1, r1, #3
    2ee0:	032d      	lsls	r5, r5, #12
    2ee2:	4304      	orrs	r4, r0
    2ee4:	4229      	tst	r1, r5
    2ee6:	d0e5      	beq.n	2eb4 <__aeabi_dsub+0x59c>
    2ee8:	08d8      	lsrs	r0, r3, #3
    2eea:	4228      	tst	r0, r5
    2eec:	d1e2      	bne.n	2eb4 <__aeabi_dsub+0x59c>
    2eee:	465d      	mov	r5, fp
    2ef0:	08ea      	lsrs	r2, r5, #3
    2ef2:	075c      	lsls	r4, r3, #29
    2ef4:	4314      	orrs	r4, r2
    2ef6:	1c01      	adds	r1, r0, #0
    2ef8:	e7dc      	b.n	2eb4 <__aeabi_dsub+0x59c>
    2efa:	4d1f      	ldr	r5, [pc, #124]	; (2f78 <__aeabi_dsub+0x660>)
    2efc:	e53c      	b.n	2978 <__aeabi_dsub+0x60>
    2efe:	2300      	movs	r3, #0
    2f00:	e755      	b.n	2dae <__aeabi_dsub+0x496>
    2f02:	1c3d      	adds	r5, r7, #0
    2f04:	3d20      	subs	r5, #32
    2f06:	1c0e      	adds	r6, r1, #0
    2f08:	40ee      	lsrs	r6, r5
    2f0a:	1c35      	adds	r5, r6, #0
    2f0c:	2f20      	cmp	r7, #32
    2f0e:	d02e      	beq.n	2f6e <__aeabi_dsub+0x656>
    2f10:	2640      	movs	r6, #64	; 0x40
    2f12:	1bf7      	subs	r7, r6, r7
    2f14:	40b9      	lsls	r1, r7
    2f16:	430c      	orrs	r4, r1
    2f18:	1e61      	subs	r1, r4, #1
    2f1a:	418c      	sbcs	r4, r1
    2f1c:	432c      	orrs	r4, r5
    2f1e:	2100      	movs	r1, #0
    2f20:	e6d8      	b.n	2cd4 <__aeabi_dsub+0x3bc>
    2f22:	430c      	orrs	r4, r1
    2f24:	1e61      	subs	r1, r4, #1
    2f26:	418c      	sbcs	r4, r1
    2f28:	b2e4      	uxtb	r4, r4
    2f2a:	2100      	movs	r1, #0
    2f2c:	e790      	b.n	2e50 <__aeabi_dsub+0x538>
    2f2e:	1c19      	adds	r1, r3, #0
    2f30:	465c      	mov	r4, fp
    2f32:	e521      	b.n	2978 <__aeabi_dsub+0x60>
    2f34:	1c19      	adds	r1, r3, #0
    2f36:	465c      	mov	r4, fp
    2f38:	4d0f      	ldr	r5, [pc, #60]	; (2f78 <__aeabi_dsub+0x660>)
    2f3a:	e51d      	b.n	2978 <__aeabi_dsub+0x60>
    2f3c:	1c03      	adds	r3, r0, #0
    2f3e:	433b      	orrs	r3, r7
    2f40:	d100      	bne.n	2f44 <__aeabi_dsub+0x62c>
    2f42:	e724      	b.n	2d8e <__aeabi_dsub+0x476>
    2f44:	1c01      	adds	r1, r0, #0
    2f46:	1c3c      	adds	r4, r7, #0
    2f48:	e516      	b.n	2978 <__aeabi_dsub+0x60>
    2f4a:	2620      	movs	r6, #32
    2f4c:	4276      	negs	r6, r6
    2f4e:	1976      	adds	r6, r6, r5
    2f50:	1c0a      	adds	r2, r1, #0
    2f52:	40f2      	lsrs	r2, r6
    2f54:	4690      	mov	r8, r2
    2f56:	2d20      	cmp	r5, #32
    2f58:	d00b      	beq.n	2f72 <__aeabi_dsub+0x65a>
    2f5a:	2640      	movs	r6, #64	; 0x40
    2f5c:	1b75      	subs	r5, r6, r5
    2f5e:	40a9      	lsls	r1, r5
    2f60:	430c      	orrs	r4, r1
    2f62:	1e61      	subs	r1, r4, #1
    2f64:	418c      	sbcs	r4, r1
    2f66:	4645      	mov	r5, r8
    2f68:	432c      	orrs	r4, r5
    2f6a:	2100      	movs	r1, #0
    2f6c:	e770      	b.n	2e50 <__aeabi_dsub+0x538>
    2f6e:	2100      	movs	r1, #0
    2f70:	e7d1      	b.n	2f16 <__aeabi_dsub+0x5fe>
    2f72:	2100      	movs	r1, #0
    2f74:	e7f4      	b.n	2f60 <__aeabi_dsub+0x648>
    2f76:	46c0      	nop			; (mov r8, r8)
    2f78:	000007ff 	.word	0x000007ff
    2f7c:	ff7fffff 	.word	0xff7fffff

00002f80 <__aeabi_d2iz>:
__aeabi_d2iz():
    2f80:	b570      	push	{r4, r5, r6, lr}
    2f82:	1c0b      	adds	r3, r1, #0
    2f84:	4c12      	ldr	r4, [pc, #72]	; (2fd0 <__aeabi_d2iz+0x50>)
    2f86:	0309      	lsls	r1, r1, #12
    2f88:	0b0e      	lsrs	r6, r1, #12
    2f8a:	0059      	lsls	r1, r3, #1
    2f8c:	1c02      	adds	r2, r0, #0
    2f8e:	0d49      	lsrs	r1, r1, #21
    2f90:	0fdd      	lsrs	r5, r3, #31
    2f92:	2000      	movs	r0, #0
    2f94:	42a1      	cmp	r1, r4
    2f96:	dd11      	ble.n	2fbc <__aeabi_d2iz+0x3c>
    2f98:	480e      	ldr	r0, [pc, #56]	; (2fd4 <__aeabi_d2iz+0x54>)
    2f9a:	4281      	cmp	r1, r0
    2f9c:	dc0f      	bgt.n	2fbe <__aeabi_d2iz+0x3e>
    2f9e:	2080      	movs	r0, #128	; 0x80
    2fa0:	0340      	lsls	r0, r0, #13
    2fa2:	4306      	orrs	r6, r0
    2fa4:	480c      	ldr	r0, [pc, #48]	; (2fd8 <__aeabi_d2iz+0x58>)
    2fa6:	1a40      	subs	r0, r0, r1
    2fa8:	281f      	cmp	r0, #31
    2faa:	dd0b      	ble.n	2fc4 <__aeabi_d2iz+0x44>
    2fac:	4a0b      	ldr	r2, [pc, #44]	; (2fdc <__aeabi_d2iz+0x5c>)
    2fae:	1a52      	subs	r2, r2, r1
    2fb0:	40d6      	lsrs	r6, r2
    2fb2:	1c32      	adds	r2, r6, #0
    2fb4:	4250      	negs	r0, r2
    2fb6:	2d00      	cmp	r5, #0
    2fb8:	d100      	bne.n	2fbc <__aeabi_d2iz+0x3c>
    2fba:	1c10      	adds	r0, r2, #0
    2fbc:	bd70      	pop	{r4, r5, r6, pc}
    2fbe:	4b08      	ldr	r3, [pc, #32]	; (2fe0 <__aeabi_d2iz+0x60>)
    2fc0:	18e8      	adds	r0, r5, r3
    2fc2:	e7fb      	b.n	2fbc <__aeabi_d2iz+0x3c>
    2fc4:	4b07      	ldr	r3, [pc, #28]	; (2fe4 <__aeabi_d2iz+0x64>)
    2fc6:	40c2      	lsrs	r2, r0
    2fc8:	18c9      	adds	r1, r1, r3
    2fca:	408e      	lsls	r6, r1
    2fcc:	4332      	orrs	r2, r6
    2fce:	e7f1      	b.n	2fb4 <__aeabi_d2iz+0x34>
    2fd0:	000003fe 	.word	0x000003fe
    2fd4:	0000041d 	.word	0x0000041d
    2fd8:	00000433 	.word	0x00000433
    2fdc:	00000413 	.word	0x00000413
    2fe0:	7fffffff 	.word	0x7fffffff
    2fe4:	fffffbed 	.word	0xfffffbed

00002fe8 <__aeabi_i2d>:
__aeabi_i2d():
    2fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fea:	1e04      	subs	r4, r0, #0
    2fec:	d031      	beq.n	3052 <__aeabi_i2d+0x6a>
    2fee:	0fc7      	lsrs	r7, r0, #31
    2ff0:	d000      	beq.n	2ff4 <__aeabi_i2d+0xc>
    2ff2:	4244      	negs	r4, r0
    2ff4:	1c20      	adds	r0, r4, #0
    2ff6:	f000 f913 	bl	3220 <__clzsi2>
    2ffa:	4d18      	ldr	r5, [pc, #96]	; (305c <__aeabi_i2d+0x74>)
    2ffc:	1a2d      	subs	r5, r5, r0
    2ffe:	280a      	cmp	r0, #10
    3000:	dd19      	ble.n	3036 <__aeabi_i2d+0x4e>
    3002:	380b      	subs	r0, #11
    3004:	4084      	lsls	r4, r0
    3006:	0324      	lsls	r4, r4, #12
    3008:	056d      	lsls	r5, r5, #21
    300a:	0b24      	lsrs	r4, r4, #12
    300c:	0d6d      	lsrs	r5, r5, #21
    300e:	1c3a      	adds	r2, r7, #0
    3010:	2600      	movs	r6, #0
    3012:	2000      	movs	r0, #0
    3014:	2100      	movs	r1, #0
    3016:	0d0b      	lsrs	r3, r1, #20
    3018:	0324      	lsls	r4, r4, #12
    301a:	0b24      	lsrs	r4, r4, #12
    301c:	051b      	lsls	r3, r3, #20
    301e:	4323      	orrs	r3, r4
    3020:	4c0f      	ldr	r4, [pc, #60]	; (3060 <__aeabi_i2d+0x78>)
    3022:	052d      	lsls	r5, r5, #20
    3024:	401c      	ands	r4, r3
    3026:	432c      	orrs	r4, r5
    3028:	0064      	lsls	r4, r4, #1
    302a:	0864      	lsrs	r4, r4, #1
    302c:	07d3      	lsls	r3, r2, #31
    302e:	1c21      	adds	r1, r4, #0
    3030:	1c30      	adds	r0, r6, #0
    3032:	4319      	orrs	r1, r3
    3034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3036:	1c06      	adds	r6, r0, #0
    3038:	3615      	adds	r6, #21
    303a:	1c23      	adds	r3, r4, #0
    303c:	40b3      	lsls	r3, r6
    303e:	1c1e      	adds	r6, r3, #0
    3040:	230b      	movs	r3, #11
    3042:	1a18      	subs	r0, r3, r0
    3044:	40c4      	lsrs	r4, r0
    3046:	0324      	lsls	r4, r4, #12
    3048:	056d      	lsls	r5, r5, #21
    304a:	0b24      	lsrs	r4, r4, #12
    304c:	0d6d      	lsrs	r5, r5, #21
    304e:	1c3a      	adds	r2, r7, #0
    3050:	e7df      	b.n	3012 <__aeabi_i2d+0x2a>
    3052:	2200      	movs	r2, #0
    3054:	2500      	movs	r5, #0
    3056:	2400      	movs	r4, #0
    3058:	2600      	movs	r6, #0
    305a:	e7da      	b.n	3012 <__aeabi_i2d+0x2a>
    305c:	0000041e 	.word	0x0000041e
    3060:	800fffff 	.word	0x800fffff

00003064 <__aeabi_f2d>:
__aeabi_f2d():
    3064:	0043      	lsls	r3, r0, #1
    3066:	0e1b      	lsrs	r3, r3, #24
    3068:	1c5a      	adds	r2, r3, #1
    306a:	0241      	lsls	r1, r0, #9
    306c:	b2d2      	uxtb	r2, r2
    306e:	b570      	push	{r4, r5, r6, lr}
    3070:	0a4c      	lsrs	r4, r1, #9
    3072:	0fc5      	lsrs	r5, r0, #31
    3074:	2a01      	cmp	r2, #1
    3076:	dd17      	ble.n	30a8 <__aeabi_f2d+0x44>
    3078:	22e0      	movs	r2, #224	; 0xe0
    307a:	0092      	lsls	r2, r2, #2
    307c:	0764      	lsls	r4, r4, #29
    307e:	0b09      	lsrs	r1, r1, #12
    3080:	1898      	adds	r0, r3, r2
    3082:	2200      	movs	r2, #0
    3084:	2300      	movs	r3, #0
    3086:	0d1e      	lsrs	r6, r3, #20
    3088:	1c22      	adds	r2, r4, #0
    308a:	0534      	lsls	r4, r6, #20
    308c:	430c      	orrs	r4, r1
    308e:	491b      	ldr	r1, [pc, #108]	; (30fc <__aeabi_f2d+0x98>)
    3090:	0540      	lsls	r0, r0, #21
    3092:	0840      	lsrs	r0, r0, #1
    3094:	4021      	ands	r1, r4
    3096:	4301      	orrs	r1, r0
    3098:	0049      	lsls	r1, r1, #1
    309a:	0849      	lsrs	r1, r1, #1
    309c:	07ed      	lsls	r5, r5, #31
    309e:	1c0b      	adds	r3, r1, #0
    30a0:	432b      	orrs	r3, r5
    30a2:	1c10      	adds	r0, r2, #0
    30a4:	1c19      	adds	r1, r3, #0
    30a6:	bd70      	pop	{r4, r5, r6, pc}
    30a8:	2b00      	cmp	r3, #0
    30aa:	d115      	bne.n	30d8 <__aeabi_f2d+0x74>
    30ac:	2c00      	cmp	r4, #0
    30ae:	d01c      	beq.n	30ea <__aeabi_f2d+0x86>
    30b0:	1c20      	adds	r0, r4, #0
    30b2:	f000 f8b5 	bl	3220 <__clzsi2>
    30b6:	280a      	cmp	r0, #10
    30b8:	dc1a      	bgt.n	30f0 <__aeabi_f2d+0x8c>
    30ba:	210b      	movs	r1, #11
    30bc:	1a09      	subs	r1, r1, r0
    30be:	1c23      	adds	r3, r4, #0
    30c0:	40cb      	lsrs	r3, r1
    30c2:	1c19      	adds	r1, r3, #0
    30c4:	1c03      	adds	r3, r0, #0
    30c6:	3315      	adds	r3, #21
    30c8:	409c      	lsls	r4, r3
    30ca:	4b0d      	ldr	r3, [pc, #52]	; (3100 <__aeabi_f2d+0x9c>)
    30cc:	0309      	lsls	r1, r1, #12
    30ce:	1a18      	subs	r0, r3, r0
    30d0:	0540      	lsls	r0, r0, #21
    30d2:	0b09      	lsrs	r1, r1, #12
    30d4:	0d40      	lsrs	r0, r0, #21
    30d6:	e7d4      	b.n	3082 <__aeabi_f2d+0x1e>
    30d8:	2c00      	cmp	r4, #0
    30da:	d003      	beq.n	30e4 <__aeabi_f2d+0x80>
    30dc:	0764      	lsls	r4, r4, #29
    30de:	0b09      	lsrs	r1, r1, #12
    30e0:	4808      	ldr	r0, [pc, #32]	; (3104 <__aeabi_f2d+0xa0>)
    30e2:	e7ce      	b.n	3082 <__aeabi_f2d+0x1e>
    30e4:	4807      	ldr	r0, [pc, #28]	; (3104 <__aeabi_f2d+0xa0>)
    30e6:	2100      	movs	r1, #0
    30e8:	e7cb      	b.n	3082 <__aeabi_f2d+0x1e>
    30ea:	2000      	movs	r0, #0
    30ec:	2100      	movs	r1, #0
    30ee:	e7c8      	b.n	3082 <__aeabi_f2d+0x1e>
    30f0:	1c01      	adds	r1, r0, #0
    30f2:	390b      	subs	r1, #11
    30f4:	408c      	lsls	r4, r1
    30f6:	1c21      	adds	r1, r4, #0
    30f8:	2400      	movs	r4, #0
    30fa:	e7e6      	b.n	30ca <__aeabi_f2d+0x66>
    30fc:	800fffff 	.word	0x800fffff
    3100:	00000389 	.word	0x00000389
    3104:	000007ff 	.word	0x000007ff

00003108 <__aeabi_d2f>:
__aeabi_d2f():
    3108:	b5f0      	push	{r4, r5, r6, r7, lr}
    310a:	004b      	lsls	r3, r1, #1
    310c:	030d      	lsls	r5, r1, #12
    310e:	0f42      	lsrs	r2, r0, #29
    3110:	0d5b      	lsrs	r3, r3, #21
    3112:	0a6d      	lsrs	r5, r5, #9
    3114:	4315      	orrs	r5, r2
    3116:	1c5a      	adds	r2, r3, #1
    3118:	0552      	lsls	r2, r2, #21
    311a:	0fcc      	lsrs	r4, r1, #31
    311c:	00c6      	lsls	r6, r0, #3
    311e:	0d52      	lsrs	r2, r2, #21
    3120:	2a01      	cmp	r2, #1
    3122:	dd27      	ble.n	3174 <__aeabi_d2f+0x6c>
    3124:	4f39      	ldr	r7, [pc, #228]	; (320c <__aeabi_d2f+0x104>)
    3126:	19da      	adds	r2, r3, r7
    3128:	2afe      	cmp	r2, #254	; 0xfe
    312a:	dc1a      	bgt.n	3162 <__aeabi_d2f+0x5a>
    312c:	2a00      	cmp	r2, #0
    312e:	dd35      	ble.n	319c <__aeabi_d2f+0x94>
    3130:	0180      	lsls	r0, r0, #6
    3132:	00ed      	lsls	r5, r5, #3
    3134:	1e43      	subs	r3, r0, #1
    3136:	4198      	sbcs	r0, r3
    3138:	4328      	orrs	r0, r5
    313a:	0f76      	lsrs	r6, r6, #29
    313c:	4330      	orrs	r0, r6
    313e:	0743      	lsls	r3, r0, #29
    3140:	d004      	beq.n	314c <__aeabi_d2f+0x44>
    3142:	230f      	movs	r3, #15
    3144:	4003      	ands	r3, r0
    3146:	2b04      	cmp	r3, #4
    3148:	d000      	beq.n	314c <__aeabi_d2f+0x44>
    314a:	3004      	adds	r0, #4
    314c:	2180      	movs	r1, #128	; 0x80
    314e:	04c9      	lsls	r1, r1, #19
    3150:	4001      	ands	r1, r0
    3152:	d027      	beq.n	31a4 <__aeabi_d2f+0x9c>
    3154:	3201      	adds	r2, #1
    3156:	2aff      	cmp	r2, #255	; 0xff
    3158:	d01d      	beq.n	3196 <__aeabi_d2f+0x8e>
    315a:	0183      	lsls	r3, r0, #6
    315c:	0a5b      	lsrs	r3, r3, #9
    315e:	b2d1      	uxtb	r1, r2
    3160:	e001      	b.n	3166 <__aeabi_d2f+0x5e>
    3162:	21ff      	movs	r1, #255	; 0xff
    3164:	2300      	movs	r3, #0
    3166:	0258      	lsls	r0, r3, #9
    3168:	05c9      	lsls	r1, r1, #23
    316a:	0a40      	lsrs	r0, r0, #9
    316c:	07e4      	lsls	r4, r4, #31
    316e:	4308      	orrs	r0, r1
    3170:	4320      	orrs	r0, r4
    3172:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3174:	2b00      	cmp	r3, #0
    3176:	d106      	bne.n	3186 <__aeabi_d2f+0x7e>
    3178:	4335      	orrs	r5, r6
    317a:	d111      	bne.n	31a0 <__aeabi_d2f+0x98>
    317c:	2100      	movs	r1, #0
    317e:	2000      	movs	r0, #0
    3180:	0243      	lsls	r3, r0, #9
    3182:	0a5b      	lsrs	r3, r3, #9
    3184:	e7ef      	b.n	3166 <__aeabi_d2f+0x5e>
    3186:	432e      	orrs	r6, r5
    3188:	d0eb      	beq.n	3162 <__aeabi_d2f+0x5a>
    318a:	2080      	movs	r0, #128	; 0x80
    318c:	00ed      	lsls	r5, r5, #3
    318e:	0480      	lsls	r0, r0, #18
    3190:	4328      	orrs	r0, r5
    3192:	22ff      	movs	r2, #255	; 0xff
    3194:	e7d3      	b.n	313e <__aeabi_d2f+0x36>
    3196:	21ff      	movs	r1, #255	; 0xff
    3198:	2300      	movs	r3, #0
    319a:	e7e4      	b.n	3166 <__aeabi_d2f+0x5e>
    319c:	3217      	adds	r2, #23
    319e:	da0d      	bge.n	31bc <__aeabi_d2f+0xb4>
    31a0:	2005      	movs	r0, #5
    31a2:	2200      	movs	r2, #0
    31a4:	08c0      	lsrs	r0, r0, #3
    31a6:	b2d1      	uxtb	r1, r2
    31a8:	2aff      	cmp	r2, #255	; 0xff
    31aa:	d1e9      	bne.n	3180 <__aeabi_d2f+0x78>
    31ac:	2800      	cmp	r0, #0
    31ae:	d0d9      	beq.n	3164 <__aeabi_d2f+0x5c>
    31b0:	2380      	movs	r3, #128	; 0x80
    31b2:	03db      	lsls	r3, r3, #15
    31b4:	4303      	orrs	r3, r0
    31b6:	025b      	lsls	r3, r3, #9
    31b8:	0a5b      	lsrs	r3, r3, #9
    31ba:	e7d4      	b.n	3166 <__aeabi_d2f+0x5e>
    31bc:	2280      	movs	r2, #128	; 0x80
    31be:	4914      	ldr	r1, [pc, #80]	; (3210 <__aeabi_d2f+0x108>)
    31c0:	0412      	lsls	r2, r2, #16
    31c2:	4315      	orrs	r5, r2
    31c4:	1ac9      	subs	r1, r1, r3
    31c6:	291f      	cmp	r1, #31
    31c8:	dc0d      	bgt.n	31e6 <__aeabi_d2f+0xde>
    31ca:	4a12      	ldr	r2, [pc, #72]	; (3214 <__aeabi_d2f+0x10c>)
    31cc:	1c37      	adds	r7, r6, #0
    31ce:	189b      	adds	r3, r3, r2
    31d0:	1c28      	adds	r0, r5, #0
    31d2:	409f      	lsls	r7, r3
    31d4:	4098      	lsls	r0, r3
    31d6:	1c3b      	adds	r3, r7, #0
    31d8:	1e5a      	subs	r2, r3, #1
    31da:	4193      	sbcs	r3, r2
    31dc:	4318      	orrs	r0, r3
    31de:	40ce      	lsrs	r6, r1
    31e0:	4330      	orrs	r0, r6
    31e2:	2200      	movs	r2, #0
    31e4:	e7ab      	b.n	313e <__aeabi_d2f+0x36>
    31e6:	4f0c      	ldr	r7, [pc, #48]	; (3218 <__aeabi_d2f+0x110>)
    31e8:	1c2a      	adds	r2, r5, #0
    31ea:	1aff      	subs	r7, r7, r3
    31ec:	40fa      	lsrs	r2, r7
    31ee:	1c17      	adds	r7, r2, #0
    31f0:	2920      	cmp	r1, #32
    31f2:	d009      	beq.n	3208 <__aeabi_d2f+0x100>
    31f4:	4a09      	ldr	r2, [pc, #36]	; (321c <__aeabi_d2f+0x114>)
    31f6:	1898      	adds	r0, r3, r2
    31f8:	4085      	lsls	r5, r0
    31fa:	1c28      	adds	r0, r5, #0
    31fc:	4330      	orrs	r0, r6
    31fe:	1e46      	subs	r6, r0, #1
    3200:	41b0      	sbcs	r0, r6
    3202:	4338      	orrs	r0, r7
    3204:	2200      	movs	r2, #0
    3206:	e79a      	b.n	313e <__aeabi_d2f+0x36>
    3208:	2000      	movs	r0, #0
    320a:	e7f7      	b.n	31fc <__aeabi_d2f+0xf4>
    320c:	fffffc80 	.word	0xfffffc80
    3210:	0000039e 	.word	0x0000039e
    3214:	fffffc82 	.word	0xfffffc82
    3218:	0000037e 	.word	0x0000037e
    321c:	fffffca2 	.word	0xfffffca2

00003220 <__clzsi2>:
__clzsi2():
    3220:	211c      	movs	r1, #28
    3222:	2301      	movs	r3, #1
    3224:	041b      	lsls	r3, r3, #16
    3226:	4298      	cmp	r0, r3
    3228:	d301      	bcc.n	322e <__clzsi2+0xe>
    322a:	0c00      	lsrs	r0, r0, #16
    322c:	3910      	subs	r1, #16
    322e:	0a1b      	lsrs	r3, r3, #8
    3230:	4298      	cmp	r0, r3
    3232:	d301      	bcc.n	3238 <__clzsi2+0x18>
    3234:	0a00      	lsrs	r0, r0, #8
    3236:	3908      	subs	r1, #8
    3238:	091b      	lsrs	r3, r3, #4
    323a:	4298      	cmp	r0, r3
    323c:	d301      	bcc.n	3242 <__clzsi2+0x22>
    323e:	0900      	lsrs	r0, r0, #4
    3240:	3904      	subs	r1, #4
    3242:	a202      	add	r2, pc, #8	; (adr r2, 324c <__clzsi2+0x2c>)
    3244:	5c10      	ldrb	r0, [r2, r0]
    3246:	1840      	adds	r0, r0, r1
    3248:	4770      	bx	lr
    324a:	46c0      	nop			; (mov r8, r8)
    324c:	02020304 	.word	0x02020304
    3250:	01010101 	.word	0x01010101
	...

0000325c <get_error>:
get_error():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Error_management.c:10
 *      Author: marcelo
 */
#include "Error_management.h"

double get_error(uint8 image[])
{
    325c:	b5f0      	push	{r4, r5, r6, r7, lr}
    325e:	b089      	sub	sp, #36	; 0x24
    3260:	af00      	add	r7, sp, #0
    3262:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Error_management.c:15
	uint8 range, left_border, right_border;

	double error;

	set_borders(image, &left_border, &right_border);
    3264:	6879      	ldr	r1, [r7, #4]
    3266:	1c3a      	adds	r2, r7, #0
    3268:	320f      	adds	r2, #15
    326a:	1c3b      	adds	r3, r7, #0
    326c:	330e      	adds	r3, #14
    326e:	1c08      	adds	r0, r1, #0
    3270:	1c11      	adds	r1, r2, #0
    3272:	1c1a      	adds	r2, r3, #0
    3274:	f000 fbec 	bl	3a50 <set_borders>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Error_management.c:16
	range = left_border + right_border;
    3278:	1c3b      	adds	r3, r7, #0
    327a:	330f      	adds	r3, #15
    327c:	7819      	ldrb	r1, [r3, #0]
    327e:	1c3b      	adds	r3, r7, #0
    3280:	330e      	adds	r3, #14
    3282:	781a      	ldrb	r2, [r3, #0]
    3284:	1c3b      	adds	r3, r7, #0
    3286:	331f      	adds	r3, #31
    3288:	188a      	adds	r2, r1, r2
    328a:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Error_management.c:18

	error = ((double)(right_border - left_border)) / range;
    328c:	1c3b      	adds	r3, r7, #0
    328e:	330e      	adds	r3, #14
    3290:	781b      	ldrb	r3, [r3, #0]
    3292:	1c1a      	adds	r2, r3, #0
    3294:	1c3b      	adds	r3, r7, #0
    3296:	330f      	adds	r3, #15
    3298:	781b      	ldrb	r3, [r3, #0]
    329a:	1ad3      	subs	r3, r2, r3
    329c:	1c18      	adds	r0, r3, #0
    329e:	f7ff fea3 	bl	2fe8 <__aeabi_i2d>
    32a2:	1c05      	adds	r5, r0, #0
    32a4:	1c0e      	adds	r6, r1, #0
    32a6:	1c3b      	adds	r3, r7, #0
    32a8:	331f      	adds	r3, #31
    32aa:	781b      	ldrb	r3, [r3, #0]
    32ac:	1c18      	adds	r0, r3, #0
    32ae:	f7ff fe9b 	bl	2fe8 <__aeabi_i2d>
    32b2:	1c03      	adds	r3, r0, #0
    32b4:	1c0c      	adds	r4, r1, #0
    32b6:	1c28      	adds	r0, r5, #0
    32b8:	1c31      	adds	r1, r6, #0
    32ba:	1c1a      	adds	r2, r3, #0
    32bc:	1c23      	adds	r3, r4, #0
    32be:	f7fe fc31 	bl	1b24 <__aeabi_ddiv>
    32c2:	1c03      	adds	r3, r0, #0
    32c4:	1c0c      	adds	r4, r1, #0
    32c6:	613b      	str	r3, [r7, #16]
    32c8:	617c      	str	r4, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Error_management.c:20

	return error;
    32ca:	693b      	ldr	r3, [r7, #16]
    32cc:	697c      	ldr	r4, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Error_management.c:22

}
    32ce:	1c18      	adds	r0, r3, #0
    32d0:	1c21      	adds	r1, r4, #0
    32d2:	46bd      	mov	sp, r7
    32d4:	b009      	add	sp, #36	; 0x24
    32d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000032d8 <Cpu_OnNMIINT>:
Cpu_OnNMIINT():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:53
 **         occurred. This event is automatically enabled when the [NMI
 **         interrupt] property is set to 'Enabled'.
 */
/* ===================================================================*/
void Cpu_OnNMIINT(void)
{
    32d8:	b580      	push	{r7, lr}
    32da:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:55
	/* Write your code here ... */
}
    32dc:	46bd      	mov	sp, r7
    32de:	bd80      	pop	{r7, pc}

000032e0 <Camera_CLK_Interruption_OnInterrupt>:
Camera_CLK_Interruption_OnInterrupt():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:72
 **     Parameters  : None
 **     Returns     : Nothing
 ** ===================================================================
 */
void Camera_CLK_Interruption_OnInterrupt(void)
{
    32e0:	b580      	push	{r7, lr}
    32e2:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:73
	switch (state)
    32e4:	4b41      	ldr	r3, [pc, #260]	; (33ec <Camera_CLK_Interruption_OnInterrupt+0x10c>)
    32e6:	681b      	ldr	r3, [r3, #0]
    32e8:	2b04      	cmp	r3, #4
    32ea:	d900      	bls.n	32ee <Camera_CLK_Interruption_OnInterrupt+0xe>
    32ec:	e07c      	b.n	33e8 <Camera_CLK_Interruption_OnInterrupt+0x108>
    32ee:	009a      	lsls	r2, r3, #2
    32f0:	4b3f      	ldr	r3, [pc, #252]	; (33f0 <Camera_CLK_Interruption_OnInterrupt+0x110>)
    32f2:	18d3      	adds	r3, r2, r3
    32f4:	681b      	ldr	r3, [r3, #0]
    32f6:	469f      	mov	pc, r3
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:79
	{
	// First state
	case HALF_LOW_CLK:
	{
		// next state
		state = HIGH_CLK;
    32f8:	4b3c      	ldr	r3, [pc, #240]	; (33ec <Camera_CLK_Interruption_OnInterrupt+0x10c>)
    32fa:	2200      	movs	r2, #0
    32fc:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:81

		if (clockCounter == 0)
    32fe:	4b3d      	ldr	r3, [pc, #244]	; (33f4 <Camera_CLK_Interruption_OnInterrupt+0x114>)
    3300:	681b      	ldr	r3, [r3, #0]
    3302:	2b00      	cmp	r3, #0
    3304:	d10e      	bne.n	3324 <Camera_CLK_Interruption_OnInterrupt+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:84
		{
			// SI High
			SI_SetVal();
    3306:	4b3c      	ldr	r3, [pc, #240]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    3308:	681b      	ldr	r3, [r3, #0]
    330a:	1c18      	adds	r0, r3, #0
    330c:	f001 fac4 	bl	4898 <BitIoLdd1_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:85
			while (!SI_GetVal());
    3310:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:85 (discriminator 1)
    3312:	4b39      	ldr	r3, [pc, #228]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    3314:	681b      	ldr	r3, [r3, #0]
    3316:	1c18      	adds	r0, r3, #0
    3318:	f001 fa9e 	bl	4858 <BitIoLdd1_GetVal>
    331c:	1c03      	adds	r3, r0, #0
    331e:	2b00      	cmp	r3, #0
    3320:	d0f7      	beq.n	3312 <Camera_CLK_Interruption_OnInterrupt+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:100
			state = WAIT_TRANSFER_CHARGE;

			// Checks if reading is finished
			verifySample();
		}
		break;
    3322:	e061      	b.n	33e8 <Camera_CLK_Interruption_OnInterrupt+0x108>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:90
			while (!SI_GetVal());
		}

		// End of the cycle
		// The camera needs an extra clock (129) to send the last pixel
		else if (clockCounter == 129)
    3324:	4b33      	ldr	r3, [pc, #204]	; (33f4 <Camera_CLK_Interruption_OnInterrupt+0x114>)
    3326:	681b      	ldr	r3, [r3, #0]
    3328:	2b81      	cmp	r3, #129	; 0x81
    332a:	d108      	bne.n	333e <Camera_CLK_Interruption_OnInterrupt+0x5e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:92
		{
			clockCounter = 0;
    332c:	4b31      	ldr	r3, [pc, #196]	; (33f4 <Camera_CLK_Interruption_OnInterrupt+0x114>)
    332e:	2200      	movs	r2, #0
    3330:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:95

			// And 20 microseconds to prepare for the next cycle.
			state = WAIT_TRANSFER_CHARGE;
    3332:	4b2e      	ldr	r3, [pc, #184]	; (33ec <Camera_CLK_Interruption_OnInterrupt+0x10c>)
    3334:	2204      	movs	r2, #4
    3336:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:98

			// Checks if reading is finished
			verifySample();
    3338:	f000 fa8c 	bl	3854 <verifySample>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:100
		}
		break;
    333c:	e054      	b.n	33e8 <Camera_CLK_Interruption_OnInterrupt+0x108>
    333e:	e053      	b.n	33e8 <Camera_CLK_Interruption_OnInterrupt+0x108>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:106
	}

	case HIGH_CLK:
	{
		// Clock High.
		CLK_SetVal();
    3340:	4b2d      	ldr	r3, [pc, #180]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    3342:	685b      	ldr	r3, [r3, #4]
    3344:	1c18      	adds	r0, r3, #0
    3346:	f001 fc1d 	bl	4b84 <BitIoLdd2_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:107
		while (!CLK_GetVal());
    334a:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:107 (discriminator 1)
    334c:	4b2a      	ldr	r3, [pc, #168]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    334e:	685b      	ldr	r3, [r3, #4]
    3350:	1c18      	adds	r0, r3, #0
    3352:	f001 fbf7 	bl	4b44 <BitIoLdd2_GetVal>
    3356:	1c03      	adds	r3, r0, #0
    3358:	2b00      	cmp	r3, #0
    335a:	d0f7      	beq.n	334c <Camera_CLK_Interruption_OnInterrupt+0x6c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:109

		clockCounter++;
    335c:	4b25      	ldr	r3, [pc, #148]	; (33f4 <Camera_CLK_Interruption_OnInterrupt+0x114>)
    335e:	681b      	ldr	r3, [r3, #0]
    3360:	1c5a      	adds	r2, r3, #1
    3362:	4b24      	ldr	r3, [pc, #144]	; (33f4 <Camera_CLK_Interruption_OnInterrupt+0x114>)
    3364:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:111

		state = HALF_HIGH_CLK;
    3366:	4b21      	ldr	r3, [pc, #132]	; (33ec <Camera_CLK_Interruption_OnInterrupt+0x10c>)
    3368:	2201      	movs	r2, #1
    336a:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:113

		break;
    336c:	e03c      	b.n	33e8 <Camera_CLK_Interruption_OnInterrupt+0x108>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:118
	}

	case HALF_HIGH_CLK:
	{
		if (clockCounter == 1)
    336e:	4b21      	ldr	r3, [pc, #132]	; (33f4 <Camera_CLK_Interruption_OnInterrupt+0x114>)
    3370:	681b      	ldr	r3, [r3, #0]
    3372:	2b01      	cmp	r3, #1
    3374:	d10d      	bne.n	3392 <Camera_CLK_Interruption_OnInterrupt+0xb2>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:121
		{
			// SI Low.
			SI_ClrVal();
    3376:	4b20      	ldr	r3, [pc, #128]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    3378:	681b      	ldr	r3, [r3, #0]
    337a:	1c18      	adds	r0, r3, #0
    337c:	f001 fa80 	bl	4880 <BitIoLdd1_ClrVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:122
			while (SI_GetVal());
    3380:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:122 (discriminator 1)
    3382:	4b1d      	ldr	r3, [pc, #116]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    3384:	681b      	ldr	r3, [r3, #0]
    3386:	1c18      	adds	r0, r3, #0
    3388:	f001 fa66 	bl	4858 <BitIoLdd1_GetVal>
    338c:	1c03      	adds	r3, r0, #0
    338e:	2b00      	cmp	r3, #0
    3390:	d1f7      	bne.n	3382 <Camera_CLK_Interruption_OnInterrupt+0xa2>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:126
		}

		// Starts the AD convertion
		AD_Converter_MeasureChan(FALSE, 0);
    3392:	2000      	movs	r0, #0
    3394:	2100      	movs	r1, #0
    3396:	f000 ffd3 	bl	4340 <AD_Converter_MeasureChan>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:127
		state = LOW_CLK;
    339a:	4b14      	ldr	r3, [pc, #80]	; (33ec <Camera_CLK_Interruption_OnInterrupt+0x10c>)
    339c:	2202      	movs	r2, #2
    339e:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:128
		break;
    33a0:	e022      	b.n	33e8 <Camera_CLK_Interruption_OnInterrupt+0x108>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:133
	}
	case LOW_CLK:
	{
		// Clock Low.
		CLK_ClrVal();
    33a2:	4b15      	ldr	r3, [pc, #84]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    33a4:	685b      	ldr	r3, [r3, #4]
    33a6:	1c18      	adds	r0, r3, #0
    33a8:	f001 fbe0 	bl	4b6c <BitIoLdd2_ClrVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:134
		while (CLK_GetVal());
    33ac:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:134 (discriminator 1)
    33ae:	4b12      	ldr	r3, [pc, #72]	; (33f8 <Camera_CLK_Interruption_OnInterrupt+0x118>)
    33b0:	685b      	ldr	r3, [r3, #4]
    33b2:	1c18      	adds	r0, r3, #0
    33b4:	f001 fbc6 	bl	4b44 <BitIoLdd2_GetVal>
    33b8:	1c03      	adds	r3, r0, #0
    33ba:	2b00      	cmp	r3, #0
    33bc:	d1f7      	bne.n	33ae <Camera_CLK_Interruption_OnInterrupt+0xce>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:136

		state = HALF_LOW_CLK;
    33be:	4b0b      	ldr	r3, [pc, #44]	; (33ec <Camera_CLK_Interruption_OnInterrupt+0x10c>)
    33c0:	2203      	movs	r2, #3
    33c2:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:138

		break;
    33c4:	e010      	b.n	33e8 <Camera_CLK_Interruption_OnInterrupt+0x108>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:144
	}

	// Pixel charge transfer time
	case WAIT_TRANSFER_CHARGE:
	{
		if (transferTime)
    33c6:	4b0d      	ldr	r3, [pc, #52]	; (33fc <Camera_CLK_Interruption_OnInterrupt+0x11c>)
    33c8:	681b      	ldr	r3, [r3, #0]
    33ca:	2b00      	cmp	r3, #0
    33cc:	d005      	beq.n	33da <Camera_CLK_Interruption_OnInterrupt+0xfa>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:146
		{
			transferTime++;
    33ce:	4b0b      	ldr	r3, [pc, #44]	; (33fc <Camera_CLK_Interruption_OnInterrupt+0x11c>)
    33d0:	681b      	ldr	r3, [r3, #0]
    33d2:	1c5a      	adds	r2, r3, #1
    33d4:	4b09      	ldr	r3, [pc, #36]	; (33fc <Camera_CLK_Interruption_OnInterrupt+0x11c>)
    33d6:	601a      	str	r2, [r3, #0]
    33d8:	e005      	b.n	33e6 <Camera_CLK_Interruption_OnInterrupt+0x106>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:150
		}
		else
		{
			transferTime = 0;
    33da:	4b08      	ldr	r3, [pc, #32]	; (33fc <Camera_CLK_Interruption_OnInterrupt+0x11c>)
    33dc:	2200      	movs	r2, #0
    33de:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:151
			state = HALF_LOW_CLK;
    33e0:	4b02      	ldr	r3, [pc, #8]	; (33ec <Camera_CLK_Interruption_OnInterrupt+0x10c>)
    33e2:	2203      	movs	r2, #3
    33e4:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:154
		}

		break;
    33e6:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:158
	}

	}
}
    33e8:	46bd      	mov	sp, r7
    33ea:	bd80      	pop	{r7, pc}
    33ec:	1ffff250 	.word	0x1ffff250
    33f0:	0000629c 	.word	0x0000629c
    33f4:	1ffff1c0 	.word	0x1ffff1c0
    33f8:	1ffff0d8 	.word	0x1ffff0d8
    33fc:	1ffff1c8 	.word	0x1ffff1c8

00003400 <AD_Converter_OnEnd>:
AD_Converter_OnEnd():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:175
 **     Parameters  : None
 **     Returns     : Nothing
 ** ===================================================================
 */
void AD_Converter_OnEnd(void)
{
    3400:	b580      	push	{r7, lr}
    3402:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:176
	if (!handlingPowerUpdate)
    3404:	4b08      	ldr	r3, [pc, #32]	; (3428 <AD_Converter_OnEnd+0x28>)
    3406:	781b      	ldrb	r3, [r3, #0]
    3408:	b2db      	uxtb	r3, r3
    340a:	2b00      	cmp	r3, #0
    340c:	d108      	bne.n	3420 <AD_Converter_OnEnd+0x20>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:178
	{
		AD_Converter_GetChanValue(0, &rawImageBuffer[clockCounter]);
    340e:	4b07      	ldr	r3, [pc, #28]	; (342c <AD_Converter_OnEnd+0x2c>)
    3410:	681a      	ldr	r2, [r3, #0]
    3412:	4b07      	ldr	r3, [pc, #28]	; (3430 <AD_Converter_OnEnd+0x30>)
    3414:	18d3      	adds	r3, r2, r3
    3416:	2000      	movs	r0, #0
    3418:	1c19      	adds	r1, r3, #0
    341a:	f000 ffc3 	bl	43a4 <AD_Converter_GetChanValue>
    341e:	e001      	b.n	3424 <AD_Converter_OnEnd+0x24>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:182
	}
	else
	{
		updatePowerState();
    3420:	f000 f8b2 	bl	3588 <updatePowerState>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:184
	}
}
    3424:	46bd      	mov	sp, r7
    3426:	bd80      	pop	{r7, pc}
    3428:	1ffff354 	.word	0x1ffff354
    342c:	1ffff1c0 	.word	0x1ffff1c0
    3430:	1ffff2d4 	.word	0x1ffff2d4

00003434 <SerialCom_OnBlockSent>:
SerialCom_OnBlockSent():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:203
 **                           RTOS specific data. This pointer is passed
 **                           as the parameter of Init method.
 */
/* ===================================================================*/
void SerialCom_OnBlockSent(LDD_TUserData *UserDataPtr)
{
    3434:	b580      	push	{r7, lr}
    3436:	b084      	sub	sp, #16
    3438:	af00      	add	r7, sp, #0
    343a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:204
	Serial_Device *ptr = (Serial_Device*)UserDataPtr;
    343c:	687b      	ldr	r3, [r7, #4]
    343e:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:206

	ptr->isSent = TRUE; /* set flag so sender knows we have finished */
    3440:	68fb      	ldr	r3, [r7, #12]
    3442:	2201      	movs	r2, #1
    3444:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/Events.c:207
}
    3446:	46bd      	mov	sp, r7
    3448:	b004      	add	sp, #16
    344a:	bd80      	pop	{r7, pc}
    344c:	0000      	movs	r0, r0
	...

00003450 <advancedControl>:
advancedControl():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:15
#include "GreenLED.h"

#define MAX_PWM 80

void advancedControl(double pid_output)
{
    3450:	b5b0      	push	{r4, r5, r7, lr}
    3452:	b088      	sub	sp, #32
    3454:	af00      	add	r7, sp, #0
    3456:	6038      	str	r0, [r7, #0]
    3458:	6079      	str	r1, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:18
	int pwm_left, pwm_right;

	int servo_parameter = (int) (pid_output * 350.0);
    345a:	6838      	ldr	r0, [r7, #0]
    345c:	6879      	ldr	r1, [r7, #4]
    345e:	4b15      	ldr	r3, [pc, #84]	; (34b4 <advancedControl+0x64>)
    3460:	4a13      	ldr	r2, [pc, #76]	; (34b0 <advancedControl+0x60>)
    3462:	f7fe ffc9 	bl	23f8 <__aeabi_dmul>
    3466:	1c03      	adds	r3, r0, #0
    3468:	1c0c      	adds	r4, r1, #0
    346a:	1c18      	adds	r0, r3, #0
    346c:	1c21      	adds	r1, r4, #0
    346e:	f7ff fd87 	bl	2f80 <__aeabi_d2iz>
    3472:	1c03      	adds	r3, r0, #0
    3474:	61fb      	str	r3, [r7, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:19
	dc_motors_normalization(pid_output, &pwm_left, &pwm_right);
    3476:	683b      	ldr	r3, [r7, #0]
    3478:	687c      	ldr	r4, [r7, #4]
    347a:	1c3a      	adds	r2, r7, #0
    347c:	3210      	adds	r2, #16
    347e:	1c3d      	adds	r5, r7, #0
    3480:	350c      	adds	r5, #12
    3482:	1c18      	adds	r0, r3, #0
    3484:	1c21      	adds	r1, r4, #0
    3486:	1c2b      	adds	r3, r5, #0
    3488:	f000 f816 	bl	34b8 <dc_motors_normalization>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:20
	int left_motor_parameter = pwm_left;
    348c:	693b      	ldr	r3, [r7, #16]
    348e:	61bb      	str	r3, [r7, #24]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:21
	int right_motor_parameter = pwm_right;
    3490:	68fb      	ldr	r3, [r7, #12]
    3492:	617b      	str	r3, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:23

	setServoDirection(servo_parameter);
    3494:	69fb      	ldr	r3, [r7, #28]
    3496:	1c18      	adds	r0, r3, #0
    3498:	f000 fdfe 	bl	4098 <setServoDirection>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:24
	setMotorsSpeed(left_motor_parameter, right_motor_parameter);
    349c:	69ba      	ldr	r2, [r7, #24]
    349e:	697b      	ldr	r3, [r7, #20]
    34a0:	1c10      	adds	r0, r2, #0
    34a2:	1c19      	adds	r1, r3, #0
    34a4:	f000 fa0e 	bl	38c4 <setMotorsSpeed>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:26

}
    34a8:	46bd      	mov	sp, r7
    34aa:	b008      	add	sp, #32
    34ac:	bdb0      	pop	{r4, r5, r7, pc}
    34ae:	46c0      	nop			; (mov r8, r8)
    34b0:	00000000 	.word	0x00000000
    34b4:	4075e000 	.word	0x4075e000

000034b8 <dc_motors_normalization>:
dc_motors_normalization():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:29

void dc_motors_normalization(double pid_output, int * pwm_left, int * pwm_right)
{
    34b8:	b590      	push	{r4, r7, lr}
    34ba:	b085      	sub	sp, #20
    34bc:	af00      	add	r7, sp, #0
    34be:	60b8      	str	r0, [r7, #8]
    34c0:	60f9      	str	r1, [r7, #12]
    34c2:	607a      	str	r2, [r7, #4]
    34c4:	603b      	str	r3, [r7, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:31

    if(pid_output <= 0)
    34c6:	68b8      	ldr	r0, [r7, #8]
    34c8:	68f9      	ldr	r1, [r7, #12]
    34ca:	4b20      	ldr	r3, [pc, #128]	; (354c <dc_motors_normalization+0x94>)
    34cc:	4a1e      	ldr	r2, [pc, #120]	; (3548 <dc_motors_normalization+0x90>)
    34ce:	f7fd f8db 	bl	688 <__aeabi_dcmple>
    34d2:	1c03      	adds	r3, r0, #0
    34d4:	2b00      	cmp	r3, #0
    34d6:	d01a      	beq.n	350e <dc_motors_normalization+0x56>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:34
    {

        (* pwm_right) =  MAX_PWM;
    34d8:	683b      	ldr	r3, [r7, #0]
    34da:	2250      	movs	r2, #80	; 0x50
    34dc:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:35
        (* pwm_left) = (int)((pid_output + 1) * MAX_PWM);
    34de:	68b8      	ldr	r0, [r7, #8]
    34e0:	68f9      	ldr	r1, [r7, #12]
    34e2:	4a1b      	ldr	r2, [pc, #108]	; (3550 <dc_motors_normalization+0x98>)
    34e4:	4b1b      	ldr	r3, [pc, #108]	; (3554 <dc_motors_normalization+0x9c>)
    34e6:	f7fd fffb 	bl	14e0 <__aeabi_dadd>
    34ea:	1c03      	adds	r3, r0, #0
    34ec:	1c0c      	adds	r4, r1, #0
    34ee:	1c18      	adds	r0, r3, #0
    34f0:	1c21      	adds	r1, r4, #0
    34f2:	4a19      	ldr	r2, [pc, #100]	; (3558 <dc_motors_normalization+0xa0>)
    34f4:	4b19      	ldr	r3, [pc, #100]	; (355c <dc_motors_normalization+0xa4>)
    34f6:	f7fe ff7f 	bl	23f8 <__aeabi_dmul>
    34fa:	1c03      	adds	r3, r0, #0
    34fc:	1c0c      	adds	r4, r1, #0
    34fe:	1c18      	adds	r0, r3, #0
    3500:	1c21      	adds	r1, r4, #0
    3502:	f7ff fd3d 	bl	2f80 <__aeabi_d2iz>
    3506:	1c02      	adds	r2, r0, #0
    3508:	687b      	ldr	r3, [r7, #4]
    350a:	601a      	str	r2, [r3, #0]
    350c:	e019      	b.n	3542 <dc_motors_normalization+0x8a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:41

    }
    else
    {

        (* pwm_left) = MAX_PWM;
    350e:	687b      	ldr	r3, [r7, #4]
    3510:	2250      	movs	r2, #80	; 0x50
    3512:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:42
        (* pwm_right) = (int)((1 - pid_output) * MAX_PWM);
    3514:	480e      	ldr	r0, [pc, #56]	; (3550 <dc_motors_normalization+0x98>)
    3516:	490f      	ldr	r1, [pc, #60]	; (3554 <dc_motors_normalization+0x9c>)
    3518:	68ba      	ldr	r2, [r7, #8]
    351a:	68fb      	ldr	r3, [r7, #12]
    351c:	f7ff f9fc 	bl	2918 <__aeabi_dsub>
    3520:	1c03      	adds	r3, r0, #0
    3522:	1c0c      	adds	r4, r1, #0
    3524:	1c18      	adds	r0, r3, #0
    3526:	1c21      	adds	r1, r4, #0
    3528:	4a0b      	ldr	r2, [pc, #44]	; (3558 <dc_motors_normalization+0xa0>)
    352a:	4b0c      	ldr	r3, [pc, #48]	; (355c <dc_motors_normalization+0xa4>)
    352c:	f7fe ff64 	bl	23f8 <__aeabi_dmul>
    3530:	1c03      	adds	r3, r0, #0
    3532:	1c0c      	adds	r4, r1, #0
    3534:	1c18      	adds	r0, r3, #0
    3536:	1c21      	adds	r1, r4, #0
    3538:	f7ff fd22 	bl	2f80 <__aeabi_d2iz>
    353c:	1c02      	adds	r2, r0, #0
    353e:	683b      	ldr	r3, [r7, #0]
    3540:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/SystemController.c:45

    }
}
    3542:	46bd      	mov	sp, r7
    3544:	b005      	add	sp, #20
    3546:	bd90      	pop	{r4, r7, pc}
	...
    3554:	3ff00000 	.word	0x3ff00000
    3558:	00000000 	.word	0x00000000
    355c:	40540000 	.word	0x40540000

00003560 <updateBatteryLevel>:
updateBatteryLevel():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:14
 */

#include <battery_lib.h>

void updateBatteryLevel()
{
    3560:	b580      	push	{r7, lr}
    3562:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:15
	handlingPowerUpdate = TRUE;
    3564:	4b07      	ldr	r3, [pc, #28]	; (3584 <updateBatteryLevel+0x24>)
    3566:	2201      	movs	r2, #1
    3568:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:18

	// Converts the voltage vOut of PTE29 pin
	AD_Converter_MeasureChan(FALSE, 1);
    356a:	2000      	movs	r0, #0
    356c:	2101      	movs	r1, #1
    356e:	f000 fee7 	bl	4340 <AD_Converter_MeasureChan>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:21

	// Waits the end of conversion
	while (handlingPowerUpdate);
    3572:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:21 (discriminator 1)
    3574:	4b03      	ldr	r3, [pc, #12]	; (3584 <updateBatteryLevel+0x24>)
    3576:	781b      	ldrb	r3, [r3, #0]
    3578:	b2db      	uxtb	r3, r3
    357a:	2b00      	cmp	r3, #0
    357c:	d1fa      	bne.n	3574 <updateBatteryLevel+0x14>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:22
}
    357e:	46bd      	mov	sp, r7
    3580:	bd80      	pop	{r7, pc}
    3582:	46c0      	nop			; (mov r8, r8)
    3584:	1ffff354 	.word	0x1ffff354

00003588 <updatePowerState>:
updatePowerState():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:25

void updatePowerState()
{
    3588:	b590      	push	{r4, r7, lr}
    358a:	b085      	sub	sp, #20
    358c:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:30
	unsigned char adcValue;
	float vOut;
	float newVoltage;

	AD_Converter_GetChanValue(1, &adcValue);
    358e:	1cfb      	adds	r3, r7, #3
    3590:	2001      	movs	r0, #1
    3592:	1c19      	adds	r1, r3, #0
    3594:	f000 ff06 	bl	43a4 <AD_Converter_GetChanValue>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:33

	// Find the value of vOut
	vOut = (2.87 / 255) * (float) adcValue; // Theoretical value: 3.0
    3598:	1cfb      	adds	r3, r7, #3
    359a:	781b      	ldrb	r3, [r3, #0]
    359c:	1c18      	adds	r0, r3, #0
    359e:	f7fd ff4f 	bl	1440 <__aeabi_ui2f>
    35a2:	1c03      	adds	r3, r0, #0
    35a4:	1c18      	adds	r0, r3, #0
    35a6:	f7ff fd5d 	bl	3064 <__aeabi_f2d>
    35aa:	1c03      	adds	r3, r0, #0
    35ac:	1c0c      	adds	r4, r1, #0
    35ae:	1c18      	adds	r0, r3, #0
    35b0:	1c21      	adds	r1, r4, #0
    35b2:	4b72      	ldr	r3, [pc, #456]	; (377c <updatePowerState+0x1f4>)
    35b4:	4a70      	ldr	r2, [pc, #448]	; (3778 <updatePowerState+0x1f0>)
    35b6:	f7fe ff1f 	bl	23f8 <__aeabi_dmul>
    35ba:	1c03      	adds	r3, r0, #0
    35bc:	1c0c      	adds	r4, r1, #0
    35be:	1c18      	adds	r0, r3, #0
    35c0:	1c21      	adds	r1, r4, #0
    35c2:	f7ff fda1 	bl	3108 <__aeabi_d2f>
    35c6:	1c03      	adds	r3, r0, #0
    35c8:	60bb      	str	r3, [r7, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:37


	// Find the value of batteryLevel (voltage of battery)
	newVoltage = 5.7 * vOut;			// Theoretical value: 57/10
    35ca:	68b8      	ldr	r0, [r7, #8]
    35cc:	f7ff fd4a 	bl	3064 <__aeabi_f2d>
    35d0:	1c03      	adds	r3, r0, #0
    35d2:	1c0c      	adds	r4, r1, #0
    35d4:	1c18      	adds	r0, r3, #0
    35d6:	1c21      	adds	r1, r4, #0
    35d8:	4a69      	ldr	r2, [pc, #420]	; (3780 <updatePowerState+0x1f8>)
    35da:	4b6a      	ldr	r3, [pc, #424]	; (3784 <updatePowerState+0x1fc>)
    35dc:	f7fe ff0c 	bl	23f8 <__aeabi_dmul>
    35e0:	1c03      	adds	r3, r0, #0
    35e2:	1c0c      	adds	r4, r1, #0
    35e4:	1c18      	adds	r0, r3, #0
    35e6:	1c21      	adds	r1, r4, #0
    35e8:	f7ff fd8e 	bl	3108 <__aeabi_d2f>
    35ec:	1c03      	adds	r3, r0, #0
    35ee:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:39

	batteryLevel = (batteryLevel + newVoltage) / 2;
    35f0:	4b6b      	ldr	r3, [pc, #428]	; (37a0 <updatePowerState+0x218>)
    35f2:	681b      	ldr	r3, [r3, #0]
    35f4:	1c18      	adds	r0, r3, #0
    35f6:	6879      	ldr	r1, [r7, #4]
    35f8:	f7fd f8b6 	bl	768 <__aeabi_fadd>
    35fc:	1c03      	adds	r3, r0, #0
    35fe:	1c18      	adds	r0, r3, #0
    3600:	2180      	movs	r1, #128	; 0x80
    3602:	05c9      	lsls	r1, r1, #23
    3604:	f7fd fa1c 	bl	a40 <__aeabi_fdiv>
    3608:	1c03      	adds	r3, r0, #0
    360a:	1c1a      	adds	r2, r3, #0
    360c:	4b64      	ldr	r3, [pc, #400]	; (37a0 <updatePowerState+0x218>)
    360e:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:41

	if (batteryLevel > 7.5)
    3610:	4b63      	ldr	r3, [pc, #396]	; (37a0 <updatePowerState+0x218>)
    3612:	681b      	ldr	r3, [r3, #0]
    3614:	1c18      	adds	r0, r3, #0
    3616:	4963      	ldr	r1, [pc, #396]	; (37a4 <updatePowerState+0x21c>)
    3618:	f7fd f87a 	bl	710 <__aeabi_fcmpgt>
    361c:	1c03      	adds	r3, r0, #0
    361e:	2b00      	cmp	r3, #0
    3620:	d014      	beq.n	364c <updatePowerState+0xc4>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:43
	{
		Power_Level1_SetVal();
    3622:	4b61      	ldr	r3, [pc, #388]	; (37a8 <updatePowerState+0x220>)
    3624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    3626:	1c18      	adds	r0, r3, #0
    3628:	f001 fb6e 	bl	4d08 <BitIoLdd5_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:44
		Power_Level2_SetVal();
    362c:	4b5e      	ldr	r3, [pc, #376]	; (37a8 <updatePowerState+0x220>)
    362e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3630:	1c18      	adds	r0, r3, #0
    3632:	f001 fbc7 	bl	4dc4 <BitIoLdd6_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:45
		Power_Level3_SetVal();
    3636:	4b5c      	ldr	r3, [pc, #368]	; (37a8 <updatePowerState+0x220>)
    3638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    363a:	1c18      	adds	r0, r3, #0
    363c:	f001 fc20 	bl	4e80 <BitIoLdd7_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:46
		Power_Level4_SetVal();
    3640:	4b59      	ldr	r3, [pc, #356]	; (37a8 <updatePowerState+0x220>)
    3642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3644:	1c18      	adds	r0, r3, #0
    3646:	f001 fc79 	bl	4f3c <BitIoLdd8_SetVal>
    364a:	e08c      	b.n	3766 <updatePowerState+0x1de>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:48
	}
	else if (batteryLevel > 7.2)
    364c:	4b54      	ldr	r3, [pc, #336]	; (37a0 <updatePowerState+0x218>)
    364e:	681b      	ldr	r3, [r3, #0]
    3650:	1c18      	adds	r0, r3, #0
    3652:	f7ff fd07 	bl	3064 <__aeabi_f2d>
    3656:	1c03      	adds	r3, r0, #0
    3658:	1c0c      	adds	r4, r1, #0
    365a:	1c18      	adds	r0, r3, #0
    365c:	1c21      	adds	r1, r4, #0
    365e:	4a4a      	ldr	r2, [pc, #296]	; (3788 <updatePowerState+0x200>)
    3660:	4b4a      	ldr	r3, [pc, #296]	; (378c <updatePowerState+0x204>)
    3662:	f7fd f81b 	bl	69c <__aeabi_dcmpgt>
    3666:	1c03      	adds	r3, r0, #0
    3668:	2b00      	cmp	r3, #0
    366a:	d014      	beq.n	3696 <updatePowerState+0x10e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:50
	{
		Power_Level1_SetVal();
    366c:	4b4e      	ldr	r3, [pc, #312]	; (37a8 <updatePowerState+0x220>)
    366e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    3670:	1c18      	adds	r0, r3, #0
    3672:	f001 fb49 	bl	4d08 <BitIoLdd5_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:51
		Power_Level2_SetVal();
    3676:	4b4c      	ldr	r3, [pc, #304]	; (37a8 <updatePowerState+0x220>)
    3678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    367a:	1c18      	adds	r0, r3, #0
    367c:	f001 fba2 	bl	4dc4 <BitIoLdd6_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:52
		Power_Level3_SetVal();
    3680:	4b49      	ldr	r3, [pc, #292]	; (37a8 <updatePowerState+0x220>)
    3682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    3684:	1c18      	adds	r0, r3, #0
    3686:	f001 fbfb 	bl	4e80 <BitIoLdd7_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:53
		Power_Level4_ClrVal();
    368a:	4b47      	ldr	r3, [pc, #284]	; (37a8 <updatePowerState+0x220>)
    368c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    368e:	1c18      	adds	r0, r3, #0
    3690:	f001 fc46 	bl	4f20 <BitIoLdd8_ClrVal>
    3694:	e067      	b.n	3766 <updatePowerState+0x1de>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:56
	}

	else if (batteryLevel > 6.9)
    3696:	4b42      	ldr	r3, [pc, #264]	; (37a0 <updatePowerState+0x218>)
    3698:	681b      	ldr	r3, [r3, #0]
    369a:	1c18      	adds	r0, r3, #0
    369c:	f7ff fce2 	bl	3064 <__aeabi_f2d>
    36a0:	1c03      	adds	r3, r0, #0
    36a2:	1c0c      	adds	r4, r1, #0
    36a4:	1c18      	adds	r0, r3, #0
    36a6:	1c21      	adds	r1, r4, #0
    36a8:	4a39      	ldr	r2, [pc, #228]	; (3790 <updatePowerState+0x208>)
    36aa:	4b3a      	ldr	r3, [pc, #232]	; (3794 <updatePowerState+0x20c>)
    36ac:	f7fc fff6 	bl	69c <__aeabi_dcmpgt>
    36b0:	1c03      	adds	r3, r0, #0
    36b2:	2b00      	cmp	r3, #0
    36b4:	d014      	beq.n	36e0 <updatePowerState+0x158>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:58
	{
		Power_Level1_SetVal();
    36b6:	4b3c      	ldr	r3, [pc, #240]	; (37a8 <updatePowerState+0x220>)
    36b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    36ba:	1c18      	adds	r0, r3, #0
    36bc:	f001 fb24 	bl	4d08 <BitIoLdd5_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:59
		Power_Level2_SetVal();
    36c0:	4b39      	ldr	r3, [pc, #228]	; (37a8 <updatePowerState+0x220>)
    36c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    36c4:	1c18      	adds	r0, r3, #0
    36c6:	f001 fb7d 	bl	4dc4 <BitIoLdd6_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:60
		Power_Level3_ClrVal();
    36ca:	4b37      	ldr	r3, [pc, #220]	; (37a8 <updatePowerState+0x220>)
    36cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    36ce:	1c18      	adds	r0, r3, #0
    36d0:	f001 fbc8 	bl	4e64 <BitIoLdd7_ClrVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:61
		Power_Level4_ClrVal();
    36d4:	4b34      	ldr	r3, [pc, #208]	; (37a8 <updatePowerState+0x220>)
    36d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    36d8:	1c18      	adds	r0, r3, #0
    36da:	f001 fc21 	bl	4f20 <BitIoLdd8_ClrVal>
    36de:	e042      	b.n	3766 <updatePowerState+0x1de>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:63
	}
	else if (batteryLevel > 6.6)
    36e0:	4b2f      	ldr	r3, [pc, #188]	; (37a0 <updatePowerState+0x218>)
    36e2:	681b      	ldr	r3, [r3, #0]
    36e4:	1c18      	adds	r0, r3, #0
    36e6:	f7ff fcbd 	bl	3064 <__aeabi_f2d>
    36ea:	1c03      	adds	r3, r0, #0
    36ec:	1c0c      	adds	r4, r1, #0
    36ee:	1c18      	adds	r0, r3, #0
    36f0:	1c21      	adds	r1, r4, #0
    36f2:	4a29      	ldr	r2, [pc, #164]	; (3798 <updatePowerState+0x210>)
    36f4:	4b29      	ldr	r3, [pc, #164]	; (379c <updatePowerState+0x214>)
    36f6:	f7fc ffd1 	bl	69c <__aeabi_dcmpgt>
    36fa:	1c03      	adds	r3, r0, #0
    36fc:	2b00      	cmp	r3, #0
    36fe:	d014      	beq.n	372a <updatePowerState+0x1a2>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:65
	{
		Power_Level1_SetVal();
    3700:	4b29      	ldr	r3, [pc, #164]	; (37a8 <updatePowerState+0x220>)
    3702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    3704:	1c18      	adds	r0, r3, #0
    3706:	f001 faff 	bl	4d08 <BitIoLdd5_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:66
		Power_Level2_ClrVal();
    370a:	4b27      	ldr	r3, [pc, #156]	; (37a8 <updatePowerState+0x220>)
    370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    370e:	1c18      	adds	r0, r3, #0
    3710:	f001 fb4a 	bl	4da8 <BitIoLdd6_ClrVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:67
		Power_Level3_ClrVal();
    3714:	4b24      	ldr	r3, [pc, #144]	; (37a8 <updatePowerState+0x220>)
    3716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    3718:	1c18      	adds	r0, r3, #0
    371a:	f001 fba3 	bl	4e64 <BitIoLdd7_ClrVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:68
		Power_Level4_ClrVal();
    371e:	4b22      	ldr	r3, [pc, #136]	; (37a8 <updatePowerState+0x220>)
    3720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3722:	1c18      	adds	r0, r3, #0
    3724:	f001 fbfc 	bl	4f20 <BitIoLdd8_ClrVal>
    3728:	e01d      	b.n	3766 <updatePowerState+0x1de>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:72
	}
	else
	{
		Power_Level1_NegVal();
    372a:	4b1f      	ldr	r3, [pc, #124]	; (37a8 <updatePowerState+0x220>)
    372c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    372e:	1c18      	adds	r0, r3, #0
    3730:	f001 faf8 	bl	4d24 <BitIoLdd5_NegVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:73
		Power_Level2_NegVal();
    3734:	4b1c      	ldr	r3, [pc, #112]	; (37a8 <updatePowerState+0x220>)
    3736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3738:	1c18      	adds	r0, r3, #0
    373a:	f001 fb51 	bl	4de0 <BitIoLdd6_NegVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:74
		Power_Level3_NegVal();
    373e:	4b1a      	ldr	r3, [pc, #104]	; (37a8 <updatePowerState+0x220>)
    3740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    3742:	1c18      	adds	r0, r3, #0
    3744:	f001 fbaa 	bl	4e9c <BitIoLdd7_NegVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:75
		Power_Level4_NegVal();
    3748:	4b17      	ldr	r3, [pc, #92]	; (37a8 <updatePowerState+0x220>)
    374a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    374c:	1c18      	adds	r0, r3, #0
    374e:	f001 fc03 	bl	4f58 <BitIoLdd8_NegVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:77

		for (int delay = 0; delay < 100000; delay++);
    3752:	2300      	movs	r3, #0
    3754:	60fb      	str	r3, [r7, #12]
    3756:	e002      	b.n	375e <updatePowerState+0x1d6>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:77 (discriminator 2)
    3758:	68fb      	ldr	r3, [r7, #12]
    375a:	3301      	adds	r3, #1
    375c:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:77 (discriminator 1)
    375e:	68fa      	ldr	r2, [r7, #12]
    3760:	4b12      	ldr	r3, [pc, #72]	; (37ac <updatePowerState+0x224>)
    3762:	429a      	cmp	r2, r3
    3764:	ddf8      	ble.n	3758 <updatePowerState+0x1d0>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:80
	}

	handlingPowerUpdate = FALSE;
    3766:	4b12      	ldr	r3, [pc, #72]	; (37b0 <updatePowerState+0x228>)
    3768:	2200      	movs	r2, #0
    376a:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/battery_lib.c:81
}
    376c:	46bd      	mov	sp, r7
    376e:	b005      	add	sp, #20
    3770:	bd90      	pop	{r4, r7, pc}
    3772:	46c0      	nop			; (mov r8, r8)
    3774:	46c0      	nop			; (mov r8, r8)
    3776:	46c0      	nop			; (mov r8, r8)
    3778:	5ebae3da 	.word	0x5ebae3da
    377c:	3f870ccf 	.word	0x3f870ccf
    3780:	cccccccd 	.word	0xcccccccd
    3784:	4016cccc 	.word	0x4016cccc
    3788:	cccccccd 	.word	0xcccccccd
    378c:	401ccccc 	.word	0x401ccccc
    3790:	9999999a 	.word	0x9999999a
    3794:	401b9999 	.word	0x401b9999
    3798:	66666666 	.word	0x66666666
    379c:	401a6666 	.word	0x401a6666
    37a0:	1ffff358 	.word	0x1ffff358
    37a4:	40f00000 	.word	0x40f00000
    37a8:	1ffff0d8 	.word	0x1ffff0d8
    37ac:	0001869f 	.word	0x0001869f
    37b0:	1ffff354 	.word	0x1ffff354
$t():
    37b4:	46c0      	nop			; (mov r8, r8)
    37b6:	46c0      	nop			; (mov r8, r8)

000037b8 <initializeCamera>:
initializeCamera():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:48
//	}
//
//}

void initializeCamera()
{
    37b8:	b580      	push	{r7, lr}
    37ba:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:50
	// Inicial state
	state = HALF_LOW_CLK;
    37bc:	4b05      	ldr	r3, [pc, #20]	; (37d4 <initializeCamera+0x1c>)
    37be:	2203      	movs	r2, #3
    37c0:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:52

	clockCounter = 0;
    37c2:	4b05      	ldr	r3, [pc, #20]	; (37d8 <initializeCamera+0x20>)
    37c4:	2200      	movs	r2, #0
    37c6:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:54

	transferTime = 0;
    37c8:	4b04      	ldr	r3, [pc, #16]	; (37dc <initializeCamera+0x24>)
    37ca:	2200      	movs	r2, #0
    37cc:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:55
}
    37ce:	46bd      	mov	sp, r7
    37d0:	bd80      	pop	{r7, pc}
    37d2:	46c0      	nop			; (mov r8, r8)
    37d4:	1ffff250 	.word	0x1ffff250
    37d8:	1ffff1c0 	.word	0x1ffff1c0
    37dc:	1ffff1c8 	.word	0x1ffff1c8

000037e0 <getRawImageMean>:
getRawImageMean():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:81
//	}
//
//}

int getRawImageMean(int samplesNum)
{
    37e0:	b580      	push	{r7, lr}
    37e2:	b084      	sub	sp, #16
    37e4:	af00      	add	r7, sp, #0
    37e6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:83
	// Standard value
	currentSample = -2;
    37e8:	4b16      	ldr	r3, [pc, #88]	; (3844 <getRawImageMean+0x64>)
    37ea:	2202      	movs	r2, #2
    37ec:	4252      	negs	r2, r2
    37ee:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:84
	samplesNumber = samplesNum;
    37f0:	4b15      	ldr	r3, [pc, #84]	; (3848 <getRawImageMean+0x68>)
    37f2:	687a      	ldr	r2, [r7, #4]
    37f4:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:87

	// Initializes the array for put the image with zeros
	for (int pixel = 0; pixel < 128; pixel++)
    37f6:	2300      	movs	r3, #0
    37f8:	60fb      	str	r3, [r7, #12]
    37fa:	e007      	b.n	380c <getRawImageMean+0x2c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:89 (discriminator 2)
	{
		rawImage[pixel] = 0;
    37fc:	4a13      	ldr	r2, [pc, #76]	; (384c <getRawImageMean+0x6c>)
    37fe:	68fb      	ldr	r3, [r7, #12]
    3800:	18d3      	adds	r3, r2, r3
    3802:	2200      	movs	r2, #0
    3804:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:87 (discriminator 2)
	// Standard value
	currentSample = -2;
	samplesNumber = samplesNum;

	// Initializes the array for put the image with zeros
	for (int pixel = 0; pixel < 128; pixel++)
    3806:	68fb      	ldr	r3, [r7, #12]
    3808:	3301      	adds	r3, #1
    380a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:87 (discriminator 1)
    380c:	68fb      	ldr	r3, [r7, #12]
    380e:	2b7f      	cmp	r3, #127	; 0x7f
    3810:	ddf4      	ble.n	37fc <getRawImageMean+0x1c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:93
	{
		rawImage[pixel] = 0;
	}

	// Initializes the camera
	initializeCamera();
    3812:	f7ff ffd1 	bl	37b8 <initializeCamera>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:96

	// Camera activation
	Camera_CLK_Interruption_EnableEvent();
    3816:	4b0e      	ldr	r3, [pc, #56]	; (3850 <getRawImageMean+0x70>)
    3818:	68db      	ldr	r3, [r3, #12]
    381a:	1c18      	adds	r0, r3, #0
    381c:	2101      	movs	r1, #1
    381e:	f002 fc45 	bl	60ac <TimerIntLdd1_SetEventMask>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:98

	while (currentSample < samplesNumber);
    3822:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:98 (discriminator 1)
    3824:	4b07      	ldr	r3, [pc, #28]	; (3844 <getRawImageMean+0x64>)
    3826:	681a      	ldr	r2, [r3, #0]
    3828:	4b07      	ldr	r3, [pc, #28]	; (3848 <getRawImageMean+0x68>)
    382a:	681b      	ldr	r3, [r3, #0]
    382c:	429a      	cmp	r2, r3
    382e:	dbf9      	blt.n	3824 <getRawImageMean+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:100

	Camera_CLK_Interruption_DisableEvent();
    3830:	4b07      	ldr	r3, [pc, #28]	; (3850 <getRawImageMean+0x70>)
    3832:	68db      	ldr	r3, [r3, #12]
    3834:	1c18      	adds	r0, r3, #0
    3836:	2100      	movs	r1, #0
    3838:	f002 fc38 	bl	60ac <TimerIntLdd1_SetEventMask>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:101
}
    383c:	1c18      	adds	r0, r3, #0
    383e:	46bd      	mov	sp, r7
    3840:	b004      	add	sp, #16
    3842:	bd80      	pop	{r7, pc}
    3844:	1ffff1cc 	.word	0x1ffff1cc
    3848:	1ffff1c4 	.word	0x1ffff1c4
    384c:	1ffff254 	.word	0x1ffff254
    3850:	1ffff0d8 	.word	0x1ffff0d8

00003854 <verifySample>:
verifySample():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:108
/*
 * The initial currentSample value must be -1
 * The sampleNumber value must be >= 1
 */
void verifySample()
{
    3854:	b590      	push	{r4, r7, lr}
    3856:	b083      	sub	sp, #12
    3858:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:110
	// The first sample is Discarded
	if (currentSample >= 0)
    385a:	4b16      	ldr	r3, [pc, #88]	; (38b4 <verifySample+0x60>)
    385c:	681b      	ldr	r3, [r3, #0]
    385e:	2b00      	cmp	r3, #0
    3860:	db1f      	blt.n	38a2 <verifySample+0x4e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:112
	{
		for (int pixel = 0; pixel < 128; pixel++)
    3862:	2300      	movs	r3, #0
    3864:	607b      	str	r3, [r7, #4]
    3866:	e019      	b.n	389c <verifySample+0x48>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:114 (discriminator 2)
		{
			rawImage[pixel] += rawImageBuffer[pixel] / samplesNumber;
    3868:	4a13      	ldr	r2, [pc, #76]	; (38b8 <verifySample+0x64>)
    386a:	687b      	ldr	r3, [r7, #4]
    386c:	18d3      	adds	r3, r2, r3
    386e:	781c      	ldrb	r4, [r3, #0]
    3870:	4a12      	ldr	r2, [pc, #72]	; (38bc <verifySample+0x68>)
    3872:	687b      	ldr	r3, [r7, #4]
    3874:	18d3      	adds	r3, r2, r3
    3876:	781b      	ldrb	r3, [r3, #0]
    3878:	1c1a      	adds	r2, r3, #0
    387a:	4b11      	ldr	r3, [pc, #68]	; (38c0 <verifySample+0x6c>)
    387c:	681b      	ldr	r3, [r3, #0]
    387e:	1c10      	adds	r0, r2, #0
    3880:	1c19      	adds	r1, r3, #0
    3882:	f7fc fe7f 	bl	584 <__aeabi_idiv>
    3886:	1c03      	adds	r3, r0, #0
    3888:	b2db      	uxtb	r3, r3
    388a:	18e3      	adds	r3, r4, r3
    388c:	b2da      	uxtb	r2, r3
    388e:	490a      	ldr	r1, [pc, #40]	; (38b8 <verifySample+0x64>)
    3890:	687b      	ldr	r3, [r7, #4]
    3892:	18cb      	adds	r3, r1, r3
    3894:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:112 (discriminator 2)
void verifySample()
{
	// The first sample is Discarded
	if (currentSample >= 0)
	{
		for (int pixel = 0; pixel < 128; pixel++)
    3896:	687b      	ldr	r3, [r7, #4]
    3898:	3301      	adds	r3, #1
    389a:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:112 (discriminator 1)
    389c:	687b      	ldr	r3, [r7, #4]
    389e:	2b7f      	cmp	r3, #127	; 0x7f
    38a0:	dde2      	ble.n	3868 <verifySample+0x14>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:117
		{
			rawImage[pixel] += rawImageBuffer[pixel] / samplesNumber;
		}
	}
	currentSample++;
    38a2:	4b04      	ldr	r3, [pc, #16]	; (38b4 <verifySample+0x60>)
    38a4:	681b      	ldr	r3, [r3, #0]
    38a6:	1c5a      	adds	r2, r3, #1
    38a8:	4b02      	ldr	r3, [pc, #8]	; (38b4 <verifySample+0x60>)
    38aa:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/camera_lib.c:118
}
    38ac:	46bd      	mov	sp, r7
    38ae:	b003      	add	sp, #12
    38b0:	bd90      	pop	{r4, r7, pc}
    38b2:	46c0      	nop			; (mov r8, r8)
    38b4:	1ffff1cc 	.word	0x1ffff1cc
    38b8:	1ffff254 	.word	0x1ffff254
    38bc:	1ffff2d4 	.word	0x1ffff2d4
    38c0:	1ffff1c4 	.word	0x1ffff1c4

000038c4 <setMotorsSpeed>:
setMotorsSpeed():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:19
 * Engine A is the left motor and engine B is the right motor
 * Both parameters allow values between -255 and 255.
 * With positive values the motor turns forward and with negative turns backwards
 */
void setMotorsSpeed(int leftMotorSpeed, int rightMotorSpeed)
{
    38c4:	b580      	push	{r7, lr}
    38c6:	b082      	sub	sp, #8
    38c8:	af00      	add	r7, sp, #0
    38ca:	6078      	str	r0, [r7, #4]
    38cc:	6039      	str	r1, [r7, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:20
	if (leftMotorSpeed < -255 || leftMotorSpeed > 255)
    38ce:	687b      	ldr	r3, [r7, #4]
    38d0:	1c1a      	adds	r2, r3, #0
    38d2:	32ff      	adds	r2, #255	; 0xff
    38d4:	db02      	blt.n	38dc <setMotorsSpeed+0x18>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:20 (discriminator 1)
    38d6:	687b      	ldr	r3, [r7, #4]
    38d8:	2bff      	cmp	r3, #255	; 0xff
    38da:	dd00      	ble.n	38de <setMotorsSpeed+0x1a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:22
	{
		return;
    38dc:	e04f      	b.n	397e <setMotorsSpeed+0xba>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:25
	}

	if (rightMotorSpeed < -255 || rightMotorSpeed > 255)
    38de:	683b      	ldr	r3, [r7, #0]
    38e0:	1c1a      	adds	r2, r3, #0
    38e2:	32ff      	adds	r2, #255	; 0xff
    38e4:	db02      	blt.n	38ec <setMotorsSpeed+0x28>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:25 (discriminator 1)
    38e6:	683b      	ldr	r3, [r7, #0]
    38e8:	2bff      	cmp	r3, #255	; 0xff
    38ea:	dd00      	ble.n	38ee <setMotorsSpeed+0x2a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:27
	{
		return;
    38ec:	e047      	b.n	397e <setMotorsSpeed+0xba>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:32
	}

	// LeftMotor
	// Forward
	if (leftMotorSpeed >= 0)
    38ee:	687b      	ldr	r3, [r7, #4]
    38f0:	2b00      	cmp	r3, #0
    38f2:	db10      	blt.n	3916 <setMotorsSpeed+0x52>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:34
	{
		Motor_A_In1_SetRatio8(255);
    38f4:	4b23      	ldr	r3, [pc, #140]	; (3984 <setMotorsSpeed+0xc0>)
    38f6:	6a1b      	ldr	r3, [r3, #32]
    38f8:	1c18      	adds	r0, r3, #0
    38fa:	21ff      	movs	r1, #255	; 0xff
    38fc:	f001 fcd8 	bl	52b0 <PwmLdd1_SetRatio8>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:35
		Motor_A_In2_SetRatio8(255 - leftMotorSpeed);
    3900:	4b20      	ldr	r3, [pc, #128]	; (3984 <setMotorsSpeed+0xc0>)
    3902:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3904:	687b      	ldr	r3, [r7, #4]
    3906:	b2db      	uxtb	r3, r3
    3908:	43db      	mvns	r3, r3
    390a:	b2db      	uxtb	r3, r3
    390c:	1c10      	adds	r0, r2, #0
    390e:	1c19      	adds	r1, r3, #0
    3910:	f001 fd48 	bl	53a4 <PwmLdd2_SetRatio8>
    3914:	e00f      	b.n	3936 <setMotorsSpeed+0x72>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:40
	}
	// Backward
	else
	{
		Motor_A_In1_SetRatio8(255 + leftMotorSpeed);
    3916:	4b1b      	ldr	r3, [pc, #108]	; (3984 <setMotorsSpeed+0xc0>)
    3918:	6a1a      	ldr	r2, [r3, #32]
    391a:	687b      	ldr	r3, [r7, #4]
    391c:	b2db      	uxtb	r3, r3
    391e:	3b01      	subs	r3, #1
    3920:	b2db      	uxtb	r3, r3
    3922:	1c10      	adds	r0, r2, #0
    3924:	1c19      	adds	r1, r3, #0
    3926:	f001 fcc3 	bl	52b0 <PwmLdd1_SetRatio8>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:41
		Motor_A_In2_SetRatio8(255);
    392a:	4b16      	ldr	r3, [pc, #88]	; (3984 <setMotorsSpeed+0xc0>)
    392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    392e:	1c18      	adds	r0, r3, #0
    3930:	21ff      	movs	r1, #255	; 0xff
    3932:	f001 fd37 	bl	53a4 <PwmLdd2_SetRatio8>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:46
	}

	// Right Motor
	// Forward
	if (rightMotorSpeed >= 0)
    3936:	683b      	ldr	r3, [r7, #0]
    3938:	2b00      	cmp	r3, #0
    393a:	db10      	blt.n	395e <setMotorsSpeed+0x9a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:48
	{
		Motor_B_In1_SetRatio8(255);
    393c:	4b11      	ldr	r3, [pc, #68]	; (3984 <setMotorsSpeed+0xc0>)
    393e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3940:	1c18      	adds	r0, r3, #0
    3942:	21ff      	movs	r1, #255	; 0xff
    3944:	f001 fda8 	bl	5498 <PwmLdd3_SetRatio8>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:49
		Motor_B_In2_SetRatio8(255 - rightMotorSpeed);
    3948:	4b0e      	ldr	r3, [pc, #56]	; (3984 <setMotorsSpeed+0xc0>)
    394a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    394c:	683b      	ldr	r3, [r7, #0]
    394e:	b2db      	uxtb	r3, r3
    3950:	43db      	mvns	r3, r3
    3952:	b2db      	uxtb	r3, r3
    3954:	1c10      	adds	r0, r2, #0
    3956:	1c19      	adds	r1, r3, #0
    3958:	f001 fe18 	bl	558c <PwmLdd4_SetRatio8>
    395c:	e00f      	b.n	397e <setMotorsSpeed+0xba>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:54
	}
	// Backward
	else
	{
		Motor_B_In1_SetRatio8(255 + rightMotorSpeed);
    395e:	4b09      	ldr	r3, [pc, #36]	; (3984 <setMotorsSpeed+0xc0>)
    3960:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3962:	683b      	ldr	r3, [r7, #0]
    3964:	b2db      	uxtb	r3, r3
    3966:	3b01      	subs	r3, #1
    3968:	b2db      	uxtb	r3, r3
    396a:	1c10      	adds	r0, r2, #0
    396c:	1c19      	adds	r1, r3, #0
    396e:	f001 fd93 	bl	5498 <PwmLdd3_SetRatio8>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:55
		Motor_B_In2_SetRatio8(255);
    3972:	4b04      	ldr	r3, [pc, #16]	; (3984 <setMotorsSpeed+0xc0>)
    3974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3976:	1c18      	adds	r0, r3, #0
    3978:	21ff      	movs	r1, #255	; 0xff
    397a:	f001 fe07 	bl	558c <PwmLdd4_SetRatio8>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/dc_motor_lib.c:59
	}


}
    397e:	46bd      	mov	sp, r7
    3980:	b002      	add	sp, #8
    3982:	bd80      	pop	{r7, pc}
    3984:	1ffff0d8 	.word	0x1ffff0d8

00003988 <calibration>:
calibration():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:12


#include <image_processing_lib.h>

void calibration()
{
    3988:	b580      	push	{r7, lr}
    398a:	b082      	sub	sp, #8
    398c:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:13
	for (int border = 0; border < 128; border++)
    398e:	2300      	movs	r3, #0
    3990:	607b      	str	r3, [r7, #4]
    3992:	e00a      	b.n	39aa <calibration+0x22>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:15 (discriminator 2)
	{
		referenceImage[border] = rawImage[border];
    3994:	4a08      	ldr	r2, [pc, #32]	; (39b8 <calibration+0x30>)
    3996:	687b      	ldr	r3, [r7, #4]
    3998:	18d3      	adds	r3, r2, r3
    399a:	781a      	ldrb	r2, [r3, #0]
    399c:	4907      	ldr	r1, [pc, #28]	; (39bc <calibration+0x34>)
    399e:	687b      	ldr	r3, [r7, #4]
    39a0:	18cb      	adds	r3, r1, r3
    39a2:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:13 (discriminator 2)

#include <image_processing_lib.h>

void calibration()
{
	for (int border = 0; border < 128; border++)
    39a4:	687b      	ldr	r3, [r7, #4]
    39a6:	3301      	adds	r3, #1
    39a8:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:13 (discriminator 1)
    39aa:	687b      	ldr	r3, [r7, #4]
    39ac:	2b7f      	cmp	r3, #127	; 0x7f
    39ae:	ddf1      	ble.n	3994 <calibration+0xc>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:17
	{
		referenceImage[border] = rawImage[border];
	}
}
    39b0:	46bd      	mov	sp, r7
    39b2:	b002      	add	sp, #8
    39b4:	bd80      	pop	{r7, pc}
    39b6:	46c0      	nop			; (mov r8, r8)
    39b8:	1ffff254 	.word	0x1ffff254
    39bc:	1ffff1d0 	.word	0x1ffff1d0

000039c0 <binarization>:
binarization():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:20

void binarization(uint8 binarizedImage[])
{
    39c0:	b590      	push	{r4, r7, lr}
    39c2:	b085      	sub	sp, #20
    39c4:	af00      	add	r7, sp, #0
    39c6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:23
	float light;

	for (int border = 0; border < 128; border++)
    39c8:	2300      	movs	r3, #0
    39ca:	60fb      	str	r3, [r7, #12]
    39cc:	e032      	b.n	3a34 <binarization+0x74>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:25
	{
		light = (float) rawImage[border] / (float) referenceImage[border];
    39ce:	4a1e      	ldr	r2, [pc, #120]	; (3a48 <binarization+0x88>)
    39d0:	68fb      	ldr	r3, [r7, #12]
    39d2:	18d3      	adds	r3, r2, r3
    39d4:	781b      	ldrb	r3, [r3, #0]
    39d6:	1c18      	adds	r0, r3, #0
    39d8:	f7fd fd32 	bl	1440 <__aeabi_ui2f>
    39dc:	1c04      	adds	r4, r0, #0
    39de:	4a1b      	ldr	r2, [pc, #108]	; (3a4c <binarization+0x8c>)
    39e0:	68fb      	ldr	r3, [r7, #12]
    39e2:	18d3      	adds	r3, r2, r3
    39e4:	781b      	ldrb	r3, [r3, #0]
    39e6:	b2db      	uxtb	r3, r3
    39e8:	1c18      	adds	r0, r3, #0
    39ea:	f7fd fd29 	bl	1440 <__aeabi_ui2f>
    39ee:	1c03      	adds	r3, r0, #0
    39f0:	1c20      	adds	r0, r4, #0
    39f2:	1c19      	adds	r1, r3, #0
    39f4:	f7fd f824 	bl	a40 <__aeabi_fdiv>
    39f8:	1c03      	adds	r3, r0, #0
    39fa:	60bb      	str	r3, [r7, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:26
		if (light < 0.6)
    39fc:	68b8      	ldr	r0, [r7, #8]
    39fe:	f7ff fb31 	bl	3064 <__aeabi_f2d>
    3a02:	1c03      	adds	r3, r0, #0
    3a04:	1c0c      	adds	r4, r1, #0
    3a06:	1c18      	adds	r0, r3, #0
    3a08:	1c21      	adds	r1, r4, #0
    3a0a:	4b0e      	ldr	r3, [pc, #56]	; (3a44 <binarization+0x84>)
    3a0c:	4a0c      	ldr	r2, [pc, #48]	; (3a40 <binarization+0x80>)
    3a0e:	f7fc fe31 	bl	674 <__aeabi_dcmplt>
    3a12:	1c03      	adds	r3, r0, #0
    3a14:	2b00      	cmp	r3, #0
    3a16:	d005      	beq.n	3a24 <binarization+0x64>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:28
		{
			binarizedImage[border] = 0;
    3a18:	68fb      	ldr	r3, [r7, #12]
    3a1a:	687a      	ldr	r2, [r7, #4]
    3a1c:	18d3      	adds	r3, r2, r3
    3a1e:	2200      	movs	r2, #0
    3a20:	701a      	strb	r2, [r3, #0]
    3a22:	e004      	b.n	3a2e <binarization+0x6e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:32
		}
		else
		{
			binarizedImage[border] = 255;
    3a24:	68fb      	ldr	r3, [r7, #12]
    3a26:	687a      	ldr	r2, [r7, #4]
    3a28:	18d3      	adds	r3, r2, r3
    3a2a:	22ff      	movs	r2, #255	; 0xff
    3a2c:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:23

void binarization(uint8 binarizedImage[])
{
	float light;

	for (int border = 0; border < 128; border++)
    3a2e:	68fb      	ldr	r3, [r7, #12]
    3a30:	3301      	adds	r3, #1
    3a32:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:23 (discriminator 1)
    3a34:	68fb      	ldr	r3, [r7, #12]
    3a36:	2b7f      	cmp	r3, #127	; 0x7f
    3a38:	ddc9      	ble.n	39ce <binarization+0xe>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:35
		else
		{
			binarizedImage[border] = 255;
		}
	}
}
    3a3a:	46bd      	mov	sp, r7
    3a3c:	b005      	add	sp, #20
    3a3e:	bd90      	pop	{r4, r7, pc}
    3a40:	33333333 	.word	0x33333333
    3a44:	3fe33333 	.word	0x3fe33333
    3a48:	1ffff254 	.word	0x1ffff254
    3a4c:	1ffff1d0 	.word	0x1ffff1d0

00003a50 <set_borders>:
set_borders():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:46

	return left_border + right_border;
}

void set_borders(uint8 image[], uint8 *leftBorder, uint8 *rightBorder)
{
    3a50:	b580      	push	{r7, lr}
    3a52:	b086      	sub	sp, #24
    3a54:	af00      	add	r7, sp, #0
    3a56:	60f8      	str	r0, [r7, #12]
    3a58:	60b9      	str	r1, [r7, #8]
    3a5a:	607a      	str	r2, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:48
	int index;
	bool found = FALSE;
    3a5c:	1c3b      	adds	r3, r7, #0
    3a5e:	3313      	adds	r3, #19
    3a60:	2200      	movs	r2, #0
    3a62:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:53
	uint8 border;

	// right side
	// default value
	border = 127;
    3a64:	1c3b      	adds	r3, r7, #0
    3a66:	3312      	adds	r3, #18
    3a68:	227f      	movs	r2, #127	; 0x7f
    3a6a:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:55
	// Percorre do centro ate o limite direito da camera procurando uma borda
	for (index = 64; index < 127 && !found; index++)
    3a6c:	2340      	movs	r3, #64	; 0x40
    3a6e:	617b      	str	r3, [r7, #20]
    3a70:	e010      	b.n	3a94 <set_borders+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:57
	{
		if (image[index] == 0)
    3a72:	697b      	ldr	r3, [r7, #20]
    3a74:	68fa      	ldr	r2, [r7, #12]
    3a76:	18d3      	adds	r3, r2, r3
    3a78:	781b      	ldrb	r3, [r3, #0]
    3a7a:	2b00      	cmp	r3, #0
    3a7c:	d107      	bne.n	3a8e <set_borders+0x3e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:59
		{
			border = index;
    3a7e:	1c3b      	adds	r3, r7, #0
    3a80:	3312      	adds	r3, #18
    3a82:	697a      	ldr	r2, [r7, #20]
    3a84:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:60
			found = TRUE;
    3a86:	1c3b      	adds	r3, r7, #0
    3a88:	3313      	adds	r3, #19
    3a8a:	2201      	movs	r2, #1
    3a8c:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:55

	// right side
	// default value
	border = 127;
	// Percorre do centro ate o limite direito da camera procurando uma borda
	for (index = 64; index < 127 && !found; index++)
    3a8e:	697b      	ldr	r3, [r7, #20]
    3a90:	3301      	adds	r3, #1
    3a92:	617b      	str	r3, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:55 (discriminator 1)
    3a94:	697b      	ldr	r3, [r7, #20]
    3a96:	2b7e      	cmp	r3, #126	; 0x7e
    3a98:	dc04      	bgt.n	3aa4 <set_borders+0x54>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:55 (discriminator 2)
    3a9a:	1c3b      	adds	r3, r7, #0
    3a9c:	3313      	adds	r3, #19
    3a9e:	781b      	ldrb	r3, [r3, #0]
    3aa0:	2b00      	cmp	r3, #0
    3aa2:	d0e6      	beq.n	3a72 <set_borders+0x22>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:63
		{
			border = index;
			found = TRUE;
		}
	}
	*rightBorder = border - 64;
    3aa4:	1c3b      	adds	r3, r7, #0
    3aa6:	3312      	adds	r3, #18
    3aa8:	781b      	ldrb	r3, [r3, #0]
    3aaa:	3b40      	subs	r3, #64	; 0x40
    3aac:	b2da      	uxtb	r2, r3
    3aae:	687b      	ldr	r3, [r7, #4]
    3ab0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:65

	found = FALSE;
    3ab2:	1c3b      	adds	r3, r7, #0
    3ab4:	3313      	adds	r3, #19
    3ab6:	2200      	movs	r2, #0
    3ab8:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:69

	// left side
	// default value
	border = 0;
    3aba:	1c3b      	adds	r3, r7, #0
    3abc:	3312      	adds	r3, #18
    3abe:	2200      	movs	r2, #0
    3ac0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:71
	// Percorre do centro ate o limite esquerdo da camera procurando uma borda
	for (index = 63; index >= 0 && !found; index--)
    3ac2:	233f      	movs	r3, #63	; 0x3f
    3ac4:	617b      	str	r3, [r7, #20]
    3ac6:	e010      	b.n	3aea <set_borders+0x9a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:73
	{
		if (image[index] == 0)
    3ac8:	697b      	ldr	r3, [r7, #20]
    3aca:	68fa      	ldr	r2, [r7, #12]
    3acc:	18d3      	adds	r3, r2, r3
    3ace:	781b      	ldrb	r3, [r3, #0]
    3ad0:	2b00      	cmp	r3, #0
    3ad2:	d107      	bne.n	3ae4 <set_borders+0x94>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:75
		{
			border = index;
    3ad4:	1c3b      	adds	r3, r7, #0
    3ad6:	3312      	adds	r3, #18
    3ad8:	697a      	ldr	r2, [r7, #20]
    3ada:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:76
			found = TRUE;
    3adc:	1c3b      	adds	r3, r7, #0
    3ade:	3313      	adds	r3, #19
    3ae0:	2201      	movs	r2, #1
    3ae2:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:71

	// left side
	// default value
	border = 0;
	// Percorre do centro ate o limite esquerdo da camera procurando uma borda
	for (index = 63; index >= 0 && !found; index--)
    3ae4:	697b      	ldr	r3, [r7, #20]
    3ae6:	3b01      	subs	r3, #1
    3ae8:	617b      	str	r3, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:71 (discriminator 1)
    3aea:	697b      	ldr	r3, [r7, #20]
    3aec:	2b00      	cmp	r3, #0
    3aee:	db04      	blt.n	3afa <set_borders+0xaa>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:71 (discriminator 2)
    3af0:	1c3b      	adds	r3, r7, #0
    3af2:	3313      	adds	r3, #19
    3af4:	781b      	ldrb	r3, [r3, #0]
    3af6:	2b00      	cmp	r3, #0
    3af8:	d0e6      	beq.n	3ac8 <set_borders+0x78>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:79
		{
			border = index;
			found = TRUE;
		}
	}
	*leftBorder = 63 - border;
    3afa:	1c3b      	adds	r3, r7, #0
    3afc:	3312      	adds	r3, #18
    3afe:	781b      	ldrb	r3, [r3, #0]
    3b00:	223f      	movs	r2, #63	; 0x3f
    3b02:	1ad3      	subs	r3, r2, r3
    3b04:	b2da      	uxtb	r2, r3
    3b06:	68bb      	ldr	r3, [r7, #8]
    3b08:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/image_processing_lib.c:80
}
    3b0a:	46bd      	mov	sp, r7
    3b0c:	b006      	add	sp, #24
    3b0e:	bd80      	pop	{r7, pc}

00003b10 <main>:
main():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:103


/*lint -save  -e970 Disable MISRA rule (6.3) checking. */
int main(void)
/*lint -restore Enable_Motors MISRA rule (6.3) checking. */
{
    3b10:	b590      	push	{r4, r7, lr}
    3b12:	b0b5      	sub	sp, #212	; 0xd4
    3b14:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:110
	SPID pid_controller;
	double pid_error, pid_output;


	/*** Processor Expert internal initialization. DON'T REMOVE THIS CODE!!! ***/
	PE_low_level_init();
    3b16:	f001 fafd 	bl	5114 <PE_low_level_init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:114
	/*** End of Processor Expert internal initialization.                    ***/

	// enables camera stuff
	Camera_CLK_Interruption_Enable();
    3b1a:	4b41      	ldr	r3, [pc, #260]	; (3c20 <main+0x110>)
    3b1c:	68db      	ldr	r3, [r3, #12]
    3b1e:	1c18      	adds	r0, r3, #0
    3b20:	f002 faac 	bl	607c <TimerIntLdd1_Enable>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:117

	// enables dc motors
	Enable_Motors_SetVal();
    3b24:	4b3e      	ldr	r3, [pc, #248]	; (3c20 <main+0x110>)
    3b26:	699b      	ldr	r3, [r3, #24]
    3b28:	1c18      	adds	r0, r3, #0
    3b2a:	f001 f8ab 	bl	4c84 <BitIoLdd4_SetVal>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:120

	// enables servomotor
	Servomotor_Enable();
    3b2e:	4b3c      	ldr	r3, [pc, #240]	; (3c20 <main+0x110>)
    3b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3b32:	1c18      	adds	r0, r3, #0
    3b34:	f001 fda4 	bl	5680 <PwmLdd5_Enable>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:123

	// Setar as contantes do pid.
	resetPID(&pid_controller);
    3b38:	1c3b      	adds	r3, r7, #0
    3b3a:	1c18      	adds	r0, r3, #0
    3b3c:	f000 f878 	bl	3c30 <resetPID>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:128

	// Nesse momento voce deve abrir o GNU Octave e obervar a imagem crua da camera

	// Espera o botao 'SW2' ser pressionado
	while (!SW2_Start_Button_GetVal())
    3b40:	e008      	b.n	3b54 <main+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:130
	{
		getRawImageMean(1);
    3b42:	2001      	movs	r0, #1
    3b44:	f7ff fe4c 	bl	37e0 <getRawImageMean>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:131
		sendArrayOfPixels(rawImage);
    3b48:	4b36      	ldr	r3, [pc, #216]	; (3c24 <main+0x114>)
    3b4a:	1c18      	adds	r0, r3, #0
    3b4c:	f000 fa7c 	bl	4048 <sendArrayOfPixels>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:132
		updateBatteryLevel();
    3b50:	f7ff fd06 	bl	3560 <updateBatteryLevel>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:128 (discriminator 1)
	resetPID(&pid_controller);

	// Nesse momento voce deve abrir o GNU Octave e obervar a imagem crua da camera

	// Espera o botao 'SW2' ser pressionado
	while (!SW2_Start_Button_GetVal())
    3b54:	4b32      	ldr	r3, [pc, #200]	; (3c20 <main+0x110>)
    3b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3b58:	1c18      	adds	r0, r3, #0
    3b5a:	f001 f84b 	bl	4bf4 <BitIoLdd3_GetVal>
    3b5e:	1c03      	adds	r3, r0, #0
    3b60:	2b00      	cmp	r3, #0
    3b62:	d0ee      	beq.n	3b42 <main+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:136
		sendArrayOfPixels(rawImage);
		updateBatteryLevel();
	}

	// Espera o botao 'SW2' ser solto
	while(SW2_Start_Button_GetVal());
    3b64:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:136 (discriminator 1)
    3b66:	4b2e      	ldr	r3, [pc, #184]	; (3c20 <main+0x110>)
    3b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3b6a:	1c18      	adds	r0, r3, #0
    3b6c:	f001 f842 	bl	4bf4 <BitIoLdd3_GetVal>
    3b70:	1c03      	adds	r3, r0, #0
    3b72:	2b00      	cmp	r3, #0
    3b74:	d1f7      	bne.n	3b66 <main+0x56>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:140

	// Calibra o branco
	// <= 60% do branco eh considerado preto
	calibration();
    3b76:	f7ff ff07 	bl	3988 <calibration>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:146

	// BE CAREFUL!
	// At this point, if you press and release the 'SW2' button, the car you start running

	// Waits for the 'SW2' button to be release
	while (!SW2_Start_Button_GetVal());
    3b7a:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:146 (discriminator 1)
    3b7c:	4b28      	ldr	r3, [pc, #160]	; (3c20 <main+0x110>)
    3b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3b80:	1c18      	adds	r0, r3, #0
    3b82:	f001 f837 	bl	4bf4 <BitIoLdd3_GetVal>
    3b86:	1c03      	adds	r3, r0, #0
    3b88:	2b00      	cmp	r3, #0
    3b8a:	d0f7      	beq.n	3b7c <main+0x6c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:147
	while(SW2_Start_Button_GetVal());
    3b8c:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:147 (discriminator 1)
    3b8e:	4b24      	ldr	r3, [pc, #144]	; (3c20 <main+0x110>)
    3b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3b92:	1c18      	adds	r0, r3, #0
    3b94:	f001 f82e 	bl	4bf4 <BitIoLdd3_GetVal>
    3b98:	1c03      	adds	r3, r0, #0
    3b9a:	2b00      	cmp	r3, #0
    3b9c:	d1f7      	bne.n	3b8e <main+0x7e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:154

	// Program loop
	while (TRUE)
	{
		// Gets a frame from the camera
		getRawImageMean(1);
    3b9e:	2001      	movs	r0, #1
    3ba0:	f7ff fe1e 	bl	37e0 <getRawImageMean>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:157
		
		// Binarize the image
		binarization(image);
    3ba4:	1c3b      	adds	r3, r7, #0
    3ba6:	3338      	adds	r3, #56	; 0x38
    3ba8:	1c18      	adds	r0, r3, #0
    3baa:	f7ff ff09 	bl	39c0 <binarization>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:160

		// obtem o erro atual
		pid_error = get_error(image);
    3bae:	1c3b      	adds	r3, r7, #0
    3bb0:	3338      	adds	r3, #56	; 0x38
    3bb2:	1c18      	adds	r0, r3, #0
    3bb4:	f7ff fb52 	bl	325c <get_error>
    3bb8:	1c03      	adds	r3, r0, #0
    3bba:	1c0c      	adds	r4, r1, #0
    3bbc:	21c0      	movs	r1, #192	; 0xc0
    3bbe:	19c9      	adds	r1, r1, r7
    3bc0:	600b      	str	r3, [r1, #0]
    3bc2:	604c      	str	r4, [r1, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:163

		// obtem a saida do pid
		pid_output = update_pid(&pid_controller, pid_error);
    3bc4:	1c3a      	adds	r2, r7, #0
    3bc6:	21c0      	movs	r1, #192	; 0xc0
    3bc8:	19c9      	adds	r1, r1, r7
    3bca:	680b      	ldr	r3, [r1, #0]
    3bcc:	684c      	ldr	r4, [r1, #4]
    3bce:	1c10      	adds	r0, r2, #0
    3bd0:	1c1a      	adds	r2, r3, #0
    3bd2:	1c23      	adds	r3, r4, #0
    3bd4:	f000 f848 	bl	3c68 <update_pid>
    3bd8:	1c03      	adds	r3, r0, #0
    3bda:	1c0c      	adds	r4, r1, #0
    3bdc:	22b8      	movs	r2, #184	; 0xb8
    3bde:	19d2      	adds	r2, r2, r7
    3be0:	6013      	str	r3, [r2, #0]
    3be2:	6054      	str	r4, [r2, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:166

		// atua sobre a resposta do pid
		advancedControl(pid_output);
    3be4:	21b8      	movs	r1, #184	; 0xb8
    3be6:	19c9      	adds	r1, r1, r7
    3be8:	680b      	ldr	r3, [r1, #0]
    3bea:	684c      	ldr	r4, [r1, #4]
    3bec:	1c18      	adds	r0, r3, #0
    3bee:	1c21      	adds	r1, r4, #0
    3bf0:	f7ff fc2e 	bl	3450 <advancedControl>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:170

		// delay for the servo
		// melhorar isso
		for (int i = 0; i < 50000; i++);
    3bf4:	2300      	movs	r3, #0
    3bf6:	22cc      	movs	r2, #204	; 0xcc
    3bf8:	19d2      	adds	r2, r2, r7
    3bfa:	6013      	str	r3, [r2, #0]
    3bfc:	e006      	b.n	3c0c <main+0xfc>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:170 (discriminator 2)
    3bfe:	21cc      	movs	r1, #204	; 0xcc
    3c00:	19c9      	adds	r1, r1, r7
    3c02:	680b      	ldr	r3, [r1, #0]
    3c04:	3301      	adds	r3, #1
    3c06:	22cc      	movs	r2, #204	; 0xcc
    3c08:	19d2      	adds	r2, r2, r7
    3c0a:	6013      	str	r3, [r2, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:170 (discriminator 1)
    3c0c:	23cc      	movs	r3, #204	; 0xcc
    3c0e:	19db      	adds	r3, r3, r7
    3c10:	681a      	ldr	r2, [r3, #0]
    3c12:	4b05      	ldr	r3, [pc, #20]	; (3c28 <main+0x118>)
    3c14:	429a      	cmp	r2, r3
    3c16:	ddf2      	ble.n	3bfe <main+0xee>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:173

		// Update the battery indicator LED
		updateBatteryLevel();
    3c18:	f7ff fca2 	bl	3560 <updateBatteryLevel>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/main.c:175
		//sendBatteryLevel();
	}
    3c1c:	e7bf      	b.n	3b9e <main+0x8e>
    3c1e:	46c0      	nop			; (mov r8, r8)
    3c20:	1ffff0d8 	.word	0x1ffff0d8
    3c24:	1ffff254 	.word	0x1ffff254
    3c28:	0000c34f 	.word	0x0000c34f
$d():
    3c2c:	00000000 	.word	0x00000000

00003c30 <resetPID>:
resetPID():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:6
#include <pid.h>

// the setup routine runs once when you press reset:

void resetPID(SPID *pid)
{
    3c30:	b590      	push	{r4, r7, lr}
    3c32:	b083      	sub	sp, #12
    3c34:	af00      	add	r7, sp, #0
    3c36:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:7
	pid->i_state = 0;
    3c38:	687a      	ldr	r2, [r7, #4]
    3c3a:	4c0a      	ldr	r4, [pc, #40]	; (3c64 <resetPID+0x34>)
    3c3c:	4b08      	ldr	r3, [pc, #32]	; (3c60 <resetPID+0x30>)
    3c3e:	6193      	str	r3, [r2, #24]
    3c40:	61d4      	str	r4, [r2, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:8
	pid->i_max = 1;
    3c42:	687b      	ldr	r3, [r7, #4]
    3c44:	2201      	movs	r2, #1
    3c46:	621a      	str	r2, [r3, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:9
	pid->i_min = -1;
    3c48:	687b      	ldr	r3, [r7, #4]
    3c4a:	2201      	movs	r2, #1
    3c4c:	4252      	negs	r2, r2
    3c4e:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:11

	pid->last_error = 0;
    3c50:	687a      	ldr	r2, [r7, #4]
    3c52:	4c04      	ldr	r4, [pc, #16]	; (3c64 <resetPID+0x34>)
    3c54:	4b02      	ldr	r3, [pc, #8]	; (3c60 <resetPID+0x30>)
    3c56:	6293      	str	r3, [r2, #40]	; 0x28
    3c58:	62d4      	str	r4, [r2, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:12
}
    3c5a:	46bd      	mov	sp, r7
    3c5c:	b003      	add	sp, #12
    3c5e:	bd90      	pop	{r4, r7, pc}
	...

00003c68 <update_pid>:
update_pid():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:15

double update_pid (SPID * pid, double error)
{
    3c68:	b590      	push	{r4, r7, lr}
    3c6a:	b08d      	sub	sp, #52	; 0x34
    3c6c:	af00      	add	r7, sp, #0
    3c6e:	60f8      	str	r0, [r7, #12]
    3c70:	603a      	str	r2, [r7, #0]
    3c72:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:19
	double output;

	// Termo proporcionao, integrativo e derivativo.
	double p_term = 0, i_term = 0, d_term = 0;
    3c74:	4c37      	ldr	r4, [pc, #220]	; (3d54 <update_pid+0xec>)
    3c76:	4b36      	ldr	r3, [pc, #216]	; (3d50 <update_pid+0xe8>)
    3c78:	623b      	str	r3, [r7, #32]
    3c7a:	627c      	str	r4, [r7, #36]	; 0x24
    3c7c:	4c35      	ldr	r4, [pc, #212]	; (3d54 <update_pid+0xec>)
    3c7e:	4b34      	ldr	r3, [pc, #208]	; (3d50 <update_pid+0xe8>)
    3c80:	61bb      	str	r3, [r7, #24]
    3c82:	61fc      	str	r4, [r7, #28]
    3c84:	4c33      	ldr	r4, [pc, #204]	; (3d54 <update_pid+0xec>)
    3c86:	4b32      	ldr	r3, [pc, #200]	; (3d50 <update_pid+0xe8>)
    3c88:	613b      	str	r3, [r7, #16]
    3c8a:	617c      	str	r4, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:23


	// Verify how controls is been used.
	update_gains(pid);
    3c8c:	68fb      	ldr	r3, [r7, #12]
    3c8e:	1c18      	adds	r0, r3, #0
    3c90:	f000 f906 	bl	3ea0 <update_gains>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:26

	// Proportional term
	p_term = error * pid->p_gain;
    3c94:	68fb      	ldr	r3, [r7, #12]
    3c96:	685c      	ldr	r4, [r3, #4]
    3c98:	681b      	ldr	r3, [r3, #0]
    3c9a:	1c18      	adds	r0, r3, #0
    3c9c:	1c21      	adds	r1, r4, #0
    3c9e:	683a      	ldr	r2, [r7, #0]
    3ca0:	687b      	ldr	r3, [r7, #4]
    3ca2:	f7fe fba9 	bl	23f8 <__aeabi_dmul>
    3ca6:	1c03      	adds	r3, r0, #0
    3ca8:	1c0c      	adds	r4, r1, #0
    3caa:	623b      	str	r3, [r7, #32]
    3cac:	627c      	str	r4, [r7, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:29

	// integral term
	i_term = get_integral_term(pid, error);
    3cae:	68fa      	ldr	r2, [r7, #12]
    3cb0:	683b      	ldr	r3, [r7, #0]
    3cb2:	687c      	ldr	r4, [r7, #4]
    3cb4:	1c10      	adds	r0, r2, #0
    3cb6:	1c1a      	adds	r2, r3, #0
    3cb8:	1c23      	adds	r3, r4, #0
    3cba:	f000 f879 	bl	3db0 <get_integral_term>
    3cbe:	1c03      	adds	r3, r0, #0
    3cc0:	1c0c      	adds	r4, r1, #0
    3cc2:	61bb      	str	r3, [r7, #24]
    3cc4:	61fc      	str	r4, [r7, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:32

	// derivative term
	d_term = get_derivative_state(pid, error);
    3cc6:	68fa      	ldr	r2, [r7, #12]
    3cc8:	683b      	ldr	r3, [r7, #0]
    3cca:	687c      	ldr	r4, [r7, #4]
    3ccc:	1c10      	adds	r0, r2, #0
    3cce:	1c1a      	adds	r2, r3, #0
    3cd0:	1c23      	adds	r3, r4, #0
    3cd2:	f000 f849 	bl	3d68 <get_derivative_state>
    3cd6:	1c03      	adds	r3, r0, #0
    3cd8:	1c0c      	adds	r4, r1, #0
    3cda:	613b      	str	r3, [r7, #16]
    3cdc:	617c      	str	r4, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:34

	pid->last_error = error;
    3cde:	68fa      	ldr	r2, [r7, #12]
    3ce0:	683b      	ldr	r3, [r7, #0]
    3ce2:	687c      	ldr	r4, [r7, #4]
    3ce4:	6293      	str	r3, [r2, #40]	; 0x28
    3ce6:	62d4      	str	r4, [r2, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:36

	output = p_term + i_term + d_term;
    3ce8:	6a38      	ldr	r0, [r7, #32]
    3cea:	6a79      	ldr	r1, [r7, #36]	; 0x24
    3cec:	69ba      	ldr	r2, [r7, #24]
    3cee:	69fb      	ldr	r3, [r7, #28]
    3cf0:	f7fd fbf6 	bl	14e0 <__aeabi_dadd>
    3cf4:	1c03      	adds	r3, r0, #0
    3cf6:	1c0c      	adds	r4, r1, #0
    3cf8:	1c18      	adds	r0, r3, #0
    3cfa:	1c21      	adds	r1, r4, #0
    3cfc:	693a      	ldr	r2, [r7, #16]
    3cfe:	697b      	ldr	r3, [r7, #20]
    3d00:	f7fd fbee 	bl	14e0 <__aeabi_dadd>
    3d04:	1c03      	adds	r3, r0, #0
    3d06:	1c0c      	adds	r4, r1, #0
    3d08:	62bb      	str	r3, [r7, #40]	; 0x28
    3d0a:	62fc      	str	r4, [r7, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:39


	if (output < -1)
    3d0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    3d0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    3d10:	4a11      	ldr	r2, [pc, #68]	; (3d58 <update_pid+0xf0>)
    3d12:	4b12      	ldr	r3, [pc, #72]	; (3d5c <update_pid+0xf4>)
    3d14:	f7fc fcae 	bl	674 <__aeabi_dcmplt>
    3d18:	1c03      	adds	r3, r0, #0
    3d1a:	2b00      	cmp	r3, #0
    3d1c:	d004      	beq.n	3d28 <update_pid+0xc0>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:41
	{
		output = -1;
    3d1e:	4b0e      	ldr	r3, [pc, #56]	; (3d58 <update_pid+0xf0>)
    3d20:	4c0e      	ldr	r4, [pc, #56]	; (3d5c <update_pid+0xf4>)
    3d22:	62bb      	str	r3, [r7, #40]	; 0x28
    3d24:	62fc      	str	r4, [r7, #44]	; 0x2c
    3d26:	e00c      	b.n	3d42 <update_pid+0xda>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:43
	}
	else if (output > 1)
    3d28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    3d2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    3d2c:	4a0c      	ldr	r2, [pc, #48]	; (3d60 <update_pid+0xf8>)
    3d2e:	4b0d      	ldr	r3, [pc, #52]	; (3d64 <update_pid+0xfc>)
    3d30:	f7fc fcb4 	bl	69c <__aeabi_dcmpgt>
    3d34:	1c03      	adds	r3, r0, #0
    3d36:	2b00      	cmp	r3, #0
    3d38:	d003      	beq.n	3d42 <update_pid+0xda>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:45
	{
		output = 1;
    3d3a:	4b09      	ldr	r3, [pc, #36]	; (3d60 <update_pid+0xf8>)
    3d3c:	4c09      	ldr	r4, [pc, #36]	; (3d64 <update_pid+0xfc>)
    3d3e:	62bb      	str	r3, [r7, #40]	; 0x28
    3d40:	62fc      	str	r4, [r7, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:48
	}

	return output;
    3d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3d44:	6afc      	ldr	r4, [r7, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:49
}
    3d46:	1c18      	adds	r0, r3, #0
    3d48:	1c21      	adds	r1, r4, #0
    3d4a:	46bd      	mov	sp, r7
    3d4c:	b00d      	add	sp, #52	; 0x34
    3d4e:	bd90      	pop	{r4, r7, pc}
	...
    3d5c:	bff00000 	.word	0xbff00000
    3d60:	00000000 	.word	0x00000000
    3d64:	3ff00000 	.word	0x3ff00000

00003d68 <get_derivative_state>:
get_derivative_state():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:52

double get_derivative_state(SPID *pid, double error)
{
    3d68:	b590      	push	{r4, r7, lr}
    3d6a:	b085      	sub	sp, #20
    3d6c:	af00      	add	r7, sp, #0
    3d6e:	60f8      	str	r0, [r7, #12]
    3d70:	603a      	str	r2, [r7, #0]
    3d72:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:53
	return (error - pid->last_error) * pid->d_gain;
    3d74:	68fb      	ldr	r3, [r7, #12]
    3d76:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    3d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3d7a:	6838      	ldr	r0, [r7, #0]
    3d7c:	6879      	ldr	r1, [r7, #4]
    3d7e:	1c1a      	adds	r2, r3, #0
    3d80:	1c23      	adds	r3, r4, #0
    3d82:	f7fe fdc9 	bl	2918 <__aeabi_dsub>
    3d86:	1c03      	adds	r3, r0, #0
    3d88:	1c0c      	adds	r4, r1, #0
    3d8a:	1c19      	adds	r1, r3, #0
    3d8c:	1c22      	adds	r2, r4, #0
    3d8e:	68fb      	ldr	r3, [r7, #12]
    3d90:	68dc      	ldr	r4, [r3, #12]
    3d92:	689b      	ldr	r3, [r3, #8]
    3d94:	1c08      	adds	r0, r1, #0
    3d96:	1c11      	adds	r1, r2, #0
    3d98:	1c1a      	adds	r2, r3, #0
    3d9a:	1c23      	adds	r3, r4, #0
    3d9c:	f7fe fb2c 	bl	23f8 <__aeabi_dmul>
    3da0:	1c03      	adds	r3, r0, #0
    3da2:	1c0c      	adds	r4, r1, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:54
}
    3da4:	1c18      	adds	r0, r3, #0
    3da6:	1c21      	adds	r1, r4, #0
    3da8:	46bd      	mov	sp, r7
    3daa:	b005      	add	sp, #20
    3dac:	bd90      	pop	{r4, r7, pc}
    3dae:	46c0      	nop			; (mov r8, r8)

00003db0 <get_integral_term>:
get_integral_term():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:57

double get_integral_term(SPID * pid, double error)
{
    3db0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3db2:	b085      	sub	sp, #20
    3db4:	af00      	add	r7, sp, #0
    3db6:	60f8      	str	r0, [r7, #12]
    3db8:	603a      	str	r2, [r7, #0]
    3dba:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:59
	// Reset of i_state
	if (error < LIMIT_ERROR)
    3dbc:	6838      	ldr	r0, [r7, #0]
    3dbe:	6879      	ldr	r1, [r7, #4]
    3dc0:	4b34      	ldr	r3, [pc, #208]	; (3e94 <get_integral_term+0xe4>)
    3dc2:	4a33      	ldr	r2, [pc, #204]	; (3e90 <get_integral_term+0xe0>)
    3dc4:	f7fc fc56 	bl	674 <__aeabi_dcmplt>
    3dc8:	1c03      	adds	r3, r0, #0
    3dca:	2b00      	cmp	r3, #0
    3dcc:	d004      	beq.n	3dd8 <get_integral_term+0x28>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:61
	{
		pid->i_state = 0;
    3dce:	68fa      	ldr	r2, [r7, #12]
    3dd0:	4b31      	ldr	r3, [pc, #196]	; (3e98 <get_integral_term+0xe8>)
    3dd2:	4c32      	ldr	r4, [pc, #200]	; (3e9c <get_integral_term+0xec>)
    3dd4:	6193      	str	r3, [r2, #24]
    3dd6:	61d4      	str	r4, [r2, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:65
	}

	// calculate the integrator state
	pid->i_state += error;
    3dd8:	68fb      	ldr	r3, [r7, #12]
    3dda:	69dc      	ldr	r4, [r3, #28]
    3ddc:	699b      	ldr	r3, [r3, #24]
    3dde:	1c18      	adds	r0, r3, #0
    3de0:	1c21      	adds	r1, r4, #0
    3de2:	683a      	ldr	r2, [r7, #0]
    3de4:	687b      	ldr	r3, [r7, #4]
    3de6:	f7fd fb7b 	bl	14e0 <__aeabi_dadd>
    3dea:	1c03      	adds	r3, r0, #0
    3dec:	1c0c      	adds	r4, r1, #0
    3dee:	68fa      	ldr	r2, [r7, #12]
    3df0:	6193      	str	r3, [r2, #24]
    3df2:	61d4      	str	r4, [r2, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:68

	// applies anti-windup
	if(pid->i_state > pid->i_max)
    3df4:	68fb      	ldr	r3, [r7, #12]
    3df6:	699d      	ldr	r5, [r3, #24]
    3df8:	69de      	ldr	r6, [r3, #28]
    3dfa:	68fb      	ldr	r3, [r7, #12]
    3dfc:	6a1b      	ldr	r3, [r3, #32]
    3dfe:	1c18      	adds	r0, r3, #0
    3e00:	f7ff f8f2 	bl	2fe8 <__aeabi_i2d>
    3e04:	1c03      	adds	r3, r0, #0
    3e06:	1c0c      	adds	r4, r1, #0
    3e08:	1c28      	adds	r0, r5, #0
    3e0a:	1c31      	adds	r1, r6, #0
    3e0c:	1c1a      	adds	r2, r3, #0
    3e0e:	1c23      	adds	r3, r4, #0
    3e10:	f7fc fc44 	bl	69c <__aeabi_dcmpgt>
    3e14:	1c03      	adds	r3, r0, #0
    3e16:	2b00      	cmp	r3, #0
    3e18:	d00a      	beq.n	3e30 <get_integral_term+0x80>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:70
	{
		pid->i_state = pid->i_max;
    3e1a:	68fb      	ldr	r3, [r7, #12]
    3e1c:	6a1b      	ldr	r3, [r3, #32]
    3e1e:	1c18      	adds	r0, r3, #0
    3e20:	f7ff f8e2 	bl	2fe8 <__aeabi_i2d>
    3e24:	1c03      	adds	r3, r0, #0
    3e26:	1c0c      	adds	r4, r1, #0
    3e28:	68fa      	ldr	r2, [r7, #12]
    3e2a:	6193      	str	r3, [r2, #24]
    3e2c:	61d4      	str	r4, [r2, #28]
    3e2e:	e01c      	b.n	3e6a <get_integral_term+0xba>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:73
	}

	else if(pid->i_state < pid->i_min)
    3e30:	68fb      	ldr	r3, [r7, #12]
    3e32:	699d      	ldr	r5, [r3, #24]
    3e34:	69de      	ldr	r6, [r3, #28]
    3e36:	68fb      	ldr	r3, [r7, #12]
    3e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3e3a:	1c18      	adds	r0, r3, #0
    3e3c:	f7ff f8d4 	bl	2fe8 <__aeabi_i2d>
    3e40:	1c03      	adds	r3, r0, #0
    3e42:	1c0c      	adds	r4, r1, #0
    3e44:	1c28      	adds	r0, r5, #0
    3e46:	1c31      	adds	r1, r6, #0
    3e48:	1c1a      	adds	r2, r3, #0
    3e4a:	1c23      	adds	r3, r4, #0
    3e4c:	f7fc fc12 	bl	674 <__aeabi_dcmplt>
    3e50:	1c03      	adds	r3, r0, #0
    3e52:	2b00      	cmp	r3, #0
    3e54:	d009      	beq.n	3e6a <get_integral_term+0xba>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:75
	{
		pid->i_state = pid->i_min;
    3e56:	68fb      	ldr	r3, [r7, #12]
    3e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3e5a:	1c18      	adds	r0, r3, #0
    3e5c:	f7ff f8c4 	bl	2fe8 <__aeabi_i2d>
    3e60:	1c03      	adds	r3, r0, #0
    3e62:	1c0c      	adds	r4, r1, #0
    3e64:	68fa      	ldr	r2, [r7, #12]
    3e66:	6193      	str	r3, [r2, #24]
    3e68:	61d4      	str	r4, [r2, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:78
	}
	// Return the integrative error.
	return pid->i_state * pid->i_gain;
    3e6a:	68fb      	ldr	r3, [r7, #12]
    3e6c:	6999      	ldr	r1, [r3, #24]
    3e6e:	69da      	ldr	r2, [r3, #28]
    3e70:	68fb      	ldr	r3, [r7, #12]
    3e72:	695c      	ldr	r4, [r3, #20]
    3e74:	691b      	ldr	r3, [r3, #16]
    3e76:	1c08      	adds	r0, r1, #0
    3e78:	1c11      	adds	r1, r2, #0
    3e7a:	1c1a      	adds	r2, r3, #0
    3e7c:	1c23      	adds	r3, r4, #0
    3e7e:	f7fe fabb 	bl	23f8 <__aeabi_dmul>
    3e82:	1c03      	adds	r3, r0, #0
    3e84:	1c0c      	adds	r4, r1, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:79
}
    3e86:	1c18      	adds	r0, r3, #0
    3e88:	1c21      	adds	r1, r4, #0
    3e8a:	46bd      	mov	sp, r7
    3e8c:	b005      	add	sp, #20
    3e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e90:	9999999a 	.word	0x9999999a
    3e94:	3fb99999 	.word	0x3fb99999
	...

00003ea0 <update_gains>:
update_gains():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:82

void update_gains(SPID *pid)
{
    3ea0:	b590      	push	{r4, r7, lr}
    3ea2:	b083      	sub	sp, #12
    3ea4:	af00      	add	r7, sp, #0
    3ea6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:84
	// Proportional gain
	if (Switch1_GetVal())
    3ea8:	4b25      	ldr	r3, [pc, #148]	; (3f40 <update_gains+0xa0>)
    3eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    3eac:	1c18      	adds	r0, r3, #0
    3eae:	f000 fd89 	bl	49c4 <BitIoLdd12_GetVal>
    3eb2:	1c03      	adds	r3, r0, #0
    3eb4:	2b00      	cmp	r3, #0
    3eb6:	d005      	beq.n	3ec4 <update_gains+0x24>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:86
	{
		pid->p_gain = P_DEFAUT_GAIN;
    3eb8:	687a      	ldr	r2, [r7, #4]
    3eba:	4c1a      	ldr	r4, [pc, #104]	; (3f24 <update_gains+0x84>)
    3ebc:	4b18      	ldr	r3, [pc, #96]	; (3f20 <update_gains+0x80>)
    3ebe:	6013      	str	r3, [r2, #0]
    3ec0:	6054      	str	r4, [r2, #4]
    3ec2:	e004      	b.n	3ece <update_gains+0x2e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:90
	}
	else
	{
		pid->p_gain = 0;
    3ec4:	687a      	ldr	r2, [r7, #4]
    3ec6:	4b18      	ldr	r3, [pc, #96]	; (3f28 <update_gains+0x88>)
    3ec8:	4c18      	ldr	r4, [pc, #96]	; (3f2c <update_gains+0x8c>)
    3eca:	6013      	str	r3, [r2, #0]
    3ecc:	6054      	str	r4, [r2, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:94
	}

	// Integrative gain
	if (Switch2_GetVal())
    3ece:	4b1c      	ldr	r3, [pc, #112]	; (3f40 <update_gains+0xa0>)
    3ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    3ed2:	1c18      	adds	r0, r3, #0
    3ed4:	f000 fdb4 	bl	4a40 <BitIoLdd13_GetVal>
    3ed8:	1c03      	adds	r3, r0, #0
    3eda:	2b00      	cmp	r3, #0
    3edc:	d005      	beq.n	3eea <update_gains+0x4a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:96
	{
		pid->i_gain = I_DEFAUT_GAIN;
    3ede:	687a      	ldr	r2, [r7, #4]
    3ee0:	4b13      	ldr	r3, [pc, #76]	; (3f30 <update_gains+0x90>)
    3ee2:	4c14      	ldr	r4, [pc, #80]	; (3f34 <update_gains+0x94>)
    3ee4:	6113      	str	r3, [r2, #16]
    3ee6:	6154      	str	r4, [r2, #20]
    3ee8:	e004      	b.n	3ef4 <update_gains+0x54>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:100
	}
	else
	{
		pid->i_gain = 0;
    3eea:	687a      	ldr	r2, [r7, #4]
    3eec:	4b0e      	ldr	r3, [pc, #56]	; (3f28 <update_gains+0x88>)
    3eee:	4c0f      	ldr	r4, [pc, #60]	; (3f2c <update_gains+0x8c>)
    3ef0:	6113      	str	r3, [r2, #16]
    3ef2:	6154      	str	r4, [r2, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:104
	}

	// Derivative gain
	if (Switch3_GetVal())
    3ef4:	4b12      	ldr	r3, [pc, #72]	; (3f40 <update_gains+0xa0>)
    3ef6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    3ef8:	1c18      	adds	r0, r3, #0
    3efa:	f000 fddf 	bl	4abc <BitIoLdd14_GetVal>
    3efe:	1c03      	adds	r3, r0, #0
    3f00:	2b00      	cmp	r3, #0
    3f02:	d005      	beq.n	3f10 <update_gains+0x70>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:106
	{
		pid->d_gain = D_DEFAUT_GAIN;
    3f04:	687a      	ldr	r2, [r7, #4]
    3f06:	4b0c      	ldr	r3, [pc, #48]	; (3f38 <update_gains+0x98>)
    3f08:	4c0c      	ldr	r4, [pc, #48]	; (3f3c <update_gains+0x9c>)
    3f0a:	6093      	str	r3, [r2, #8]
    3f0c:	60d4      	str	r4, [r2, #12]
    3f0e:	e004      	b.n	3f1a <update_gains+0x7a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:110
	}
	else
	{
		pid->d_gain = 0;
    3f10:	687a      	ldr	r2, [r7, #4]
    3f12:	4b05      	ldr	r3, [pc, #20]	; (3f28 <update_gains+0x88>)
    3f14:	4c05      	ldr	r4, [pc, #20]	; (3f2c <update_gains+0x8c>)
    3f16:	6093      	str	r3, [r2, #8]
    3f18:	60d4      	str	r4, [r2, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/pid.c:114
	}


}
    3f1a:	46bd      	mov	sp, r7
    3f1c:	b003      	add	sp, #12
    3f1e:	bd90      	pop	{r4, r7, pc}
    3f20:	9999999a 	.word	0x9999999a
    3f24:	3fe99999 	.word	0x3fe99999
	...
    3f30:	33333333 	.word	0x33333333
    3f34:	3fe33333 	.word	0x3fe33333
    3f38:	9999999a 	.word	0x9999999a
    3f3c:	3fd99999 	.word	0x3fd99999
    3f40:	1ffff0d8 	.word	0x1ffff0d8
$t():
    3f44:	46c0      	nop			; (mov r8, r8)
    3f46:	46c0      	nop			; (mov r8, r8)

00003f48 <init_Serial>:
init_Serial():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:13
#include <serial_communication_lib.h>

static Serial_Device deviceData;

static void init_Serial()
{
    3f48:	b580      	push	{r7, lr}
    3f4a:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:14
	deviceData.handle = SerialCom_Init(&deviceData); /* Initialization of serial component */
    3f4c:	4b05      	ldr	r3, [pc, #20]	; (3f64 <init_Serial+0x1c>)
    3f4e:	1c18      	adds	r0, r3, #0
    3f50:	f001 fc20 	bl	5794 <SerialCom_Init>
    3f54:	1c02      	adds	r2, r0, #0
    3f56:	4b03      	ldr	r3, [pc, #12]	; (3f64 <init_Serial+0x1c>)
    3f58:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:15
	deviceData.isSent = FALSE;
    3f5a:	4b02      	ldr	r3, [pc, #8]	; (3f64 <init_Serial+0x1c>)
    3f5c:	2200      	movs	r2, #0
    3f5e:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:16
}
    3f60:	46bd      	mov	sp, r7
    3f62:	bd80      	pop	{r7, pc}
    3f64:	1ffff07c 	.word	0x1ffff07c

00003f68 <sendAChar>:
sendAChar():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:19

static int sendAChar(unsigned char ch)
{
    3f68:	b580      	push	{r7, lr}
    3f6a:	b082      	sub	sp, #8
    3f6c:	af00      	add	r7, sp, #0
    3f6e:	1c02      	adds	r2, r0, #0
    3f70:	1dfb      	adds	r3, r7, #7
    3f72:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:20
	deviceData.isSent = FALSE;
    3f74:	4b0c      	ldr	r3, [pc, #48]	; (3fa8 <sendAChar+0x40>)
    3f76:	2200      	movs	r2, #0
    3f78:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:21
	while(SerialCom_SendBlock(deviceData.handle, (LDD_TData*)&ch, 1)!= ERR_OK) {} /* Send char */
    3f7a:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:21 (discriminator 1)
    3f7c:	4b0a      	ldr	r3, [pc, #40]	; (3fa8 <sendAChar+0x40>)
    3f7e:	681a      	ldr	r2, [r3, #0]
    3f80:	1dfb      	adds	r3, r7, #7
    3f82:	1c10      	adds	r0, r2, #0
    3f84:	1c19      	adds	r1, r3, #0
    3f86:	2201      	movs	r2, #1
    3f88:	f001 fcdc 	bl	5944 <SerialCom_SendBlock>
    3f8c:	1c03      	adds	r3, r0, #0
    3f8e:	2b00      	cmp	r3, #0
    3f90:	d1f4      	bne.n	3f7c <sendAChar+0x14>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:22
	while(!deviceData.isSent) {} /* wait until we get the green flag from the TX interrupt */
    3f92:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:22 (discriminator 1)
    3f94:	4b04      	ldr	r3, [pc, #16]	; (3fa8 <sendAChar+0x40>)
    3f96:	791b      	ldrb	r3, [r3, #4]
    3f98:	b2db      	uxtb	r3, r3
    3f9a:	2b00      	cmp	r3, #0
    3f9c:	d0fa      	beq.n	3f94 <sendAChar+0x2c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:23
}
    3f9e:	1c18      	adds	r0, r3, #0
    3fa0:	46bd      	mov	sp, r7
    3fa2:	b002      	add	sp, #8
    3fa4:	bd80      	pop	{r7, pc}
    3fa6:	46c0      	nop			; (mov r8, r8)
    3fa8:	1ffff07c 	.word	0x1ffff07c

00003fac <itoa_8_bit>:
itoa_8_bit():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:43
		sendAChar(string[index++]);
	}
}

void itoa_8_bit(uint8 sample)
{
    3fac:	b580      	push	{r7, lr}
    3fae:	b088      	sub	sp, #32
    3fb0:	af00      	add	r7, sp, #0
    3fb2:	1c02      	adds	r2, r0, #0
    3fb4:	1dfb      	adds	r3, r7, #7
    3fb6:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:53
	{
		sendAChar('E');
		return;
	}

	R1 = (unsigned char) (sample % 10) + '0';
    3fb8:	1dfb      	adds	r3, r7, #7
    3fba:	781b      	ldrb	r3, [r3, #0]
    3fbc:	1c18      	adds	r0, r3, #0
    3fbe:	210a      	movs	r1, #10
    3fc0:	f7fc fad6 	bl	570 <__aeabi_uidivmod>
    3fc4:	1c0b      	adds	r3, r1, #0
    3fc6:	b2da      	uxtb	r2, r3
    3fc8:	1c3b      	adds	r3, r7, #0
    3fca:	331f      	adds	r3, #31
    3fcc:	3230      	adds	r2, #48	; 0x30
    3fce:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:54
	Q1 = sample / 10;
    3fd0:	1dfb      	adds	r3, r7, #7
    3fd2:	781b      	ldrb	r3, [r3, #0]
    3fd4:	1c18      	adds	r0, r3, #0
    3fd6:	210a      	movs	r1, #10
    3fd8:	f7fc fa86 	bl	4e8 <__aeabi_uidiv>
    3fdc:	1c03      	adds	r3, r0, #0
    3fde:	b2db      	uxtb	r3, r3
    3fe0:	61bb      	str	r3, [r7, #24]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:56

	R2 = (unsigned char) (Q1 % 10) + '0';
    3fe2:	69bb      	ldr	r3, [r7, #24]
    3fe4:	1c18      	adds	r0, r3, #0
    3fe6:	210a      	movs	r1, #10
    3fe8:	f7fc fb22 	bl	630 <__aeabi_idivmod>
    3fec:	1c0b      	adds	r3, r1, #0
    3fee:	b2da      	uxtb	r2, r3
    3ff0:	1c3b      	adds	r3, r7, #0
    3ff2:	3317      	adds	r3, #23
    3ff4:	3230      	adds	r2, #48	; 0x30
    3ff6:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:57
	Q2 = Q1 / 10;
    3ff8:	69bb      	ldr	r3, [r7, #24]
    3ffa:	1c18      	adds	r0, r3, #0
    3ffc:	210a      	movs	r1, #10
    3ffe:	f7fc fac1 	bl	584 <__aeabi_idiv>
    4002:	1c03      	adds	r3, r0, #0
    4004:	613b      	str	r3, [r7, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:59

	R3 = (unsigned char) (Q2 % 10) + '0';
    4006:	693b      	ldr	r3, [r7, #16]
    4008:	1c18      	adds	r0, r3, #0
    400a:	210a      	movs	r1, #10
    400c:	f7fc fb10 	bl	630 <__aeabi_idivmod>
    4010:	1c0b      	adds	r3, r1, #0
    4012:	b2da      	uxtb	r2, r3
    4014:	1c3b      	adds	r3, r7, #0
    4016:	330f      	adds	r3, #15
    4018:	3230      	adds	r2, #48	; 0x30
    401a:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:61

	sendAChar(R3);
    401c:	1c3b      	adds	r3, r7, #0
    401e:	330f      	adds	r3, #15
    4020:	781b      	ldrb	r3, [r3, #0]
    4022:	1c18      	adds	r0, r3, #0
    4024:	f7ff ffa0 	bl	3f68 <sendAChar>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:62
	sendAChar(R2);
    4028:	1c3b      	adds	r3, r7, #0
    402a:	3317      	adds	r3, #23
    402c:	781b      	ldrb	r3, [r3, #0]
    402e:	1c18      	adds	r0, r3, #0
    4030:	f7ff ff9a 	bl	3f68 <sendAChar>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:63
	sendAChar(R1);
    4034:	1c3b      	adds	r3, r7, #0
    4036:	331f      	adds	r3, #31
    4038:	781b      	ldrb	r3, [r3, #0]
    403a:	1c18      	adds	r0, r3, #0
    403c:	f7ff ff94 	bl	3f68 <sendAChar>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:64
}
    4040:	46bd      	mov	sp, r7
    4042:	b008      	add	sp, #32
    4044:	bd80      	pop	{r7, pc}
    4046:	46c0      	nop			; (mov r8, r8)

00004048 <sendArrayOfPixels>:
sendArrayOfPixels():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:67

void sendArrayOfPixels(uint8 array[])
{
    4048:	b580      	push	{r7, lr}
    404a:	b084      	sub	sp, #16
    404c:	af00      	add	r7, sp, #0
    404e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:68
	init_Serial();
    4050:	f7ff ff7a 	bl	3f48 <init_Serial>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:70

	for (int pixel = 0; pixel < 128; pixel++)
    4054:	2300      	movs	r3, #0
    4056:	60fb      	str	r3, [r7, #12]
    4058:	e00c      	b.n	4074 <sendArrayOfPixels+0x2c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:72 (discriminator 2)
	{
		itoa_8_bit(array[pixel]);
    405a:	68fb      	ldr	r3, [r7, #12]
    405c:	687a      	ldr	r2, [r7, #4]
    405e:	18d3      	adds	r3, r2, r3
    4060:	781b      	ldrb	r3, [r3, #0]
    4062:	1c18      	adds	r0, r3, #0
    4064:	f7ff ffa2 	bl	3fac <itoa_8_bit>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:73 (discriminator 2)
		sendAChar(' ');
    4068:	2020      	movs	r0, #32
    406a:	f7ff ff7d 	bl	3f68 <sendAChar>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:70 (discriminator 2)

void sendArrayOfPixels(uint8 array[])
{
	init_Serial();

	for (int pixel = 0; pixel < 128; pixel++)
    406e:	68fb      	ldr	r3, [r7, #12]
    4070:	3301      	adds	r3, #1
    4072:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:70 (discriminator 1)
    4074:	68fb      	ldr	r3, [r7, #12]
    4076:	2b7f      	cmp	r3, #127	; 0x7f
    4078:	ddef      	ble.n	405a <sendArrayOfPixels+0x12>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:76
	{
		itoa_8_bit(array[pixel]);
		sendAChar(' ');
	}

	sendAChar('\n');
    407a:	200a      	movs	r0, #10
    407c:	f7ff ff74 	bl	3f68 <sendAChar>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:77
	sendAChar('\r');
    4080:	200d      	movs	r0, #13
    4082:	f7ff ff71 	bl	3f68 <sendAChar>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:79

	serialFinished = TRUE;
    4086:	4b03      	ldr	r3, [pc, #12]	; (4094 <sendArrayOfPixels+0x4c>)
    4088:	2201      	movs	r2, #1
    408a:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/serial_communication_lib.c:80
}
    408c:	46bd      	mov	sp, r7
    408e:	b004      	add	sp, #16
    4090:	bd80      	pop	{r7, pc}
    4092:	46c0      	nop			; (mov r8, r8)
    4094:	1ffff35c 	.word	0x1ffff35c

00004098 <setServoDirection>:
setServoDirection():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/servo_lib.c:19
 *    Positive values: Turn right (max: 350)
 *
 *    Wait 480 ms between two calls of this function
 */
void setServoDirection(int direction)
{
    4098:	b580      	push	{r7, lr}
    409a:	b082      	sub	sp, #8
    409c:	af00      	add	r7, sp, #0
    409e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/servo_lib.c:20
	if (direction < -RATE || direction > RATE)
    40a0:	687a      	ldr	r2, [r7, #4]
    40a2:	4b0b      	ldr	r3, [pc, #44]	; (40d0 <setServoDirection+0x38>)
    40a4:	429a      	cmp	r2, r3
    40a6:	db04      	blt.n	40b2 <setServoDirection+0x1a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/servo_lib.c:20 (discriminator 1)
    40a8:	687a      	ldr	r2, [r7, #4]
    40aa:	23af      	movs	r3, #175	; 0xaf
    40ac:	005b      	lsls	r3, r3, #1
    40ae:	429a      	cmp	r2, r3
    40b0:	dd00      	ble.n	40b4 <setServoDirection+0x1c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/servo_lib.c:22
	{
		return;
    40b2:	e00a      	b.n	40ca <setServoDirection+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/servo_lib.c:25
	}

	Servomotor_SetDutyUS(CENTER - direction);
    40b4:	4b07      	ldr	r3, [pc, #28]	; (40d4 <setServoDirection+0x3c>)
    40b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    40b8:	687b      	ldr	r3, [r7, #4]
    40ba:	b29b      	uxth	r3, r3
    40bc:	4906      	ldr	r1, [pc, #24]	; (40d8 <setServoDirection+0x40>)
    40be:	1acb      	subs	r3, r1, r3
    40c0:	b29b      	uxth	r3, r3
    40c2:	1c10      	adds	r0, r2, #0
    40c4:	1c19      	adds	r1, r3, #0
    40c6:	f001 faf3 	bl	56b0 <PwmLdd5_SetDutyUS>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Sources/servo_lib.c:26
}
    40ca:	46bd      	mov	sp, r7
    40cc:	b002      	add	sp, #8
    40ce:	bd80      	pop	{r7, pc}
    40d0:	fffffea2 	.word	0xfffffea2
    40d4:	1ffff0d8 	.word	0x1ffff0d8
    40d8:	00004876 	.word	0x00004876

000040dc <__copy_rom_section>:
__copy_rom_section():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:44

/*
 *	Routine to copy a single section from ROM to RAM ...
 */
void __copy_rom_section(unsigned long dst, unsigned long src, unsigned long size)
{
    40dc:	b580      	push	{r7, lr}
    40de:	b08a      	sub	sp, #40	; 0x28
    40e0:	af00      	add	r7, sp, #0
    40e2:	60f8      	str	r0, [r7, #12]
    40e4:	60b9      	str	r1, [r7, #8]
    40e6:	607a      	str	r2, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:45
	unsigned long len = size;
    40e8:	687b      	ldr	r3, [r7, #4]
    40ea:	627b      	str	r3, [r7, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:47

	const unsigned int size_int = sizeof(int);
    40ec:	2304      	movs	r3, #4
    40ee:	623b      	str	r3, [r7, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:48
	const unsigned int mask_int = sizeof(int)-1;
    40f0:	2303      	movs	r3, #3
    40f2:	61fb      	str	r3, [r7, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:50

	const unsigned int size_short = sizeof(short);
    40f4:	2302      	movs	r3, #2
    40f6:	61bb      	str	r3, [r7, #24]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:51
	const unsigned int mask_short = sizeof(short)-1;
    40f8:	2301      	movs	r3, #1
    40fa:	617b      	str	r3, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:53

	const unsigned int size_char = sizeof(char);
    40fc:	2301      	movs	r3, #1
    40fe:	613b      	str	r3, [r7, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:55

	if( dst == src || size == 0)
    4100:	68fa      	ldr	r2, [r7, #12]
    4102:	68bb      	ldr	r3, [r7, #8]
    4104:	429a      	cmp	r2, r3
    4106:	d002      	beq.n	410e <__copy_rom_section+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:55 (discriminator 1)
    4108:	687b      	ldr	r3, [r7, #4]
    410a:	2b00      	cmp	r3, #0
    410c:	d100      	bne.n	4110 <__copy_rom_section+0x34>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:57
	{
		return;
    410e:	e04d      	b.n	41ac <__copy_rom_section+0xd0>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:61
	}


	while( len > 0)
    4110:	e049      	b.n	41a6 <__copy_rom_section+0xca>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:64
	{

		if( !(src & mask_int) && !(dst & mask_int) && len >= size_int)
    4112:	68bb      	ldr	r3, [r7, #8]
    4114:	69fa      	ldr	r2, [r7, #28]
    4116:	4013      	ands	r3, r2
    4118:	d118      	bne.n	414c <__copy_rom_section+0x70>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:64 (discriminator 1)
    411a:	68fb      	ldr	r3, [r7, #12]
    411c:	69fa      	ldr	r2, [r7, #28]
    411e:	4013      	ands	r3, r2
    4120:	d114      	bne.n	414c <__copy_rom_section+0x70>
    4122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    4124:	6a3b      	ldr	r3, [r7, #32]
    4126:	429a      	cmp	r2, r3
    4128:	d310      	bcc.n	414c <__copy_rom_section+0x70>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:66
		{
			*((int *)dst)  = *((int*)src);
    412a:	68fb      	ldr	r3, [r7, #12]
    412c:	68ba      	ldr	r2, [r7, #8]
    412e:	6812      	ldr	r2, [r2, #0]
    4130:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:67
			dst += size_int;
    4132:	68fa      	ldr	r2, [r7, #12]
    4134:	6a3b      	ldr	r3, [r7, #32]
    4136:	18d3      	adds	r3, r2, r3
    4138:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:68
			src += size_int;
    413a:	68ba      	ldr	r2, [r7, #8]
    413c:	6a3b      	ldr	r3, [r7, #32]
    413e:	18d3      	adds	r3, r2, r3
    4140:	60bb      	str	r3, [r7, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:69
			len -= size_int;
    4142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    4144:	6a3b      	ldr	r3, [r7, #32]
    4146:	1ad3      	subs	r3, r2, r3
    4148:	627b      	str	r3, [r7, #36]	; 0x24
    414a:	e02c      	b.n	41a6 <__copy_rom_section+0xca>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:71
		}
		else if( !(src & mask_short) && !(dst & mask_short) && len >= size_short)
    414c:	68bb      	ldr	r3, [r7, #8]
    414e:	697a      	ldr	r2, [r7, #20]
    4150:	4013      	ands	r3, r2
    4152:	d118      	bne.n	4186 <__copy_rom_section+0xaa>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:71 (discriminator 1)
    4154:	68fb      	ldr	r3, [r7, #12]
    4156:	697a      	ldr	r2, [r7, #20]
    4158:	4013      	ands	r3, r2
    415a:	d114      	bne.n	4186 <__copy_rom_section+0xaa>
    415c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    415e:	69bb      	ldr	r3, [r7, #24]
    4160:	429a      	cmp	r2, r3
    4162:	d310      	bcc.n	4186 <__copy_rom_section+0xaa>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:73
		{
			*((short *)dst)  = *((short*)src);
    4164:	68fb      	ldr	r3, [r7, #12]
    4166:	68ba      	ldr	r2, [r7, #8]
    4168:	8812      	ldrh	r2, [r2, #0]
    416a:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:74
			dst += size_short;
    416c:	68fa      	ldr	r2, [r7, #12]
    416e:	69bb      	ldr	r3, [r7, #24]
    4170:	18d3      	adds	r3, r2, r3
    4172:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:75
			src += size_short;
    4174:	68ba      	ldr	r2, [r7, #8]
    4176:	69bb      	ldr	r3, [r7, #24]
    4178:	18d3      	adds	r3, r2, r3
    417a:	60bb      	str	r3, [r7, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:76
			len -= size_short;
    417c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    417e:	69bb      	ldr	r3, [r7, #24]
    4180:	1ad3      	subs	r3, r2, r3
    4182:	627b      	str	r3, [r7, #36]	; 0x24
    4184:	e00f      	b.n	41a6 <__copy_rom_section+0xca>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:80
		}
		else
		{
			*((char *)dst)  = *((char*)src);
    4186:	68fb      	ldr	r3, [r7, #12]
    4188:	68ba      	ldr	r2, [r7, #8]
    418a:	7812      	ldrb	r2, [r2, #0]
    418c:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:81
			dst += size_char;
    418e:	68fa      	ldr	r2, [r7, #12]
    4190:	693b      	ldr	r3, [r7, #16]
    4192:	18d3      	adds	r3, r2, r3
    4194:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:82
			src += size_char;
    4196:	68ba      	ldr	r2, [r7, #8]
    4198:	693b      	ldr	r3, [r7, #16]
    419a:	18d3      	adds	r3, r2, r3
    419c:	60bb      	str	r3, [r7, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:83
			len -= size_char;
    419e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    41a0:	693b      	ldr	r3, [r7, #16]
    41a2:	1ad3      	subs	r3, r2, r3
    41a4:	627b      	str	r3, [r7, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:61 (discriminator 1)
	{
		return;
	}


	while( len > 0)
    41a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    41a8:	2b00      	cmp	r3, #0
    41aa:	d1b2      	bne.n	4112 <__copy_rom_section+0x36>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:86
			dst += size_char;
			src += size_char;
			len -= size_char;
		}
	}
}
    41ac:	46bd      	mov	sp, r7
    41ae:	b00a      	add	sp, #40	; 0x28
    41b0:	bd80      	pop	{r7, pc}
    41b2:	46c0      	nop			; (mov r8, r8)

000041b4 <__copy_rom_sections_to_ram>:
__copy_rom_sections_to_ram():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:98
 *  It is a table of RomInfo
 *	structures.  The final entry in the table has all-zero
 *	fields.
 */
void __copy_rom_sections_to_ram(void)
{
    41b4:	b590      	push	{r4, r7, lr}
    41b6:	b083      	sub	sp, #12
    41b8:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:102

	int				index;

	if (__S_romp == 0L) return;
    41ba:	4b23      	ldr	r3, [pc, #140]	; (4248 <__copy_rom_sections_to_ram+0x94>)
    41bc:	2b00      	cmp	r3, #0
    41be:	d100      	bne.n	41c2 <__copy_rom_sections_to_ram+0xe>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:102 (discriminator 1)
    41c0:	e03e      	b.n	4240 <__copy_rom_sections_to_ram+0x8c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:107

	/*
	 *	Go through the entire table, copying sections from ROM to RAM.
	 */
	for (index = 0;
    41c2:	2300      	movs	r3, #0
    41c4:	607b      	str	r3, [r7, #4]
    41c6:	e01d      	b.n	4204 <__copy_rom_sections_to_ram+0x50>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:113
		 __S_romp[index].Source != 0 ||
		 __S_romp[index].Target != 0 ||
		 __S_romp[index].Size != 0;
		 ++index)
	{
		__copy_rom_section( __S_romp[index].Target,
    41c8:	491f      	ldr	r1, [pc, #124]	; (4248 <__copy_rom_sections_to_ram+0x94>)
    41ca:	687a      	ldr	r2, [r7, #4]
    41cc:	1c13      	adds	r3, r2, #0
    41ce:	005b      	lsls	r3, r3, #1
    41d0:	189b      	adds	r3, r3, r2
    41d2:	009b      	lsls	r3, r3, #2
    41d4:	18cb      	adds	r3, r1, r3
    41d6:	6858      	ldr	r0, [r3, #4]
    41d8:	491b      	ldr	r1, [pc, #108]	; (4248 <__copy_rom_sections_to_ram+0x94>)
    41da:	687a      	ldr	r2, [r7, #4]
    41dc:	1c13      	adds	r3, r2, #0
    41de:	005b      	lsls	r3, r3, #1
    41e0:	189b      	adds	r3, r3, r2
    41e2:	009b      	lsls	r3, r3, #2
    41e4:	5859      	ldr	r1, [r3, r1]
    41e6:	4c18      	ldr	r4, [pc, #96]	; (4248 <__copy_rom_sections_to_ram+0x94>)
    41e8:	687a      	ldr	r2, [r7, #4]
    41ea:	1c13      	adds	r3, r2, #0
    41ec:	005b      	lsls	r3, r3, #1
    41ee:	189b      	adds	r3, r3, r2
    41f0:	009b      	lsls	r3, r3, #2
    41f2:	18e3      	adds	r3, r4, r3
    41f4:	3308      	adds	r3, #8
    41f6:	681b      	ldr	r3, [r3, #0]
    41f8:	1c1a      	adds	r2, r3, #0
    41fa:	f7ff ff6f 	bl	40dc <__copy_rom_section>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:111
	 */
	for (index = 0;
		 __S_romp[index].Source != 0 ||
		 __S_romp[index].Target != 0 ||
		 __S_romp[index].Size != 0;
		 ++index)
    41fe:	687b      	ldr	r3, [r7, #4]
    4200:	3301      	adds	r3, #1
    4202:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:108 (discriminator 1)

	/*
	 *	Go through the entire table, copying sections from ROM to RAM.
	 */
	for (index = 0;
		 __S_romp[index].Source != 0 ||
    4204:	4910      	ldr	r1, [pc, #64]	; (4248 <__copy_rom_sections_to_ram+0x94>)
    4206:	687a      	ldr	r2, [r7, #4]
    4208:	1c13      	adds	r3, r2, #0
    420a:	005b      	lsls	r3, r3, #1
    420c:	189b      	adds	r3, r3, r2
    420e:	009b      	lsls	r3, r3, #2
    4210:	585b      	ldr	r3, [r3, r1]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:107 (discriminator 1)
	if (__S_romp == 0L) return;

	/*
	 *	Go through the entire table, copying sections from ROM to RAM.
	 */
	for (index = 0;
    4212:	2b00      	cmp	r3, #0
    4214:	d1d8      	bne.n	41c8 <__copy_rom_sections_to_ram+0x14>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:109
		 __S_romp[index].Source != 0 ||
		 __S_romp[index].Target != 0 ||
    4216:	490c      	ldr	r1, [pc, #48]	; (4248 <__copy_rom_sections_to_ram+0x94>)
    4218:	687a      	ldr	r2, [r7, #4]
    421a:	1c13      	adds	r3, r2, #0
    421c:	005b      	lsls	r3, r3, #1
    421e:	189b      	adds	r3, r3, r2
    4220:	009b      	lsls	r3, r3, #2
    4222:	18cb      	adds	r3, r1, r3
    4224:	685b      	ldr	r3, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:108

	/*
	 *	Go through the entire table, copying sections from ROM to RAM.
	 */
	for (index = 0;
		 __S_romp[index].Source != 0 ||
    4226:	2b00      	cmp	r3, #0
    4228:	d1ce      	bne.n	41c8 <__copy_rom_sections_to_ram+0x14>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:110
		 __S_romp[index].Target != 0 ||
		 __S_romp[index].Size != 0;
    422a:	4907      	ldr	r1, [pc, #28]	; (4248 <__copy_rom_sections_to_ram+0x94>)
    422c:	687a      	ldr	r2, [r7, #4]
    422e:	1c13      	adds	r3, r2, #0
    4230:	005b      	lsls	r3, r3, #1
    4232:	189b      	adds	r3, r3, r2
    4234:	009b      	lsls	r3, r3, #2
    4236:	18cb      	adds	r3, r1, r3
    4238:	3308      	adds	r3, #8
    423a:	681b      	ldr	r3, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:109
	/*
	 *	Go through the entire table, copying sections from ROM to RAM.
	 */
	for (index = 0;
		 __S_romp[index].Source != 0 ||
		 __S_romp[index].Target != 0 ||
    423c:	2b00      	cmp	r3, #0
    423e:	d1c3      	bne.n	41c8 <__copy_rom_sections_to_ram+0x14>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:118
		__copy_rom_section( __S_romp[index].Target,
							__S_romp[index].Source,
							__S_romp[index].Size );

	}
}
    4240:	46bd      	mov	sp, r7
    4242:	b003      	add	sp, #12
    4244:	bd90      	pop	{r4, r7, pc}
    4246:	46c0      	nop			; (mov r8, r8)
    4248:	00006350 	.word	0x00006350

0000424c <__init_registers>:
__init_registers():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:168
  }
}
#endif

void __attribute__ ((weak)) __init_registers(void)
{
    424c:	b580      	push	{r7, lr}
    424e:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:174
  #if defined(SCB_CPACR)
  /* Initialize FPU */
  SCB_CPACR |= SCB_CPACR_CP10(3U) | SCB_CPACR_CP11(3U); 
  #endif

}
    4250:	46bd      	mov	sp, r7
    4252:	bd80      	pop	{r7, pc}

00004254 <__init_user>:
__init_user():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:182
{

}

void __attribute__ ((weak)) __init_user(void)
{
    4254:	b580      	push	{r7, lr}
    4256:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:184

}
    4258:	46bd      	mov	sp, r7
    425a:	bd80      	pop	{r7, pc}

0000425c <__thumb_startup>:
__thumb_startup():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:197
	__thumb_startup();
}

__attribute__((naked)) void __thumb_startup(void)
{
int addr = (int)__SP_INIT;
    425c:	4c0a      	ldr	r4, [pc, #40]	; (4288 <skip_sp+0x18>)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:202

    /* setup the stack before we attempt anything else
       skip stack setup if __SP_INIT is 0
       assume sp is already setup. */
    __asm (
    425e:	1c20      	adds	r0, r4, #0
    4260:	2800      	cmp	r0, #0
    4262:	d005      	beq.n	4270 <skip_sp>
    4264:	4685      	mov	sp, r0
    4266:	b081      	sub	sp, #4
    4268:	2000      	movs	r0, #0
    426a:	43c0      	mvns	r0, r0
    426c:	9000      	str	r0, [sp, #0]
    426e:	b001      	add	sp, #4

00004270 <skip_sp>:
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:216
    "add  sp,#4\n\t"
    "skip_sp:\n\t"
    ::"r"(addr));

    /* Setup registers */
    __init_registers();
    4270:	f7ff ffec 	bl	424c <__init_registers>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:219
    
    /* setup hardware */
    __init_hardware();
    4274:	f000 fec6 	bl	5004 <__init_hardware>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:222
    
    /* SUPPORT_ROM_TO_RAM */
    __copy_rom_sections_to_ram();
    4278:	f7ff ff9c 	bl	41b4 <__copy_rom_sections_to_ram>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:225
    
    /* initializations before main, user specific */
    __init_user();
    427c:	f7ff ffea 	bl	4254 <__init_user>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:228

#ifndef __ATOLLIC__
    _start();
    4280:	f7fc f8f6 	bl	470 <_mainCRTStartup>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Project_Settings/Startup_Code/startup.c:238 (discriminator 1)
    __libc_init_array();
    main();
#endif

    /*	should never get here */
    while (1);
    4284:	e7fe      	b.n	4284 <skip_sp+0x14>
    4286:	46c0      	nop			; (mov r8, r8)
    4288:	20003000 	.word	0x20003000

0000428c <ClrSumV>:
ClrSumV():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:133
**         number of last conversions.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void ClrSumV(void)
{
    428c:	b580      	push	{r7, lr}
    428e:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:134
  AD_Converter_OutV[0] = 0U;           /* Set variable for storing measured values to 0 */
    4290:	4b03      	ldr	r3, [pc, #12]	; (42a0 <ClrSumV+0x14>)
    4292:	2200      	movs	r2, #0
    4294:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:135
  AD_Converter_OutV[1] = 0U;           /* Set variable for storing measured values to 0 */
    4296:	4b02      	ldr	r3, [pc, #8]	; (42a0 <ClrSumV+0x14>)
    4298:	2200      	movs	r2, #0
    429a:	705a      	strb	r2, [r3, #1]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:136
}
    429c:	46bd      	mov	sp, r7
    429e:	bd80      	pop	{r7, pc}
    42a0:	1ffff364 	.word	0x1ffff364

000042a4 <AD_Converter_HWEnDi>:
AD_Converter_HWEnDi():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:150
**         Enable and Disable methods and several internal methods.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void AD_Converter_HWEnDi(void)
{
    42a4:	b580      	push	{r7, lr}
    42a6:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:151
  if (ModeFlg) {                       /* Start or stop measurement? */
    42a8:	4b1e      	ldr	r3, [pc, #120]	; (4324 <AD_Converter_HWEnDi+0x80>)
    42aa:	781b      	ldrb	r3, [r3, #0]
    42ac:	b2db      	uxtb	r3, r3
    42ae:	2b00      	cmp	r3, #0
    42b0:	d036      	beq.n	4320 <AD_Converter_HWEnDi+0x7c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:152
    if (ModeFlg != SINGLE) {
    42b2:	4b1c      	ldr	r3, [pc, #112]	; (4324 <AD_Converter_HWEnDi+0x80>)
    42b4:	781b      	ldrb	r3, [r3, #0]
    42b6:	b2db      	uxtb	r3, r3
    42b8:	2b03      	cmp	r3, #3
    42ba:	d00b      	beq.n	42d4 <AD_Converter_HWEnDi+0x30>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:153
      OutFlg = 0U;                     /* Output values aren't available */
    42bc:	4b1a      	ldr	r3, [pc, #104]	; (4328 <AD_Converter_HWEnDi+0x84>)
    42be:	2200      	movs	r2, #0
    42c0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:154
      SumChan = 0U;                    /* Set the counter of measured channels to 0 */
    42c2:	4b1a      	ldr	r3, [pc, #104]	; (432c <AD_Converter_HWEnDi+0x88>)
    42c4:	2200      	movs	r2, #0
    42c6:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:155
      ClrSumV();                       /* Clear measured values */
    42c8:	f7ff ffe0 	bl	428c <ClrSumV>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:156
      SampleGroup[0].ChannelIdx = 0U;
    42cc:	4b18      	ldr	r3, [pc, #96]	; (4330 <AD_Converter_HWEnDi+0x8c>)
    42ce:	2200      	movs	r2, #0
    42d0:	701a      	strb	r2, [r3, #0]
    42d2:	e018      	b.n	4306 <AD_Converter_HWEnDi+0x62>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:159
    }
    else {
      OutFlg &= (byte)(~(byte)Table[SumChan]); /* Output value isn't available */
    42d4:	4b15      	ldr	r3, [pc, #84]	; (432c <AD_Converter_HWEnDi+0x88>)
    42d6:	781b      	ldrb	r3, [r3, #0]
    42d8:	b2db      	uxtb	r3, r3
    42da:	4a16      	ldr	r2, [pc, #88]	; (4334 <AD_Converter_HWEnDi+0x90>)
    42dc:	5cd3      	ldrb	r3, [r2, r3]
    42de:	43db      	mvns	r3, r3
    42e0:	b2db      	uxtb	r3, r3
    42e2:	4a11      	ldr	r2, [pc, #68]	; (4328 <AD_Converter_HWEnDi+0x84>)
    42e4:	7812      	ldrb	r2, [r2, #0]
    42e6:	b2d2      	uxtb	r2, r2
    42e8:	4013      	ands	r3, r2
    42ea:	b2da      	uxtb	r2, r3
    42ec:	4b0e      	ldr	r3, [pc, #56]	; (4328 <AD_Converter_HWEnDi+0x84>)
    42ee:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:160
      AD_Converter_OutV[SumChan] = 0U; /* Set variable for storing measured values to 0 */
    42f0:	4b0e      	ldr	r3, [pc, #56]	; (432c <AD_Converter_HWEnDi+0x88>)
    42f2:	781b      	ldrb	r3, [r3, #0]
    42f4:	b2db      	uxtb	r3, r3
    42f6:	4a10      	ldr	r2, [pc, #64]	; (4338 <AD_Converter_HWEnDi+0x94>)
    42f8:	2100      	movs	r1, #0
    42fa:	54d1      	strb	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:161
      SampleGroup[0].ChannelIdx = SumChan;
    42fc:	4b0b      	ldr	r3, [pc, #44]	; (432c <AD_Converter_HWEnDi+0x88>)
    42fe:	781b      	ldrb	r3, [r3, #0]
    4300:	b2da      	uxtb	r2, r3
    4302:	4b0b      	ldr	r3, [pc, #44]	; (4330 <AD_Converter_HWEnDi+0x8c>)
    4304:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:163
    }
    (void)AdcLdd1_CreateSampleGroup(AdcLdd1_DeviceDataPtr, (LDD_ADC_TSample *)SampleGroup, 1U); /* Configure sample group */
    4306:	4b0d      	ldr	r3, [pc, #52]	; (433c <AD_Converter_HWEnDi+0x98>)
    4308:	681a      	ldr	r2, [r3, #0]
    430a:	4b09      	ldr	r3, [pc, #36]	; (4330 <AD_Converter_HWEnDi+0x8c>)
    430c:	1c10      	adds	r0, r2, #0
    430e:	1c19      	adds	r1, r3, #0
    4310:	2201      	movs	r2, #1
    4312:	f000 f997 	bl	4644 <AdcLdd1_CreateSampleGroup>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:164
    (void)AdcLdd1_StartSingleMeasurement(AdcLdd1_DeviceDataPtr);
    4316:	4b09      	ldr	r3, [pc, #36]	; (433c <AD_Converter_HWEnDi+0x98>)
    4318:	681b      	ldr	r3, [r3, #0]
    431a:	1c18      	adds	r0, r3, #0
    431c:	f000 f970 	bl	4600 <AdcLdd1_StartSingleMeasurement>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:166
  }
}
    4320:	46bd      	mov	sp, r7
    4322:	bd80      	pop	{r7, pc}
    4324:	1ffff085 	.word	0x1ffff085
    4328:	1ffff08c 	.word	0x1ffff08c
    432c:	1ffff084 	.word	0x1ffff084
    4330:	1ffff088 	.word	0x1ffff088
    4334:	000062b0 	.word	0x000062b0
    4338:	1ffff364 	.word	0x1ffff364
    433c:	1ffff360 	.word	0x1ffff360

00004340 <AD_Converter_MeasureChan>:
AD_Converter_MeasureChan():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:252
byte AD_Converter_MeasureChan(bool WaitForResult, byte Channel)
was optimised based on the current component setting. An appropriate macro has been defined 
in the AD1.h to maintain API compatibility.
*/
byte AD_Converter_MeasureChan(bool WaitForResult,byte Channel)
{
    4340:	b580      	push	{r7, lr}
    4342:	b082      	sub	sp, #8
    4344:	af00      	add	r7, sp, #0
    4346:	1c0a      	adds	r2, r1, #0
    4348:	1dfb      	adds	r3, r7, #7
    434a:	1c01      	adds	r1, r0, #0
    434c:	7019      	strb	r1, [r3, #0]
    434e:	1dbb      	adds	r3, r7, #6
    4350:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:253
  if (Channel >= 2U) {                 /* Is channel number greater than or equal to 2 */
    4352:	1dbb      	adds	r3, r7, #6
    4354:	781b      	ldrb	r3, [r3, #0]
    4356:	2b01      	cmp	r3, #1
    4358:	d901      	bls.n	435e <AD_Converter_MeasureChan+0x1e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:254
    return ERR_RANGE;                  /* If yes then error */
    435a:	2302      	movs	r3, #2
    435c:	e01a      	b.n	4394 <AD_Converter_MeasureChan+0x54>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:256
  }
  if (ModeFlg != STOP) {               /* Is the device in different mode than "stop"? */
    435e:	4b0f      	ldr	r3, [pc, #60]	; (439c <AD_Converter_MeasureChan+0x5c>)
    4360:	781b      	ldrb	r3, [r3, #0]
    4362:	b2db      	uxtb	r3, r3
    4364:	2b00      	cmp	r3, #0
    4366:	d001      	beq.n	436c <AD_Converter_MeasureChan+0x2c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:257
    return ERR_BUSY;                   /* If yes then error */
    4368:	2308      	movs	r3, #8
    436a:	e013      	b.n	4394 <AD_Converter_MeasureChan+0x54>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:259
  }
  ModeFlg = SINGLE;                    /* Set state of device to the measure mode */
    436c:	4b0b      	ldr	r3, [pc, #44]	; (439c <AD_Converter_MeasureChan+0x5c>)
    436e:	2203      	movs	r2, #3
    4370:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:260
  SumChan = Channel;                   /* Set required channel */
    4372:	4b0b      	ldr	r3, [pc, #44]	; (43a0 <AD_Converter_MeasureChan+0x60>)
    4374:	1dba      	adds	r2, r7, #6
    4376:	7812      	ldrb	r2, [r2, #0]
    4378:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:261
  AD_Converter_HWEnDi();               /* Enable the device */
    437a:	f7ff ff93 	bl	42a4 <AD_Converter_HWEnDi>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:262
  if (WaitForResult) {                 /* Is WaitForResult TRUE? */
    437e:	1dfb      	adds	r3, r7, #7
    4380:	781b      	ldrb	r3, [r3, #0]
    4382:	2b00      	cmp	r3, #0
    4384:	d005      	beq.n	4392 <AD_Converter_MeasureChan+0x52>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:263
    while (ModeFlg == SINGLE) {}       /* If yes then wait for end of measurement */
    4386:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:263 (discriminator 1)
    4388:	4b04      	ldr	r3, [pc, #16]	; (439c <AD_Converter_MeasureChan+0x5c>)
    438a:	781b      	ldrb	r3, [r3, #0]
    438c:	b2db      	uxtb	r3, r3
    438e:	2b03      	cmp	r3, #3
    4390:	d0fa      	beq.n	4388 <AD_Converter_MeasureChan+0x48>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:265
  }
  return ERR_OK;                       /* OK */
    4392:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:266
}
    4394:	1c18      	adds	r0, r3, #0
    4396:	46bd      	mov	sp, r7
    4398:	b002      	add	sp, #8
    439a:	bd80      	pop	{r7, pc}
    439c:	1ffff085 	.word	0x1ffff085
    43a0:	1ffff084 	.word	0x1ffff084

000043a4 <AD_Converter_GetChanValue>:
AD_Converter_GetChanValue():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:352
byte AD_Converter_GetChanValue(byte Channel, void* Value)
was optimised based on the current component setting. An appropriate macro has been defined 
in the AD1.h to maintain API compatibility.
*/
byte AD_Converter_GetChanValue(byte Channel, void* Value)
{
    43a4:	b580      	push	{r7, lr}
    43a6:	b082      	sub	sp, #8
    43a8:	af00      	add	r7, sp, #0
    43aa:	1c02      	adds	r2, r0, #0
    43ac:	6039      	str	r1, [r7, #0]
    43ae:	1dfb      	adds	r3, r7, #7
    43b0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:353
  if (Channel >= 2U) {                 /* Is channel number greater than or equal to 2 */
    43b2:	1dfb      	adds	r3, r7, #7
    43b4:	781b      	ldrb	r3, [r3, #0]
    43b6:	2b01      	cmp	r3, #1
    43b8:	d901      	bls.n	43be <AD_Converter_GetChanValue+0x1a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:354
    return ERR_RANGE;                  /* If yes then error */
    43ba:	2302      	movs	r3, #2
    43bc:	e014      	b.n	43e8 <AD_Converter_GetChanValue+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:356
  }
  if ((OutFlg & Table[Channel]) == 0U) { /* Is output flag set? */
    43be:	1dfb      	adds	r3, r7, #7
    43c0:	781b      	ldrb	r3, [r3, #0]
    43c2:	4a0b      	ldr	r2, [pc, #44]	; (43f0 <AD_Converter_GetChanValue+0x4c>)
    43c4:	5cd3      	ldrb	r3, [r2, r3]
    43c6:	4a0b      	ldr	r2, [pc, #44]	; (43f4 <AD_Converter_GetChanValue+0x50>)
    43c8:	7812      	ldrb	r2, [r2, #0]
    43ca:	b2d2      	uxtb	r2, r2
    43cc:	4013      	ands	r3, r2
    43ce:	b2db      	uxtb	r3, r3
    43d0:	2b00      	cmp	r3, #0
    43d2:	d101      	bne.n	43d8 <AD_Converter_GetChanValue+0x34>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:357
    return ERR_NOTAVAIL;               /* If no then error */
    43d4:	2309      	movs	r3, #9
    43d6:	e007      	b.n	43e8 <AD_Converter_GetChanValue+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:360
  }
  /* Copy value from temporary buffer */
  *(AdcLdd1_TResultData *)Value = AD_Converter_OutV[Channel];
    43d8:	1dfb      	adds	r3, r7, #7
    43da:	781b      	ldrb	r3, [r3, #0]
    43dc:	4a06      	ldr	r2, [pc, #24]	; (43f8 <AD_Converter_GetChanValue+0x54>)
    43de:	5cd3      	ldrb	r3, [r2, r3]
    43e0:	b2da      	uxtb	r2, r3
    43e2:	683b      	ldr	r3, [r7, #0]
    43e4:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:361
  return ERR_OK;
    43e6:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:362
}
    43e8:	1c18      	adds	r0, r3, #0
    43ea:	46bd      	mov	sp, r7
    43ec:	b002      	add	sp, #8
    43ee:	bd80      	pop	{r7, pc}
    43f0:	000062b0 	.word	0x000062b0
    43f4:	1ffff08c 	.word	0x1ffff08c
    43f8:	1ffff364 	.word	0x1ffff364

000043fc <AdcLdd1_OnMeasurementComplete>:
AdcLdd1_OnMeasurementComplete():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:420
**         event(s).
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void AdcLdd1_OnMeasurementComplete(LDD_TUserData *UserDataPtr)
{
    43fc:	b580      	push	{r7, lr}
    43fe:	b082      	sub	sp, #8
    4400:	af00      	add	r7, sp, #0
    4402:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:422
  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  if (ModeFlg == CALIBRATING) {        /* If the driver is in CALIBRATING mode */
    4404:	4b34      	ldr	r3, [pc, #208]	; (44d8 <AdcLdd1_OnMeasurementComplete+0xdc>)
    4406:	781b      	ldrb	r3, [r3, #0]
    4408:	b2db      	uxtb	r3, r3
    440a:	2b04      	cmp	r3, #4
    440c:	d108      	bne.n	4420 <AdcLdd1_OnMeasurementComplete+0x24>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:423
    (void)AdcLdd1_GetCalibrationResultStatus(AdcLdd1_DeviceDataPtr);
    440e:	4b33      	ldr	r3, [pc, #204]	; (44dc <AdcLdd1_OnMeasurementComplete+0xe0>)
    4410:	681b      	ldr	r3, [r3, #0]
    4412:	1c18      	adds	r0, r3, #0
    4414:	f000 f97c 	bl	4710 <AdcLdd1_GetCalibrationResultStatus>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:424
    ModeFlg = STOP;                    /* Set the device to the stop mode */
    4418:	4b2f      	ldr	r3, [pc, #188]	; (44d8 <AdcLdd1_OnMeasurementComplete+0xdc>)
    441a:	2200      	movs	r2, #0
    441c:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:425
    return;                            /* Return from interrupt */
    441e:	e058      	b.n	44d2 <AdcLdd1_OnMeasurementComplete+0xd6>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:427
  }
  if (ModeFlg != SINGLE) {
    4420:	4b2d      	ldr	r3, [pc, #180]	; (44d8 <AdcLdd1_OnMeasurementComplete+0xdc>)
    4422:	781b      	ldrb	r3, [r3, #0]
    4424:	b2db      	uxtb	r3, r3
    4426:	2b03      	cmp	r3, #3
    4428:	d036      	beq.n	4498 <AdcLdd1_OnMeasurementComplete+0x9c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:428
    AdcLdd1_GetMeasuredValues(AdcLdd1_DeviceDataPtr, (LDD_TData *)&AD_Converter_OutV[SumChan]);
    442a:	4b2c      	ldr	r3, [pc, #176]	; (44dc <AdcLdd1_OnMeasurementComplete+0xe0>)
    442c:	681a      	ldr	r2, [r3, #0]
    442e:	4b2c      	ldr	r3, [pc, #176]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    4430:	781b      	ldrb	r3, [r3, #0]
    4432:	b2db      	uxtb	r3, r3
    4434:	1c19      	adds	r1, r3, #0
    4436:	4b2b      	ldr	r3, [pc, #172]	; (44e4 <AdcLdd1_OnMeasurementComplete+0xe8>)
    4438:	18cb      	adds	r3, r1, r3
    443a:	1c10      	adds	r0, r2, #0
    443c:	1c19      	adds	r1, r3, #0
    443e:	f000 f937 	bl	46b0 <AdcLdd1_GetMeasuredValues>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:429
    SumChan++;                         /* Increase counter of measured channels*/
    4442:	4b27      	ldr	r3, [pc, #156]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    4444:	781b      	ldrb	r3, [r3, #0]
    4446:	b2db      	uxtb	r3, r3
    4448:	3301      	adds	r3, #1
    444a:	b2da      	uxtb	r2, r3
    444c:	4b24      	ldr	r3, [pc, #144]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    444e:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:430
    if (SumChan == 2U) {               /* Is number of measured channels equal to the number of channels used in the component? */
    4450:	4b23      	ldr	r3, [pc, #140]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    4452:	781b      	ldrb	r3, [r3, #0]
    4454:	b2db      	uxtb	r3, r3
    4456:	2b02      	cmp	r3, #2
    4458:	d10b      	bne.n	4472 <AdcLdd1_OnMeasurementComplete+0x76>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:431
      SumChan = 0U;                    /* If yes then set the counter of measured channels to 0 */
    445a:	4b21      	ldr	r3, [pc, #132]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    445c:	2200      	movs	r2, #0
    445e:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:432
      OutFlg = 0x03U;                  /* Measured values are available */
    4460:	4b21      	ldr	r3, [pc, #132]	; (44e8 <AdcLdd1_OnMeasurementComplete+0xec>)
    4462:	2203      	movs	r2, #3
    4464:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:433
      AD_Converter_OnEnd();            /* If yes then invoke user event */
    4466:	f7fe ffcb 	bl	3400 <AD_Converter_OnEnd>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:434
      ModeFlg = STOP;                  /* Set the device to the stop mode */
    446a:	4b1b      	ldr	r3, [pc, #108]	; (44d8 <AdcLdd1_OnMeasurementComplete+0xdc>)
    446c:	2200      	movs	r2, #0
    446e:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:435
      return;                          /* Return from interrupt */
    4470:	e02f      	b.n	44d2 <AdcLdd1_OnMeasurementComplete+0xd6>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:437
    }
    SampleGroup[0].ChannelIdx = SumChan; /* Start measurement of next channel */
    4472:	4b1b      	ldr	r3, [pc, #108]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    4474:	781b      	ldrb	r3, [r3, #0]
    4476:	b2da      	uxtb	r2, r3
    4478:	4b1c      	ldr	r3, [pc, #112]	; (44ec <AdcLdd1_OnMeasurementComplete+0xf0>)
    447a:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:438
    (void)AdcLdd1_CreateSampleGroup(AdcLdd1_DeviceDataPtr, (LDD_ADC_TSample *)SampleGroup, 1U); /* Configure sample group */
    447c:	4b17      	ldr	r3, [pc, #92]	; (44dc <AdcLdd1_OnMeasurementComplete+0xe0>)
    447e:	681a      	ldr	r2, [r3, #0]
    4480:	4b1a      	ldr	r3, [pc, #104]	; (44ec <AdcLdd1_OnMeasurementComplete+0xf0>)
    4482:	1c10      	adds	r0, r2, #0
    4484:	1c19      	adds	r1, r3, #0
    4486:	2201      	movs	r2, #1
    4488:	f000 f8dc 	bl	4644 <AdcLdd1_CreateSampleGroup>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:439
    (void)AdcLdd1_StartSingleMeasurement(AdcLdd1_DeviceDataPtr);
    448c:	4b13      	ldr	r3, [pc, #76]	; (44dc <AdcLdd1_OnMeasurementComplete+0xe0>)
    448e:	681b      	ldr	r3, [r3, #0]
    4490:	1c18      	adds	r0, r3, #0
    4492:	f000 f8b5 	bl	4600 <AdcLdd1_StartSingleMeasurement>
    4496:	e01c      	b.n	44d2 <AdcLdd1_OnMeasurementComplete+0xd6>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:442
  }
  else {
    AdcLdd1_GetMeasuredValues(AdcLdd1_DeviceDataPtr, (LDD_TData *)&AD_Converter_OutV[SumChan]);
    4498:	4b10      	ldr	r3, [pc, #64]	; (44dc <AdcLdd1_OnMeasurementComplete+0xe0>)
    449a:	681a      	ldr	r2, [r3, #0]
    449c:	4b10      	ldr	r3, [pc, #64]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    449e:	781b      	ldrb	r3, [r3, #0]
    44a0:	b2db      	uxtb	r3, r3
    44a2:	1c19      	adds	r1, r3, #0
    44a4:	4b0f      	ldr	r3, [pc, #60]	; (44e4 <AdcLdd1_OnMeasurementComplete+0xe8>)
    44a6:	18cb      	adds	r3, r1, r3
    44a8:	1c10      	adds	r0, r2, #0
    44aa:	1c19      	adds	r1, r3, #0
    44ac:	f000 f900 	bl	46b0 <AdcLdd1_GetMeasuredValues>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:443
    OutFlg |= Table[SumChan];          /* Value of measured channel is available */
    44b0:	4b0b      	ldr	r3, [pc, #44]	; (44e0 <AdcLdd1_OnMeasurementComplete+0xe4>)
    44b2:	781b      	ldrb	r3, [r3, #0]
    44b4:	b2db      	uxtb	r3, r3
    44b6:	4a0e      	ldr	r2, [pc, #56]	; (44f0 <AdcLdd1_OnMeasurementComplete+0xf4>)
    44b8:	5cd2      	ldrb	r2, [r2, r3]
    44ba:	4b0b      	ldr	r3, [pc, #44]	; (44e8 <AdcLdd1_OnMeasurementComplete+0xec>)
    44bc:	781b      	ldrb	r3, [r3, #0]
    44be:	b2db      	uxtb	r3, r3
    44c0:	4313      	orrs	r3, r2
    44c2:	b2da      	uxtb	r2, r3
    44c4:	4b08      	ldr	r3, [pc, #32]	; (44e8 <AdcLdd1_OnMeasurementComplete+0xec>)
    44c6:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:444
    AD_Converter_OnEnd();              /* If yes then invoke user event */
    44c8:	f7fe ff9a 	bl	3400 <AD_Converter_OnEnd>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:445
    ModeFlg = STOP;                    /* Set the device to the stop mode */
    44cc:	4b02      	ldr	r3, [pc, #8]	; (44d8 <AdcLdd1_OnMeasurementComplete+0xdc>)
    44ce:	2200      	movs	r2, #0
    44d0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:447
  }
}
    44d2:	46bd      	mov	sp, r7
    44d4:	b002      	add	sp, #8
    44d6:	bd80      	pop	{r7, pc}
    44d8:	1ffff085 	.word	0x1ffff085
    44dc:	1ffff360 	.word	0x1ffff360
    44e0:	1ffff084 	.word	0x1ffff084
    44e4:	1ffff364 	.word	0x1ffff364
    44e8:	1ffff08c 	.word	0x1ffff08c
    44ec:	1ffff088 	.word	0x1ffff088
    44f0:	000062b0 	.word	0x000062b0

000044f4 <AD_Converter_Init>:
AD_Converter_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:461
**         part of the application initialization code.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void AD_Converter_Init(void)
{
    44f4:	b580      	push	{r7, lr}
    44f6:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:462
  OutFlg = 0U;                         /* No measured value */
    44f8:	4b06      	ldr	r3, [pc, #24]	; (4514 <AD_Converter_Init+0x20>)
    44fa:	2200      	movs	r2, #0
    44fc:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:463
  ModeFlg = STOP;                      /* Device isn't running */
    44fe:	4b06      	ldr	r3, [pc, #24]	; (4518 <AD_Converter_Init+0x24>)
    4500:	2200      	movs	r2, #0
    4502:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:464
  AdcLdd1_DeviceDataPtr = AdcLdd1_Init(NULL); /* Calling init method of the inherited component */
    4504:	2000      	movs	r0, #0
    4506:	f000 f80b 	bl	4520 <AdcLdd1_Init>
    450a:	1c02      	adds	r2, r0, #0
    450c:	4b03      	ldr	r3, [pc, #12]	; (451c <AD_Converter_Init+0x28>)
    450e:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AD_Converter.c:465
}
    4510:	46bd      	mov	sp, r7
    4512:	bd80      	pop	{r7, pc}
    4514:	1ffff08c 	.word	0x1ffff08c
    4518:	1ffff085 	.word	0x1ffff085
    451c:	1ffff360 	.word	0x1ffff360

00004520 <AdcLdd1_Init>:
AdcLdd1_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:183
**     @return
**                         - Device data structure pointer.
*/
/* ===================================================================*/
LDD_TDeviceData* AdcLdd1_Init(LDD_TUserData *UserDataPtr)
{
    4520:	b580      	push	{r7, lr}
    4522:	b084      	sub	sp, #16
    4524:	af00      	add	r7, sp, #0
    4526:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:188
  /* Allocate LDD device structure */
  AdcLdd1_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4528:	4b2b      	ldr	r3, [pc, #172]	; (45d8 <AdcLdd1_Init+0xb8>)
    452a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:189
  DeviceDataPrv->UserData = UserDataPtr; /* Store the RTOS device structure */
    452c:	68fb      	ldr	r3, [r7, #12]
    452e:	687a      	ldr	r2, [r7, #4]
    4530:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:192
  /* Interrupt vector(s) allocation */
  /* {Default RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_ADC0__DEFAULT_RTOS_ISRPARAM = DeviceDataPrv;
    4532:	4b2a      	ldr	r3, [pc, #168]	; (45dc <AdcLdd1_Init+0xbc>)
    4534:	68fa      	ldr	r2, [r7, #12]
    4536:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:193
  DeviceDataPrv->SampleCount = 0U;     /* Initializing SampleCount for right access of some methods to SC1n registers before first conversion is done */
    4538:	68fb      	ldr	r3, [r7, #12]
    453a:	2200      	movs	r2, #0
    453c:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:194
  DeviceDataPrv->CompleteStatus = FALSE; /* Clear measurement complete status flag */
    453e:	68fb      	ldr	r3, [r7, #12]
    4540:	2200      	movs	r2, #0
    4542:	709a      	strb	r2, [r3, #2]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:196
  /* SIM_SCGC6: ADC0=1 */
  SIM_SCGC6 |= SIM_SCGC6_ADC0_MASK;
    4544:	4a26      	ldr	r2, [pc, #152]	; (45e0 <AdcLdd1_Init+0xc0>)
    4546:	4926      	ldr	r1, [pc, #152]	; (45e0 <AdcLdd1_Init+0xc0>)
    4548:	4b26      	ldr	r3, [pc, #152]	; (45e4 <AdcLdd1_Init+0xc4>)
    454a:	58cb      	ldr	r3, [r1, r3]
    454c:	2180      	movs	r1, #128	; 0x80
    454e:	0509      	lsls	r1, r1, #20
    4550:	4319      	orrs	r1, r3
    4552:	4b24      	ldr	r3, [pc, #144]	; (45e4 <AdcLdd1_Init+0xc4>)
    4554:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:199
  /* Interrupt vector(s) priority setting */
  /* NVIC_IPR3: PRI_15=0x80 */
  NVIC_IPR3 = (uint32_t)((NVIC_IPR3 & (uint32_t)~(uint32_t)(
    4556:	4a24      	ldr	r2, [pc, #144]	; (45e8 <AdcLdd1_Init+0xc8>)
    4558:	4923      	ldr	r1, [pc, #140]	; (45e8 <AdcLdd1_Init+0xc8>)
    455a:	23c3      	movs	r3, #195	; 0xc3
    455c:	009b      	lsls	r3, r3, #2
    455e:	58cb      	ldr	r3, [r1, r3]
    4560:	009b      	lsls	r3, r3, #2
    4562:	0899      	lsrs	r1, r3, #2
    4564:	23c3      	movs	r3, #195	; 0xc3
    4566:	009b      	lsls	r3, r3, #2
    4568:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:205
               NVIC_IP_PRI_15(0x7F)
              )) | (uint32_t)(
               NVIC_IP_PRI_15(0x80)
              ));
  /* NVIC_ISER: SETENA|=0x8000 */
  NVIC_ISER |= NVIC_ISER_SETENA(0x8000);
    456a:	4b1f      	ldr	r3, [pc, #124]	; (45e8 <AdcLdd1_Init+0xc8>)
    456c:	4a1e      	ldr	r2, [pc, #120]	; (45e8 <AdcLdd1_Init+0xc8>)
    456e:	6812      	ldr	r2, [r2, #0]
    4570:	2180      	movs	r1, #128	; 0x80
    4572:	0209      	lsls	r1, r1, #8
    4574:	430a      	orrs	r2, r1
    4576:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:207
  /* PORTD_PCR5: ISF=0,MUX=0 */
  PORTD_PCR5 &= (uint32_t)~(uint32_t)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
    4578:	4b1c      	ldr	r3, [pc, #112]	; (45ec <AdcLdd1_Init+0xcc>)
    457a:	4a1c      	ldr	r2, [pc, #112]	; (45ec <AdcLdd1_Init+0xcc>)
    457c:	6951      	ldr	r1, [r2, #20]
    457e:	4a1c      	ldr	r2, [pc, #112]	; (45f0 <AdcLdd1_Init+0xd0>)
    4580:	400a      	ands	r2, r1
    4582:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:209
  /* ADC0_CFG2: MUXSEL=1 */
  ADC0_CFG2 |= ADC_CFG2_MUXSEL_MASK;
    4584:	4b1b      	ldr	r3, [pc, #108]	; (45f4 <AdcLdd1_Init+0xd4>)
    4586:	4a1b      	ldr	r2, [pc, #108]	; (45f4 <AdcLdd1_Init+0xd4>)
    4588:	68d2      	ldr	r2, [r2, #12]
    458a:	2110      	movs	r1, #16
    458c:	430a      	orrs	r2, r1
    458e:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:211
  /* PORTE_PCR29: ISF=0,MUX=0 */
  PORTE_PCR29 &= (uint32_t)~(uint32_t)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
    4590:	4b19      	ldr	r3, [pc, #100]	; (45f8 <AdcLdd1_Init+0xd8>)
    4592:	4a19      	ldr	r2, [pc, #100]	; (45f8 <AdcLdd1_Init+0xd8>)
    4594:	6f51      	ldr	r1, [r2, #116]	; 0x74
    4596:	4a16      	ldr	r2, [pc, #88]	; (45f0 <AdcLdd1_Init+0xd0>)
    4598:	400a      	ands	r2, r1
    459a:	675a      	str	r2, [r3, #116]	; 0x74
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:213
  /* ADC0_CFG2: MUXSEL=1 */
  ADC0_CFG2 |= ADC_CFG2_MUXSEL_MASK;
    459c:	4b15      	ldr	r3, [pc, #84]	; (45f4 <AdcLdd1_Init+0xd4>)
    459e:	4a15      	ldr	r2, [pc, #84]	; (45f4 <AdcLdd1_Init+0xd4>)
    45a0:	68d2      	ldr	r2, [r2, #12]
    45a2:	2110      	movs	r1, #16
    45a4:	430a      	orrs	r2, r1
    45a6:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:215
  /* ADC0_CFG1: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,ADLPC=0,ADIV=3,ADLSMP=0,MODE=0,ADICLK=1 */
  ADC0_CFG1 = ADC_CFG1_ADIV(0x03) |
    45a8:	4b12      	ldr	r3, [pc, #72]	; (45f4 <AdcLdd1_Init+0xd4>)
    45aa:	2261      	movs	r2, #97	; 0x61
    45ac:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:220
              ADC_CFG1_MODE(0x00) |
              ADC_CFG1_ADICLK(0x01);

  /* ADC0_CFG2: ADACKEN=0,ADHSC=0,ADLSTS=0 */
  ADC0_CFG2 &= (uint32_t)~(uint32_t)(
    45ae:	4b11      	ldr	r3, [pc, #68]	; (45f4 <AdcLdd1_Init+0xd4>)
    45b0:	4a10      	ldr	r2, [pc, #64]	; (45f4 <AdcLdd1_Init+0xd4>)
    45b2:	68d2      	ldr	r2, [r2, #12]
    45b4:	210f      	movs	r1, #15
    45b6:	438a      	bics	r2, r1
    45b8:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:226
                ADC_CFG2_ADACKEN_MASK |
                ADC_CFG2_ADHSC_MASK |
                ADC_CFG2_ADLSTS(0x03)
               );
  /* ADC0_SC2: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,ADACT=0,ADTRG=0,ACFE=0,ACFGT=0,ACREN=0,DMAEN=0,REFSEL=0 */
  ADC0_SC2 = ADC_SC2_REFSEL(0x00);
    45ba:	4b0e      	ldr	r3, [pc, #56]	; (45f4 <AdcLdd1_Init+0xd4>)
    45bc:	2200      	movs	r2, #0
    45be:	621a      	str	r2, [r3, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:228
  /* ADC0_SC3: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CAL=0,CALF=1,??=0,??=0,ADCO=0,AVGE=0,AVGS=0 */
  ADC0_SC3 = (ADC_SC3_CALF_MASK | ADC_SC3_AVGS(0x00));
    45c0:	4b0c      	ldr	r3, [pc, #48]	; (45f4 <AdcLdd1_Init+0xd4>)
    45c2:	2240      	movs	r2, #64	; 0x40
    45c4:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:230
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_AdcLdd1_ID,DeviceDataPrv);
    45c6:	4b0d      	ldr	r3, [pc, #52]	; (45fc <AdcLdd1_Init+0xdc>)
    45c8:	68fa      	ldr	r2, [r7, #12]
    45ca:	611a      	str	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:231
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the data data structure */
    45cc:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:232
}
    45ce:	1c18      	adds	r0, r3, #0
    45d0:	46bd      	mov	sp, r7
    45d2:	b004      	add	sp, #16
    45d4:	bd80      	pop	{r7, pc}
    45d6:	46c0      	nop			; (mov r8, r8)
    45d8:	1ffff090 	.word	0x1ffff090
    45dc:	1ffff098 	.word	0x1ffff098
    45e0:	40047000 	.word	0x40047000
    45e4:	0000103c 	.word	0x0000103c
    45e8:	e000e100 	.word	0xe000e100
    45ec:	4004c000 	.word	0x4004c000
    45f0:	fefff8ff 	.word	0xfefff8ff
    45f4:	4003b000 	.word	0x4003b000
    45f8:	4004d000 	.word	0x4004d000
    45fc:	1ffff0d8 	.word	0x1ffff0d8

00004600 <AdcLdd1_StartSingleMeasurement>:
AdcLdd1_StartSingleMeasurement():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:273
**                           ERR_DISABLED - Component is disabled
**                           ERR_BUSY - A measurement is in progress 
*/
/* ===================================================================*/
LDD_TError AdcLdd1_StartSingleMeasurement(LDD_TDeviceData *DeviceDataPtr)
{
    4600:	b580      	push	{r7, lr}
    4602:	b082      	sub	sp, #8
    4604:	af00      	add	r7, sp, #0
    4606:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:275
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  if (ADC_PDD_GetConversionActiveFlag(ADC0_BASE_PTR) != 0U) { /* Last measurement still pending? */
    4608:	4b0d      	ldr	r3, [pc, #52]	; (4640 <AdcLdd1_StartSingleMeasurement+0x40>)
    460a:	6a1a      	ldr	r2, [r3, #32]
    460c:	2380      	movs	r3, #128	; 0x80
    460e:	4013      	ands	r3, r2
    4610:	d001      	beq.n	4616 <AdcLdd1_StartSingleMeasurement+0x16>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:276
    return ERR_BUSY;                   /* Yes, return ERR_BUSY */
    4612:	2308      	movs	r3, #8
    4614:	e010      	b.n	4638 <AdcLdd1_StartSingleMeasurement+0x38>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:278
  }
  ADC_PDD_SetContinuousMode(ADC0_BASE_PTR, ADC_PDD_ONE_CONVERSION); /* Set one conversion mode */
    4616:	4b0a      	ldr	r3, [pc, #40]	; (4640 <AdcLdd1_StartSingleMeasurement+0x40>)
    4618:	4a09      	ldr	r2, [pc, #36]	; (4640 <AdcLdd1_StartSingleMeasurement+0x40>)
    461a:	6a52      	ldr	r2, [r2, #36]	; 0x24
    461c:	2148      	movs	r1, #72	; 0x48
    461e:	438a      	bics	r2, r1
    4620:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:279
  ADC_PDD_SetConversionTriggerType(ADC0_BASE_PTR, ADC_PDD_SW_TRIGGER); /* Select SW triggering */
    4622:	4b07      	ldr	r3, [pc, #28]	; (4640 <AdcLdd1_StartSingleMeasurement+0x40>)
    4624:	4a06      	ldr	r2, [pc, #24]	; (4640 <AdcLdd1_StartSingleMeasurement+0x40>)
    4626:	6a12      	ldr	r2, [r2, #32]
    4628:	2140      	movs	r1, #64	; 0x40
    462a:	438a      	bics	r2, r1
    462c:	621a      	str	r2, [r3, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:280
  ADC_PDD_WriteStatusControl1Reg(ADC0_BASE_PTR, 0U, ((AdcLdd1_TDeviceDataPtr)DeviceDataPtr)->FirstSample); /* Set sample 0 and start conversion */
    462e:	4b04      	ldr	r3, [pc, #16]	; (4640 <AdcLdd1_StartSingleMeasurement+0x40>)
    4630:	687a      	ldr	r2, [r7, #4]
    4632:	7852      	ldrb	r2, [r2, #1]
    4634:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:281
  return ERR_OK;                       /* OK */
    4636:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:282
}
    4638:	1c18      	adds	r0, r3, #0
    463a:	46bd      	mov	sp, r7
    463c:	b002      	add	sp, #8
    463e:	bd80      	pop	{r7, pc}
    4640:	4003b000 	.word	0x4003b000

00004644 <AdcLdd1_CreateSampleGroup>:
AdcLdd1_CreateSampleGroup():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:356
**                           variable value is out of range
**                           ERR_BUSY - Measurement is in progress 
*/
/* ===================================================================*/
LDD_TError AdcLdd1_CreateSampleGroup(LDD_TDeviceData *DeviceDataPtr, LDD_ADC_TSample *SampleGroupPtr, uint8_t SampleCount)
{
    4644:	b580      	push	{r7, lr}
    4646:	b086      	sub	sp, #24
    4648:	af00      	add	r7, sp, #0
    464a:	60f8      	str	r0, [r7, #12]
    464c:	60b9      	str	r1, [r7, #8]
    464e:	1dfb      	adds	r3, r7, #7
    4650:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:357
  AdcLdd1_TDeviceDataPtr DeviceDataPrv = (AdcLdd1_TDeviceDataPtr)DeviceDataPtr;
    4652:	68fb      	ldr	r3, [r7, #12]
    4654:	617b      	str	r3, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:361

  /* Sample count test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if ((SampleCount > AdcLdd1_MAX_HW_SAMPLE_COUNT) || (SampleCount == 0U)) { /* Is number of sample greater then supported by the HW? */
    4656:	1dfb      	adds	r3, r7, #7
    4658:	781b      	ldrb	r3, [r3, #0]
    465a:	2b01      	cmp	r3, #1
    465c:	d803      	bhi.n	4666 <AdcLdd1_CreateSampleGroup+0x22>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:361 (discriminator 1)
    465e:	1dfb      	adds	r3, r7, #7
    4660:	781b      	ldrb	r3, [r3, #0]
    4662:	2b00      	cmp	r3, #0
    4664:	d101      	bne.n	466a <AdcLdd1_CreateSampleGroup+0x26>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:362
    return ERR_PARAM_SAMPLE_COUNT;     /* Yes, return ERR_PARAM_SAMPLE_COUNT */
    4666:	2396      	movs	r3, #150	; 0x96
    4668:	e01a      	b.n	46a0 <AdcLdd1_CreateSampleGroup+0x5c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:364
  }
  if (ADC_PDD_GetConversionActiveFlag(ADC0_BASE_PTR) != 0U) { /* Last measurement still pending? */
    466a:	4b0f      	ldr	r3, [pc, #60]	; (46a8 <AdcLdd1_CreateSampleGroup+0x64>)
    466c:	6a1a      	ldr	r2, [r3, #32]
    466e:	2380      	movs	r3, #128	; 0x80
    4670:	4013      	ands	r3, r2
    4672:	d001      	beq.n	4678 <AdcLdd1_CreateSampleGroup+0x34>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:365
    return ERR_BUSY;                   /* Yes, return ERR_BUSY */
    4674:	2308      	movs	r3, #8
    4676:	e013      	b.n	46a0 <AdcLdd1_CreateSampleGroup+0x5c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:367
  }
  DeviceDataPrv->SampleCount = SampleCount; /* Remember sample count */
    4678:	697b      	ldr	r3, [r7, #20]
    467a:	1dfa      	adds	r2, r7, #7
    467c:	7812      	ldrb	r2, [r2, #0]
    467e:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:370
  /* Channel index test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if (SampleGroupPtr[0].ChannelIdx >= AdcLdd1_CHANNEL_COUNT) { /* Is channel index out of range? */
    4680:	68bb      	ldr	r3, [r7, #8]
    4682:	781b      	ldrb	r3, [r3, #0]
    4684:	2b01      	cmp	r3, #1
    4686:	d901      	bls.n	468c <AdcLdd1_CreateSampleGroup+0x48>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:371
    return ERR_PARAM_INDEX;            /* Yes, return ERR_PARAM_INDEX */
    4688:	2382      	movs	r3, #130	; 0x82
    468a:	e009      	b.n	46a0 <AdcLdd1_CreateSampleGroup+0x5c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:373
  }
  DeviceDataPrv->FirstSample = (ChannelToPin[SampleGroupPtr[0].ChannelIdx]) | (uint8_t)(LDD_ADC_ON_MEASUREMENT_COMPLETE); /* Remember first sample */
    468c:	68bb      	ldr	r3, [r7, #8]
    468e:	781b      	ldrb	r3, [r3, #0]
    4690:	4a06      	ldr	r2, [pc, #24]	; (46ac <AdcLdd1_CreateSampleGroup+0x68>)
    4692:	5cd3      	ldrb	r3, [r2, r3]
    4694:	2240      	movs	r2, #64	; 0x40
    4696:	4313      	orrs	r3, r2
    4698:	b2da      	uxtb	r2, r3
    469a:	697b      	ldr	r3, [r7, #20]
    469c:	705a      	strb	r2, [r3, #1]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:374
  return ERR_OK;                       /* OK */
    469e:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:375
}
    46a0:	1c18      	adds	r0, r3, #0
    46a2:	46bd      	mov	sp, r7
    46a4:	b006      	add	sp, #24
    46a6:	bd80      	pop	{r7, pc}
    46a8:	4003b000 	.word	0x4003b000
    46ac:	000062b4 	.word	0x000062b4

000046b0 <AdcLdd1_GetMeasuredValues>:
AdcLdd1_GetMeasuredValues():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:410
**                           active clock configuration
**                           ERR_DISABLED - Component is disabled
*/
/* ===================================================================*/
LDD_TError AdcLdd1_GetMeasuredValues(LDD_TDeviceData *DeviceDataPtr, LDD_TData *BufferPtr)
{
    46b0:	b580      	push	{r7, lr}
    46b2:	b084      	sub	sp, #16
    46b4:	af00      	add	r7, sp, #0
    46b6:	6078      	str	r0, [r7, #4]
    46b8:	6039      	str	r1, [r7, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:412
  uint8_t Sample;
  AdcLdd1_TResultData *pBuffer = (AdcLdd1_TResultData *)BufferPtr;
    46ba:	683b      	ldr	r3, [r7, #0]
    46bc:	60bb      	str	r3, [r7, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:416

  /* Copy values from result registers defined in the active sample
     group to the user supplied buffer */
  for (Sample = 0U; Sample < ((AdcLdd1_TDeviceDataPtr)DeviceDataPtr)->SampleCount; Sample++) {
    46be:	1c3b      	adds	r3, r7, #0
    46c0:	330f      	adds	r3, #15
    46c2:	2200      	movs	r2, #0
    46c4:	701a      	strb	r2, [r3, #0]
    46c6:	e014      	b.n	46f2 <AdcLdd1_GetMeasuredValues+0x42>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:417 (discriminator 2)
    pBuffer[Sample] =(uint8_t)(ADC_PDD_GetResultValueRaw(ADC0_BASE_PTR, Sample));
    46c8:	1c3b      	adds	r3, r7, #0
    46ca:	330f      	adds	r3, #15
    46cc:	781b      	ldrb	r3, [r3, #0]
    46ce:	68ba      	ldr	r2, [r7, #8]
    46d0:	18d3      	adds	r3, r2, r3
    46d2:	4a0e      	ldr	r2, [pc, #56]	; (470c <AdcLdd1_GetMeasuredValues+0x5c>)
    46d4:	1c39      	adds	r1, r7, #0
    46d6:	310f      	adds	r1, #15
    46d8:	7809      	ldrb	r1, [r1, #0]
    46da:	3104      	adds	r1, #4
    46dc:	0089      	lsls	r1, r1, #2
    46de:	588a      	ldr	r2, [r1, r2]
    46e0:	b2d2      	uxtb	r2, r2
    46e2:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:416 (discriminator 2)
  uint8_t Sample;
  AdcLdd1_TResultData *pBuffer = (AdcLdd1_TResultData *)BufferPtr;

  /* Copy values from result registers defined in the active sample
     group to the user supplied buffer */
  for (Sample = 0U; Sample < ((AdcLdd1_TDeviceDataPtr)DeviceDataPtr)->SampleCount; Sample++) {
    46e4:	1c3b      	adds	r3, r7, #0
    46e6:	330f      	adds	r3, #15
    46e8:	781a      	ldrb	r2, [r3, #0]
    46ea:	1c3b      	adds	r3, r7, #0
    46ec:	330f      	adds	r3, #15
    46ee:	3201      	adds	r2, #1
    46f0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:416 (discriminator 1)
    46f2:	687b      	ldr	r3, [r7, #4]
    46f4:	781b      	ldrb	r3, [r3, #0]
    46f6:	1c3a      	adds	r2, r7, #0
    46f8:	320f      	adds	r2, #15
    46fa:	7812      	ldrb	r2, [r2, #0]
    46fc:	429a      	cmp	r2, r3
    46fe:	d3e3      	bcc.n	46c8 <AdcLdd1_GetMeasuredValues+0x18>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:419
    pBuffer[Sample] =(uint8_t)(ADC_PDD_GetResultValueRaw(ADC0_BASE_PTR, Sample));
  }
  return ERR_OK;                       /* OK */
    4700:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:420
}
    4702:	1c18      	adds	r0, r3, #0
    4704:	46bd      	mov	sp, r7
    4706:	b004      	add	sp, #16
    4708:	bd80      	pop	{r7, pc}
    470a:	46c0      	nop			; (mov r8, r8)
    470c:	4003b000 	.word	0x4003b000

00004710 <AdcLdd1_GetCalibrationResultStatus>:
AdcLdd1_GetCalibrationResultStatus():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:508
**                           ERR_FAILED - Last calibration hasn't been
**                           finished correctly
*/
/* ===================================================================*/
LDD_TError AdcLdd1_GetCalibrationResultStatus(LDD_TDeviceData *DeviceDataPtr)
{
    4710:	b580      	push	{r7, lr}
    4712:	b084      	sub	sp, #16
    4714:	af00      	add	r7, sp, #0
    4716:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:512
  uint32_t GainValue;

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  if (ADC_PDD_GetCalibrationFailedStatusFlag(ADC0_BASE_PTR)) {
    4718:	4b2a      	ldr	r3, [pc, #168]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    471a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    471c:	2340      	movs	r3, #64	; 0x40
    471e:	4013      	ands	r3, r2
    4720:	d001      	beq.n	4726 <AdcLdd1_GetCalibrationResultStatus+0x16>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:513
    return ERR_FAILED;
    4722:	231b      	movs	r3, #27
    4724:	e04a      	b.n	47bc <AdcLdd1_GetCalibrationResultStatus+0xac>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:517
  }
  /* If calibration is successfully passed place calibrated value into gain registers */
  /* Cumulated gradually because of undefined behavior: the order of volatile accesses is undefined in this statement */
  GainValue = ADC_PDD_GetPlus0CalibrationValue(ADC0_BASE_PTR); /* Find plus gain value */
    4726:	4b27      	ldr	r3, [pc, #156]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    472a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:518
  GainValue += ADC_PDD_GetPlus1CalibrationValue(ADC0_BASE_PTR);
    472c:	4b25      	ldr	r3, [pc, #148]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    472e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    4730:	68fa      	ldr	r2, [r7, #12]
    4732:	18d3      	adds	r3, r2, r3
    4734:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:519
  GainValue += ADC_PDD_GetPlus2CalibrationValue(ADC0_BASE_PTR);
    4736:	4b23      	ldr	r3, [pc, #140]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    473a:	68fa      	ldr	r2, [r7, #12]
    473c:	18d3      	adds	r3, r2, r3
    473e:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:520
  GainValue += ADC_PDD_GetPlus3CalibrationValue(ADC0_BASE_PTR);
    4740:	4b20      	ldr	r3, [pc, #128]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    4744:	68fa      	ldr	r2, [r7, #12]
    4746:	18d3      	adds	r3, r2, r3
    4748:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:521
  GainValue += ADC_PDD_GetPlus4CalibrationValue(ADC0_BASE_PTR);
    474a:	4b1e      	ldr	r3, [pc, #120]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    474c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    474e:	68fa      	ldr	r2, [r7, #12]
    4750:	18d3      	adds	r3, r2, r3
    4752:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:522
  GainValue += ADC_PDD_GetPlusSCalibrationValue(ADC0_BASE_PTR);
    4754:	4b1b      	ldr	r3, [pc, #108]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    4758:	68fa      	ldr	r2, [r7, #12]
    475a:	18d3      	adds	r3, r2, r3
    475c:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:523
  GainValue = (GainValue >> 1U) | 0x8000U;
    475e:	68fb      	ldr	r3, [r7, #12]
    4760:	085b      	lsrs	r3, r3, #1
    4762:	2280      	movs	r2, #128	; 0x80
    4764:	0212      	lsls	r2, r2, #8
    4766:	4313      	orrs	r3, r2
    4768:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:524
  ADC_PDD_SetPlusGainValue(ADC0_BASE_PTR,GainValue); /* Set plus gain value */
    476a:	4b16      	ldr	r3, [pc, #88]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    476c:	68fa      	ldr	r2, [r7, #12]
    476e:	62da      	str	r2, [r3, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:525
  GainValue = ADC_PDD_GetMinus0CalibrationValue(ADC0_BASE_PTR); /* Find minus gain value */
    4770:	4b14      	ldr	r3, [pc, #80]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4772:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    4774:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:526
  GainValue += ADC_PDD_GetMinus1CalibrationValue(ADC0_BASE_PTR);
    4776:	4b13      	ldr	r3, [pc, #76]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4778:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    477a:	68fa      	ldr	r2, [r7, #12]
    477c:	18d3      	adds	r3, r2, r3
    477e:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:527
  GainValue += ADC_PDD_GetMinus2CalibrationValue(ADC0_BASE_PTR);
    4780:	4b10      	ldr	r3, [pc, #64]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4782:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4784:	68fa      	ldr	r2, [r7, #12]
    4786:	18d3      	adds	r3, r2, r3
    4788:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:528
  GainValue += ADC_PDD_GetMinus3CalibrationValue(ADC0_BASE_PTR);
    478a:	4b0e      	ldr	r3, [pc, #56]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    478c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    478e:	68fa      	ldr	r2, [r7, #12]
    4790:	18d3      	adds	r3, r2, r3
    4792:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:529
  GainValue += ADC_PDD_GetMinus4CalibrationValue(ADC0_BASE_PTR);
    4794:	4b0b      	ldr	r3, [pc, #44]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    4796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    4798:	68fa      	ldr	r2, [r7, #12]
    479a:	18d3      	adds	r3, r2, r3
    479c:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:530
  GainValue += ADC_PDD_GetMinusSCalibrationValue(ADC0_BASE_PTR);
    479e:	4b09      	ldr	r3, [pc, #36]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    47a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    47a2:	68fa      	ldr	r2, [r7, #12]
    47a4:	18d3      	adds	r3, r2, r3
    47a6:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:531
  GainValue =  (GainValue >> 1U) | 0x8000U;
    47a8:	68fb      	ldr	r3, [r7, #12]
    47aa:	085b      	lsrs	r3, r3, #1
    47ac:	2280      	movs	r2, #128	; 0x80
    47ae:	0212      	lsls	r2, r2, #8
    47b0:	4313      	orrs	r3, r2
    47b2:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:532
  ADC_PDD_SetMinusGainValue(ADC0_BASE_PTR,GainValue); /* Set minus gain value */
    47b4:	4b03      	ldr	r3, [pc, #12]	; (47c4 <AdcLdd1_GetCalibrationResultStatus+0xb4>)
    47b6:	68fa      	ldr	r2, [r7, #12]
    47b8:	631a      	str	r2, [r3, #48]	; 0x30
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:533
  return ERR_OK;
    47ba:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:534
}
    47bc:	1c18      	adds	r0, r3, #0
    47be:	46bd      	mov	sp, r7
    47c0:	b004      	add	sp, #16
    47c2:	bd80      	pop	{r7, pc}
    47c4:	4003b000 	.word	0x4003b000

000047c8 <AdcLdd1_MeasurementCompleteInterrupt>:
AdcLdd1_MeasurementCompleteInterrupt():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:546
**         Measurement complete interrupt handler
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(AdcLdd1_MeasurementCompleteInterrupt)
{
    47c8:	b580      	push	{r7, lr}
    47ca:	b082      	sub	sp, #8
    47cc:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:548
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  AdcLdd1_TDeviceDataPtr DeviceDataPrv = INT_ADC0__DEFAULT_RTOS_ISRPARAM;
    47ce:	4b08      	ldr	r3, [pc, #32]	; (47f0 <AdcLdd1_MeasurementCompleteInterrupt+0x28>)
    47d0:	681b      	ldr	r3, [r3, #0]
    47d2:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:549
  DeviceDataPrv->CompleteStatus = TRUE; /* Set measurement complete status flag */
    47d4:	687b      	ldr	r3, [r7, #4]
    47d6:	2201      	movs	r2, #1
    47d8:	709a      	strb	r2, [r3, #2]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:550
  AdcLdd1_OnMeasurementComplete(DeviceDataPrv->UserData);
    47da:	687b      	ldr	r3, [r7, #4]
    47dc:	685b      	ldr	r3, [r3, #4]
    47de:	1c18      	adds	r0, r3, #0
    47e0:	f7ff fe0c 	bl	43fc <AdcLdd1_OnMeasurementComplete>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:551
  (void)ADC_PDD_GetResultValueRaw(ADC0_BASE_PTR, 0U); /* Clear conversion complete flag */
    47e4:	4b03      	ldr	r3, [pc, #12]	; (47f4 <AdcLdd1_MeasurementCompleteInterrupt+0x2c>)
    47e6:	691b      	ldr	r3, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/AdcLdd1.c:552
}
    47e8:	46bd      	mov	sp, r7
    47ea:	b002      	add	sp, #8
    47ec:	bd80      	pop	{r7, pc}
    47ee:	46c0      	nop			; (mov r8, r8)
    47f0:	1ffff098 	.word	0x1ffff098
    47f4:	4003b000 	.word	0x4003b000

000047f8 <BitIoLdd1_Init>:
BitIoLdd1_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:123
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd1_Init(LDD_TUserData *UserDataPtr)
{
    47f8:	b580      	push	{r7, lr}
    47fa:	b084      	sub	sp, #16
    47fc:	af00      	add	r7, sp, #0
    47fe:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:128
  /* Allocate device structure */
  BitIoLdd1_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4800:	4b10      	ldr	r3, [pc, #64]	; (4844 <BitIoLdd1_Init+0x4c>)
    4802:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:129
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4804:	68fb      	ldr	r3, [r7, #12]
    4806:	687a      	ldr	r2, [r7, #4]
    4808:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:132
  /* Configure pin as output */
  /* GPIOD_PDDR: PDD|=0x80 */
  GPIOD_PDDR |= GPIO_PDDR_PDD(0x80);
    480a:	4b0f      	ldr	r3, [pc, #60]	; (4848 <BitIoLdd1_Init+0x50>)
    480c:	4a0e      	ldr	r2, [pc, #56]	; (4848 <BitIoLdd1_Init+0x50>)
    480e:	6952      	ldr	r2, [r2, #20]
    4810:	2180      	movs	r1, #128	; 0x80
    4812:	430a      	orrs	r2, r1
    4814:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:135
  /* Set initialization value */
  /* GPIOD_PDOR: PDO&=~0x80 */
  GPIOD_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x80));
    4816:	4b0c      	ldr	r3, [pc, #48]	; (4848 <BitIoLdd1_Init+0x50>)
    4818:	4a0b      	ldr	r2, [pc, #44]	; (4848 <BitIoLdd1_Init+0x50>)
    481a:	6812      	ldr	r2, [r2, #0]
    481c:	2180      	movs	r1, #128	; 0x80
    481e:	438a      	bics	r2, r1
    4820:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:138
  /* Initialization of Port Control register */
  /* PORTD_PCR7: ISF=0,MUX=1 */
  PORTD_PCR7 = (uint32_t)((PORTD_PCR7 & (uint32_t)~(uint32_t)(
    4822:	4b0a      	ldr	r3, [pc, #40]	; (484c <BitIoLdd1_Init+0x54>)
    4824:	4a09      	ldr	r2, [pc, #36]	; (484c <BitIoLdd1_Init+0x54>)
    4826:	69d1      	ldr	r1, [r2, #28]
    4828:	4a09      	ldr	r2, [pc, #36]	; (4850 <BitIoLdd1_Init+0x58>)
    482a:	400a      	ands	r2, r1
    482c:	2180      	movs	r1, #128	; 0x80
    482e:	0049      	lsls	r1, r1, #1
    4830:	430a      	orrs	r2, r1
    4832:	61da      	str	r2, [r3, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:145
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd1_ID,DeviceDataPrv);
    4834:	4b07      	ldr	r3, [pc, #28]	; (4854 <BitIoLdd1_Init+0x5c>)
    4836:	68fa      	ldr	r2, [r7, #12]
    4838:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:146
  return ((LDD_TDeviceData *)DeviceDataPrv);
    483a:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:147
}
    483c:	1c18      	adds	r0, r3, #0
    483e:	46bd      	mov	sp, r7
    4840:	b004      	add	sp, #16
    4842:	bd80      	pop	{r7, pc}
    4844:	1ffff09c 	.word	0x1ffff09c
    4848:	400ff0c0 	.word	0x400ff0c0
    484c:	4004c000 	.word	0x4004c000
    4850:	fefff8ff 	.word	0xfefff8ff
    4854:	1ffff0d8 	.word	0x1ffff0d8

00004858 <BitIoLdd1_GetVal>:
BitIoLdd1_GetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:169
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd1_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4858:	b580      	push	{r7, lr}
    485a:	b084      	sub	sp, #16
    485c:	af00      	add	r7, sp, #0
    485e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:173
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  PortData = GPIO_PDD_GetPortDataOutput(BitIoLdd1_MODULE_BASE_ADDRESS) & BitIoLdd1_PORT_MASK;
    4860:	4b06      	ldr	r3, [pc, #24]	; (487c <BitIoLdd1_GetVal+0x24>)
    4862:	681a      	ldr	r2, [r3, #0]
    4864:	2380      	movs	r3, #128	; 0x80
    4866:	4013      	ands	r3, r2
    4868:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:174
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    486a:	68fb      	ldr	r3, [r7, #12]
    486c:	1e5a      	subs	r2, r3, #1
    486e:	4193      	sbcs	r3, r2
    4870:	b2db      	uxtb	r3, r3
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:175
}
    4872:	1c18      	adds	r0, r3, #0
    4874:	46bd      	mov	sp, r7
    4876:	b004      	add	sp, #16
    4878:	bd80      	pop	{r7, pc}
    487a:	46c0      	nop			; (mov r8, r8)
    487c:	f80ff0c0 	.word	0xf80ff0c0

00004880 <BitIoLdd1_ClrVal>:
BitIoLdd1_ClrVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:226
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd1_ClrVal(LDD_TDeviceData *DeviceDataPtr)
{
    4880:	b580      	push	{r7, lr}
    4882:	b082      	sub	sp, #8
    4884:	af00      	add	r7, sp, #0
    4886:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:228
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_ClearPortDataOutputMask(BitIoLdd1_MODULE_BASE_ADDRESS, BitIoLdd1_PORT_MASK);
    4888:	4b02      	ldr	r3, [pc, #8]	; (4894 <BitIoLdd1_ClrVal+0x14>)
    488a:	2280      	movs	r2, #128	; 0x80
    488c:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:229
}
    488e:	46bd      	mov	sp, r7
    4890:	b002      	add	sp, #8
    4892:	bd80      	pop	{r7, pc}
    4894:	f80ff0c0 	.word	0xf80ff0c0

00004898 <BitIoLdd1_SetVal>:
BitIoLdd1_SetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:246
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd1_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4898:	b580      	push	{r7, lr}
    489a:	b082      	sub	sp, #8
    489c:	af00      	add	r7, sp, #0
    489e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:248
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd1_MODULE_BASE_ADDRESS, BitIoLdd1_PORT_MASK);
    48a0:	4b02      	ldr	r3, [pc, #8]	; (48ac <BitIoLdd1_SetVal+0x14>)
    48a2:	2280      	movs	r2, #128	; 0x80
    48a4:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd1.c:249
}
    48a6:	46bd      	mov	sp, r7
    48a8:	b002      	add	sp, #8
    48aa:	bd80      	pop	{r7, pc}
    48ac:	f80ff0c0 	.word	0xf80ff0c0

000048b0 <BitIoLdd10_Init>:
BitIoLdd10_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:122
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd10_Init(LDD_TUserData *UserDataPtr)
{
    48b0:	b580      	push	{r7, lr}
    48b2:	b084      	sub	sp, #16
    48b4:	af00      	add	r7, sp, #0
    48b6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:127
  /* Allocate device structure */
  BitIoLdd10_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    48b8:	4b10      	ldr	r3, [pc, #64]	; (48fc <BitIoLdd10_Init+0x4c>)
    48ba:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:128
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    48bc:	68fb      	ldr	r3, [r7, #12]
    48be:	687a      	ldr	r2, [r7, #4]
    48c0:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:131
  /* Configure pin as output */
  /* GPIOE_PDDR: PDD|=1 */
  GPIOE_PDDR |= GPIO_PDDR_PDD(0x01);
    48c2:	4b0f      	ldr	r3, [pc, #60]	; (4900 <BitIoLdd10_Init+0x50>)
    48c4:	4a0e      	ldr	r2, [pc, #56]	; (4900 <BitIoLdd10_Init+0x50>)
    48c6:	6952      	ldr	r2, [r2, #20]
    48c8:	2101      	movs	r1, #1
    48ca:	430a      	orrs	r2, r1
    48cc:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:134
  /* Set initialization value */
  /* GPIOE_PDOR: PDO|=1 */
  GPIOE_PDOR |= GPIO_PDOR_PDO(0x01);
    48ce:	4b0c      	ldr	r3, [pc, #48]	; (4900 <BitIoLdd10_Init+0x50>)
    48d0:	4a0b      	ldr	r2, [pc, #44]	; (4900 <BitIoLdd10_Init+0x50>)
    48d2:	6812      	ldr	r2, [r2, #0]
    48d4:	2101      	movs	r1, #1
    48d6:	430a      	orrs	r2, r1
    48d8:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:137
  /* Initialization of Port Control register */
  /* PORTE_PCR0: ISF=0,MUX=1 */
  PORTE_PCR0 = (uint32_t)((PORTE_PCR0 & (uint32_t)~(uint32_t)(
    48da:	4b0a      	ldr	r3, [pc, #40]	; (4904 <BitIoLdd10_Init+0x54>)
    48dc:	4a09      	ldr	r2, [pc, #36]	; (4904 <BitIoLdd10_Init+0x54>)
    48de:	6811      	ldr	r1, [r2, #0]
    48e0:	4a09      	ldr	r2, [pc, #36]	; (4908 <BitIoLdd10_Init+0x58>)
    48e2:	400a      	ands	r2, r1
    48e4:	2180      	movs	r1, #128	; 0x80
    48e6:	0049      	lsls	r1, r1, #1
    48e8:	430a      	orrs	r2, r1
    48ea:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:144
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd10_ID,DeviceDataPrv);
    48ec:	4b07      	ldr	r3, [pc, #28]	; (490c <BitIoLdd10_Init+0x5c>)
    48ee:	68fa      	ldr	r2, [r7, #12]
    48f0:	651a      	str	r2, [r3, #80]	; 0x50
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:145
  return ((LDD_TDeviceData *)DeviceDataPrv);
    48f2:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd10.c:146
}
    48f4:	1c18      	adds	r0, r3, #0
    48f6:	46bd      	mov	sp, r7
    48f8:	b004      	add	sp, #16
    48fa:	bd80      	pop	{r7, pc}
    48fc:	1ffff0a0 	.word	0x1ffff0a0
    4900:	400ff100 	.word	0x400ff100
    4904:	4004d000 	.word	0x4004d000
    4908:	fefff8ff 	.word	0xfefff8ff
    490c:	1ffff0d8 	.word	0x1ffff0d8

00004910 <BitIoLdd11_Init>:
BitIoLdd11_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:122
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd11_Init(LDD_TUserData *UserDataPtr)
{
    4910:	b580      	push	{r7, lr}
    4912:	b084      	sub	sp, #16
    4914:	af00      	add	r7, sp, #0
    4916:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:127
  /* Allocate device structure */
  BitIoLdd11_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4918:	4b10      	ldr	r3, [pc, #64]	; (495c <BitIoLdd11_Init+0x4c>)
    491a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:128
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    491c:	68fb      	ldr	r3, [r7, #12]
    491e:	687a      	ldr	r2, [r7, #4]
    4920:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:131
  /* Configure pin as output */
  /* GPIOD_PDDR: PDD|=2 */
  GPIOD_PDDR |= GPIO_PDDR_PDD(0x02);
    4922:	4b0f      	ldr	r3, [pc, #60]	; (4960 <BitIoLdd11_Init+0x50>)
    4924:	4a0e      	ldr	r2, [pc, #56]	; (4960 <BitIoLdd11_Init+0x50>)
    4926:	6952      	ldr	r2, [r2, #20]
    4928:	2102      	movs	r1, #2
    492a:	430a      	orrs	r2, r1
    492c:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:134
  /* Set initialization value */
  /* GPIOD_PDOR: PDO|=2 */
  GPIOD_PDOR |= GPIO_PDOR_PDO(0x02);
    492e:	4b0c      	ldr	r3, [pc, #48]	; (4960 <BitIoLdd11_Init+0x50>)
    4930:	4a0b      	ldr	r2, [pc, #44]	; (4960 <BitIoLdd11_Init+0x50>)
    4932:	6812      	ldr	r2, [r2, #0]
    4934:	2102      	movs	r1, #2
    4936:	430a      	orrs	r2, r1
    4938:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:137
  /* Initialization of Port Control register */
  /* PORTD_PCR1: ISF=0,MUX=1 */
  PORTD_PCR1 = (uint32_t)((PORTD_PCR1 & (uint32_t)~(uint32_t)(
    493a:	4b0a      	ldr	r3, [pc, #40]	; (4964 <BitIoLdd11_Init+0x54>)
    493c:	4a09      	ldr	r2, [pc, #36]	; (4964 <BitIoLdd11_Init+0x54>)
    493e:	6851      	ldr	r1, [r2, #4]
    4940:	4a09      	ldr	r2, [pc, #36]	; (4968 <BitIoLdd11_Init+0x58>)
    4942:	400a      	ands	r2, r1
    4944:	2180      	movs	r1, #128	; 0x80
    4946:	0049      	lsls	r1, r1, #1
    4948:	430a      	orrs	r2, r1
    494a:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:144
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd11_ID,DeviceDataPrv);
    494c:	4b07      	ldr	r3, [pc, #28]	; (496c <BitIoLdd11_Init+0x5c>)
    494e:	68fa      	ldr	r2, [r7, #12]
    4950:	655a      	str	r2, [r3, #84]	; 0x54
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:145
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4952:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd11.c:146
}
    4954:	1c18      	adds	r0, r3, #0
    4956:	46bd      	mov	sp, r7
    4958:	b004      	add	sp, #16
    495a:	bd80      	pop	{r7, pc}
    495c:	1ffff0a4 	.word	0x1ffff0a4
    4960:	400ff0c0 	.word	0x400ff0c0
    4964:	4004c000 	.word	0x4004c000
    4968:	fefff8ff 	.word	0xfefff8ff
    496c:	1ffff0d8 	.word	0x1ffff0d8

00004970 <BitIoLdd12_Init>:
BitIoLdd12_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:119
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd12_Init(LDD_TUserData *UserDataPtr)
{
    4970:	b580      	push	{r7, lr}
    4972:	b084      	sub	sp, #16
    4974:	af00      	add	r7, sp, #0
    4976:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:124
  /* Allocate device structure */
  BitIoLdd12_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4978:	4b0d      	ldr	r3, [pc, #52]	; (49b0 <BitIoLdd12_Init+0x40>)
    497a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:125
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    497c:	68fb      	ldr	r3, [r7, #12]
    497e:	687a      	ldr	r2, [r7, #4]
    4980:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:128
  /* Configure pin as input */
  /* GPIOE_PDDR: PDD&=~4 */
  GPIOE_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x04));
    4982:	4b0c      	ldr	r3, [pc, #48]	; (49b4 <BitIoLdd12_Init+0x44>)
    4984:	4a0b      	ldr	r2, [pc, #44]	; (49b4 <BitIoLdd12_Init+0x44>)
    4986:	6952      	ldr	r2, [r2, #20]
    4988:	2104      	movs	r1, #4
    498a:	438a      	bics	r2, r1
    498c:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:131
  /* Initialization of Port Control register */
  /* PORTE_PCR2: ISF=0,MUX=1 */
  PORTE_PCR2 = (uint32_t)((PORTE_PCR2 & (uint32_t)~(uint32_t)(
    498e:	4b0a      	ldr	r3, [pc, #40]	; (49b8 <BitIoLdd12_Init+0x48>)
    4990:	4a09      	ldr	r2, [pc, #36]	; (49b8 <BitIoLdd12_Init+0x48>)
    4992:	6891      	ldr	r1, [r2, #8]
    4994:	4a09      	ldr	r2, [pc, #36]	; (49bc <BitIoLdd12_Init+0x4c>)
    4996:	400a      	ands	r2, r1
    4998:	2180      	movs	r1, #128	; 0x80
    499a:	0049      	lsls	r1, r1, #1
    499c:	430a      	orrs	r2, r1
    499e:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:138
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd12_ID,DeviceDataPrv);
    49a0:	4b07      	ldr	r3, [pc, #28]	; (49c0 <BitIoLdd12_Init+0x50>)
    49a2:	68fa      	ldr	r2, [r7, #12]
    49a4:	659a      	str	r2, [r3, #88]	; 0x58
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:139
  return ((LDD_TDeviceData *)DeviceDataPrv);
    49a6:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:140
}
    49a8:	1c18      	adds	r0, r3, #0
    49aa:	46bd      	mov	sp, r7
    49ac:	b004      	add	sp, #16
    49ae:	bd80      	pop	{r7, pc}
    49b0:	1ffff0a8 	.word	0x1ffff0a8
    49b4:	400ff100 	.word	0x400ff100
    49b8:	4004d000 	.word	0x4004d000
    49bc:	fefff8ff 	.word	0xfefff8ff
    49c0:	1ffff0d8 	.word	0x1ffff0d8

000049c4 <BitIoLdd12_GetVal>:
BitIoLdd12_GetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:162
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd12_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    49c4:	b580      	push	{r7, lr}
    49c6:	b084      	sub	sp, #16
    49c8:	af00      	add	r7, sp, #0
    49ca:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:166
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  PortData = GPIO_PDD_GetPortDataInput(BitIoLdd12_MODULE_BASE_ADDRESS) & BitIoLdd12_PORT_MASK;
    49cc:	4b06      	ldr	r3, [pc, #24]	; (49e8 <BitIoLdd12_GetVal+0x24>)
    49ce:	691a      	ldr	r2, [r3, #16]
    49d0:	2304      	movs	r3, #4
    49d2:	4013      	ands	r3, r2
    49d4:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:167
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    49d6:	68fb      	ldr	r3, [r7, #12]
    49d8:	1e5a      	subs	r2, r3, #1
    49da:	4193      	sbcs	r3, r2
    49dc:	b2db      	uxtb	r3, r3
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd12.c:168
}
    49de:	1c18      	adds	r0, r3, #0
    49e0:	46bd      	mov	sp, r7
    49e2:	b004      	add	sp, #16
    49e4:	bd80      	pop	{r7, pc}
    49e6:	46c0      	nop			; (mov r8, r8)
    49e8:	f80ff100 	.word	0xf80ff100

000049ec <BitIoLdd13_Init>:
BitIoLdd13_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:119
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd13_Init(LDD_TUserData *UserDataPtr)
{
    49ec:	b580      	push	{r7, lr}
    49ee:	b084      	sub	sp, #16
    49f0:	af00      	add	r7, sp, #0
    49f2:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:124
  /* Allocate device structure */
  BitIoLdd13_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    49f4:	4b0d      	ldr	r3, [pc, #52]	; (4a2c <BitIoLdd13_Init+0x40>)
    49f6:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:125
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    49f8:	68fb      	ldr	r3, [r7, #12]
    49fa:	687a      	ldr	r2, [r7, #4]
    49fc:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:128
  /* Configure pin as input */
  /* GPIOE_PDDR: PDD&=~8 */
  GPIOE_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x08));
    49fe:	4b0c      	ldr	r3, [pc, #48]	; (4a30 <BitIoLdd13_Init+0x44>)
    4a00:	4a0b      	ldr	r2, [pc, #44]	; (4a30 <BitIoLdd13_Init+0x44>)
    4a02:	6952      	ldr	r2, [r2, #20]
    4a04:	2108      	movs	r1, #8
    4a06:	438a      	bics	r2, r1
    4a08:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:131
  /* Initialization of Port Control register */
  /* PORTE_PCR3: ISF=0,MUX=1 */
  PORTE_PCR3 = (uint32_t)((PORTE_PCR3 & (uint32_t)~(uint32_t)(
    4a0a:	4b0a      	ldr	r3, [pc, #40]	; (4a34 <BitIoLdd13_Init+0x48>)
    4a0c:	4a09      	ldr	r2, [pc, #36]	; (4a34 <BitIoLdd13_Init+0x48>)
    4a0e:	68d1      	ldr	r1, [r2, #12]
    4a10:	4a09      	ldr	r2, [pc, #36]	; (4a38 <BitIoLdd13_Init+0x4c>)
    4a12:	400a      	ands	r2, r1
    4a14:	2180      	movs	r1, #128	; 0x80
    4a16:	0049      	lsls	r1, r1, #1
    4a18:	430a      	orrs	r2, r1
    4a1a:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:138
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd13_ID,DeviceDataPrv);
    4a1c:	4b07      	ldr	r3, [pc, #28]	; (4a3c <BitIoLdd13_Init+0x50>)
    4a1e:	68fa      	ldr	r2, [r7, #12]
    4a20:	65da      	str	r2, [r3, #92]	; 0x5c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:139
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4a22:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:140
}
    4a24:	1c18      	adds	r0, r3, #0
    4a26:	46bd      	mov	sp, r7
    4a28:	b004      	add	sp, #16
    4a2a:	bd80      	pop	{r7, pc}
    4a2c:	1ffff0ac 	.word	0x1ffff0ac
    4a30:	400ff100 	.word	0x400ff100
    4a34:	4004d000 	.word	0x4004d000
    4a38:	fefff8ff 	.word	0xfefff8ff
    4a3c:	1ffff0d8 	.word	0x1ffff0d8

00004a40 <BitIoLdd13_GetVal>:
BitIoLdd13_GetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:162
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd13_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4a40:	b580      	push	{r7, lr}
    4a42:	b084      	sub	sp, #16
    4a44:	af00      	add	r7, sp, #0
    4a46:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:166
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  PortData = GPIO_PDD_GetPortDataInput(BitIoLdd13_MODULE_BASE_ADDRESS) & BitIoLdd13_PORT_MASK;
    4a48:	4b06      	ldr	r3, [pc, #24]	; (4a64 <BitIoLdd13_GetVal+0x24>)
    4a4a:	691a      	ldr	r2, [r3, #16]
    4a4c:	2308      	movs	r3, #8
    4a4e:	4013      	ands	r3, r2
    4a50:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:167
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    4a52:	68fb      	ldr	r3, [r7, #12]
    4a54:	1e5a      	subs	r2, r3, #1
    4a56:	4193      	sbcs	r3, r2
    4a58:	b2db      	uxtb	r3, r3
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd13.c:168
}
    4a5a:	1c18      	adds	r0, r3, #0
    4a5c:	46bd      	mov	sp, r7
    4a5e:	b004      	add	sp, #16
    4a60:	bd80      	pop	{r7, pc}
    4a62:	46c0      	nop			; (mov r8, r8)
    4a64:	f80ff100 	.word	0xf80ff100

00004a68 <BitIoLdd14_Init>:
BitIoLdd14_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:119
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd14_Init(LDD_TUserData *UserDataPtr)
{
    4a68:	b580      	push	{r7, lr}
    4a6a:	b084      	sub	sp, #16
    4a6c:	af00      	add	r7, sp, #0
    4a6e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:124
  /* Allocate device structure */
  BitIoLdd14_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4a70:	4b0d      	ldr	r3, [pc, #52]	; (4aa8 <BitIoLdd14_Init+0x40>)
    4a72:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:125
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4a74:	68fb      	ldr	r3, [r7, #12]
    4a76:	687a      	ldr	r2, [r7, #4]
    4a78:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:128
  /* Configure pin as input */
  /* GPIOE_PDDR: PDD&=~0x10 */
  GPIOE_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x10));
    4a7a:	4b0c      	ldr	r3, [pc, #48]	; (4aac <BitIoLdd14_Init+0x44>)
    4a7c:	4a0b      	ldr	r2, [pc, #44]	; (4aac <BitIoLdd14_Init+0x44>)
    4a7e:	6952      	ldr	r2, [r2, #20]
    4a80:	2110      	movs	r1, #16
    4a82:	438a      	bics	r2, r1
    4a84:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:131
  /* Initialization of Port Control register */
  /* PORTE_PCR4: ISF=0,MUX=1 */
  PORTE_PCR4 = (uint32_t)((PORTE_PCR4 & (uint32_t)~(uint32_t)(
    4a86:	4b0a      	ldr	r3, [pc, #40]	; (4ab0 <BitIoLdd14_Init+0x48>)
    4a88:	4a09      	ldr	r2, [pc, #36]	; (4ab0 <BitIoLdd14_Init+0x48>)
    4a8a:	6911      	ldr	r1, [r2, #16]
    4a8c:	4a09      	ldr	r2, [pc, #36]	; (4ab4 <BitIoLdd14_Init+0x4c>)
    4a8e:	400a      	ands	r2, r1
    4a90:	2180      	movs	r1, #128	; 0x80
    4a92:	0049      	lsls	r1, r1, #1
    4a94:	430a      	orrs	r2, r1
    4a96:	611a      	str	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:138
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd14_ID,DeviceDataPrv);
    4a98:	4b07      	ldr	r3, [pc, #28]	; (4ab8 <BitIoLdd14_Init+0x50>)
    4a9a:	68fa      	ldr	r2, [r7, #12]
    4a9c:	661a      	str	r2, [r3, #96]	; 0x60
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:139
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4a9e:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:140
}
    4aa0:	1c18      	adds	r0, r3, #0
    4aa2:	46bd      	mov	sp, r7
    4aa4:	b004      	add	sp, #16
    4aa6:	bd80      	pop	{r7, pc}
    4aa8:	1ffff0b0 	.word	0x1ffff0b0
    4aac:	400ff100 	.word	0x400ff100
    4ab0:	4004d000 	.word	0x4004d000
    4ab4:	fefff8ff 	.word	0xfefff8ff
    4ab8:	1ffff0d8 	.word	0x1ffff0d8

00004abc <BitIoLdd14_GetVal>:
BitIoLdd14_GetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:162
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd14_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4abc:	b580      	push	{r7, lr}
    4abe:	b084      	sub	sp, #16
    4ac0:	af00      	add	r7, sp, #0
    4ac2:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:166
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  PortData = GPIO_PDD_GetPortDataInput(BitIoLdd14_MODULE_BASE_ADDRESS) & BitIoLdd14_PORT_MASK;
    4ac4:	4b06      	ldr	r3, [pc, #24]	; (4ae0 <BitIoLdd14_GetVal+0x24>)
    4ac6:	691a      	ldr	r2, [r3, #16]
    4ac8:	2310      	movs	r3, #16
    4aca:	4013      	ands	r3, r2
    4acc:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:167
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    4ace:	68fb      	ldr	r3, [r7, #12]
    4ad0:	1e5a      	subs	r2, r3, #1
    4ad2:	4193      	sbcs	r3, r2
    4ad4:	b2db      	uxtb	r3, r3
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd14.c:168
}
    4ad6:	1c18      	adds	r0, r3, #0
    4ad8:	46bd      	mov	sp, r7
    4ada:	b004      	add	sp, #16
    4adc:	bd80      	pop	{r7, pc}
    4ade:	46c0      	nop			; (mov r8, r8)
    4ae0:	f80ff100 	.word	0xf80ff100

00004ae4 <BitIoLdd2_Init>:
BitIoLdd2_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:123
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd2_Init(LDD_TUserData *UserDataPtr)
{
    4ae4:	b580      	push	{r7, lr}
    4ae6:	b084      	sub	sp, #16
    4ae8:	af00      	add	r7, sp, #0
    4aea:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:128
  /* Allocate device structure */
  BitIoLdd2_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4aec:	4b10      	ldr	r3, [pc, #64]	; (4b30 <BitIoLdd2_Init+0x4c>)
    4aee:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:129
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4af0:	68fb      	ldr	r3, [r7, #12]
    4af2:	687a      	ldr	r2, [r7, #4]
    4af4:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:132
  /* Configure pin as output */
  /* GPIOE_PDDR: PDD|=2 */
  GPIOE_PDDR |= GPIO_PDDR_PDD(0x02);
    4af6:	4b0f      	ldr	r3, [pc, #60]	; (4b34 <BitIoLdd2_Init+0x50>)
    4af8:	4a0e      	ldr	r2, [pc, #56]	; (4b34 <BitIoLdd2_Init+0x50>)
    4afa:	6952      	ldr	r2, [r2, #20]
    4afc:	2102      	movs	r1, #2
    4afe:	430a      	orrs	r2, r1
    4b00:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:135
  /* Set initialization value */
  /* GPIOE_PDOR: PDO&=~2 */
  GPIOE_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x02));
    4b02:	4b0c      	ldr	r3, [pc, #48]	; (4b34 <BitIoLdd2_Init+0x50>)
    4b04:	4a0b      	ldr	r2, [pc, #44]	; (4b34 <BitIoLdd2_Init+0x50>)
    4b06:	6812      	ldr	r2, [r2, #0]
    4b08:	2102      	movs	r1, #2
    4b0a:	438a      	bics	r2, r1
    4b0c:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:138
  /* Initialization of Port Control register */
  /* PORTE_PCR1: ISF=0,MUX=1 */
  PORTE_PCR1 = (uint32_t)((PORTE_PCR1 & (uint32_t)~(uint32_t)(
    4b0e:	4b0a      	ldr	r3, [pc, #40]	; (4b38 <BitIoLdd2_Init+0x54>)
    4b10:	4a09      	ldr	r2, [pc, #36]	; (4b38 <BitIoLdd2_Init+0x54>)
    4b12:	6851      	ldr	r1, [r2, #4]
    4b14:	4a09      	ldr	r2, [pc, #36]	; (4b3c <BitIoLdd2_Init+0x58>)
    4b16:	400a      	ands	r2, r1
    4b18:	2180      	movs	r1, #128	; 0x80
    4b1a:	0049      	lsls	r1, r1, #1
    4b1c:	430a      	orrs	r2, r1
    4b1e:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:145
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd2_ID,DeviceDataPrv);
    4b20:	4b07      	ldr	r3, [pc, #28]	; (4b40 <BitIoLdd2_Init+0x5c>)
    4b22:	68fa      	ldr	r2, [r7, #12]
    4b24:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:146
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4b26:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:147
}
    4b28:	1c18      	adds	r0, r3, #0
    4b2a:	46bd      	mov	sp, r7
    4b2c:	b004      	add	sp, #16
    4b2e:	bd80      	pop	{r7, pc}
    4b30:	1ffff0b4 	.word	0x1ffff0b4
    4b34:	400ff100 	.word	0x400ff100
    4b38:	4004d000 	.word	0x4004d000
    4b3c:	fefff8ff 	.word	0xfefff8ff
    4b40:	1ffff0d8 	.word	0x1ffff0d8

00004b44 <BitIoLdd2_GetVal>:
BitIoLdd2_GetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:169
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd2_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4b44:	b580      	push	{r7, lr}
    4b46:	b084      	sub	sp, #16
    4b48:	af00      	add	r7, sp, #0
    4b4a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:173
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  PortData = GPIO_PDD_GetPortDataOutput(BitIoLdd2_MODULE_BASE_ADDRESS) & BitIoLdd2_PORT_MASK;
    4b4c:	4b06      	ldr	r3, [pc, #24]	; (4b68 <BitIoLdd2_GetVal+0x24>)
    4b4e:	681a      	ldr	r2, [r3, #0]
    4b50:	2302      	movs	r3, #2
    4b52:	4013      	ands	r3, r2
    4b54:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:174
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    4b56:	68fb      	ldr	r3, [r7, #12]
    4b58:	1e5a      	subs	r2, r3, #1
    4b5a:	4193      	sbcs	r3, r2
    4b5c:	b2db      	uxtb	r3, r3
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:175
}
    4b5e:	1c18      	adds	r0, r3, #0
    4b60:	46bd      	mov	sp, r7
    4b62:	b004      	add	sp, #16
    4b64:	bd80      	pop	{r7, pc}
    4b66:	46c0      	nop			; (mov r8, r8)
    4b68:	f80ff100 	.word	0xf80ff100

00004b6c <BitIoLdd2_ClrVal>:
BitIoLdd2_ClrVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:226
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd2_ClrVal(LDD_TDeviceData *DeviceDataPtr)
{
    4b6c:	b580      	push	{r7, lr}
    4b6e:	b082      	sub	sp, #8
    4b70:	af00      	add	r7, sp, #0
    4b72:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:228
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_ClearPortDataOutputMask(BitIoLdd2_MODULE_BASE_ADDRESS, BitIoLdd2_PORT_MASK);
    4b74:	4b02      	ldr	r3, [pc, #8]	; (4b80 <BitIoLdd2_ClrVal+0x14>)
    4b76:	2202      	movs	r2, #2
    4b78:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:229
}
    4b7a:	46bd      	mov	sp, r7
    4b7c:	b002      	add	sp, #8
    4b7e:	bd80      	pop	{r7, pc}
    4b80:	f80ff100 	.word	0xf80ff100

00004b84 <BitIoLdd2_SetVal>:
BitIoLdd2_SetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:246
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd2_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4b84:	b580      	push	{r7, lr}
    4b86:	b082      	sub	sp, #8
    4b88:	af00      	add	r7, sp, #0
    4b8a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:248
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd2_MODULE_BASE_ADDRESS, BitIoLdd2_PORT_MASK);
    4b8c:	4b02      	ldr	r3, [pc, #8]	; (4b98 <BitIoLdd2_SetVal+0x14>)
    4b8e:	2202      	movs	r2, #2
    4b90:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd2.c:249
}
    4b92:	46bd      	mov	sp, r7
    4b94:	b002      	add	sp, #8
    4b96:	bd80      	pop	{r7, pc}
    4b98:	f80ff100 	.word	0xf80ff100

00004b9c <BitIoLdd3_Init>:
BitIoLdd3_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:119
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd3_Init(LDD_TUserData *UserDataPtr)
{
    4b9c:	b580      	push	{r7, lr}
    4b9e:	b084      	sub	sp, #16
    4ba0:	af00      	add	r7, sp, #0
    4ba2:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:124
  /* Allocate device structure */
  BitIoLdd3_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4ba4:	4b0d      	ldr	r3, [pc, #52]	; (4bdc <BitIoLdd3_Init+0x40>)
    4ba6:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:125
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4ba8:	68fb      	ldr	r3, [r7, #12]
    4baa:	687a      	ldr	r2, [r7, #4]
    4bac:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:128
  /* Configure pin as input */
  /* GPIOC_PDDR: PDD&=~0x00020000 */
  GPIOC_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x00020000));
    4bae:	4b0c      	ldr	r3, [pc, #48]	; (4be0 <BitIoLdd3_Init+0x44>)
    4bb0:	4a0b      	ldr	r2, [pc, #44]	; (4be0 <BitIoLdd3_Init+0x44>)
    4bb2:	6951      	ldr	r1, [r2, #20]
    4bb4:	4a0b      	ldr	r2, [pc, #44]	; (4be4 <BitIoLdd3_Init+0x48>)
    4bb6:	400a      	ands	r2, r1
    4bb8:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:131
  /* Initialization of Port Control register */
  /* PORTC_PCR17: ISF=0,MUX=1 */
  PORTC_PCR17 = (uint32_t)((PORTC_PCR17 & (uint32_t)~(uint32_t)(
    4bba:	4b0b      	ldr	r3, [pc, #44]	; (4be8 <BitIoLdd3_Init+0x4c>)
    4bbc:	4a0a      	ldr	r2, [pc, #40]	; (4be8 <BitIoLdd3_Init+0x4c>)
    4bbe:	6c51      	ldr	r1, [r2, #68]	; 0x44
    4bc0:	4a0a      	ldr	r2, [pc, #40]	; (4bec <BitIoLdd3_Init+0x50>)
    4bc2:	400a      	ands	r2, r1
    4bc4:	2180      	movs	r1, #128	; 0x80
    4bc6:	0049      	lsls	r1, r1, #1
    4bc8:	430a      	orrs	r2, r1
    4bca:	645a      	str	r2, [r3, #68]	; 0x44
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:138
                 PORT_PCR_MUX(0x06)
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x01)
                ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd3_ID,DeviceDataPrv);
    4bcc:	4b08      	ldr	r3, [pc, #32]	; (4bf0 <BitIoLdd3_Init+0x54>)
    4bce:	68fa      	ldr	r2, [r7, #12]
    4bd0:	639a      	str	r2, [r3, #56]	; 0x38
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:139
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4bd2:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:140
}
    4bd4:	1c18      	adds	r0, r3, #0
    4bd6:	46bd      	mov	sp, r7
    4bd8:	b004      	add	sp, #16
    4bda:	bd80      	pop	{r7, pc}
    4bdc:	1ffff0b8 	.word	0x1ffff0b8
    4be0:	400ff080 	.word	0x400ff080
    4be4:	fffdffff 	.word	0xfffdffff
    4be8:	4004b000 	.word	0x4004b000
    4bec:	fefff8ff 	.word	0xfefff8ff
    4bf0:	1ffff0d8 	.word	0x1ffff0d8

00004bf4 <BitIoLdd3_GetVal>:
BitIoLdd3_GetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:162
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd3_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4bf4:	b580      	push	{r7, lr}
    4bf6:	b084      	sub	sp, #16
    4bf8:	af00      	add	r7, sp, #0
    4bfa:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:166
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  PortData = GPIO_PDD_GetPortDataInput(BitIoLdd3_MODULE_BASE_ADDRESS) & BitIoLdd3_PORT_MASK;
    4bfc:	4b06      	ldr	r3, [pc, #24]	; (4c18 <BitIoLdd3_GetVal+0x24>)
    4bfe:	691a      	ldr	r2, [r3, #16]
    4c00:	2380      	movs	r3, #128	; 0x80
    4c02:	029b      	lsls	r3, r3, #10
    4c04:	4013      	ands	r3, r2
    4c06:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:167
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    4c08:	68fb      	ldr	r3, [r7, #12]
    4c0a:	1e5a      	subs	r2, r3, #1
    4c0c:	4193      	sbcs	r3, r2
    4c0e:	b2db      	uxtb	r3, r3
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd3.c:168
}
    4c10:	1c18      	adds	r0, r3, #0
    4c12:	46bd      	mov	sp, r7
    4c14:	b004      	add	sp, #16
    4c16:	bd80      	pop	{r7, pc}
    4c18:	f80ff080 	.word	0xf80ff080

00004c1c <BitIoLdd4_Init>:
BitIoLdd4_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:120
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd4_Init(LDD_TUserData *UserDataPtr)
{
    4c1c:	b580      	push	{r7, lr}
    4c1e:	b084      	sub	sp, #16
    4c20:	af00      	add	r7, sp, #0
    4c22:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:125
  /* Allocate device structure */
  BitIoLdd4_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4c24:	4b11      	ldr	r3, [pc, #68]	; (4c6c <BitIoLdd4_Init+0x50>)
    4c26:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:126
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4c28:	68fb      	ldr	r3, [r7, #12]
    4c2a:	687a      	ldr	r2, [r7, #4]
    4c2c:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:129
  /* Configure pin as output */
  /* GPIOE_PDDR: PDD|=0x00200000 */
  GPIOE_PDDR |= GPIO_PDDR_PDD(0x00200000);
    4c2e:	4b10      	ldr	r3, [pc, #64]	; (4c70 <BitIoLdd4_Init+0x54>)
    4c30:	4a0f      	ldr	r2, [pc, #60]	; (4c70 <BitIoLdd4_Init+0x54>)
    4c32:	6952      	ldr	r2, [r2, #20]
    4c34:	2180      	movs	r1, #128	; 0x80
    4c36:	0389      	lsls	r1, r1, #14
    4c38:	430a      	orrs	r2, r1
    4c3a:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:132
  /* Set initialization value */
  /* GPIOE_PDOR: PDO&=~0x00200000 */
  GPIOE_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x00200000));
    4c3c:	4b0c      	ldr	r3, [pc, #48]	; (4c70 <BitIoLdd4_Init+0x54>)
    4c3e:	4a0c      	ldr	r2, [pc, #48]	; (4c70 <BitIoLdd4_Init+0x54>)
    4c40:	6811      	ldr	r1, [r2, #0]
    4c42:	4a0c      	ldr	r2, [pc, #48]	; (4c74 <BitIoLdd4_Init+0x58>)
    4c44:	400a      	ands	r2, r1
    4c46:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:135
  /* Initialization of Port Control register */
  /* PORTE_PCR21: ISF=0,MUX=1 */
  PORTE_PCR21 = (uint32_t)((PORTE_PCR21 & (uint32_t)~(uint32_t)(
    4c48:	4b0b      	ldr	r3, [pc, #44]	; (4c78 <BitIoLdd4_Init+0x5c>)
    4c4a:	4a0b      	ldr	r2, [pc, #44]	; (4c78 <BitIoLdd4_Init+0x5c>)
    4c4c:	6d51      	ldr	r1, [r2, #84]	; 0x54
    4c4e:	4a0b      	ldr	r2, [pc, #44]	; (4c7c <BitIoLdd4_Init+0x60>)
    4c50:	400a      	ands	r2, r1
    4c52:	2180      	movs	r1, #128	; 0x80
    4c54:	0049      	lsls	r1, r1, #1
    4c56:	430a      	orrs	r2, r1
    4c58:	655a      	str	r2, [r3, #84]	; 0x54
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:142
                 PORT_PCR_MUX(0x06)
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x01)
                ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd4_ID,DeviceDataPrv);
    4c5a:	4b09      	ldr	r3, [pc, #36]	; (4c80 <BitIoLdd4_Init+0x64>)
    4c5c:	68fa      	ldr	r2, [r7, #12]
    4c5e:	619a      	str	r2, [r3, #24]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:143
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4c60:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:144
}
    4c62:	1c18      	adds	r0, r3, #0
    4c64:	46bd      	mov	sp, r7
    4c66:	b004      	add	sp, #16
    4c68:	bd80      	pop	{r7, pc}
    4c6a:	46c0      	nop			; (mov r8, r8)
    4c6c:	1ffff0bc 	.word	0x1ffff0bc
    4c70:	400ff100 	.word	0x400ff100
    4c74:	ffdfffff 	.word	0xffdfffff
    4c78:	4004d000 	.word	0x4004d000
    4c7c:	fefff8ff 	.word	0xfefff8ff
    4c80:	1ffff0d8 	.word	0x1ffff0d8

00004c84 <BitIoLdd4_SetVal>:
BitIoLdd4_SetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:180
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd4_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4c84:	b580      	push	{r7, lr}
    4c86:	b082      	sub	sp, #8
    4c88:	af00      	add	r7, sp, #0
    4c8a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:182
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd4_MODULE_BASE_ADDRESS, BitIoLdd4_PORT_MASK);
    4c8c:	4b03      	ldr	r3, [pc, #12]	; (4c9c <BitIoLdd4_SetVal+0x18>)
    4c8e:	2280      	movs	r2, #128	; 0x80
    4c90:	0392      	lsls	r2, r2, #14
    4c92:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd4.c:183
}
    4c94:	46bd      	mov	sp, r7
    4c96:	b002      	add	sp, #8
    4c98:	bd80      	pop	{r7, pc}
    4c9a:	46c0      	nop			; (mov r8, r8)
    4c9c:	f80ff100 	.word	0xf80ff100

00004ca0 <BitIoLdd5_Init>:
BitIoLdd5_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:121
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd5_Init(LDD_TUserData *UserDataPtr)
{
    4ca0:	b580      	push	{r7, lr}
    4ca2:	b084      	sub	sp, #16
    4ca4:	af00      	add	r7, sp, #0
    4ca6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:126
  /* Allocate device structure */
  BitIoLdd5_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4ca8:	4b11      	ldr	r3, [pc, #68]	; (4cf0 <BitIoLdd5_Init+0x50>)
    4caa:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:127
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4cac:	68fb      	ldr	r3, [r7, #12]
    4cae:	687a      	ldr	r2, [r7, #4]
    4cb0:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:130
  /* Configure pin as output */
  /* GPIOB_PDDR: PDD|=0x0800 */
  GPIOB_PDDR |= GPIO_PDDR_PDD(0x0800);
    4cb2:	4b10      	ldr	r3, [pc, #64]	; (4cf4 <BitIoLdd5_Init+0x54>)
    4cb4:	4a0f      	ldr	r2, [pc, #60]	; (4cf4 <BitIoLdd5_Init+0x54>)
    4cb6:	6952      	ldr	r2, [r2, #20]
    4cb8:	2180      	movs	r1, #128	; 0x80
    4cba:	0109      	lsls	r1, r1, #4
    4cbc:	430a      	orrs	r2, r1
    4cbe:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:133
  /* Set initialization value */
  /* GPIOB_PDOR: PDO&=~0x0800 */
  GPIOB_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x0800));
    4cc0:	4b0c      	ldr	r3, [pc, #48]	; (4cf4 <BitIoLdd5_Init+0x54>)
    4cc2:	4a0c      	ldr	r2, [pc, #48]	; (4cf4 <BitIoLdd5_Init+0x54>)
    4cc4:	6811      	ldr	r1, [r2, #0]
    4cc6:	4a0c      	ldr	r2, [pc, #48]	; (4cf8 <BitIoLdd5_Init+0x58>)
    4cc8:	400a      	ands	r2, r1
    4cca:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:136
  /* Initialization of Port Control register */
  /* PORTB_PCR11: ISF=0,MUX=1 */
  PORTB_PCR11 = (uint32_t)((PORTB_PCR11 & (uint32_t)~(uint32_t)(
    4ccc:	4b0b      	ldr	r3, [pc, #44]	; (4cfc <BitIoLdd5_Init+0x5c>)
    4cce:	4a0b      	ldr	r2, [pc, #44]	; (4cfc <BitIoLdd5_Init+0x5c>)
    4cd0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    4cd2:	4a0b      	ldr	r2, [pc, #44]	; (4d00 <BitIoLdd5_Init+0x60>)
    4cd4:	400a      	ands	r2, r1
    4cd6:	2180      	movs	r1, #128	; 0x80
    4cd8:	0049      	lsls	r1, r1, #1
    4cda:	430a      	orrs	r2, r1
    4cdc:	62da      	str	r2, [r3, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:143
                 PORT_PCR_MUX(0x06)
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x01)
                ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd5_ID,DeviceDataPrv);
    4cde:	4b09      	ldr	r3, [pc, #36]	; (4d04 <BitIoLdd5_Init+0x64>)
    4ce0:	68fa      	ldr	r2, [r7, #12]
    4ce2:	63da      	str	r2, [r3, #60]	; 0x3c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:144
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4ce4:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:145
}
    4ce6:	1c18      	adds	r0, r3, #0
    4ce8:	46bd      	mov	sp, r7
    4cea:	b004      	add	sp, #16
    4cec:	bd80      	pop	{r7, pc}
    4cee:	46c0      	nop			; (mov r8, r8)
    4cf0:	1ffff0c0 	.word	0x1ffff0c0
    4cf4:	400ff040 	.word	0x400ff040
    4cf8:	fffff7ff 	.word	0xfffff7ff
    4cfc:	4004a000 	.word	0x4004a000
    4d00:	fefff8ff 	.word	0xfefff8ff
    4d04:	1ffff0d8 	.word	0x1ffff0d8

00004d08 <BitIoLdd5_SetVal>:
BitIoLdd5_SetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:181
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd5_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4d08:	b580      	push	{r7, lr}
    4d0a:	b082      	sub	sp, #8
    4d0c:	af00      	add	r7, sp, #0
    4d0e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:183
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd5_MODULE_BASE_ADDRESS, BitIoLdd5_PORT_MASK);
    4d10:	4b03      	ldr	r3, [pc, #12]	; (4d20 <BitIoLdd5_SetVal+0x18>)
    4d12:	2280      	movs	r2, #128	; 0x80
    4d14:	0112      	lsls	r2, r2, #4
    4d16:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:184
}
    4d18:	46bd      	mov	sp, r7
    4d1a:	b002      	add	sp, #8
    4d1c:	bd80      	pop	{r7, pc}
    4d1e:	46c0      	nop			; (mov r8, r8)
    4d20:	f80ff040 	.word	0xf80ff040

00004d24 <BitIoLdd5_NegVal>:
BitIoLdd5_NegVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:201
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd5_NegVal(LDD_TDeviceData *DeviceDataPtr)
{
    4d24:	b580      	push	{r7, lr}
    4d26:	b082      	sub	sp, #8
    4d28:	af00      	add	r7, sp, #0
    4d2a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:203
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_TogglePortDataOutputMask(BitIoLdd5_MODULE_BASE_ADDRESS, BitIoLdd5_PORT_MASK);
    4d2c:	4b03      	ldr	r3, [pc, #12]	; (4d3c <BitIoLdd5_NegVal+0x18>)
    4d2e:	2280      	movs	r2, #128	; 0x80
    4d30:	0112      	lsls	r2, r2, #4
    4d32:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd5.c:204
}
    4d34:	46bd      	mov	sp, r7
    4d36:	b002      	add	sp, #8
    4d38:	bd80      	pop	{r7, pc}
    4d3a:	46c0      	nop			; (mov r8, r8)
    4d3c:	f80ff040 	.word	0xf80ff040

00004d40 <BitIoLdd6_Init>:
BitIoLdd6_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:121
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd6_Init(LDD_TUserData *UserDataPtr)
{
    4d40:	b580      	push	{r7, lr}
    4d42:	b084      	sub	sp, #16
    4d44:	af00      	add	r7, sp, #0
    4d46:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:126
  /* Allocate device structure */
  BitIoLdd6_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4d48:	4b11      	ldr	r3, [pc, #68]	; (4d90 <BitIoLdd6_Init+0x50>)
    4d4a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:127
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4d4c:	68fb      	ldr	r3, [r7, #12]
    4d4e:	687a      	ldr	r2, [r7, #4]
    4d50:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:130
  /* Configure pin as output */
  /* GPIOB_PDDR: PDD|=0x0400 */
  GPIOB_PDDR |= GPIO_PDDR_PDD(0x0400);
    4d52:	4b10      	ldr	r3, [pc, #64]	; (4d94 <BitIoLdd6_Init+0x54>)
    4d54:	4a0f      	ldr	r2, [pc, #60]	; (4d94 <BitIoLdd6_Init+0x54>)
    4d56:	6952      	ldr	r2, [r2, #20]
    4d58:	2180      	movs	r1, #128	; 0x80
    4d5a:	00c9      	lsls	r1, r1, #3
    4d5c:	430a      	orrs	r2, r1
    4d5e:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:133
  /* Set initialization value */
  /* GPIOB_PDOR: PDO&=~0x0400 */
  GPIOB_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x0400));
    4d60:	4b0c      	ldr	r3, [pc, #48]	; (4d94 <BitIoLdd6_Init+0x54>)
    4d62:	4a0c      	ldr	r2, [pc, #48]	; (4d94 <BitIoLdd6_Init+0x54>)
    4d64:	6811      	ldr	r1, [r2, #0]
    4d66:	4a0c      	ldr	r2, [pc, #48]	; (4d98 <BitIoLdd6_Init+0x58>)
    4d68:	400a      	ands	r2, r1
    4d6a:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:136
  /* Initialization of Port Control register */
  /* PORTB_PCR10: ISF=0,MUX=1 */
  PORTB_PCR10 = (uint32_t)((PORTB_PCR10 & (uint32_t)~(uint32_t)(
    4d6c:	4b0b      	ldr	r3, [pc, #44]	; (4d9c <BitIoLdd6_Init+0x5c>)
    4d6e:	4a0b      	ldr	r2, [pc, #44]	; (4d9c <BitIoLdd6_Init+0x5c>)
    4d70:	6a91      	ldr	r1, [r2, #40]	; 0x28
    4d72:	4a0b      	ldr	r2, [pc, #44]	; (4da0 <BitIoLdd6_Init+0x60>)
    4d74:	400a      	ands	r2, r1
    4d76:	2180      	movs	r1, #128	; 0x80
    4d78:	0049      	lsls	r1, r1, #1
    4d7a:	430a      	orrs	r2, r1
    4d7c:	629a      	str	r2, [r3, #40]	; 0x28
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:143
                 PORT_PCR_MUX(0x06)
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x01)
                ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd6_ID,DeviceDataPrv);
    4d7e:	4b09      	ldr	r3, [pc, #36]	; (4da4 <BitIoLdd6_Init+0x64>)
    4d80:	68fa      	ldr	r2, [r7, #12]
    4d82:	641a      	str	r2, [r3, #64]	; 0x40
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:144
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4d84:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:145
}
    4d86:	1c18      	adds	r0, r3, #0
    4d88:	46bd      	mov	sp, r7
    4d8a:	b004      	add	sp, #16
    4d8c:	bd80      	pop	{r7, pc}
    4d8e:	46c0      	nop			; (mov r8, r8)
    4d90:	1ffff0c4 	.word	0x1ffff0c4
    4d94:	400ff040 	.word	0x400ff040
    4d98:	fffffbff 	.word	0xfffffbff
    4d9c:	4004a000 	.word	0x4004a000
    4da0:	fefff8ff 	.word	0xfefff8ff
    4da4:	1ffff0d8 	.word	0x1ffff0d8

00004da8 <BitIoLdd6_ClrVal>:
BitIoLdd6_ClrVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:161
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd6_ClrVal(LDD_TDeviceData *DeviceDataPtr)
{
    4da8:	b580      	push	{r7, lr}
    4daa:	b082      	sub	sp, #8
    4dac:	af00      	add	r7, sp, #0
    4dae:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:163
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_ClearPortDataOutputMask(BitIoLdd6_MODULE_BASE_ADDRESS, BitIoLdd6_PORT_MASK);
    4db0:	4b03      	ldr	r3, [pc, #12]	; (4dc0 <BitIoLdd6_ClrVal+0x18>)
    4db2:	2280      	movs	r2, #128	; 0x80
    4db4:	00d2      	lsls	r2, r2, #3
    4db6:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:164
}
    4db8:	46bd      	mov	sp, r7
    4dba:	b002      	add	sp, #8
    4dbc:	bd80      	pop	{r7, pc}
    4dbe:	46c0      	nop			; (mov r8, r8)
    4dc0:	f80ff040 	.word	0xf80ff040

00004dc4 <BitIoLdd6_SetVal>:
BitIoLdd6_SetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:181
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd6_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4dc4:	b580      	push	{r7, lr}
    4dc6:	b082      	sub	sp, #8
    4dc8:	af00      	add	r7, sp, #0
    4dca:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:183
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd6_MODULE_BASE_ADDRESS, BitIoLdd6_PORT_MASK);
    4dcc:	4b03      	ldr	r3, [pc, #12]	; (4ddc <BitIoLdd6_SetVal+0x18>)
    4dce:	2280      	movs	r2, #128	; 0x80
    4dd0:	00d2      	lsls	r2, r2, #3
    4dd2:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:184
}
    4dd4:	46bd      	mov	sp, r7
    4dd6:	b002      	add	sp, #8
    4dd8:	bd80      	pop	{r7, pc}
    4dda:	46c0      	nop			; (mov r8, r8)
    4ddc:	f80ff040 	.word	0xf80ff040

00004de0 <BitIoLdd6_NegVal>:
BitIoLdd6_NegVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:201
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd6_NegVal(LDD_TDeviceData *DeviceDataPtr)
{
    4de0:	b580      	push	{r7, lr}
    4de2:	b082      	sub	sp, #8
    4de4:	af00      	add	r7, sp, #0
    4de6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:203
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_TogglePortDataOutputMask(BitIoLdd6_MODULE_BASE_ADDRESS, BitIoLdd6_PORT_MASK);
    4de8:	4b03      	ldr	r3, [pc, #12]	; (4df8 <BitIoLdd6_NegVal+0x18>)
    4dea:	2280      	movs	r2, #128	; 0x80
    4dec:	00d2      	lsls	r2, r2, #3
    4dee:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd6.c:204
}
    4df0:	46bd      	mov	sp, r7
    4df2:	b002      	add	sp, #8
    4df4:	bd80      	pop	{r7, pc}
    4df6:	46c0      	nop			; (mov r8, r8)
    4df8:	f80ff040 	.word	0xf80ff040

00004dfc <BitIoLdd7_Init>:
BitIoLdd7_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:121
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd7_Init(LDD_TUserData *UserDataPtr)
{
    4dfc:	b580      	push	{r7, lr}
    4dfe:	b084      	sub	sp, #16
    4e00:	af00      	add	r7, sp, #0
    4e02:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:126
  /* Allocate device structure */
  BitIoLdd7_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4e04:	4b11      	ldr	r3, [pc, #68]	; (4e4c <BitIoLdd7_Init+0x50>)
    4e06:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:127
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4e08:	68fb      	ldr	r3, [r7, #12]
    4e0a:	687a      	ldr	r2, [r7, #4]
    4e0c:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:130
  /* Configure pin as output */
  /* GPIOB_PDDR: PDD|=0x0200 */
  GPIOB_PDDR |= GPIO_PDDR_PDD(0x0200);
    4e0e:	4b10      	ldr	r3, [pc, #64]	; (4e50 <BitIoLdd7_Init+0x54>)
    4e10:	4a0f      	ldr	r2, [pc, #60]	; (4e50 <BitIoLdd7_Init+0x54>)
    4e12:	6952      	ldr	r2, [r2, #20]
    4e14:	2180      	movs	r1, #128	; 0x80
    4e16:	0089      	lsls	r1, r1, #2
    4e18:	430a      	orrs	r2, r1
    4e1a:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:133
  /* Set initialization value */
  /* GPIOB_PDOR: PDO&=~0x0200 */
  GPIOB_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x0200));
    4e1c:	4b0c      	ldr	r3, [pc, #48]	; (4e50 <BitIoLdd7_Init+0x54>)
    4e1e:	4a0c      	ldr	r2, [pc, #48]	; (4e50 <BitIoLdd7_Init+0x54>)
    4e20:	6811      	ldr	r1, [r2, #0]
    4e22:	4a0c      	ldr	r2, [pc, #48]	; (4e54 <BitIoLdd7_Init+0x58>)
    4e24:	400a      	ands	r2, r1
    4e26:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:136
  /* Initialization of Port Control register */
  /* PORTB_PCR9: ISF=0,MUX=1 */
  PORTB_PCR9 = (uint32_t)((PORTB_PCR9 & (uint32_t)~(uint32_t)(
    4e28:	4b0b      	ldr	r3, [pc, #44]	; (4e58 <BitIoLdd7_Init+0x5c>)
    4e2a:	4a0b      	ldr	r2, [pc, #44]	; (4e58 <BitIoLdd7_Init+0x5c>)
    4e2c:	6a51      	ldr	r1, [r2, #36]	; 0x24
    4e2e:	4a0b      	ldr	r2, [pc, #44]	; (4e5c <BitIoLdd7_Init+0x60>)
    4e30:	400a      	ands	r2, r1
    4e32:	2180      	movs	r1, #128	; 0x80
    4e34:	0049      	lsls	r1, r1, #1
    4e36:	430a      	orrs	r2, r1
    4e38:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:143
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd7_ID,DeviceDataPrv);
    4e3a:	4b09      	ldr	r3, [pc, #36]	; (4e60 <BitIoLdd7_Init+0x64>)
    4e3c:	68fa      	ldr	r2, [r7, #12]
    4e3e:	645a      	str	r2, [r3, #68]	; 0x44
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:144
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4e40:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:145
}
    4e42:	1c18      	adds	r0, r3, #0
    4e44:	46bd      	mov	sp, r7
    4e46:	b004      	add	sp, #16
    4e48:	bd80      	pop	{r7, pc}
    4e4a:	46c0      	nop			; (mov r8, r8)
    4e4c:	1ffff0c8 	.word	0x1ffff0c8
    4e50:	400ff040 	.word	0x400ff040
    4e54:	fffffdff 	.word	0xfffffdff
    4e58:	4004a000 	.word	0x4004a000
    4e5c:	fefff8ff 	.word	0xfefff8ff
    4e60:	1ffff0d8 	.word	0x1ffff0d8

00004e64 <BitIoLdd7_ClrVal>:
BitIoLdd7_ClrVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:161
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd7_ClrVal(LDD_TDeviceData *DeviceDataPtr)
{
    4e64:	b580      	push	{r7, lr}
    4e66:	b082      	sub	sp, #8
    4e68:	af00      	add	r7, sp, #0
    4e6a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:163
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_ClearPortDataOutputMask(BitIoLdd7_MODULE_BASE_ADDRESS, BitIoLdd7_PORT_MASK);
    4e6c:	4b03      	ldr	r3, [pc, #12]	; (4e7c <BitIoLdd7_ClrVal+0x18>)
    4e6e:	2280      	movs	r2, #128	; 0x80
    4e70:	0092      	lsls	r2, r2, #2
    4e72:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:164
}
    4e74:	46bd      	mov	sp, r7
    4e76:	b002      	add	sp, #8
    4e78:	bd80      	pop	{r7, pc}
    4e7a:	46c0      	nop			; (mov r8, r8)
    4e7c:	f80ff040 	.word	0xf80ff040

00004e80 <BitIoLdd7_SetVal>:
BitIoLdd7_SetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:181
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd7_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4e80:	b580      	push	{r7, lr}
    4e82:	b082      	sub	sp, #8
    4e84:	af00      	add	r7, sp, #0
    4e86:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:183
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd7_MODULE_BASE_ADDRESS, BitIoLdd7_PORT_MASK);
    4e88:	4b03      	ldr	r3, [pc, #12]	; (4e98 <BitIoLdd7_SetVal+0x18>)
    4e8a:	2280      	movs	r2, #128	; 0x80
    4e8c:	0092      	lsls	r2, r2, #2
    4e8e:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:184
}
    4e90:	46bd      	mov	sp, r7
    4e92:	b002      	add	sp, #8
    4e94:	bd80      	pop	{r7, pc}
    4e96:	46c0      	nop			; (mov r8, r8)
    4e98:	f80ff040 	.word	0xf80ff040

00004e9c <BitIoLdd7_NegVal>:
BitIoLdd7_NegVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:201
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd7_NegVal(LDD_TDeviceData *DeviceDataPtr)
{
    4e9c:	b580      	push	{r7, lr}
    4e9e:	b082      	sub	sp, #8
    4ea0:	af00      	add	r7, sp, #0
    4ea2:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:203
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_TogglePortDataOutputMask(BitIoLdd7_MODULE_BASE_ADDRESS, BitIoLdd7_PORT_MASK);
    4ea4:	4b03      	ldr	r3, [pc, #12]	; (4eb4 <BitIoLdd7_NegVal+0x18>)
    4ea6:	2280      	movs	r2, #128	; 0x80
    4ea8:	0092      	lsls	r2, r2, #2
    4eaa:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd7.c:204
}
    4eac:	46bd      	mov	sp, r7
    4eae:	b002      	add	sp, #8
    4eb0:	bd80      	pop	{r7, pc}
    4eb2:	46c0      	nop			; (mov r8, r8)
    4eb4:	f80ff040 	.word	0xf80ff040

00004eb8 <BitIoLdd8_Init>:
BitIoLdd8_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:121
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd8_Init(LDD_TUserData *UserDataPtr)
{
    4eb8:	b580      	push	{r7, lr}
    4eba:	b084      	sub	sp, #16
    4ebc:	af00      	add	r7, sp, #0
    4ebe:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:126
  /* Allocate device structure */
  BitIoLdd8_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4ec0:	4b11      	ldr	r3, [pc, #68]	; (4f08 <BitIoLdd8_Init+0x50>)
    4ec2:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:127
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4ec4:	68fb      	ldr	r3, [r7, #12]
    4ec6:	687a      	ldr	r2, [r7, #4]
    4ec8:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:130
  /* Configure pin as output */
  /* GPIOB_PDDR: PDD|=0x0100 */
  GPIOB_PDDR |= GPIO_PDDR_PDD(0x0100);
    4eca:	4b10      	ldr	r3, [pc, #64]	; (4f0c <BitIoLdd8_Init+0x54>)
    4ecc:	4a0f      	ldr	r2, [pc, #60]	; (4f0c <BitIoLdd8_Init+0x54>)
    4ece:	6952      	ldr	r2, [r2, #20]
    4ed0:	2180      	movs	r1, #128	; 0x80
    4ed2:	0049      	lsls	r1, r1, #1
    4ed4:	430a      	orrs	r2, r1
    4ed6:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:133
  /* Set initialization value */
  /* GPIOB_PDOR: PDO&=~0x0100 */
  GPIOB_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x0100));
    4ed8:	4b0c      	ldr	r3, [pc, #48]	; (4f0c <BitIoLdd8_Init+0x54>)
    4eda:	4a0c      	ldr	r2, [pc, #48]	; (4f0c <BitIoLdd8_Init+0x54>)
    4edc:	6811      	ldr	r1, [r2, #0]
    4ede:	4a0c      	ldr	r2, [pc, #48]	; (4f10 <BitIoLdd8_Init+0x58>)
    4ee0:	400a      	ands	r2, r1
    4ee2:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:136
  /* Initialization of Port Control register */
  /* PORTB_PCR8: ISF=0,MUX=1 */
  PORTB_PCR8 = (uint32_t)((PORTB_PCR8 & (uint32_t)~(uint32_t)(
    4ee4:	4b0b      	ldr	r3, [pc, #44]	; (4f14 <BitIoLdd8_Init+0x5c>)
    4ee6:	4a0b      	ldr	r2, [pc, #44]	; (4f14 <BitIoLdd8_Init+0x5c>)
    4ee8:	6a11      	ldr	r1, [r2, #32]
    4eea:	4a0b      	ldr	r2, [pc, #44]	; (4f18 <BitIoLdd8_Init+0x60>)
    4eec:	400a      	ands	r2, r1
    4eee:	2180      	movs	r1, #128	; 0x80
    4ef0:	0049      	lsls	r1, r1, #1
    4ef2:	430a      	orrs	r2, r1
    4ef4:	621a      	str	r2, [r3, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:143
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd8_ID,DeviceDataPrv);
    4ef6:	4b09      	ldr	r3, [pc, #36]	; (4f1c <BitIoLdd8_Init+0x64>)
    4ef8:	68fa      	ldr	r2, [r7, #12]
    4efa:	649a      	str	r2, [r3, #72]	; 0x48
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:144
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4efc:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:145
}
    4efe:	1c18      	adds	r0, r3, #0
    4f00:	46bd      	mov	sp, r7
    4f02:	b004      	add	sp, #16
    4f04:	bd80      	pop	{r7, pc}
    4f06:	46c0      	nop			; (mov r8, r8)
    4f08:	1ffff0cc 	.word	0x1ffff0cc
    4f0c:	400ff040 	.word	0x400ff040
    4f10:	fffffeff 	.word	0xfffffeff
    4f14:	4004a000 	.word	0x4004a000
    4f18:	fefff8ff 	.word	0xfefff8ff
    4f1c:	1ffff0d8 	.word	0x1ffff0d8

00004f20 <BitIoLdd8_ClrVal>:
BitIoLdd8_ClrVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:161
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd8_ClrVal(LDD_TDeviceData *DeviceDataPtr)
{
    4f20:	b580      	push	{r7, lr}
    4f22:	b082      	sub	sp, #8
    4f24:	af00      	add	r7, sp, #0
    4f26:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:163
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_ClearPortDataOutputMask(BitIoLdd8_MODULE_BASE_ADDRESS, BitIoLdd8_PORT_MASK);
    4f28:	4b03      	ldr	r3, [pc, #12]	; (4f38 <BitIoLdd8_ClrVal+0x18>)
    4f2a:	2280      	movs	r2, #128	; 0x80
    4f2c:	0052      	lsls	r2, r2, #1
    4f2e:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:164
}
    4f30:	46bd      	mov	sp, r7
    4f32:	b002      	add	sp, #8
    4f34:	bd80      	pop	{r7, pc}
    4f36:	46c0      	nop			; (mov r8, r8)
    4f38:	f80ff040 	.word	0xf80ff040

00004f3c <BitIoLdd8_SetVal>:
BitIoLdd8_SetVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:181
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd8_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    4f3c:	b580      	push	{r7, lr}
    4f3e:	b082      	sub	sp, #8
    4f40:	af00      	add	r7, sp, #0
    4f42:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:183
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd8_MODULE_BASE_ADDRESS, BitIoLdd8_PORT_MASK);
    4f44:	4b03      	ldr	r3, [pc, #12]	; (4f54 <BitIoLdd8_SetVal+0x18>)
    4f46:	2280      	movs	r2, #128	; 0x80
    4f48:	0052      	lsls	r2, r2, #1
    4f4a:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:184
}
    4f4c:	46bd      	mov	sp, r7
    4f4e:	b002      	add	sp, #8
    4f50:	bd80      	pop	{r7, pc}
    4f52:	46c0      	nop			; (mov r8, r8)
    4f54:	f80ff040 	.word	0xf80ff040

00004f58 <BitIoLdd8_NegVal>:
BitIoLdd8_NegVal():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:201
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd8_NegVal(LDD_TDeviceData *DeviceDataPtr)
{
    4f58:	b580      	push	{r7, lr}
    4f5a:	b082      	sub	sp, #8
    4f5c:	af00      	add	r7, sp, #0
    4f5e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:203
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_TogglePortDataOutputMask(BitIoLdd8_MODULE_BASE_ADDRESS, BitIoLdd8_PORT_MASK);
    4f60:	4b03      	ldr	r3, [pc, #12]	; (4f70 <BitIoLdd8_NegVal+0x18>)
    4f62:	2280      	movs	r2, #128	; 0x80
    4f64:	0052      	lsls	r2, r2, #1
    4f66:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd8.c:204
}
    4f68:	46bd      	mov	sp, r7
    4f6a:	b002      	add	sp, #8
    4f6c:	bd80      	pop	{r7, pc}
    4f6e:	46c0      	nop			; (mov r8, r8)
    4f70:	f80ff040 	.word	0xf80ff040

00004f74 <BitIoLdd9_Init>:
BitIoLdd9_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:122
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd9_Init(LDD_TUserData *UserDataPtr)
{
    4f74:	b580      	push	{r7, lr}
    4f76:	b084      	sub	sp, #16
    4f78:	af00      	add	r7, sp, #0
    4f7a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:127
  /* Allocate device structure */
  BitIoLdd9_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    4f7c:	4b11      	ldr	r3, [pc, #68]	; (4fc4 <BitIoLdd9_Init+0x50>)
    4f7e:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:128
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    4f80:	68fb      	ldr	r3, [r7, #12]
    4f82:	687a      	ldr	r2, [r7, #4]
    4f84:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:131
  /* Configure pin as output */
  /* GPIOB_PDDR: PDD|=0x00040000 */
  GPIOB_PDDR |= GPIO_PDDR_PDD(0x00040000);
    4f86:	4b10      	ldr	r3, [pc, #64]	; (4fc8 <BitIoLdd9_Init+0x54>)
    4f88:	4a0f      	ldr	r2, [pc, #60]	; (4fc8 <BitIoLdd9_Init+0x54>)
    4f8a:	6952      	ldr	r2, [r2, #20]
    4f8c:	2180      	movs	r1, #128	; 0x80
    4f8e:	02c9      	lsls	r1, r1, #11
    4f90:	430a      	orrs	r2, r1
    4f92:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:134
  /* Set initialization value */
  /* GPIOB_PDOR: PDO|=0x00040000 */
  GPIOB_PDOR |= GPIO_PDOR_PDO(0x00040000);
    4f94:	4b0c      	ldr	r3, [pc, #48]	; (4fc8 <BitIoLdd9_Init+0x54>)
    4f96:	4a0c      	ldr	r2, [pc, #48]	; (4fc8 <BitIoLdd9_Init+0x54>)
    4f98:	6812      	ldr	r2, [r2, #0]
    4f9a:	2180      	movs	r1, #128	; 0x80
    4f9c:	02c9      	lsls	r1, r1, #11
    4f9e:	430a      	orrs	r2, r1
    4fa0:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:137
  /* Initialization of Port Control register */
  /* PORTB_PCR18: ISF=0,MUX=1 */
  PORTB_PCR18 = (uint32_t)((PORTB_PCR18 & (uint32_t)~(uint32_t)(
    4fa2:	4b0a      	ldr	r3, [pc, #40]	; (4fcc <BitIoLdd9_Init+0x58>)
    4fa4:	4a09      	ldr	r2, [pc, #36]	; (4fcc <BitIoLdd9_Init+0x58>)
    4fa6:	6c91      	ldr	r1, [r2, #72]	; 0x48
    4fa8:	4a09      	ldr	r2, [pc, #36]	; (4fd0 <BitIoLdd9_Init+0x5c>)
    4faa:	400a      	ands	r2, r1
    4fac:	2180      	movs	r1, #128	; 0x80
    4fae:	0049      	lsls	r1, r1, #1
    4fb0:	430a      	orrs	r2, r1
    4fb2:	649a      	str	r2, [r3, #72]	; 0x48
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:144
                 PORT_PCR_MUX(0x06)
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x01)
                ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd9_ID,DeviceDataPrv);
    4fb4:	4b07      	ldr	r3, [pc, #28]	; (4fd4 <BitIoLdd9_Init+0x60>)
    4fb6:	68fa      	ldr	r2, [r7, #12]
    4fb8:	64da      	str	r2, [r3, #76]	; 0x4c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:145
  return ((LDD_TDeviceData *)DeviceDataPrv);
    4fba:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/BitIoLdd9.c:146
}
    4fbc:	1c18      	adds	r0, r3, #0
    4fbe:	46bd      	mov	sp, r7
    4fc0:	b004      	add	sp, #16
    4fc2:	bd80      	pop	{r7, pc}
    4fc4:	1ffff0d0 	.word	0x1ffff0d0
    4fc8:	400ff040 	.word	0x400ff040
    4fcc:	4004a000 	.word	0x4004a000
    4fd0:	fefff8ff 	.word	0xfefff8ff
    4fd4:	1ffff0d8 	.word	0x1ffff0d8

00004fd8 <TimerIntLdd1_OnInterrupt>:
TimerIntLdd1_OnInterrupt():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Camera_CLK_Interruption.c:186
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void TimerIntLdd1_OnInterrupt(LDD_TUserData *UserDataPtr)
{
    4fd8:	b580      	push	{r7, lr}
    4fda:	b082      	sub	sp, #8
    4fdc:	af00      	add	r7, sp, #0
    4fde:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Camera_CLK_Interruption.c:188
  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  Camera_CLK_Interruption_OnInterrupt(); /* Invoke OnInterrupt event */
    4fe0:	f7fe f97e 	bl	32e0 <Camera_CLK_Interruption_OnInterrupt>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Camera_CLK_Interruption.c:189
}
    4fe4:	46bd      	mov	sp, r7
    4fe6:	b002      	add	sp, #8
    4fe8:	bd80      	pop	{r7, pc}
    4fea:	46c0      	nop			; (mov r8, r8)

00004fec <Cpu_INT_NMIInterrupt>:
Cpu_INT_NMIInterrupt():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:318
**         This ISR services the Non Maskable Interrupt interrupt.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(Cpu_INT_NMIInterrupt)
{
    4fec:	b580      	push	{r7, lr}
    4fee:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:319
  Cpu_OnNMIINT();
    4ff0:	f7fe f972 	bl	32d8 <Cpu_OnNMIINT>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:320
}
    4ff4:	46bd      	mov	sp, r7
    4ff6:	bd80      	pop	{r7, pc}

00004ff8 <Cpu_Interrupt>:
Cpu_Interrupt():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:332
**         This ISR services an unused interrupt/exception vector.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(Cpu_Interrupt)
{
    4ff8:	b580      	push	{r7, lr}
    4ffa:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:334
  /* This code can be changed using the CPU component property "Build Options / Unhandled int code" */
  PE_DEBUGHALT();
    4ffc:	beff      	bkpt	0x00ff
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:335
}
    4ffe:	46bd      	mov	sp, r7
    5000:	bd80      	pop	{r7, pc}
    5002:	46c0      	nop			; (mov r8, r8)

00005004 <__init_hardware>:
__init_hardware():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:343
/*** !!! Here you can place your own code using property "User data declarations" on the build options tab. !!! ***/

/*lint -esym(765,__init_hardware) Disable MISRA rule (8.10) checking for symbols (__init_hardware). The function is linked to the EWL library */
/*lint -esym(765,Cpu_Interrupt) Disable MISRA rule (8.10) checking for symbols (Cpu_Interrupt). */
void __init_hardware(void)
{
    5004:	b580      	push	{r7, lr}
    5006:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:349

  /*** !!! Here you can place your own code before PE initialization using property "User code before PE initialization" on the build options tab. !!! ***/

  /*** ### MKL25Z128VLK4 "Cpu" init code ... ***/
  /*** PE initialization code after reset ***/
  SCB_VTOR = (uint32_t)(&__vect_table); /* Set the interrupt vector table position */
    5008:	4a36      	ldr	r2, [pc, #216]	; (50e4 <__init_hardware+0xe0>)
    500a:	4937      	ldr	r1, [pc, #220]	; (50e8 <__init_hardware+0xe4>)
    500c:	4b37      	ldr	r3, [pc, #220]	; (50ec <__init_hardware+0xe8>)
    500e:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:352
  /* Disable the WDOG module */
  /* SIM_COPC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,COPT=0,COPCLKS=0,COPW=0 */
  SIM_COPC = SIM_COPC_COPT(0x00);
    5010:	4a37      	ldr	r2, [pc, #220]	; (50f0 <__init_hardware+0xec>)
    5012:	2388      	movs	r3, #136	; 0x88
    5014:	015b      	lsls	r3, r3, #5
    5016:	2100      	movs	r1, #0
    5018:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:356

  /* System clock initialization */
  /* SIM_CLKDIV1: OUTDIV1=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,OUTDIV4=3,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0 */
  SIM_CLKDIV1 = (SIM_CLKDIV1_OUTDIV1(0x00) | SIM_CLKDIV1_OUTDIV4(0x03)); /* Set the system prescalers to safe value */
    501a:	4a35      	ldr	r2, [pc, #212]	; (50f0 <__init_hardware+0xec>)
    501c:	4b35      	ldr	r3, [pc, #212]	; (50f4 <__init_hardware+0xf0>)
    501e:	21c0      	movs	r1, #192	; 0xc0
    5020:	0289      	lsls	r1, r1, #10
    5022:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:358
  /* SIM_SCGC5: PORTE=1,PORTD=1,PORTC=1,PORTB=1,PORTA=1 */
  SIM_SCGC5 |= SIM_SCGC5_PORTE_MASK |
    5024:	4a32      	ldr	r2, [pc, #200]	; (50f0 <__init_hardware+0xec>)
    5026:	4932      	ldr	r1, [pc, #200]	; (50f0 <__init_hardware+0xec>)
    5028:	4b33      	ldr	r3, [pc, #204]	; (50f8 <__init_hardware+0xf4>)
    502a:	58cb      	ldr	r3, [r1, r3]
    502c:	21f8      	movs	r1, #248	; 0xf8
    502e:	0189      	lsls	r1, r1, #6
    5030:	4319      	orrs	r1, r3
    5032:	4b31      	ldr	r3, [pc, #196]	; (50f8 <__init_hardware+0xf4>)
    5034:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:363
               SIM_SCGC5_PORTD_MASK |
               SIM_SCGC5_PORTC_MASK |
               SIM_SCGC5_PORTB_MASK |
               SIM_SCGC5_PORTA_MASK;   /* Enable clock gate for ports to enable pin routing */
  if ((PMC_REGSC & PMC_REGSC_ACKISO_MASK) != 0x0U) {
    5036:	4b31      	ldr	r3, [pc, #196]	; (50fc <__init_hardware+0xf8>)
    5038:	789b      	ldrb	r3, [r3, #2]
    503a:	b2db      	uxtb	r3, r3
    503c:	1c1a      	adds	r2, r3, #0
    503e:	2308      	movs	r3, #8
    5040:	4013      	ands	r3, r2
    5042:	d007      	beq.n	5054 <__init_hardware+0x50>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:365
    /* PMC_REGSC: ACKISO=1 */
    PMC_REGSC |= PMC_REGSC_ACKISO_MASK; /* Release IO pads after wakeup from VLLS mode. */
    5044:	4b2d      	ldr	r3, [pc, #180]	; (50fc <__init_hardware+0xf8>)
    5046:	4a2d      	ldr	r2, [pc, #180]	; (50fc <__init_hardware+0xf8>)
    5048:	7892      	ldrb	r2, [r2, #2]
    504a:	b2d2      	uxtb	r2, r2
    504c:	2108      	movs	r1, #8
    504e:	430a      	orrs	r2, r1
    5050:	b2d2      	uxtb	r2, r2
    5052:	709a      	strb	r2, [r3, #2]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:368
  }
  /* SIM_CLKDIV1: OUTDIV1=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,OUTDIV4=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0 */
  SIM_CLKDIV1 = (SIM_CLKDIV1_OUTDIV1(0x00) | SIM_CLKDIV1_OUTDIV4(0x00)); /* Update system prescalers */
    5054:	4a26      	ldr	r2, [pc, #152]	; (50f0 <__init_hardware+0xec>)
    5056:	4b27      	ldr	r3, [pc, #156]	; (50f4 <__init_hardware+0xf0>)
    5058:	2100      	movs	r1, #0
    505a:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:370
  /* SIM_SOPT2: ??=0,PLLFLLSEL=0 */
  SIM_SOPT2 &= (uint32_t)~(uint32_t)((SIM_SOPT2_PLLFLLSEL_MASK | 0x00020000U)); /* Select FLL as a clock source for various peripherals */
    505c:	4a24      	ldr	r2, [pc, #144]	; (50f0 <__init_hardware+0xec>)
    505e:	4924      	ldr	r1, [pc, #144]	; (50f0 <__init_hardware+0xec>)
    5060:	4b27      	ldr	r3, [pc, #156]	; (5100 <__init_hardware+0xfc>)
    5062:	58c9      	ldr	r1, [r1, r3]
    5064:	4b27      	ldr	r3, [pc, #156]	; (5104 <__init_hardware+0x100>)
    5066:	4019      	ands	r1, r3
    5068:	4b25      	ldr	r3, [pc, #148]	; (5100 <__init_hardware+0xfc>)
    506a:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:372
  /* SIM_SOPT1: OSC32KSEL=3 */
  SIM_SOPT1 |= SIM_SOPT1_OSC32KSEL(0x03); /* LPO 1kHz oscillator drives 32 kHz clock for various peripherals */
    506c:	4b20      	ldr	r3, [pc, #128]	; (50f0 <__init_hardware+0xec>)
    506e:	4a20      	ldr	r2, [pc, #128]	; (50f0 <__init_hardware+0xec>)
    5070:	6812      	ldr	r2, [r2, #0]
    5072:	21c0      	movs	r1, #192	; 0xc0
    5074:	0309      	lsls	r1, r1, #12
    5076:	430a      	orrs	r2, r1
    5078:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:374
  /* SIM_SOPT2: TPMSRC=1 */
  SIM_SOPT2 = (uint32_t)((SIM_SOPT2 & (uint32_t)~(uint32_t)(
    507a:	4a1d      	ldr	r2, [pc, #116]	; (50f0 <__init_hardware+0xec>)
    507c:	491c      	ldr	r1, [pc, #112]	; (50f0 <__init_hardware+0xec>)
    507e:	4b20      	ldr	r3, [pc, #128]	; (5100 <__init_hardware+0xfc>)
    5080:	58c9      	ldr	r1, [r1, r3]
    5082:	4b21      	ldr	r3, [pc, #132]	; (5108 <__init_hardware+0x104>)
    5084:	400b      	ands	r3, r1
    5086:	2180      	movs	r1, #128	; 0x80
    5088:	0449      	lsls	r1, r1, #17
    508a:	4319      	orrs	r1, r3
    508c:	4b1c      	ldr	r3, [pc, #112]	; (5100 <__init_hardware+0xfc>)
    508e:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:381
              )) | (uint32_t)(
               SIM_SOPT2_TPMSRC(0x01)
              ));                      /* Set the TPM clock */
  /* Switch to FEI Mode */
  /* MCG_C1: CLKS=0,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
  MCG_C1 = MCG_C1_CLKS(0x00) |
    5090:	4b1e      	ldr	r3, [pc, #120]	; (510c <__init_hardware+0x108>)
    5092:	2206      	movs	r2, #6
    5094:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:386
           MCG_C1_FRDIV(0x00) |
           MCG_C1_IREFS_MASK |
           MCG_C1_IRCLKEN_MASK;
  /* MCG_C2: LOCRE0=0,??=0,RANGE0=0,HGO0=0,EREFS0=0,LP=0,IRCS=0 */
  MCG_C2 = MCG_C2_RANGE0(0x00);
    5096:	4b1d      	ldr	r3, [pc, #116]	; (510c <__init_hardware+0x108>)
    5098:	2200      	movs	r2, #0
    509a:	705a      	strb	r2, [r3, #1]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:388
  /* MCG_C4: DMX32=0,DRST_DRS=0 */
  MCG_C4 &= (uint8_t)~(uint8_t)((MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS(0x03)));
    509c:	4b1b      	ldr	r3, [pc, #108]	; (510c <__init_hardware+0x108>)
    509e:	4a1b      	ldr	r2, [pc, #108]	; (510c <__init_hardware+0x108>)
    50a0:	78d2      	ldrb	r2, [r2, #3]
    50a2:	b2d1      	uxtb	r1, r2
    50a4:	221f      	movs	r2, #31
    50a6:	400a      	ands	r2, r1
    50a8:	b2d2      	uxtb	r2, r2
    50aa:	70da      	strb	r2, [r3, #3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:390
  /* OSC0_CR: ERCLKEN=1,??=0,EREFSTEN=0,??=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
  OSC0_CR = OSC_CR_ERCLKEN_MASK;
    50ac:	4b18      	ldr	r3, [pc, #96]	; (5110 <__init_hardware+0x10c>)
    50ae:	2280      	movs	r2, #128	; 0x80
    50b0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:392
  /* MCG_C5: ??=0,PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */
  MCG_C5 = MCG_C5_PRDIV0(0x00);
    50b2:	4b16      	ldr	r3, [pc, #88]	; (510c <__init_hardware+0x108>)
    50b4:	2200      	movs	r2, #0
    50b6:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:394
  /* MCG_C6: LOLIE0=0,PLLS=0,CME0=0,VDIV0=0 */
  MCG_C6 = MCG_C6_VDIV0(0x00);
    50b8:	4b14      	ldr	r3, [pc, #80]	; (510c <__init_hardware+0x108>)
    50ba:	2200      	movs	r2, #0
    50bc:	715a      	strb	r2, [r3, #5]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:395
  while((MCG_S & MCG_S_IREFST_MASK) == 0x00U) { /* Check that the source of the FLL reference clock is the internal reference clock. */
    50be:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:395 (discriminator 1)
    50c0:	4b12      	ldr	r3, [pc, #72]	; (510c <__init_hardware+0x108>)
    50c2:	799b      	ldrb	r3, [r3, #6]
    50c4:	b2db      	uxtb	r3, r3
    50c6:	1c1a      	adds	r2, r3, #0
    50c8:	2310      	movs	r3, #16
    50ca:	4013      	ands	r3, r2
    50cc:	d0f8      	beq.n	50c0 <__init_hardware+0xbc>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:397
  }
  while((MCG_S & 0x0CU) != 0x00U) {    /* Wait until output of the FLL is selected */
    50ce:	46c0      	nop			; (mov r8, r8)
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:397 (discriminator 1)
    50d0:	4b0e      	ldr	r3, [pc, #56]	; (510c <__init_hardware+0x108>)
    50d2:	799b      	ldrb	r3, [r3, #6]
    50d4:	b2db      	uxtb	r3, r3
    50d6:	1c1a      	adds	r2, r3, #0
    50d8:	230c      	movs	r3, #12
    50da:	4013      	ands	r3, r2
    50dc:	d1f8      	bne.n	50d0 <__init_hardware+0xcc>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:403
  }
  /*** End of PE initialization code after reset ***/

  /*** !!! Here you can place your own code after PE initialization using property "User code after PE initialization" on the build options tab. !!! ***/

}
    50de:	46bd      	mov	sp, r7
    50e0:	bd80      	pop	{r7, pc}
    50e2:	46c0      	nop			; (mov r8, r8)
    50e4:	e000e000 	.word	0xe000e000
    50e8:	00000000 	.word	0x00000000
    50ec:	00000d08 	.word	0x00000d08
    50f0:	40047000 	.word	0x40047000
    50f4:	00001044 	.word	0x00001044
    50f8:	00001038 	.word	0x00001038
    50fc:	4007d000 	.word	0x4007d000
    5100:	00001004 	.word	0x00001004
    5104:	fffcffff 	.word	0xfffcffff
    5108:	fcffffff 	.word	0xfcffffff
    510c:	40064000 	.word	0x40064000
    5110:	40065000 	.word	0x40065000

00005114 <PE_low_level_init>:
PE_low_level_init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:419
**         application initialization code.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void PE_low_level_init(void)
{
    5114:	b580      	push	{r7, lr}
    5116:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:425
  #ifdef PEX_RTOS_INIT
    PEX_RTOS_INIT();                   /* Initialization of the selected RTOS. Macro is defined by the RTOS component. */
  #endif
      /* Initialization of the SIM module */
  /* PORTA_PCR4: ISF=0,MUX=7 */
  PORTA_PCR4 = (uint32_t)((PORTA_PCR4 & (uint32_t)~(uint32_t)(
    5118:	4b48      	ldr	r3, [pc, #288]	; (523c <PE_low_level_init+0x128>)
    511a:	4a48      	ldr	r2, [pc, #288]	; (523c <PE_low_level_init+0x128>)
    511c:	6911      	ldr	r1, [r2, #16]
    511e:	4a48      	ldr	r2, [pc, #288]	; (5240 <PE_low_level_init+0x12c>)
    5120:	400a      	ands	r2, r1
    5122:	21e0      	movs	r1, #224	; 0xe0
    5124:	00c9      	lsls	r1, r1, #3
    5126:	430a      	orrs	r2, r1
    5128:	611a      	str	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:432
               )) | (uint32_t)(
                PORT_PCR_MUX(0x07)
               ));
        /* Initialization of the RCM module */
  /* RCM_RPFW: RSTFLTSEL=0 */
  RCM_RPFW &= (uint8_t)~(uint8_t)(RCM_RPFW_RSTFLTSEL(0x1F));
    512a:	4b46      	ldr	r3, [pc, #280]	; (5244 <PE_low_level_init+0x130>)
    512c:	4a45      	ldr	r2, [pc, #276]	; (5244 <PE_low_level_init+0x130>)
    512e:	7952      	ldrb	r2, [r2, #5]
    5130:	b2d2      	uxtb	r2, r2
    5132:	211f      	movs	r1, #31
    5134:	438a      	bics	r2, r1
    5136:	b2d2      	uxtb	r2, r2
    5138:	715a      	strb	r2, [r3, #5]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:434
  /* RCM_RPFC: RSTFLTSS=0,RSTFLTSRW=0 */
  RCM_RPFC &= (uint8_t)~(uint8_t)(
    513a:	4b42      	ldr	r3, [pc, #264]	; (5244 <PE_low_level_init+0x130>)
    513c:	4a41      	ldr	r2, [pc, #260]	; (5244 <PE_low_level_init+0x130>)
    513e:	7912      	ldrb	r2, [r2, #4]
    5140:	b2d2      	uxtb	r2, r2
    5142:	2107      	movs	r1, #7
    5144:	438a      	bics	r2, r1
    5146:	b2d2      	uxtb	r2, r2
    5148:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:441
               RCM_RPFC_RSTFLTSRW(0x03)
              );
        /* Initialization of the FTFL_FlashConfig module */
      /* Initialization of the PMC module */
  /* PMC_LVDSC1: LVDACK=1,LVDIE=0,LVDRE=1,LVDV=0 */
  PMC_LVDSC1 = (uint8_t)((PMC_LVDSC1 & (uint8_t)~(uint8_t)(
    514a:	4b3f      	ldr	r3, [pc, #252]	; (5248 <PE_low_level_init+0x134>)
    514c:	4a3e      	ldr	r2, [pc, #248]	; (5248 <PE_low_level_init+0x134>)
    514e:	7812      	ldrb	r2, [r2, #0]
    5150:	b2d2      	uxtb	r2, r2
    5152:	b2d2      	uxtb	r2, r2
    5154:	2173      	movs	r1, #115	; 0x73
    5156:	438a      	bics	r2, r1
    5158:	b2d2      	uxtb	r2, r2
    515a:	2150      	movs	r1, #80	; 0x50
    515c:	430a      	orrs	r2, r1
    515e:	b2d2      	uxtb	r2, r2
    5160:	b2d2      	uxtb	r2, r2
    5162:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:449
               )) | (uint8_t)(
                PMC_LVDSC1_LVDACK_MASK |
                PMC_LVDSC1_LVDRE_MASK
               ));
  /* PMC_LVDSC2: LVWACK=1,LVWIE=0,LVWV=0 */
  PMC_LVDSC2 = (uint8_t)((PMC_LVDSC2 & (uint8_t)~(uint8_t)(
    5164:	4b38      	ldr	r3, [pc, #224]	; (5248 <PE_low_level_init+0x134>)
    5166:	4a38      	ldr	r2, [pc, #224]	; (5248 <PE_low_level_init+0x134>)
    5168:	7852      	ldrb	r2, [r2, #1]
    516a:	b2d2      	uxtb	r2, r2
    516c:	b2d2      	uxtb	r2, r2
    516e:	2163      	movs	r1, #99	; 0x63
    5170:	438a      	bics	r2, r1
    5172:	b2d2      	uxtb	r2, r2
    5174:	2140      	movs	r1, #64	; 0x40
    5176:	430a      	orrs	r2, r1
    5178:	b2d2      	uxtb	r2, r2
    517a:	b2d2      	uxtb	r2, r2
    517c:	705a      	strb	r2, [r3, #1]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:456
                PMC_LVDSC2_LVWV(0x03)
               )) | (uint8_t)(
                PMC_LVDSC2_LVWACK_MASK
               ));
  /* PMC_REGSC: BGEN=0,ACKISO=0,BGBE=0 */
  PMC_REGSC &= (uint8_t)~(uint8_t)(
    517e:	4b32      	ldr	r3, [pc, #200]	; (5248 <PE_low_level_init+0x134>)
    5180:	4a31      	ldr	r2, [pc, #196]	; (5248 <PE_low_level_init+0x134>)
    5182:	7892      	ldrb	r2, [r2, #2]
    5184:	b2d2      	uxtb	r2, r2
    5186:	2119      	movs	r1, #25
    5188:	438a      	bics	r2, r1
    518a:	b2d2      	uxtb	r2, r2
    518c:	709a      	strb	r2, [r3, #2]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:462
                PMC_REGSC_BGEN_MASK |
                PMC_REGSC_ACKISO_MASK |
                PMC_REGSC_BGBE_MASK
               );
  /* SMC_PMPROT: ??=0,??=0,AVLP=0,??=0,ALLS=0,??=0,AVLLS=0,??=0 */
  SMC_PMPROT = 0x00U;                  /* Setup Power mode protection register */
    518e:	4b2f      	ldr	r3, [pc, #188]	; (524c <PE_low_level_init+0x138>)
    5190:	2200      	movs	r2, #0
    5192:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:465
  /* Common initialization of the CPU registers */
  /* PORTA_PCR20: ISF=0,MUX=7 */
  PORTA_PCR20 = (uint32_t)((PORTA_PCR20 & (uint32_t)~(uint32_t)(
    5194:	4b29      	ldr	r3, [pc, #164]	; (523c <PE_low_level_init+0x128>)
    5196:	4a29      	ldr	r2, [pc, #164]	; (523c <PE_low_level_init+0x128>)
    5198:	6d11      	ldr	r1, [r2, #80]	; 0x50
    519a:	4a29      	ldr	r2, [pc, #164]	; (5240 <PE_low_level_init+0x12c>)
    519c:	400a      	ands	r2, r1
    519e:	21e0      	movs	r1, #224	; 0xe0
    51a0:	00c9      	lsls	r1, r1, #3
    51a2:	430a      	orrs	r2, r1
    51a4:	651a      	str	r2, [r3, #80]	; 0x50
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:471
                 PORT_PCR_ISF_MASK
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x07)
                ));
  /* NVIC_IPR1: PRI_6=0 */
  NVIC_IPR1 &= (uint32_t)~(uint32_t)(NVIC_IP_PRI_6(0xFF));
    51a6:	4a2a      	ldr	r2, [pc, #168]	; (5250 <PE_low_level_init+0x13c>)
    51a8:	4929      	ldr	r1, [pc, #164]	; (5250 <PE_low_level_init+0x13c>)
    51aa:	23c1      	movs	r3, #193	; 0xc1
    51ac:	009b      	lsls	r3, r3, #2
    51ae:	58c9      	ldr	r1, [r1, r3]
    51b0:	4b28      	ldr	r3, [pc, #160]	; (5254 <PE_low_level_init+0x140>)
    51b2:	4019      	ands	r1, r3
    51b4:	23c1      	movs	r3, #193	; 0xc1
    51b6:	009b      	lsls	r3, r3, #2
    51b8:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:473
  /* ### BitIO_LDD "BitIoLdd1" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd1_Init(NULL);
    51ba:	2000      	movs	r0, #0
    51bc:	f7ff fb1c 	bl	47f8 <BitIoLdd1_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:475
  /* ### BitIO_LDD "BitIoLdd2" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd2_Init(NULL);
    51c0:	2000      	movs	r0, #0
    51c2:	f7ff fc8f 	bl	4ae4 <BitIoLdd2_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:477
  /* ### TimerInt_LDD "TimerIntLdd1" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)TimerIntLdd1_Init(NULL);
    51c6:	2000      	movs	r0, #0
    51c8:	f000 ff30 	bl	602c <TimerIntLdd1_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:480
  /* ### TimerInt "Camera_CLK_Interruption" init code ... */
  /* ### ADC "AD_Converter" init code ... */
  AD_Converter_Init();
    51cc:	f7ff f992 	bl	44f4 <AD_Converter_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:482
  /* ### BitIO_LDD "BitIoLdd4" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd4_Init(NULL);
    51d0:	2000      	movs	r0, #0
    51d2:	f7ff fd23 	bl	4c1c <BitIoLdd4_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:484
  /* ### PWM_LDD "PwmLdd1" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)PwmLdd1_Init(NULL);
    51d6:	2000      	movs	r0, #0
    51d8:	f000 f83e 	bl	5258 <PwmLdd1_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:486
  /* ### PWM_LDD "PwmLdd2" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)PwmLdd2_Init(NULL);
    51dc:	2000      	movs	r0, #0
    51de:	f000 f8b5 	bl	534c <PwmLdd2_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:488
  /* ### PWM_LDD "PwmLdd3" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)PwmLdd3_Init(NULL);
    51e2:	2000      	movs	r0, #0
    51e4:	f000 f92c 	bl	5440 <PwmLdd3_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:490
  /* ### PWM_LDD "PwmLdd4" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)PwmLdd4_Init(NULL);
    51e8:	2000      	movs	r0, #0
    51ea:	f000 f9a3 	bl	5534 <PwmLdd4_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:492
  /* ### PWM_LDD "PwmLdd5" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)PwmLdd5_Init(NULL);
    51ee:	2000      	movs	r0, #0
    51f0:	f000 fa1a 	bl	5628 <PwmLdd5_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:494
  /* ### BitIO_LDD "BitIoLdd3" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd3_Init(NULL);
    51f4:	2000      	movs	r0, #0
    51f6:	f7ff fcd1 	bl	4b9c <BitIoLdd3_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:496
  /* ### BitIO_LDD "BitIoLdd5" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd5_Init(NULL);
    51fa:	2000      	movs	r0, #0
    51fc:	f7ff fd50 	bl	4ca0 <BitIoLdd5_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:498
  /* ### BitIO_LDD "BitIoLdd6" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd6_Init(NULL);
    5200:	2000      	movs	r0, #0
    5202:	f7ff fd9d 	bl	4d40 <BitIoLdd6_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:500
  /* ### BitIO_LDD "BitIoLdd7" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd7_Init(NULL);
    5206:	2000      	movs	r0, #0
    5208:	f7ff fdf8 	bl	4dfc <BitIoLdd7_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:502
  /* ### BitIO_LDD "BitIoLdd8" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd8_Init(NULL);
    520c:	2000      	movs	r0, #0
    520e:	f7ff fe53 	bl	4eb8 <BitIoLdd8_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:504
  /* ### BitIO_LDD "BitIoLdd9" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd9_Init(NULL);
    5212:	2000      	movs	r0, #0
    5214:	f7ff feae 	bl	4f74 <BitIoLdd9_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:506
  /* ### BitIO_LDD "BitIoLdd10" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd10_Init(NULL);
    5218:	2000      	movs	r0, #0
    521a:	f7ff fb49 	bl	48b0 <BitIoLdd10_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:508
  /* ### BitIO_LDD "BitIoLdd11" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd11_Init(NULL);
    521e:	2000      	movs	r0, #0
    5220:	f7ff fb76 	bl	4910 <BitIoLdd11_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:510
  /* ### BitIO_LDD "BitIoLdd12" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd12_Init(NULL);
    5224:	2000      	movs	r0, #0
    5226:	f7ff fba3 	bl	4970 <BitIoLdd12_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:512
  /* ### BitIO_LDD "BitIoLdd13" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd13_Init(NULL);
    522a:	2000      	movs	r0, #0
    522c:	f7ff fbde 	bl	49ec <BitIoLdd13_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:514
  /* ### BitIO_LDD "BitIoLdd14" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd14_Init(NULL);
    5230:	2000      	movs	r0, #0
    5232:	f7ff fc19 	bl	4a68 <BitIoLdd14_Init>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:515
  __EI();
    5236:	b662      	cpsie	i
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/Cpu.c:516
}
    5238:	46bd      	mov	sp, r7
    523a:	bd80      	pop	{r7, pc}
    523c:	40049000 	.word	0x40049000
    5240:	fefff8ff 	.word	0xfefff8ff
    5244:	4007f000 	.word	0x4007f000
    5248:	4007d000 	.word	0x4007d000
    524c:	4007e000 	.word	0x4007e000
    5250:	e000e100 	.word	0xe000e100
    5254:	ff3fffff 	.word	0xff3fffff

00005258 <PwmLdd1_Init>:
PwmLdd1_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:143
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* PwmLdd1_Init(LDD_TUserData *UserDataPtr)
{
    5258:	b580      	push	{r7, lr}
    525a:	b084      	sub	sp, #16
    525c:	af00      	add	r7, sp, #0
    525e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:147
  /* Allocate device structure */
  PwmLdd1_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    5260:	4b11      	ldr	r3, [pc, #68]	; (52a8 <PwmLdd1_Init+0x50>)
    5262:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:148
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5264:	68fb      	ldr	r3, [r7, #12]
    5266:	687a      	ldr	r2, [r7, #4]
    5268:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:149
  DeviceDataPrv->EnUser = TRUE;        /* Set the flag "device enabled" */
    526a:	68fb      	ldr	r3, [r7, #12]
    526c:	2201      	movs	r2, #1
    526e:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:150
  DeviceDataPrv->RatioStore = 0xFFFFU; /* Ratio after initialization */
    5270:	68fb      	ldr	r3, [r7, #12]
    5272:	2201      	movs	r2, #1
    5274:	4252      	negs	r2, r2
    5276:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:152
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd1_ID,DeviceDataPrv);
    5278:	4b0c      	ldr	r3, [pc, #48]	; (52ac <PwmLdd1_Init+0x54>)
    527a:	68fa      	ldr	r2, [r7, #12]
    527c:	621a      	str	r2, [r3, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:153
  DeviceDataPrv->LinkedDeviceDataPtr = TU2_Init((LDD_TUserData *)NULL);
    527e:	2000      	movs	r0, #0
    5280:	f000 fd32 	bl	5ce8 <TU2_Init>
    5284:	1c02      	adds	r2, r0, #0
    5286:	68fb      	ldr	r3, [r7, #12]
    5288:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:154
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    528a:	68fb      	ldr	r3, [r7, #12]
    528c:	681b      	ldr	r3, [r3, #0]
    528e:	2b00      	cmp	r3, #0
    5290:	d104      	bne.n	529c <PwmLdd1_Init+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:156
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd1_ID);
    5292:	4b06      	ldr	r3, [pc, #24]	; (52ac <PwmLdd1_Init+0x54>)
    5294:	2200      	movs	r2, #0
    5296:	621a      	str	r2, [r3, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:159
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the PWM initialization is also unsuccessful */
    5298:	2300      	movs	r3, #0
    529a:	e000      	b.n	529e <PwmLdd1_Init+0x46>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:161
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    529c:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:162
}
    529e:	1c18      	adds	r0, r3, #0
    52a0:	46bd      	mov	sp, r7
    52a2:	b004      	add	sp, #16
    52a4:	bd80      	pop	{r7, pc}
    52a6:	46c0      	nop			; (mov r8, r8)
    52a8:	1ffff13c 	.word	0x1ffff13c
    52ac:	1ffff0d8 	.word	0x1ffff0d8

000052b0 <PwmLdd1_SetRatio8>:
PwmLdd1_SetRatio8():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:191
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd1_SetRatio8(LDD_TDeviceData *DeviceDataPtr, uint8_t Ratio)
{
    52b0:	b580      	push	{r7, lr}
    52b2:	b084      	sub	sp, #16
    52b4:	af00      	add	r7, sp, #0
    52b6:	6078      	str	r0, [r7, #4]
    52b8:	1c0a      	adds	r2, r1, #0
    52ba:	1cfb      	adds	r3, r7, #3
    52bc:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:192
  PwmLdd1_TDeviceData *DeviceDataPrv = (PwmLdd1_TDeviceData *)DeviceDataPtr;
    52be:	687b      	ldr	r3, [r7, #4]
    52c0:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:194

  DeviceDataPrv->RatioStore = (uint16_t)Ratio << 8U; /* Store new value of the ratio */
    52c2:	1cfb      	adds	r3, r7, #3
    52c4:	781b      	ldrb	r3, [r3, #0]
    52c6:	b29b      	uxth	r3, r3
    52c8:	021b      	lsls	r3, r3, #8
    52ca:	b29a      	uxth	r2, r3
    52cc:	68fb      	ldr	r3, [r7, #12]
    52ce:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:195
  SetRatio(DeviceDataPtr);
    52d0:	687b      	ldr	r3, [r7, #4]
    52d2:	1c18      	adds	r0, r3, #0
    52d4:	f000 f806 	bl	52e4 <SetRatio>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:196
  return ERR_OK;
    52d8:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:197
}
    52da:	1c18      	adds	r0, r3, #0
    52dc:	46bd      	mov	sp, r7
    52de:	b004      	add	sp, #16
    52e0:	bd80      	pop	{r7, pc}
    52e2:	46c0      	nop			; (mov r8, r8)

000052e4 <SetRatio>:
SetRatio():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:210
**         variable RatioStore.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void SetRatio(LDD_TDeviceData *DeviceDataPtr)
{
    52e4:	b580      	push	{r7, lr}
    52e6:	b086      	sub	sp, #24
    52e8:	af00      	add	r7, sp, #0
    52ea:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:211
  PwmLdd1_TDeviceData *DeviceDataPrv = (PwmLdd1_TDeviceData*)DeviceDataPtr;
    52ec:	687b      	ldr	r3, [r7, #4]
    52ee:	613b      	str	r3, [r7, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:215
  uint16_t Period;
  uint16_t Duty;

  (void)TU2_GetPeriodTicks(DeviceDataPrv->LinkedDeviceDataPtr, &Period);
    52f0:	693b      	ldr	r3, [r7, #16]
    52f2:	681a      	ldr	r2, [r3, #0]
    52f4:	1c3b      	adds	r3, r7, #0
    52f6:	330e      	adds	r3, #14
    52f8:	1c10      	adds	r0, r2, #0
    52fa:	1c19      	adds	r1, r3, #0
    52fc:	f000 fd8e 	bl	5e1c <TU2_GetPeriodTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:216
  if (Period == 0U) {
    5300:	1c3b      	adds	r3, r7, #0
    5302:	330e      	adds	r3, #14
    5304:	881b      	ldrh	r3, [r3, #0]
    5306:	2b00      	cmp	r3, #0
    5308:	d105      	bne.n	5316 <SetRatio+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:217
    Duty = DeviceDataPrv->RatioStore;
    530a:	1c3b      	adds	r3, r7, #0
    530c:	3316      	adds	r3, #22
    530e:	693a      	ldr	r2, [r7, #16]
    5310:	88d2      	ldrh	r2, [r2, #6]
    5312:	801a      	strh	r2, [r3, #0]
    5314:	e00c      	b.n	5330 <SetRatio+0x4c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:220
  }
  else {
    Duty = (uint16_t)((((uint32_t)(Period) * DeviceDataPrv->RatioStore) + 0x8000) >> 0x10);
    5316:	1c3b      	adds	r3, r7, #0
    5318:	330e      	adds	r3, #14
    531a:	881b      	ldrh	r3, [r3, #0]
    531c:	693a      	ldr	r2, [r7, #16]
    531e:	88d2      	ldrh	r2, [r2, #6]
    5320:	4353      	muls	r3, r2
    5322:	2280      	movs	r2, #128	; 0x80
    5324:	0212      	lsls	r2, r2, #8
    5326:	189b      	adds	r3, r3, r2
    5328:	0c1a      	lsrs	r2, r3, #16
    532a:	1c3b      	adds	r3, r7, #0
    532c:	3316      	adds	r3, #22
    532e:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:222
  }
  (void)TU2_SetOffsetTicks(DeviceDataPrv->LinkedDeviceDataPtr, CHANNEL, Duty);
    5330:	693b      	ldr	r3, [r7, #16]
    5332:	681a      	ldr	r2, [r3, #0]
    5334:	1c3b      	adds	r3, r7, #0
    5336:	3316      	adds	r3, #22
    5338:	881b      	ldrh	r3, [r3, #0]
    533a:	1c10      	adds	r0, r2, #0
    533c:	2100      	movs	r1, #0
    533e:	1c1a      	adds	r2, r3, #0
    5340:	f000 fd8a 	bl	5e58 <TU2_SetOffsetTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd1.c:223
}
    5344:	46bd      	mov	sp, r7
    5346:	b006      	add	sp, #24
    5348:	bd80      	pop	{r7, pc}
    534a:	46c0      	nop			; (mov r8, r8)

0000534c <PwmLdd2_Init>:
PwmLdd2_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:143
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* PwmLdd2_Init(LDD_TUserData *UserDataPtr)
{
    534c:	b580      	push	{r7, lr}
    534e:	b084      	sub	sp, #16
    5350:	af00      	add	r7, sp, #0
    5352:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:147
  /* Allocate device structure */
  PwmLdd2_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    5354:	4b11      	ldr	r3, [pc, #68]	; (539c <PwmLdd2_Init+0x50>)
    5356:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:148
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5358:	68fb      	ldr	r3, [r7, #12]
    535a:	687a      	ldr	r2, [r7, #4]
    535c:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:149
  DeviceDataPrv->EnUser = TRUE;        /* Set the flag "device enabled" */
    535e:	68fb      	ldr	r3, [r7, #12]
    5360:	2201      	movs	r2, #1
    5362:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:150
  DeviceDataPrv->RatioStore = 0xFFFFU; /* Ratio after initialization */
    5364:	68fb      	ldr	r3, [r7, #12]
    5366:	2201      	movs	r2, #1
    5368:	4252      	negs	r2, r2
    536a:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:152
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd2_ID,DeviceDataPrv);
    536c:	4b0c      	ldr	r3, [pc, #48]	; (53a0 <PwmLdd2_Init+0x54>)
    536e:	68fa      	ldr	r2, [r7, #12]
    5370:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:153
  DeviceDataPrv->LinkedDeviceDataPtr = TU2_Init((LDD_TUserData *)NULL);
    5372:	2000      	movs	r0, #0
    5374:	f000 fcb8 	bl	5ce8 <TU2_Init>
    5378:	1c02      	adds	r2, r0, #0
    537a:	68fb      	ldr	r3, [r7, #12]
    537c:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:154
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    537e:	68fb      	ldr	r3, [r7, #12]
    5380:	681b      	ldr	r3, [r3, #0]
    5382:	2b00      	cmp	r3, #0
    5384:	d104      	bne.n	5390 <PwmLdd2_Init+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:156
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd2_ID);
    5386:	4b06      	ldr	r3, [pc, #24]	; (53a0 <PwmLdd2_Init+0x54>)
    5388:	2200      	movs	r2, #0
    538a:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:159
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the PWM initialization is also unsuccessful */
    538c:	2300      	movs	r3, #0
    538e:	e000      	b.n	5392 <PwmLdd2_Init+0x46>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:161
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5390:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:162
}
    5392:	1c18      	adds	r0, r3, #0
    5394:	46bd      	mov	sp, r7
    5396:	b004      	add	sp, #16
    5398:	bd80      	pop	{r7, pc}
    539a:	46c0      	nop			; (mov r8, r8)
    539c:	1ffff148 	.word	0x1ffff148
    53a0:	1ffff0d8 	.word	0x1ffff0d8

000053a4 <PwmLdd2_SetRatio8>:
PwmLdd2_SetRatio8():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:191
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd2_SetRatio8(LDD_TDeviceData *DeviceDataPtr, uint8_t Ratio)
{
    53a4:	b580      	push	{r7, lr}
    53a6:	b084      	sub	sp, #16
    53a8:	af00      	add	r7, sp, #0
    53aa:	6078      	str	r0, [r7, #4]
    53ac:	1c0a      	adds	r2, r1, #0
    53ae:	1cfb      	adds	r3, r7, #3
    53b0:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:192
  PwmLdd2_TDeviceData *DeviceDataPrv = (PwmLdd2_TDeviceData *)DeviceDataPtr;
    53b2:	687b      	ldr	r3, [r7, #4]
    53b4:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:194

  DeviceDataPrv->RatioStore = (uint16_t)Ratio << 8U; /* Store new value of the ratio */
    53b6:	1cfb      	adds	r3, r7, #3
    53b8:	781b      	ldrb	r3, [r3, #0]
    53ba:	b29b      	uxth	r3, r3
    53bc:	021b      	lsls	r3, r3, #8
    53be:	b29a      	uxth	r2, r3
    53c0:	68fb      	ldr	r3, [r7, #12]
    53c2:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:195
  SetRatio(DeviceDataPtr);
    53c4:	687b      	ldr	r3, [r7, #4]
    53c6:	1c18      	adds	r0, r3, #0
    53c8:	f000 f806 	bl	53d8 <SetRatio>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:196
  return ERR_OK;
    53cc:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:197
}
    53ce:	1c18      	adds	r0, r3, #0
    53d0:	46bd      	mov	sp, r7
    53d2:	b004      	add	sp, #16
    53d4:	bd80      	pop	{r7, pc}
    53d6:	46c0      	nop			; (mov r8, r8)

000053d8 <SetRatio>:
SetRatio():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:210
**         variable RatioStore.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void SetRatio(LDD_TDeviceData *DeviceDataPtr)
{
    53d8:	b580      	push	{r7, lr}
    53da:	b086      	sub	sp, #24
    53dc:	af00      	add	r7, sp, #0
    53de:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:211
  PwmLdd2_TDeviceData *DeviceDataPrv = (PwmLdd2_TDeviceData*)DeviceDataPtr;
    53e0:	687b      	ldr	r3, [r7, #4]
    53e2:	613b      	str	r3, [r7, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:215
  uint16_t Period;
  uint16_t Duty;

  (void)TU2_GetPeriodTicks(DeviceDataPrv->LinkedDeviceDataPtr, &Period);
    53e4:	693b      	ldr	r3, [r7, #16]
    53e6:	681a      	ldr	r2, [r3, #0]
    53e8:	1c3b      	adds	r3, r7, #0
    53ea:	330e      	adds	r3, #14
    53ec:	1c10      	adds	r0, r2, #0
    53ee:	1c19      	adds	r1, r3, #0
    53f0:	f000 fd14 	bl	5e1c <TU2_GetPeriodTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:216
  if (Period == 0U) {
    53f4:	1c3b      	adds	r3, r7, #0
    53f6:	330e      	adds	r3, #14
    53f8:	881b      	ldrh	r3, [r3, #0]
    53fa:	2b00      	cmp	r3, #0
    53fc:	d105      	bne.n	540a <SetRatio+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:217
    Duty = DeviceDataPrv->RatioStore;
    53fe:	1c3b      	adds	r3, r7, #0
    5400:	3316      	adds	r3, #22
    5402:	693a      	ldr	r2, [r7, #16]
    5404:	88d2      	ldrh	r2, [r2, #6]
    5406:	801a      	strh	r2, [r3, #0]
    5408:	e00c      	b.n	5424 <SetRatio+0x4c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:220
  }
  else {
    Duty = (uint16_t)((((uint32_t)(Period) * DeviceDataPrv->RatioStore) + 0x8000) >> 0x10);
    540a:	1c3b      	adds	r3, r7, #0
    540c:	330e      	adds	r3, #14
    540e:	881b      	ldrh	r3, [r3, #0]
    5410:	693a      	ldr	r2, [r7, #16]
    5412:	88d2      	ldrh	r2, [r2, #6]
    5414:	4353      	muls	r3, r2
    5416:	2280      	movs	r2, #128	; 0x80
    5418:	0212      	lsls	r2, r2, #8
    541a:	189b      	adds	r3, r3, r2
    541c:	0c1a      	lsrs	r2, r3, #16
    541e:	1c3b      	adds	r3, r7, #0
    5420:	3316      	adds	r3, #22
    5422:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:222
  }
  (void)TU2_SetOffsetTicks(DeviceDataPrv->LinkedDeviceDataPtr, CHANNEL, Duty);
    5424:	693b      	ldr	r3, [r7, #16]
    5426:	681a      	ldr	r2, [r3, #0]
    5428:	1c3b      	adds	r3, r7, #0
    542a:	3316      	adds	r3, #22
    542c:	881b      	ldrh	r3, [r3, #0]
    542e:	1c10      	adds	r0, r2, #0
    5430:	2101      	movs	r1, #1
    5432:	1c1a      	adds	r2, r3, #0
    5434:	f000 fd10 	bl	5e58 <TU2_SetOffsetTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd2.c:223
}
    5438:	46bd      	mov	sp, r7
    543a:	b006      	add	sp, #24
    543c:	bd80      	pop	{r7, pc}
    543e:	46c0      	nop			; (mov r8, r8)

00005440 <PwmLdd3_Init>:
PwmLdd3_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:143
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* PwmLdd3_Init(LDD_TUserData *UserDataPtr)
{
    5440:	b580      	push	{r7, lr}
    5442:	b084      	sub	sp, #16
    5444:	af00      	add	r7, sp, #0
    5446:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:147
  /* Allocate device structure */
  PwmLdd3_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    5448:	4b11      	ldr	r3, [pc, #68]	; (5490 <PwmLdd3_Init+0x50>)
    544a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:148
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    544c:	68fb      	ldr	r3, [r7, #12]
    544e:	687a      	ldr	r2, [r7, #4]
    5450:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:149
  DeviceDataPrv->EnUser = TRUE;        /* Set the flag "device enabled" */
    5452:	68fb      	ldr	r3, [r7, #12]
    5454:	2201      	movs	r2, #1
    5456:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:150
  DeviceDataPrv->RatioStore = 0xFFFFU; /* Ratio after initialization */
    5458:	68fb      	ldr	r3, [r7, #12]
    545a:	2201      	movs	r2, #1
    545c:	4252      	negs	r2, r2
    545e:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:152
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd3_ID,DeviceDataPrv);
    5460:	4b0c      	ldr	r3, [pc, #48]	; (5494 <PwmLdd3_Init+0x54>)
    5462:	68fa      	ldr	r2, [r7, #12]
    5464:	629a      	str	r2, [r3, #40]	; 0x28
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:153
  DeviceDataPrv->LinkedDeviceDataPtr = TU2_Init((LDD_TUserData *)NULL);
    5466:	2000      	movs	r0, #0
    5468:	f000 fc3e 	bl	5ce8 <TU2_Init>
    546c:	1c02      	adds	r2, r0, #0
    546e:	68fb      	ldr	r3, [r7, #12]
    5470:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:154
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    5472:	68fb      	ldr	r3, [r7, #12]
    5474:	681b      	ldr	r3, [r3, #0]
    5476:	2b00      	cmp	r3, #0
    5478:	d104      	bne.n	5484 <PwmLdd3_Init+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:156
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd3_ID);
    547a:	4b06      	ldr	r3, [pc, #24]	; (5494 <PwmLdd3_Init+0x54>)
    547c:	2200      	movs	r2, #0
    547e:	629a      	str	r2, [r3, #40]	; 0x28
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:159
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the PWM initialization is also unsuccessful */
    5480:	2300      	movs	r3, #0
    5482:	e000      	b.n	5486 <PwmLdd3_Init+0x46>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:161
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5484:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:162
}
    5486:	1c18      	adds	r0, r3, #0
    5488:	46bd      	mov	sp, r7
    548a:	b004      	add	sp, #16
    548c:	bd80      	pop	{r7, pc}
    548e:	46c0      	nop			; (mov r8, r8)
    5490:	1ffff154 	.word	0x1ffff154
    5494:	1ffff0d8 	.word	0x1ffff0d8

00005498 <PwmLdd3_SetRatio8>:
PwmLdd3_SetRatio8():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:191
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd3_SetRatio8(LDD_TDeviceData *DeviceDataPtr, uint8_t Ratio)
{
    5498:	b580      	push	{r7, lr}
    549a:	b084      	sub	sp, #16
    549c:	af00      	add	r7, sp, #0
    549e:	6078      	str	r0, [r7, #4]
    54a0:	1c0a      	adds	r2, r1, #0
    54a2:	1cfb      	adds	r3, r7, #3
    54a4:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:192
  PwmLdd3_TDeviceData *DeviceDataPrv = (PwmLdd3_TDeviceData *)DeviceDataPtr;
    54a6:	687b      	ldr	r3, [r7, #4]
    54a8:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:194

  DeviceDataPrv->RatioStore = (uint16_t)Ratio << 8U; /* Store new value of the ratio */
    54aa:	1cfb      	adds	r3, r7, #3
    54ac:	781b      	ldrb	r3, [r3, #0]
    54ae:	b29b      	uxth	r3, r3
    54b0:	021b      	lsls	r3, r3, #8
    54b2:	b29a      	uxth	r2, r3
    54b4:	68fb      	ldr	r3, [r7, #12]
    54b6:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:195
  SetRatio(DeviceDataPtr);
    54b8:	687b      	ldr	r3, [r7, #4]
    54ba:	1c18      	adds	r0, r3, #0
    54bc:	f000 f806 	bl	54cc <SetRatio>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:196
  return ERR_OK;
    54c0:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:197
}
    54c2:	1c18      	adds	r0, r3, #0
    54c4:	46bd      	mov	sp, r7
    54c6:	b004      	add	sp, #16
    54c8:	bd80      	pop	{r7, pc}
    54ca:	46c0      	nop			; (mov r8, r8)

000054cc <SetRatio>:
SetRatio():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:210
**         variable RatioStore.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void SetRatio(LDD_TDeviceData *DeviceDataPtr)
{
    54cc:	b580      	push	{r7, lr}
    54ce:	b086      	sub	sp, #24
    54d0:	af00      	add	r7, sp, #0
    54d2:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:211
  PwmLdd3_TDeviceData *DeviceDataPrv = (PwmLdd3_TDeviceData*)DeviceDataPtr;
    54d4:	687b      	ldr	r3, [r7, #4]
    54d6:	613b      	str	r3, [r7, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:215
  uint16_t Period;
  uint16_t Duty;

  (void)TU2_GetPeriodTicks(DeviceDataPrv->LinkedDeviceDataPtr, &Period);
    54d8:	693b      	ldr	r3, [r7, #16]
    54da:	681a      	ldr	r2, [r3, #0]
    54dc:	1c3b      	adds	r3, r7, #0
    54de:	330e      	adds	r3, #14
    54e0:	1c10      	adds	r0, r2, #0
    54e2:	1c19      	adds	r1, r3, #0
    54e4:	f000 fc9a 	bl	5e1c <TU2_GetPeriodTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:216
  if (Period == 0U) {
    54e8:	1c3b      	adds	r3, r7, #0
    54ea:	330e      	adds	r3, #14
    54ec:	881b      	ldrh	r3, [r3, #0]
    54ee:	2b00      	cmp	r3, #0
    54f0:	d105      	bne.n	54fe <SetRatio+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:217
    Duty = DeviceDataPrv->RatioStore;
    54f2:	1c3b      	adds	r3, r7, #0
    54f4:	3316      	adds	r3, #22
    54f6:	693a      	ldr	r2, [r7, #16]
    54f8:	88d2      	ldrh	r2, [r2, #6]
    54fa:	801a      	strh	r2, [r3, #0]
    54fc:	e00c      	b.n	5518 <SetRatio+0x4c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:220
  }
  else {
    Duty = (uint16_t)((((uint32_t)(Period) * DeviceDataPrv->RatioStore) + 0x8000) >> 0x10);
    54fe:	1c3b      	adds	r3, r7, #0
    5500:	330e      	adds	r3, #14
    5502:	881b      	ldrh	r3, [r3, #0]
    5504:	693a      	ldr	r2, [r7, #16]
    5506:	88d2      	ldrh	r2, [r2, #6]
    5508:	4353      	muls	r3, r2
    550a:	2280      	movs	r2, #128	; 0x80
    550c:	0212      	lsls	r2, r2, #8
    550e:	189b      	adds	r3, r3, r2
    5510:	0c1a      	lsrs	r2, r3, #16
    5512:	1c3b      	adds	r3, r7, #0
    5514:	3316      	adds	r3, #22
    5516:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:222
  }
  (void)TU2_SetOffsetTicks(DeviceDataPrv->LinkedDeviceDataPtr, CHANNEL, Duty);
    5518:	693b      	ldr	r3, [r7, #16]
    551a:	681a      	ldr	r2, [r3, #0]
    551c:	1c3b      	adds	r3, r7, #0
    551e:	3316      	adds	r3, #22
    5520:	881b      	ldrh	r3, [r3, #0]
    5522:	1c10      	adds	r0, r2, #0
    5524:	2102      	movs	r1, #2
    5526:	1c1a      	adds	r2, r3, #0
    5528:	f000 fc96 	bl	5e58 <TU2_SetOffsetTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd3.c:223
}
    552c:	46bd      	mov	sp, r7
    552e:	b006      	add	sp, #24
    5530:	bd80      	pop	{r7, pc}
    5532:	46c0      	nop			; (mov r8, r8)

00005534 <PwmLdd4_Init>:
PwmLdd4_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:143
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* PwmLdd4_Init(LDD_TUserData *UserDataPtr)
{
    5534:	b580      	push	{r7, lr}
    5536:	b084      	sub	sp, #16
    5538:	af00      	add	r7, sp, #0
    553a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:147
  /* Allocate device structure */
  PwmLdd4_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    553c:	4b11      	ldr	r3, [pc, #68]	; (5584 <PwmLdd4_Init+0x50>)
    553e:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:148
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5540:	68fb      	ldr	r3, [r7, #12]
    5542:	687a      	ldr	r2, [r7, #4]
    5544:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:149
  DeviceDataPrv->EnUser = TRUE;        /* Set the flag "device enabled" */
    5546:	68fb      	ldr	r3, [r7, #12]
    5548:	2201      	movs	r2, #1
    554a:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:150
  DeviceDataPrv->RatioStore = 0xFFFFU; /* Ratio after initialization */
    554c:	68fb      	ldr	r3, [r7, #12]
    554e:	2201      	movs	r2, #1
    5550:	4252      	negs	r2, r2
    5552:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:152
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd4_ID,DeviceDataPrv);
    5554:	4b0c      	ldr	r3, [pc, #48]	; (5588 <PwmLdd4_Init+0x54>)
    5556:	68fa      	ldr	r2, [r7, #12]
    5558:	62da      	str	r2, [r3, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:153
  DeviceDataPrv->LinkedDeviceDataPtr = TU2_Init((LDD_TUserData *)NULL);
    555a:	2000      	movs	r0, #0
    555c:	f000 fbc4 	bl	5ce8 <TU2_Init>
    5560:	1c02      	adds	r2, r0, #0
    5562:	68fb      	ldr	r3, [r7, #12]
    5564:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:154
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    5566:	68fb      	ldr	r3, [r7, #12]
    5568:	681b      	ldr	r3, [r3, #0]
    556a:	2b00      	cmp	r3, #0
    556c:	d104      	bne.n	5578 <PwmLdd4_Init+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:156
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd4_ID);
    556e:	4b06      	ldr	r3, [pc, #24]	; (5588 <PwmLdd4_Init+0x54>)
    5570:	2200      	movs	r2, #0
    5572:	62da      	str	r2, [r3, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:159
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the PWM initialization is also unsuccessful */
    5574:	2300      	movs	r3, #0
    5576:	e000      	b.n	557a <PwmLdd4_Init+0x46>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:161
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5578:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:162
}
    557a:	1c18      	adds	r0, r3, #0
    557c:	46bd      	mov	sp, r7
    557e:	b004      	add	sp, #16
    5580:	bd80      	pop	{r7, pc}
    5582:	46c0      	nop			; (mov r8, r8)
    5584:	1ffff160 	.word	0x1ffff160
    5588:	1ffff0d8 	.word	0x1ffff0d8

0000558c <PwmLdd4_SetRatio8>:
PwmLdd4_SetRatio8():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:191
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd4_SetRatio8(LDD_TDeviceData *DeviceDataPtr, uint8_t Ratio)
{
    558c:	b580      	push	{r7, lr}
    558e:	b084      	sub	sp, #16
    5590:	af00      	add	r7, sp, #0
    5592:	6078      	str	r0, [r7, #4]
    5594:	1c0a      	adds	r2, r1, #0
    5596:	1cfb      	adds	r3, r7, #3
    5598:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:192
  PwmLdd4_TDeviceData *DeviceDataPrv = (PwmLdd4_TDeviceData *)DeviceDataPtr;
    559a:	687b      	ldr	r3, [r7, #4]
    559c:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:194

  DeviceDataPrv->RatioStore = (uint16_t)Ratio << 8U; /* Store new value of the ratio */
    559e:	1cfb      	adds	r3, r7, #3
    55a0:	781b      	ldrb	r3, [r3, #0]
    55a2:	b29b      	uxth	r3, r3
    55a4:	021b      	lsls	r3, r3, #8
    55a6:	b29a      	uxth	r2, r3
    55a8:	68fb      	ldr	r3, [r7, #12]
    55aa:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:195
  SetRatio(DeviceDataPtr);
    55ac:	687b      	ldr	r3, [r7, #4]
    55ae:	1c18      	adds	r0, r3, #0
    55b0:	f000 f806 	bl	55c0 <SetRatio>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:196
  return ERR_OK;
    55b4:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:197
}
    55b6:	1c18      	adds	r0, r3, #0
    55b8:	46bd      	mov	sp, r7
    55ba:	b004      	add	sp, #16
    55bc:	bd80      	pop	{r7, pc}
    55be:	46c0      	nop			; (mov r8, r8)

000055c0 <SetRatio>:
SetRatio():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:210
**         variable RatioStore.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void SetRatio(LDD_TDeviceData *DeviceDataPtr)
{
    55c0:	b580      	push	{r7, lr}
    55c2:	b086      	sub	sp, #24
    55c4:	af00      	add	r7, sp, #0
    55c6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:211
  PwmLdd4_TDeviceData *DeviceDataPrv = (PwmLdd4_TDeviceData*)DeviceDataPtr;
    55c8:	687b      	ldr	r3, [r7, #4]
    55ca:	613b      	str	r3, [r7, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:215
  uint16_t Period;
  uint16_t Duty;

  (void)TU2_GetPeriodTicks(DeviceDataPrv->LinkedDeviceDataPtr, &Period);
    55cc:	693b      	ldr	r3, [r7, #16]
    55ce:	681a      	ldr	r2, [r3, #0]
    55d0:	1c3b      	adds	r3, r7, #0
    55d2:	330e      	adds	r3, #14
    55d4:	1c10      	adds	r0, r2, #0
    55d6:	1c19      	adds	r1, r3, #0
    55d8:	f000 fc20 	bl	5e1c <TU2_GetPeriodTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:216
  if (Period == 0U) {
    55dc:	1c3b      	adds	r3, r7, #0
    55de:	330e      	adds	r3, #14
    55e0:	881b      	ldrh	r3, [r3, #0]
    55e2:	2b00      	cmp	r3, #0
    55e4:	d105      	bne.n	55f2 <SetRatio+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:217
    Duty = DeviceDataPrv->RatioStore;
    55e6:	1c3b      	adds	r3, r7, #0
    55e8:	3316      	adds	r3, #22
    55ea:	693a      	ldr	r2, [r7, #16]
    55ec:	88d2      	ldrh	r2, [r2, #6]
    55ee:	801a      	strh	r2, [r3, #0]
    55f0:	e00c      	b.n	560c <SetRatio+0x4c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:220
  }
  else {
    Duty = (uint16_t)((((uint32_t)(Period) * DeviceDataPrv->RatioStore) + 0x8000) >> 0x10);
    55f2:	1c3b      	adds	r3, r7, #0
    55f4:	330e      	adds	r3, #14
    55f6:	881b      	ldrh	r3, [r3, #0]
    55f8:	693a      	ldr	r2, [r7, #16]
    55fa:	88d2      	ldrh	r2, [r2, #6]
    55fc:	4353      	muls	r3, r2
    55fe:	2280      	movs	r2, #128	; 0x80
    5600:	0212      	lsls	r2, r2, #8
    5602:	189b      	adds	r3, r3, r2
    5604:	0c1a      	lsrs	r2, r3, #16
    5606:	1c3b      	adds	r3, r7, #0
    5608:	3316      	adds	r3, #22
    560a:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:222
  }
  (void)TU2_SetOffsetTicks(DeviceDataPrv->LinkedDeviceDataPtr, CHANNEL, Duty);
    560c:	693b      	ldr	r3, [r7, #16]
    560e:	681a      	ldr	r2, [r3, #0]
    5610:	1c3b      	adds	r3, r7, #0
    5612:	3316      	adds	r3, #22
    5614:	881b      	ldrh	r3, [r3, #0]
    5616:	1c10      	adds	r0, r2, #0
    5618:	2103      	movs	r1, #3
    561a:	1c1a      	adds	r2, r3, #0
    561c:	f000 fc1c 	bl	5e58 <TU2_SetOffsetTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd4.c:223
}
    5620:	46bd      	mov	sp, r7
    5622:	b006      	add	sp, #24
    5624:	bd80      	pop	{r7, pc}
    5626:	46c0      	nop			; (mov r8, r8)

00005628 <PwmLdd5_Init>:
PwmLdd5_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:147
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* PwmLdd5_Init(LDD_TUserData *UserDataPtr)
{
    5628:	b580      	push	{r7, lr}
    562a:	b084      	sub	sp, #16
    562c:	af00      	add	r7, sp, #0
    562e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:151
  /* Allocate device structure */
  PwmLdd5_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    5630:	4b10      	ldr	r3, [pc, #64]	; (5674 <PwmLdd5_Init+0x4c>)
    5632:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:152
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5634:	68fb      	ldr	r3, [r7, #12]
    5636:	687a      	ldr	r2, [r7, #4]
    5638:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:153
  DeviceDataPrv->EnUser = FALSE;       /* Set the flag "device disabled" */
    563a:	68fb      	ldr	r3, [r7, #12]
    563c:	2200      	movs	r2, #0
    563e:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:154
  DeviceDataPrv->RatioStore = 0xED6FU; /* Ratio after initialization */
    5640:	68fb      	ldr	r3, [r7, #12]
    5642:	4a0d      	ldr	r2, [pc, #52]	; (5678 <PwmLdd5_Init+0x50>)
    5644:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:156
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd5_ID,DeviceDataPrv);
    5646:	4b0d      	ldr	r3, [pc, #52]	; (567c <PwmLdd5_Init+0x54>)
    5648:	68fa      	ldr	r2, [r7, #12]
    564a:	635a      	str	r2, [r3, #52]	; 0x34
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:157
  DeviceDataPrv->LinkedDeviceDataPtr = TU3_Init((LDD_TUserData *)NULL);
    564c:	2000      	movs	r0, #0
    564e:	f000 fc2f 	bl	5eb0 <TU3_Init>
    5652:	1c02      	adds	r2, r0, #0
    5654:	68fb      	ldr	r3, [r7, #12]
    5656:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:158
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    5658:	68fb      	ldr	r3, [r7, #12]
    565a:	681b      	ldr	r3, [r3, #0]
    565c:	2b00      	cmp	r3, #0
    565e:	d104      	bne.n	566a <PwmLdd5_Init+0x42>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:160
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd5_ID);
    5660:	4b06      	ldr	r3, [pc, #24]	; (567c <PwmLdd5_Init+0x54>)
    5662:	2200      	movs	r2, #0
    5664:	635a      	str	r2, [r3, #52]	; 0x34
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:163
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the PWM initialization is also unsuccessful */
    5666:	2300      	movs	r3, #0
    5668:	e000      	b.n	566c <PwmLdd5_Init+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:165
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    566a:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:166
}
    566c:	1c18      	adds	r0, r3, #0
    566e:	46bd      	mov	sp, r7
    5670:	b004      	add	sp, #16
    5672:	bd80      	pop	{r7, pc}
    5674:	1ffff16c 	.word	0x1ffff16c
    5678:	ffffed6f 	.word	0xffffed6f
    567c:	1ffff0d8 	.word	0x1ffff0d8

00005680 <PwmLdd5_Enable>:
PwmLdd5_Enable():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:187
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd5_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    5680:	b580      	push	{r7, lr}
    5682:	b084      	sub	sp, #16
    5684:	af00      	add	r7, sp, #0
    5686:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:188
  PwmLdd5_TDeviceData *DeviceDataPrv = (PwmLdd5_TDeviceData *)DeviceDataPtr;
    5688:	687b      	ldr	r3, [r7, #4]
    568a:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:190

  if (!DeviceDataPrv->EnUser) {        /* Is the device disabled by user? */
    568c:	68fb      	ldr	r3, [r7, #12]
    568e:	791b      	ldrb	r3, [r3, #4]
    5690:	2b00      	cmp	r3, #0
    5692:	d107      	bne.n	56a4 <PwmLdd5_Enable+0x24>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:191
    DeviceDataPrv->EnUser = TRUE;      /* If yes then set the flag "device enabled" */
    5694:	68fb      	ldr	r3, [r7, #12]
    5696:	2201      	movs	r2, #1
    5698:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:192
    (void)TU3_Enable(DeviceDataPrv->LinkedDeviceDataPtr); /* Enable TimerUnit */
    569a:	68fb      	ldr	r3, [r7, #12]
    569c:	681b      	ldr	r3, [r3, #0]
    569e:	1c18      	adds	r0, r3, #0
    56a0:	f000 fc6c 	bl	5f7c <TU3_Enable>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:194
  }
  return ERR_OK;
    56a4:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:195
}
    56a6:	1c18      	adds	r0, r3, #0
    56a8:	46bd      	mov	sp, r7
    56aa:	b004      	add	sp, #16
    56ac:	bd80      	pop	{r7, pc}
    56ae:	46c0      	nop			; (mov r8, r8)

000056b0 <PwmLdd5_SetDutyUS>:
PwmLdd5_SetDutyUS():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:288
**                           ERR_MATH - Overflow during evaluation
**                           ERR_PARAM_RANGE - Parameter out of range
*/
/* ===================================================================*/
LDD_TError PwmLdd5_SetDutyUS(LDD_TDeviceData *DeviceDataPtr, uint16_t Time)
{
    56b0:	b580      	push	{r7, lr}
    56b2:	b084      	sub	sp, #16
    56b4:	af00      	add	r7, sp, #0
    56b6:	6078      	str	r0, [r7, #4]
    56b8:	1c0a      	adds	r2, r1, #0
    56ba:	1cbb      	adds	r3, r7, #2
    56bc:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:289
  PwmLdd5_TDeviceData *DeviceDataPrv = (PwmLdd5_TDeviceData *)DeviceDataPtr;
    56be:	687b      	ldr	r3, [r7, #4]
    56c0:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:294
  LDD_TimerUnit_Tfloat rtval;          /* Result of multiplication */

  /* Time test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if (Time > 0x4E20U) {                /* Is the given value out of range? */
    56c2:	1cbb      	adds	r3, r7, #2
    56c4:	881a      	ldrh	r2, [r3, #0]
    56c6:	4b16      	ldr	r3, [pc, #88]	; (5720 <PwmLdd5_SetDutyUS+0x70>)
    56c8:	429a      	cmp	r2, r3
    56ca:	d901      	bls.n	56d0 <PwmLdd5_SetDutyUS+0x20>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:295
    return ERR_PARAM_RANGE;            /* If yes then error */
    56cc:	2386      	movs	r3, #134	; 0x86
    56ce:	e023      	b.n	5718 <PwmLdd5_SetDutyUS+0x68>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:297
  }
  rtval = Time * 3.276787500048F;      /* Multiply given value and actual clock configuration coefficient */
    56d0:	1cbb      	adds	r3, r7, #2
    56d2:	881b      	ldrh	r3, [r3, #0]
    56d4:	1c18      	adds	r0, r3, #0
    56d6:	f7fb fe57 	bl	1388 <__aeabi_i2f>
    56da:	1c03      	adds	r3, r0, #0
    56dc:	1c18      	adds	r0, r3, #0
    56de:	4911      	ldr	r1, [pc, #68]	; (5724 <PwmLdd5_SetDutyUS+0x74>)
    56e0:	f7fb fb92 	bl	e08 <__aeabi_fmul>
    56e4:	1c03      	adds	r3, r0, #0
    56e6:	60bb      	str	r3, [r7, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:298
  if (rtval > 0xFFFFUL) {              /* Is the result greater than 65535 ? */
    56e8:	68b8      	ldr	r0, [r7, #8]
    56ea:	490f      	ldr	r1, [pc, #60]	; (5728 <PwmLdd5_SetDutyUS+0x78>)
    56ec:	f7fb f810 	bl	710 <__aeabi_fcmpgt>
    56f0:	1c03      	adds	r3, r0, #0
    56f2:	2b00      	cmp	r3, #0
    56f4:	d004      	beq.n	5700 <PwmLdd5_SetDutyUS+0x50>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:299
    DeviceDataPrv->RatioStore = 0xFFFFU; /* If yes then use maximal possible value */
    56f6:	68fb      	ldr	r3, [r7, #12]
    56f8:	2201      	movs	r2, #1
    56fa:	4252      	negs	r2, r2
    56fc:	80da      	strh	r2, [r3, #6]
    56fe:	e006      	b.n	570e <PwmLdd5_SetDutyUS+0x5e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:302
  }
  else {
    DeviceDataPrv->RatioStore = (uint16_t)rtval;
    5700:	68b8      	ldr	r0, [r7, #8]
    5702:	f7fb f819 	bl	738 <__aeabi_f2uiz>
    5706:	1c03      	adds	r3, r0, #0
    5708:	b29a      	uxth	r2, r3
    570a:	68fb      	ldr	r3, [r7, #12]
    570c:	80da      	strh	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:304
  }
  SetRatio(DeviceDataPtr);             /* Calculate and set up new appropriate values of the duty register */
    570e:	687b      	ldr	r3, [r7, #4]
    5710:	1c18      	adds	r0, r3, #0
    5712:	f000 f80b 	bl	572c <SetRatio>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:305
  return ERR_OK;                       /* OK */
    5716:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:306
}
    5718:	1c18      	adds	r0, r3, #0
    571a:	46bd      	mov	sp, r7
    571c:	b004      	add	sp, #16
    571e:	bd80      	pop	{r7, pc}
    5720:	00004e20 	.word	0x00004e20
    5724:	4051b6e3 	.word	0x4051b6e3
    5728:	477fff00 	.word	0x477fff00

0000572c <SetRatio>:
SetRatio():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:365
**         variable RatioStore.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void SetRatio(LDD_TDeviceData *DeviceDataPtr)
{
    572c:	b580      	push	{r7, lr}
    572e:	b086      	sub	sp, #24
    5730:	af00      	add	r7, sp, #0
    5732:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:366
  PwmLdd5_TDeviceData *DeviceDataPrv = (PwmLdd5_TDeviceData*)DeviceDataPtr;
    5734:	687b      	ldr	r3, [r7, #4]
    5736:	613b      	str	r3, [r7, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:370
  uint16_t Period;
  uint16_t Duty;

  (void)TU3_GetPeriodTicks(DeviceDataPrv->LinkedDeviceDataPtr, &Period);
    5738:	693b      	ldr	r3, [r7, #16]
    573a:	681a      	ldr	r2, [r3, #0]
    573c:	1c3b      	adds	r3, r7, #0
    573e:	330e      	adds	r3, #14
    5740:	1c10      	adds	r0, r2, #0
    5742:	1c19      	adds	r1, r3, #0
    5744:	f000 fc32 	bl	5fac <TU3_GetPeriodTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:371
  if (Period == 0U) {
    5748:	1c3b      	adds	r3, r7, #0
    574a:	330e      	adds	r3, #14
    574c:	881b      	ldrh	r3, [r3, #0]
    574e:	2b00      	cmp	r3, #0
    5750:	d105      	bne.n	575e <SetRatio+0x32>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:372
    Duty = DeviceDataPrv->RatioStore;
    5752:	1c3b      	adds	r3, r7, #0
    5754:	3316      	adds	r3, #22
    5756:	693a      	ldr	r2, [r7, #16]
    5758:	88d2      	ldrh	r2, [r2, #6]
    575a:	801a      	strh	r2, [r3, #0]
    575c:	e00c      	b.n	5778 <SetRatio+0x4c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:375
  }
  else {
    Duty = (uint16_t)((((uint32_t)(Period) * DeviceDataPrv->RatioStore) + 0x8000) >> 0x10);
    575e:	1c3b      	adds	r3, r7, #0
    5760:	330e      	adds	r3, #14
    5762:	881b      	ldrh	r3, [r3, #0]
    5764:	693a      	ldr	r2, [r7, #16]
    5766:	88d2      	ldrh	r2, [r2, #6]
    5768:	4353      	muls	r3, r2
    576a:	2280      	movs	r2, #128	; 0x80
    576c:	0212      	lsls	r2, r2, #8
    576e:	189b      	adds	r3, r3, r2
    5770:	0c1a      	lsrs	r2, r3, #16
    5772:	1c3b      	adds	r3, r7, #0
    5774:	3316      	adds	r3, #22
    5776:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:377
  }
  (void)TU3_SetOffsetTicks(DeviceDataPrv->LinkedDeviceDataPtr, CHANNEL, Duty);
    5778:	693b      	ldr	r3, [r7, #16]
    577a:	681a      	ldr	r2, [r3, #0]
    577c:	1c3b      	adds	r3, r7, #0
    577e:	3316      	adds	r3, #22
    5780:	881b      	ldrh	r3, [r3, #0]
    5782:	1c10      	adds	r0, r2, #0
    5784:	2100      	movs	r1, #0
    5786:	1c1a      	adds	r2, r3, #0
    5788:	f000 fc2e 	bl	5fe8 <TU3_SetOffsetTicks>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/PwmLdd5.c:378
}
    578c:	46bd      	mov	sp, r7
    578e:	b006      	add	sp, #24
    5790:	bd80      	pop	{r7, pc}
    5792:	46c0      	nop			; (mov r8, r8)

00005794 <SerialCom_Init>:
SerialCom_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:160
**     @return
**                         - Device data structure pointer.
*/
/* ===================================================================*/
LDD_TDeviceData* SerialCom_Init(LDD_TUserData *UserDataPtr)
{
    5794:	b580      	push	{r7, lr}
    5796:	b084      	sub	sp, #16
    5798:	af00      	add	r7, sp, #0
    579a:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:164
  /* Allocate device structure */
  SerialCom_TDeviceDataPtr DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    579c:	4b5e      	ldr	r3, [pc, #376]	; (5918 <SerialCom_Init+0x184>)
    579e:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:167

  /* Clear the receive counters and pointer */
  DeviceDataPrv->InpRecvDataNum = 0x00U; /* Clear the counter of received characters */
    57a0:	68fb      	ldr	r3, [r7, #12]
    57a2:	2200      	movs	r2, #0
    57a4:	805a      	strh	r2, [r3, #2]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:168
  DeviceDataPrv->InpDataNumReq = 0x00U; /* Clear the counter of characters to receive by ReceiveBlock() */
    57a6:	68fb      	ldr	r3, [r7, #12]
    57a8:	2200      	movs	r2, #0
    57aa:	811a      	strh	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:169
  DeviceDataPrv->InpDataPtr = NULL;    /* Clear the buffer pointer for received characters */
    57ac:	68fb      	ldr	r3, [r7, #12]
    57ae:	2200      	movs	r2, #0
    57b0:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:171
  /* Clear the transmit counters and pointer */
  DeviceDataPrv->OutSentDataNum = 0x00U; /* Clear the counter of sent characters */
    57b2:	68fb      	ldr	r3, [r7, #12]
    57b4:	2200      	movs	r2, #0
    57b6:	815a      	strh	r2, [r3, #10]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:172
  DeviceDataPrv->OutDataNumReq = 0x00U; /* Clear the counter of characters to be send by SendBlock() */
    57b8:	68fb      	ldr	r3, [r7, #12]
    57ba:	2200      	movs	r2, #0
    57bc:	821a      	strh	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:173
  DeviceDataPrv->OutDataPtr = NULL;    /* Clear the buffer pointer for data to be transmitted */
    57be:	68fb      	ldr	r3, [r7, #12]
    57c0:	2200      	movs	r2, #0
    57c2:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:174
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    57c4:	68fb      	ldr	r3, [r7, #12]
    57c6:	687a      	ldr	r2, [r7, #4]
    57c8:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:177
  /* Allocate interrupt vectors */
  /* {Default RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_UART0__DEFAULT_RTOS_ISRPARAM = DeviceDataPrv;
    57ca:	4b54      	ldr	r3, [pc, #336]	; (591c <SerialCom_Init+0x188>)
    57cc:	68fa      	ldr	r2, [r7, #12]
    57ce:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:179
  /* SIM_SCGC4: UART0=1 */
  SIM_SCGC4 |= SIM_SCGC4_UART0_MASK;
    57d0:	4a53      	ldr	r2, [pc, #332]	; (5920 <SerialCom_Init+0x18c>)
    57d2:	4953      	ldr	r1, [pc, #332]	; (5920 <SerialCom_Init+0x18c>)
    57d4:	4b53      	ldr	r3, [pc, #332]	; (5924 <SerialCom_Init+0x190>)
    57d6:	58cb      	ldr	r3, [r1, r3]
    57d8:	2180      	movs	r1, #128	; 0x80
    57da:	00c9      	lsls	r1, r1, #3
    57dc:	4319      	orrs	r1, r3
    57de:	4b51      	ldr	r3, [pc, #324]	; (5924 <SerialCom_Init+0x190>)
    57e0:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:181
  /* PORTA_PCR1: ISF=0,MUX=2 */
  PORTA_PCR1 = (uint32_t)((PORTA_PCR1 & (uint32_t)~(uint32_t)(
    57e2:	4b51      	ldr	r3, [pc, #324]	; (5928 <SerialCom_Init+0x194>)
    57e4:	4a50      	ldr	r2, [pc, #320]	; (5928 <SerialCom_Init+0x194>)
    57e6:	6851      	ldr	r1, [r2, #4]
    57e8:	4a50      	ldr	r2, [pc, #320]	; (592c <SerialCom_Init+0x198>)
    57ea:	400a      	ands	r2, r1
    57ec:	2180      	movs	r1, #128	; 0x80
    57ee:	0089      	lsls	r1, r1, #2
    57f0:	430a      	orrs	r2, r1
    57f2:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:188
                PORT_PCR_MUX(0x05)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x02)
               ));
  /* PORTA_PCR2: ISF=0,MUX=2 */
  PORTA_PCR2 = (uint32_t)((PORTA_PCR2 & (uint32_t)~(uint32_t)(
    57f4:	4b4c      	ldr	r3, [pc, #304]	; (5928 <SerialCom_Init+0x194>)
    57f6:	4a4c      	ldr	r2, [pc, #304]	; (5928 <SerialCom_Init+0x194>)
    57f8:	6891      	ldr	r1, [r2, #8]
    57fa:	4a4c      	ldr	r2, [pc, #304]	; (592c <SerialCom_Init+0x198>)
    57fc:	400a      	ands	r2, r1
    57fe:	2180      	movs	r1, #128	; 0x80
    5800:	0089      	lsls	r1, r1, #2
    5802:	430a      	orrs	r2, r1
    5804:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:195
                PORT_PCR_MUX(0x05)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x02)
               ));
  /* NVIC_IPR3: PRI_12=0x80 */
  NVIC_IPR3 = (uint32_t)((NVIC_IPR3 & (uint32_t)~(uint32_t)(
    5806:	4a4a      	ldr	r2, [pc, #296]	; (5930 <SerialCom_Init+0x19c>)
    5808:	4949      	ldr	r1, [pc, #292]	; (5930 <SerialCom_Init+0x19c>)
    580a:	23c3      	movs	r3, #195	; 0xc3
    580c:	009b      	lsls	r3, r3, #2
    580e:	58cb      	ldr	r3, [r1, r3]
    5810:	21c0      	movs	r1, #192	; 0xc0
    5812:	1c18      	adds	r0, r3, #0
    5814:	4388      	bics	r0, r1
    5816:	1c01      	adds	r1, r0, #0
    5818:	23c3      	movs	r3, #195	; 0xc3
    581a:	009b      	lsls	r3, r3, #2
    581c:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:201
               NVIC_IP_PRI_12(0x7F)
              )) | (uint32_t)(
               NVIC_IP_PRI_12(0x80)
              ));
  /* NVIC_ISER: SETENA|=0x1000 */
  NVIC_ISER |= NVIC_ISER_SETENA(0x1000);
    581e:	4b44      	ldr	r3, [pc, #272]	; (5930 <SerialCom_Init+0x19c>)
    5820:	4a43      	ldr	r2, [pc, #268]	; (5930 <SerialCom_Init+0x19c>)
    5822:	6812      	ldr	r2, [r2, #0]
    5824:	2180      	movs	r1, #128	; 0x80
    5826:	0149      	lsls	r1, r1, #5
    5828:	430a      	orrs	r2, r1
    582a:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:202
  UART0_PDD_EnableTransmitter(UART0_BASE_PTR, PDD_DISABLE); /* Disable transmitter. */
    582c:	4b41      	ldr	r3, [pc, #260]	; (5934 <SerialCom_Init+0x1a0>)
    582e:	4a41      	ldr	r2, [pc, #260]	; (5934 <SerialCom_Init+0x1a0>)
    5830:	78d2      	ldrb	r2, [r2, #3]
    5832:	b2d2      	uxtb	r2, r2
    5834:	2108      	movs	r1, #8
    5836:	438a      	bics	r2, r1
    5838:	b2d2      	uxtb	r2, r2
    583a:	70da      	strb	r2, [r3, #3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:203
  UART0_PDD_EnableReceiver(UART0_BASE_PTR, PDD_DISABLE); /* Disable receiver. */
    583c:	4b3d      	ldr	r3, [pc, #244]	; (5934 <SerialCom_Init+0x1a0>)
    583e:	4a3d      	ldr	r2, [pc, #244]	; (5934 <SerialCom_Init+0x1a0>)
    5840:	78d2      	ldrb	r2, [r2, #3]
    5842:	b2d2      	uxtb	r2, r2
    5844:	2104      	movs	r1, #4
    5846:	438a      	bics	r2, r1
    5848:	b2d2      	uxtb	r2, r2
    584a:	70da      	strb	r2, [r3, #3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:204
  DeviceDataPrv->SerFlag = 0x00U;      /* Reset flags */
    584c:	68fb      	ldr	r3, [r7, #12]
    584e:	2200      	movs	r2, #0
    5850:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:206
  /* UART0_C1: LOOPS=0,DOZEEN=0,RSRC=0,M=0,WAKE=0,ILT=0,PE=0,PT=0 */
  UART0_C1 = 0x00U;                    /*  Set the C1 register */
    5852:	4b38      	ldr	r3, [pc, #224]	; (5934 <SerialCom_Init+0x1a0>)
    5854:	2200      	movs	r2, #0
    5856:	709a      	strb	r2, [r3, #2]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:208
  /* UART0_C3: R8T9=0,R9T8=0,TXDIR=0,TXINV=0,ORIE=0,NEIE=0,FEIE=0,PEIE=0 */
  UART0_C3 = 0x00U;                    /*  Set the C3 register */
    5858:	4b36      	ldr	r3, [pc, #216]	; (5934 <SerialCom_Init+0x1a0>)
    585a:	2200      	movs	r2, #0
    585c:	719a      	strb	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:210
  /* UART0_C4: MAEN1=0,MAEN2=0,M10=0,OSR=0 */
  UART0_C4 = UART0_C4_OSR(0x00);       /*  Set the C4 register */
    585e:	4b35      	ldr	r3, [pc, #212]	; (5934 <SerialCom_Init+0x1a0>)
    5860:	2200      	movs	r2, #0
    5862:	729a      	strb	r2, [r3, #10]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:212
  /* UART0_S2: LBKDIF=0,RXEDGIF=0,MSBF=0,RXINV=0,RWUID=0,BRK13=0,LBKDE=0,RAF=0 */
  UART0_S2 = 0x00U;                    /*  Set the S2 register */
    5864:	4b33      	ldr	r3, [pc, #204]	; (5934 <SerialCom_Init+0x1a0>)
    5866:	2200      	movs	r2, #0
    5868:	715a      	strb	r2, [r3, #5]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:213
  SIM_PDD_SetClockSourceUART0(SIM_BASE_PTR, SIM_PDD_UART0_PLL_FLL_CLOCK);
    586a:	4a2d      	ldr	r2, [pc, #180]	; (5920 <SerialCom_Init+0x18c>)
    586c:	492c      	ldr	r1, [pc, #176]	; (5920 <SerialCom_Init+0x18c>)
    586e:	4b32      	ldr	r3, [pc, #200]	; (5938 <SerialCom_Init+0x1a4>)
    5870:	58c9      	ldr	r1, [r1, r3]
    5872:	4b32      	ldr	r3, [pc, #200]	; (593c <SerialCom_Init+0x1a8>)
    5874:	400b      	ands	r3, r1
    5876:	2180      	movs	r1, #128	; 0x80
    5878:	04c9      	lsls	r1, r1, #19
    587a:	4319      	orrs	r1, r3
    587c:	4b2e      	ldr	r3, [pc, #184]	; (5938 <SerialCom_Init+0x1a4>)
    587e:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:214
  UART0_PDD_SetBaudRate(UART0_BASE_PTR, 46U); /* Set the baud rate register. */
    5880:	4b2c      	ldr	r3, [pc, #176]	; (5934 <SerialCom_Init+0x1a0>)
    5882:	4a2c      	ldr	r2, [pc, #176]	; (5934 <SerialCom_Init+0x1a0>)
    5884:	7812      	ldrb	r2, [r2, #0]
    5886:	b2d2      	uxtb	r2, r2
    5888:	211f      	movs	r1, #31
    588a:	438a      	bics	r2, r1
    588c:	b2d2      	uxtb	r2, r2
    588e:	701a      	strb	r2, [r3, #0]
    5890:	4b28      	ldr	r3, [pc, #160]	; (5934 <SerialCom_Init+0x1a0>)
    5892:	222e      	movs	r2, #46	; 0x2e
    5894:	705a      	strb	r2, [r3, #1]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:215
  UART0_PDD_SetOversamplingRatio(UART0_BASE_PTR, 3U);
    5896:	4b27      	ldr	r3, [pc, #156]	; (5934 <SerialCom_Init+0x1a0>)
    5898:	4a26      	ldr	r2, [pc, #152]	; (5934 <SerialCom_Init+0x1a0>)
    589a:	7a92      	ldrb	r2, [r2, #10]
    589c:	b2d2      	uxtb	r2, r2
    589e:	b2d2      	uxtb	r2, r2
    58a0:	211f      	movs	r1, #31
    58a2:	438a      	bics	r2, r1
    58a4:	b2d2      	uxtb	r2, r2
    58a6:	2103      	movs	r1, #3
    58a8:	430a      	orrs	r2, r1
    58aa:	b2d2      	uxtb	r2, r2
    58ac:	b2d2      	uxtb	r2, r2
    58ae:	729a      	strb	r2, [r3, #10]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:216
  UART0_PDD_EnableSamplingOnBothEdges(UART0_BASE_PTR, PDD_ENABLE);
    58b0:	4b20      	ldr	r3, [pc, #128]	; (5934 <SerialCom_Init+0x1a0>)
    58b2:	4a20      	ldr	r2, [pc, #128]	; (5934 <SerialCom_Init+0x1a0>)
    58b4:	7ad2      	ldrb	r2, [r2, #11]
    58b6:	b2d2      	uxtb	r2, r2
    58b8:	b2d2      	uxtb	r2, r2
    58ba:	2102      	movs	r1, #2
    58bc:	430a      	orrs	r2, r1
    58be:	b2d2      	uxtb	r2, r2
    58c0:	b2d2      	uxtb	r2, r2
    58c2:	72da      	strb	r2, [r3, #11]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:217
  UART0_PDD_EnableTransmitter(UART0_BASE_PTR, PDD_ENABLE); /* Enable transmitter */
    58c4:	4b1b      	ldr	r3, [pc, #108]	; (5934 <SerialCom_Init+0x1a0>)
    58c6:	4a1b      	ldr	r2, [pc, #108]	; (5934 <SerialCom_Init+0x1a0>)
    58c8:	78d2      	ldrb	r2, [r2, #3]
    58ca:	b2d2      	uxtb	r2, r2
    58cc:	b2d2      	uxtb	r2, r2
    58ce:	2108      	movs	r1, #8
    58d0:	430a      	orrs	r2, r1
    58d2:	b2d2      	uxtb	r2, r2
    58d4:	b2d2      	uxtb	r2, r2
    58d6:	70da      	strb	r2, [r3, #3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:218
  UART0_PDD_EnableReceiver(UART0_BASE_PTR, PDD_ENABLE); /* Enable receiver */
    58d8:	4b16      	ldr	r3, [pc, #88]	; (5934 <SerialCom_Init+0x1a0>)
    58da:	4a16      	ldr	r2, [pc, #88]	; (5934 <SerialCom_Init+0x1a0>)
    58dc:	78d2      	ldrb	r2, [r2, #3]
    58de:	b2d2      	uxtb	r2, r2
    58e0:	b2d2      	uxtb	r2, r2
    58e2:	2104      	movs	r1, #4
    58e4:	430a      	orrs	r2, r1
    58e6:	b2d2      	uxtb	r2, r2
    58e8:	b2d2      	uxtb	r2, r2
    58ea:	70da      	strb	r2, [r3, #3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:219
  UART0_PDD_EnableInterrupt(UART0_BASE_PTR, ( UART0_PDD_INTERRUPT_RECEIVER )); /* Enable interrupts */
    58ec:	4b11      	ldr	r3, [pc, #68]	; (5934 <SerialCom_Init+0x1a0>)
    58ee:	4a11      	ldr	r2, [pc, #68]	; (5934 <SerialCom_Init+0x1a0>)
    58f0:	78d2      	ldrb	r2, [r2, #3]
    58f2:	b2d2      	uxtb	r2, r2
    58f4:	2120      	movs	r1, #32
    58f6:	430a      	orrs	r2, r1
    58f8:	b2d2      	uxtb	r2, r2
    58fa:	70da      	strb	r2, [r3, #3]
    58fc:	4b0d      	ldr	r3, [pc, #52]	; (5934 <SerialCom_Init+0x1a0>)
    58fe:	4a0d      	ldr	r2, [pc, #52]	; (5934 <SerialCom_Init+0x1a0>)
    5900:	7992      	ldrb	r2, [r2, #6]
    5902:	b2d2      	uxtb	r2, r2
    5904:	719a      	strb	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:221
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_SerialCom_ID,DeviceDataPrv);
    5906:	4b0e      	ldr	r3, [pc, #56]	; (5940 <SerialCom_Init+0x1ac>)
    5908:	68fa      	ldr	r2, [r7, #12]
    590a:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:222
  return ((LDD_TDeviceData *)DeviceDataPrv);
    590c:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:223
}
    590e:	1c18      	adds	r0, r3, #0
    5910:	46bd      	mov	sp, r7
    5912:	b004      	add	sp, #16
    5914:	bd80      	pop	{r7, pc}
    5916:	46c0      	nop			; (mov r8, r8)
    5918:	1ffff178 	.word	0x1ffff178
    591c:	1ffff190 	.word	0x1ffff190
    5920:	40047000 	.word	0x40047000
    5924:	00001034 	.word	0x00001034
    5928:	40049000 	.word	0x40049000
    592c:	fefff8ff 	.word	0xfefff8ff
    5930:	e000e100 	.word	0xe000e100
    5934:	4006a000 	.word	0x4006a000
    5938:	00001004 	.word	0x00001004
    593c:	f3ffffff 	.word	0xf3ffffff
    5940:	1ffff0d8 	.word	0x1ffff0d8

00005944 <SerialCom_SendBlock>:
SerialCom_SendBlock():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:330
**                           ERR_BUSY - The previous transmit request is
**                           pending.
*/
/* ===================================================================*/
LDD_TError SerialCom_SendBlock(LDD_TDeviceData *DeviceDataPtr, LDD_TData *BufferPtr, uint16_t Size)
{
    5944:	b580      	push	{r7, lr}
    5946:	b086      	sub	sp, #24
    5948:	af00      	add	r7, sp, #0
    594a:	60f8      	str	r0, [r7, #12]
    594c:	60b9      	str	r1, [r7, #8]
    594e:	1dbb      	adds	r3, r7, #6
    5950:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:331
  SerialCom_TDeviceDataPtr DeviceDataPrv = (SerialCom_TDeviceDataPtr)DeviceDataPtr;
    5952:	68fb      	ldr	r3, [r7, #12]
    5954:	617b      	str	r3, [r7, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:333

  if (Size == 0U) {                    /* Is the parameter Size within an expected range? */
    5956:	1dbb      	adds	r3, r7, #6
    5958:	881b      	ldrh	r3, [r3, #0]
    595a:	2b00      	cmp	r3, #0
    595c:	d101      	bne.n	5962 <SerialCom_SendBlock+0x1e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:334
    return ERR_PARAM_SIZE;             /* If no then error */
    595e:	2384      	movs	r3, #132	; 0x84
    5960:	e048      	b.n	59f4 <SerialCom_SendBlock+0xb0>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:336
  }
  if (DeviceDataPrv->OutDataNumReq != 0x00U) { /* Is the previous transmit operation pending? */
    5962:	697b      	ldr	r3, [r7, #20]
    5964:	8a1b      	ldrh	r3, [r3, #16]
    5966:	2b00      	cmp	r3, #0
    5968:	d001      	beq.n	596e <SerialCom_SendBlock+0x2a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:337
    return ERR_BUSY;                   /* If yes then error */
    596a:	2308      	movs	r3, #8
    596c:	e042      	b.n	59f4 <SerialCom_SendBlock+0xb0>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:340
  }
  /* {Default RTOS Adapter} Critical section begin, general PE function is used */
  EnterCritical();
    596e:	1c3b      	adds	r3, r7, #0
    5970:	3313      	adds	r3, #19
    5972:	f3ef 8010 	mrs	r0, PRIMASK
    5976:	b672      	cpsid	i
    5978:	7018      	strb	r0, [r3, #0]
    597a:	4b20      	ldr	r3, [pc, #128]	; (59fc <SerialCom_SendBlock+0xb8>)
    597c:	781b      	ldrb	r3, [r3, #0]
    597e:	b2db      	uxtb	r3, r3
    5980:	3301      	adds	r3, #1
    5982:	b2db      	uxtb	r3, r3
    5984:	4a1d      	ldr	r2, [pc, #116]	; (59fc <SerialCom_SendBlock+0xb8>)
    5986:	1c19      	adds	r1, r3, #0
    5988:	7011      	strb	r1, [r2, #0]
    598a:	2b01      	cmp	r3, #1
    598c:	d104      	bne.n	5998 <SerialCom_SendBlock+0x54>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:340 (discriminator 1)
    598e:	1c3b      	adds	r3, r7, #0
    5990:	3313      	adds	r3, #19
    5992:	781a      	ldrb	r2, [r3, #0]
    5994:	4b1a      	ldr	r3, [pc, #104]	; (5a00 <SerialCom_SendBlock+0xbc>)
    5996:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:341
  DeviceDataPrv->OutDataPtr = (uint8_t*)BufferPtr; /* Set a pointer to the output data. */
    5998:	697b      	ldr	r3, [r7, #20]
    599a:	68ba      	ldr	r2, [r7, #8]
    599c:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:342
  DeviceDataPrv->OutDataNumReq = Size; /* Set the counter of characters to be sent. */
    599e:	697b      	ldr	r3, [r7, #20]
    59a0:	1dba      	adds	r2, r7, #6
    59a2:	8812      	ldrh	r2, [r2, #0]
    59a4:	821a      	strh	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:343
  DeviceDataPrv->OutSentDataNum = 0x00U; /* Clear the counter of sent characters. */
    59a6:	697b      	ldr	r3, [r7, #20]
    59a8:	2200      	movs	r2, #0
    59aa:	815a      	strh	r2, [r3, #10]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:344
  DeviceDataPrv->SerFlag |= ENABLED_TX_INT; /* Set the flag ENABLED_TX_INT */
    59ac:	697b      	ldr	r3, [r7, #20]
    59ae:	881b      	ldrh	r3, [r3, #0]
    59b0:	2201      	movs	r2, #1
    59b2:	4313      	orrs	r3, r2
    59b4:	b29a      	uxth	r2, r3
    59b6:	697b      	ldr	r3, [r7, #20]
    59b8:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:345
  UART0_PDD_EnableInterrupt(UART0_BASE_PTR, UART0_PDD_INTERRUPT_TRANSMITTER); /* Enable TX interrupt */
    59ba:	4b12      	ldr	r3, [pc, #72]	; (5a04 <SerialCom_SendBlock+0xc0>)
    59bc:	4a11      	ldr	r2, [pc, #68]	; (5a04 <SerialCom_SendBlock+0xc0>)
    59be:	78d2      	ldrb	r2, [r2, #3]
    59c0:	b2d2      	uxtb	r2, r2
    59c2:	2180      	movs	r1, #128	; 0x80
    59c4:	4249      	negs	r1, r1
    59c6:	430a      	orrs	r2, r1
    59c8:	b2d2      	uxtb	r2, r2
    59ca:	70da      	strb	r2, [r3, #3]
    59cc:	4b0d      	ldr	r3, [pc, #52]	; (5a04 <SerialCom_SendBlock+0xc0>)
    59ce:	4a0d      	ldr	r2, [pc, #52]	; (5a04 <SerialCom_SendBlock+0xc0>)
    59d0:	7992      	ldrb	r2, [r2, #6]
    59d2:	b2d2      	uxtb	r2, r2
    59d4:	719a      	strb	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:347
  /* {Default RTOS Adapter} Critical section end, general PE function is used */
  ExitCritical();
    59d6:	4b09      	ldr	r3, [pc, #36]	; (59fc <SerialCom_SendBlock+0xb8>)
    59d8:	781b      	ldrb	r3, [r3, #0]
    59da:	b2db      	uxtb	r3, r3
    59dc:	3b01      	subs	r3, #1
    59de:	b2db      	uxtb	r3, r3
    59e0:	4a06      	ldr	r2, [pc, #24]	; (59fc <SerialCom_SendBlock+0xb8>)
    59e2:	1c19      	adds	r1, r3, #0
    59e4:	7011      	strb	r1, [r2, #0]
    59e6:	2b00      	cmp	r3, #0
    59e8:	d103      	bne.n	59f2 <SerialCom_SendBlock+0xae>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:347 (discriminator 1)
    59ea:	4b05      	ldr	r3, [pc, #20]	; (5a00 <SerialCom_SendBlock+0xbc>)
    59ec:	7818      	ldrb	r0, [r3, #0]
    59ee:	f380 8810 	msr	PRIMASK, r0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:348
  return ERR_OK;                       /* OK */
    59f2:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:349
}
    59f4:	1c18      	adds	r0, r3, #0
    59f6:	46bd      	mov	sp, r7
    59f8:	b006      	add	sp, #24
    59fa:	bd80      	pop	{r7, pc}
    59fc:	1ffff0d4 	.word	0x1ffff0d4
    5a00:	1ffff366 	.word	0x1ffff366
    5a04:	4006a000 	.word	0x4006a000

00005a08 <InterruptRx>:
InterruptRx():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:362
**         peripheral(s) and eventually invokes the bean's event(s).
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void InterruptRx(SerialCom_TDeviceDataPtr DeviceDataPrv)
{
    5a08:	b590      	push	{r4, r7, lr}
    5a0a:	b083      	sub	sp, #12
    5a0c:	af00      	add	r7, sp, #0
    5a0e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:365
  register uint16_t Data;              /* Temporary variable for data */

  Data = (uint16_t)UART0_PDD_GetChar8(UART0_BASE_PTR); /* Read an 8-bit character from the receiver */
    5a10:	4b10      	ldr	r3, [pc, #64]	; (5a54 <InterruptRx+0x4c>)
    5a12:	79db      	ldrb	r3, [r3, #7]
    5a14:	b2db      	uxtb	r3, r3
    5a16:	1c1c      	adds	r4, r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:366
  if (DeviceDataPrv->InpDataNumReq != 0x00U) { /* Is the receive block operation pending? */
    5a18:	687b      	ldr	r3, [r7, #4]
    5a1a:	891b      	ldrh	r3, [r3, #8]
    5a1c:	2b00      	cmp	r3, #0
    5a1e:	d015      	beq.n	5a4c <InterruptRx+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:367
    *(DeviceDataPrv->InpDataPtr++) = (uint8_t)Data; /* Put an 8-bit character to the receive buffer */
    5a20:	687b      	ldr	r3, [r7, #4]
    5a22:	685b      	ldr	r3, [r3, #4]
    5a24:	1c59      	adds	r1, r3, #1
    5a26:	687a      	ldr	r2, [r7, #4]
    5a28:	6051      	str	r1, [r2, #4]
    5a2a:	b2e2      	uxtb	r2, r4
    5a2c:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:368
    DeviceDataPrv->InpRecvDataNum++;   /* Increment received char. counter */
    5a2e:	687b      	ldr	r3, [r7, #4]
    5a30:	885b      	ldrh	r3, [r3, #2]
    5a32:	3301      	adds	r3, #1
    5a34:	b29a      	uxth	r2, r3
    5a36:	687b      	ldr	r3, [r7, #4]
    5a38:	805a      	strh	r2, [r3, #2]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:369
    if (DeviceDataPrv->InpRecvDataNum == DeviceDataPrv->InpDataNumReq) { /* Is the requested number of characters received? */
    5a3a:	687b      	ldr	r3, [r7, #4]
    5a3c:	885a      	ldrh	r2, [r3, #2]
    5a3e:	687b      	ldr	r3, [r7, #4]
    5a40:	891b      	ldrh	r3, [r3, #8]
    5a42:	429a      	cmp	r2, r3
    5a44:	d102      	bne.n	5a4c <InterruptRx+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:370
      DeviceDataPrv->InpDataNumReq = 0x00U; /* If yes then clear number of requested characters to be received. */
    5a46:	687b      	ldr	r3, [r7, #4]
    5a48:	2200      	movs	r2, #0
    5a4a:	811a      	strh	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:373
    }
  }
}
    5a4c:	46bd      	mov	sp, r7
    5a4e:	b003      	add	sp, #12
    5a50:	bd90      	pop	{r4, r7, pc}
    5a52:	46c0      	nop			; (mov r8, r8)
    5a54:	4006a000 	.word	0x4006a000

00005a58 <InterruptTx>:
InterruptTx():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:386
**         peripheral(s) and eventually invokes the bean's event(s).
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void InterruptTx(SerialCom_TDeviceDataPtr DeviceDataPrv)
{
    5a58:	b580      	push	{r7, lr}
    5a5a:	b082      	sub	sp, #8
    5a5c:	af00      	add	r7, sp, #0
    5a5e:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:388

  if (DeviceDataPrv->OutSentDataNum < DeviceDataPrv->OutDataNumReq) { /* Is number of sent characters less than the number of requested incoming characters? */
    5a60:	687b      	ldr	r3, [r7, #4]
    5a62:	895a      	ldrh	r2, [r3, #10]
    5a64:	687b      	ldr	r3, [r7, #4]
    5a66:	8a1b      	ldrh	r3, [r3, #16]
    5a68:	429a      	cmp	r2, r3
    5a6a:	d21c      	bcs.n	5aa6 <InterruptTx+0x4e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:389
    UART0_PDD_PutChar8(UART0_BASE_PTR, *(DeviceDataPrv->OutDataPtr++)); /* Put a 8-bit character to the transmit register */
    5a6c:	4919      	ldr	r1, [pc, #100]	; (5ad4 <InterruptTx+0x7c>)
    5a6e:	687b      	ldr	r3, [r7, #4]
    5a70:	68db      	ldr	r3, [r3, #12]
    5a72:	1c58      	adds	r0, r3, #1
    5a74:	687a      	ldr	r2, [r7, #4]
    5a76:	60d0      	str	r0, [r2, #12]
    5a78:	781b      	ldrb	r3, [r3, #0]
    5a7a:	71cb      	strb	r3, [r1, #7]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:390
    DeviceDataPrv->OutSentDataNum++;   /* Increment the counter of sent characters. */
    5a7c:	687b      	ldr	r3, [r7, #4]
    5a7e:	895b      	ldrh	r3, [r3, #10]
    5a80:	3301      	adds	r3, #1
    5a82:	b29a      	uxth	r2, r3
    5a84:	687b      	ldr	r3, [r7, #4]
    5a86:	815a      	strh	r2, [r3, #10]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:391
    if (DeviceDataPrv->OutSentDataNum == DeviceDataPrv->OutDataNumReq) {
    5a88:	687b      	ldr	r3, [r7, #4]
    5a8a:	895a      	ldrh	r2, [r3, #10]
    5a8c:	687b      	ldr	r3, [r7, #4]
    5a8e:	8a1b      	ldrh	r3, [r3, #16]
    5a90:	429a      	cmp	r2, r3
    5a92:	d11c      	bne.n	5ace <InterruptTx+0x76>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:392
      DeviceDataPrv->OutDataNumReq = 0x00U; /* Clear the counter of characters to be send by SendBlock() */
    5a94:	687b      	ldr	r3, [r7, #4]
    5a96:	2200      	movs	r2, #0
    5a98:	821a      	strh	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:393
      SerialCom_OnBlockSent(DeviceDataPrv->UserDataPtr);
    5a9a:	687b      	ldr	r3, [r7, #4]
    5a9c:	695b      	ldr	r3, [r3, #20]
    5a9e:	1c18      	adds	r0, r3, #0
    5aa0:	f7fd fcc8 	bl	3434 <SerialCom_OnBlockSent>
    5aa4:	e013      	b.n	5ace <InterruptTx+0x76>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:396
    }
  } else {
    UART0_PDD_DisableInterrupt(UART0_BASE_PTR, UART0_PDD_INTERRUPT_TRANSMITTER); /* Disable TX interrupt */
    5aa6:	4b0b      	ldr	r3, [pc, #44]	; (5ad4 <InterruptTx+0x7c>)
    5aa8:	4a0a      	ldr	r2, [pc, #40]	; (5ad4 <InterruptTx+0x7c>)
    5aaa:	78d2      	ldrb	r2, [r2, #3]
    5aac:	b2d1      	uxtb	r1, r2
    5aae:	227f      	movs	r2, #127	; 0x7f
    5ab0:	400a      	ands	r2, r1
    5ab2:	b2d2      	uxtb	r2, r2
    5ab4:	70da      	strb	r2, [r3, #3]
    5ab6:	4b07      	ldr	r3, [pc, #28]	; (5ad4 <InterruptTx+0x7c>)
    5ab8:	4a06      	ldr	r2, [pc, #24]	; (5ad4 <InterruptTx+0x7c>)
    5aba:	7992      	ldrb	r2, [r2, #6]
    5abc:	b2d2      	uxtb	r2, r2
    5abe:	719a      	strb	r2, [r3, #6]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:397
    DeviceDataPrv->SerFlag &= (uint16_t)(~(uint16_t)ENABLED_TX_INT); /* Clear the flag ENABLED_TX_INT */
    5ac0:	687b      	ldr	r3, [r7, #4]
    5ac2:	881b      	ldrh	r3, [r3, #0]
    5ac4:	2201      	movs	r2, #1
    5ac6:	4393      	bics	r3, r2
    5ac8:	b29a      	uxth	r2, r3
    5aca:	687b      	ldr	r3, [r7, #4]
    5acc:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:399
  }
}
    5ace:	46bd      	mov	sp, r7
    5ad0:	b002      	add	sp, #8
    5ad2:	bd80      	pop	{r7, pc}
    5ad4:	4006a000 	.word	0x4006a000

00005ad8 <SerialCom_Interrupt>:
SerialCom_Interrupt():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:412
**         interrupt. Calls InterruptTX/InterruptRX methods.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(SerialCom_Interrupt)
{
    5ad8:	b590      	push	{r4, r7, lr}
    5ada:	b083      	sub	sp, #12
    5adc:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:414
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  SerialCom_TDeviceDataPtr DeviceDataPrv = INT_UART0__DEFAULT_RTOS_ISRPARAM;
    5ade:	4b15      	ldr	r3, [pc, #84]	; (5b34 <SerialCom_Interrupt+0x5c>)
    5ae0:	681b      	ldr	r3, [r3, #0]
    5ae2:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:415
  register uint32_t StatReg = UART0_PDD_ReadInterruptStatusReg(UART0_BASE_PTR); /* Read status register */
    5ae4:	4b14      	ldr	r3, [pc, #80]	; (5b38 <SerialCom_Interrupt+0x60>)
    5ae6:	791b      	ldrb	r3, [r3, #4]
    5ae8:	b2db      	uxtb	r3, r3
    5aea:	1c1c      	adds	r4, r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:417

  if (StatReg & (UART0_S1_NF_MASK | UART0_S1_OR_MASK | UART0_S1_FE_MASK | UART0_S1_PF_MASK)) { /* Is any error flag set? */
    5aec:	230f      	movs	r3, #15
    5aee:	4023      	ands	r3, r4
    5af0:	d009      	beq.n	5b06 <SerialCom_Interrupt+0x2e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:418
    UART0_PDD_ClearInterruptFlags(UART0_BASE_PTR, (UART0_S1_NF_MASK | UART0_S1_OR_MASK | UART0_S1_FE_MASK | UART0_S1_PF_MASK));
    5af2:	4b11      	ldr	r3, [pc, #68]	; (5b38 <SerialCom_Interrupt+0x60>)
    5af4:	220f      	movs	r2, #15
    5af6:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:419
    (void)UART0_PDD_GetChar8(UART0_BASE_PTR); /* Dummy read 8-bit character from receiver */
    5af8:	4b0f      	ldr	r3, [pc, #60]	; (5b38 <SerialCom_Interrupt+0x60>)
    5afa:	79db      	ldrb	r3, [r3, #7]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:420
    StatReg &= (uint32_t)(~(uint32_t)UART0_S1_RDRF_MASK); /* Clear the receive data flag to discard the errorneous data */
    5afc:	2320      	movs	r3, #32
    5afe:	1c22      	adds	r2, r4, #0
    5b00:	439a      	bics	r2, r3
    5b02:	1c13      	adds	r3, r2, #0
    5b04:	1c1c      	adds	r4, r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:422
  }
  if (StatReg & UART0_S1_RDRF_MASK) {  /* Is the receiver's interrupt flag set? */
    5b06:	2320      	movs	r3, #32
    5b08:	4023      	ands	r3, r4
    5b0a:	d003      	beq.n	5b14 <SerialCom_Interrupt+0x3c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:423
    InterruptRx(DeviceDataPrv);        /* If yes, then invoke the internal service routine. This routine is inlined. */
    5b0c:	687b      	ldr	r3, [r7, #4]
    5b0e:	1c18      	adds	r0, r3, #0
    5b10:	f7ff ff7a 	bl	5a08 <InterruptRx>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:425
  }
  if (DeviceDataPrv->SerFlag & ENABLED_TX_INT) { /* Is the transmitter interrupt enabled? */
    5b14:	687b      	ldr	r3, [r7, #4]
    5b16:	881b      	ldrh	r3, [r3, #0]
    5b18:	1c1a      	adds	r2, r3, #0
    5b1a:	2301      	movs	r3, #1
    5b1c:	4013      	ands	r3, r2
    5b1e:	d006      	beq.n	5b2e <SerialCom_Interrupt+0x56>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:426
    if (StatReg & UART0_S1_TDRE_MASK) { /* Is the transmitter empty? */
    5b20:	2380      	movs	r3, #128	; 0x80
    5b22:	4023      	ands	r3, r4
    5b24:	d003      	beq.n	5b2e <SerialCom_Interrupt+0x56>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:427
      InterruptTx(DeviceDataPrv);      /* If yes, then invoke the internal service routine. This routine is inlined. */
    5b26:	687b      	ldr	r3, [r7, #4]
    5b28:	1c18      	adds	r0, r3, #0
    5b2a:	f7ff ff95 	bl	5a58 <InterruptTx>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/SerialCom.c:430
    }
  }
}
    5b2e:	46bd      	mov	sp, r7
    5b30:	b003      	add	sp, #12
    5b32:	bd90      	pop	{r4, r7, pc}
    5b34:	1ffff190 	.word	0x1ffff190
    5b38:	4006a000 	.word	0x4006a000

00005b3c <TU1_Init>:
TU1_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:153
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TU1_Init(LDD_TUserData *UserDataPtr)
{
    5b3c:	b580      	push	{r7, lr}
    5b3e:	b084      	sub	sp, #16
    5b40:	af00      	add	r7, sp, #0
    5b42:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:156
  TU1_TDeviceData *DeviceDataPrv;

  if (PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU1_ID] == NULL) {
    5b44:	4b2a      	ldr	r3, [pc, #168]	; (5bf0 <TU1_Init+0xb4>)
    5b46:	689b      	ldr	r3, [r3, #8]
    5b48:	2b00      	cmp	r3, #0
    5b4a:	d140      	bne.n	5bce <TU1_Init+0x92>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:159
    /* Allocate device structure */
    /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
    DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    5b4c:	4b29      	ldr	r3, [pc, #164]	; (5bf4 <TU1_Init+0xb8>)
    5b4e:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:160
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5b50:	68fb      	ldr	r3, [r7, #12]
    5b52:	687a      	ldr	r2, [r7, #4]
    5b54:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:161
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
    5b56:	68fb      	ldr	r3, [r7, #12]
    5b58:	2201      	movs	r2, #1
    5b5a:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:172
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
  }
  /* Interrupt vector(s) allocation */
  /* {Default RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_PIT__DEFAULT_RTOS_ISRPARAM = DeviceDataPrv;
    5b5c:	4b26      	ldr	r3, [pc, #152]	; (5bf8 <TU1_Init+0xbc>)
    5b5e:	68fa      	ldr	r2, [r7, #12]
    5b60:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:174
  /* SIM_SCGC6: PIT=1 */
  SIM_SCGC6 |= SIM_SCGC6_PIT_MASK;
    5b62:	4a26      	ldr	r2, [pc, #152]	; (5bfc <TU1_Init+0xc0>)
    5b64:	4925      	ldr	r1, [pc, #148]	; (5bfc <TU1_Init+0xc0>)
    5b66:	4b26      	ldr	r3, [pc, #152]	; (5c00 <TU1_Init+0xc4>)
    5b68:	58cb      	ldr	r3, [r1, r3]
    5b6a:	2180      	movs	r1, #128	; 0x80
    5b6c:	0409      	lsls	r1, r1, #16
    5b6e:	4319      	orrs	r1, r3
    5b70:	4b23      	ldr	r3, [pc, #140]	; (5c00 <TU1_Init+0xc4>)
    5b72:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:176
  /* PIT_MCR: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,MDIS=0,FRZ=0 */
  PIT_MCR = 0x00U;                     /* Enable device clock */
    5b74:	4b23      	ldr	r3, [pc, #140]	; (5c04 <TU1_Init+0xc8>)
    5b76:	2200      	movs	r2, #0
    5b78:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:178
  /* PIT_TCTRL0: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHN=0,TIE=0,TEN=0 */
  PIT_TCTRL0 = 0x00U;                  /* Clear control register */
    5b7a:	4a22      	ldr	r2, [pc, #136]	; (5c04 <TU1_Init+0xc8>)
    5b7c:	2384      	movs	r3, #132	; 0x84
    5b7e:	005b      	lsls	r3, r3, #1
    5b80:	2100      	movs	r1, #0
    5b82:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:180
  /* PIT_TFLG0: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TIF=1 */
  PIT_TFLG0 = PIT_TFLG_TIF_MASK;       /* Clear timer flag register */
    5b84:	4a1f      	ldr	r2, [pc, #124]	; (5c04 <TU1_Init+0xc8>)
    5b86:	2386      	movs	r3, #134	; 0x86
    5b88:	005b      	lsls	r3, r3, #1
    5b8a:	2101      	movs	r1, #1
    5b8c:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:182
  /* PIT_LDVAL0: TSV=0xD1 */
  PIT_LDVAL0 = PIT_LDVAL_TSV(0xD1);    /* Set up load register */
    5b8e:	4a1d      	ldr	r2, [pc, #116]	; (5c04 <TU1_Init+0xc8>)
    5b90:	2380      	movs	r3, #128	; 0x80
    5b92:	005b      	lsls	r3, r3, #1
    5b94:	21d1      	movs	r1, #209	; 0xd1
    5b96:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:184
  /* NVIC_IPR5: PRI_22=0x80 */
  NVIC_IPR5 = (uint32_t)((NVIC_IPR5 & (uint32_t)~(uint32_t)(
    5b98:	4a1b      	ldr	r2, [pc, #108]	; (5c08 <TU1_Init+0xcc>)
    5b9a:	491b      	ldr	r1, [pc, #108]	; (5c08 <TU1_Init+0xcc>)
    5b9c:	23c5      	movs	r3, #197	; 0xc5
    5b9e:	009b      	lsls	r3, r3, #2
    5ba0:	58c9      	ldr	r1, [r1, r3]
    5ba2:	4b1a      	ldr	r3, [pc, #104]	; (5c0c <TU1_Init+0xd0>)
    5ba4:	4019      	ands	r1, r3
    5ba6:	23c5      	movs	r3, #197	; 0xc5
    5ba8:	009b      	lsls	r3, r3, #2
    5baa:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:190
               NVIC_IP_PRI_22(0x7F)
              )) | (uint32_t)(
               NVIC_IP_PRI_22(0x80)
              ));
  /* NVIC_ISER: SETENA|=0x00400000 */
  NVIC_ISER |= NVIC_ISER_SETENA(0x00400000);
    5bac:	4b16      	ldr	r3, [pc, #88]	; (5c08 <TU1_Init+0xcc>)
    5bae:	4a16      	ldr	r2, [pc, #88]	; (5c08 <TU1_Init+0xcc>)
    5bb0:	6812      	ldr	r2, [r2, #0]
    5bb2:	2180      	movs	r1, #128	; 0x80
    5bb4:	03c9      	lsls	r1, r1, #15
    5bb6:	430a      	orrs	r2, r1
    5bb8:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:192
  /* PIT_TCTRL0: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHN=0,TIE=0,TEN=0 */
  PIT_TCTRL0 = 0x00U;                  /* Set up control register */
    5bba:	4a12      	ldr	r2, [pc, #72]	; (5c04 <TU1_Init+0xc8>)
    5bbc:	2384      	movs	r3, #132	; 0x84
    5bbe:	005b      	lsls	r3, r3, #1
    5bc0:	2100      	movs	r1, #0
    5bc2:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:194
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU1_ID,DeviceDataPrv);
    5bc4:	4b0a      	ldr	r3, [pc, #40]	; (5bf0 <TU1_Init+0xb4>)
    5bc6:	68fa      	ldr	r2, [r7, #12]
    5bc8:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:195
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5bca:	68fb      	ldr	r3, [r7, #12]
    5bcc:	e00c      	b.n	5be8 <TU1_Init+0xac>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:165
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
  }
  else {
    /* Memory is already allocated */
    DeviceDataPrv = (TU1_TDeviceDataPtr) PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU1_ID];
    5bce:	4b08      	ldr	r3, [pc, #32]	; (5bf0 <TU1_Init+0xb4>)
    5bd0:	689b      	ldr	r3, [r3, #8]
    5bd2:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:166
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5bd4:	68fb      	ldr	r3, [r7, #12]
    5bd6:	687a      	ldr	r2, [r7, #4]
    5bd8:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:167
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    5bda:	68fb      	ldr	r3, [r7, #12]
    5bdc:	781b      	ldrb	r3, [r3, #0]
    5bde:	3301      	adds	r3, #1
    5be0:	b2da      	uxtb	r2, r3
    5be2:	68fb      	ldr	r3, [r7, #12]
    5be4:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:168
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5be6:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:196
  /* PIT_TCTRL0: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHN=0,TIE=0,TEN=0 */
  PIT_TCTRL0 = 0x00U;                  /* Set up control register */
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU1_ID,DeviceDataPrv);
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
}
    5be8:	1c18      	adds	r0, r3, #0
    5bea:	46bd      	mov	sp, r7
    5bec:	b004      	add	sp, #16
    5bee:	bd80      	pop	{r7, pc}
    5bf0:	1ffff0d8 	.word	0x1ffff0d8
    5bf4:	1ffff194 	.word	0x1ffff194
    5bf8:	1ffff19c 	.word	0x1ffff19c
    5bfc:	40047000 	.word	0x40047000
    5c00:	0000103c 	.word	0x0000103c
    5c04:	40037000 	.word	0x40037000
    5c08:	e000e100 	.word	0xe000e100
    5c0c:	ff3fffff 	.word	0xff3fffff

00005c10 <TU1_Enable>:
TU1_Enable():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:218
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU1_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    5c10:	b580      	push	{r7, lr}
    5c12:	b082      	sub	sp, #8
    5c14:	af00      	add	r7, sp, #0
    5c16:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:220
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  PIT_PDD_EnableDevice(PIT_BASE_PTR, PIT_PDD_CHANNEL_0, PDD_ENABLE); /* Enable the device */
    5c18:	4a07      	ldr	r2, [pc, #28]	; (5c38 <TU1_Enable+0x28>)
    5c1a:	4907      	ldr	r1, [pc, #28]	; (5c38 <TU1_Enable+0x28>)
    5c1c:	2384      	movs	r3, #132	; 0x84
    5c1e:	005b      	lsls	r3, r3, #1
    5c20:	58cb      	ldr	r3, [r1, r3]
    5c22:	2101      	movs	r1, #1
    5c24:	4319      	orrs	r1, r3
    5c26:	2384      	movs	r3, #132	; 0x84
    5c28:	005b      	lsls	r3, r3, #1
    5c2a:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:221
  return ERR_OK;
    5c2c:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:222
}
    5c2e:	1c18      	adds	r0, r3, #0
    5c30:	46bd      	mov	sp, r7
    5c32:	b002      	add	sp, #8
    5c34:	bd80      	pop	{r7, pc}
    5c36:	46c0      	nop			; (mov r8, r8)
    5c38:	40037000 	.word	0x40037000

00005c3c <TU1_SetEventMask>:
TU1_SetEventMask():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:277
**                           the active clock configuration
**                           ERR_PARAM_MASK - Event mask is not valid
*/
/* ===================================================================*/
LDD_TError TU1_SetEventMask(LDD_TDeviceData *DeviceDataPtr, LDD_TEventMask EventMask)
{
    5c3c:	b580      	push	{r7, lr}
    5c3e:	b082      	sub	sp, #8
    5c40:	af00      	add	r7, sp, #0
    5c42:	6078      	str	r0, [r7, #4]
    5c44:	6039      	str	r1, [r7, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:281
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  /* Event mask test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if ((EventMask & ((LDD_TEventMask)~AVAILABLE_EVENTS_MASK)) != 0U) {
    5c46:	683a      	ldr	r2, [r7, #0]
    5c48:	4b17      	ldr	r3, [pc, #92]	; (5ca8 <TU1_SetEventMask+0x6c>)
    5c4a:	4013      	ands	r3, r2
    5c4c:	d001      	beq.n	5c52 <TU1_SetEventMask+0x16>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:282
    return ERR_PARAM_MASK;
    5c4e:	2380      	movs	r3, #128	; 0x80
    5c50:	e025      	b.n	5c9e <TU1_SetEventMask+0x62>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:284
  }
  if ((EventMask & LDD_TIMERUNIT_ON_COUNTER_RESTART) != 0U) { /* Is the event enabled? */
    5c52:	683a      	ldr	r2, [r7, #0]
    5c54:	2380      	movs	r3, #128	; 0x80
    5c56:	005b      	lsls	r3, r3, #1
    5c58:	4013      	ands	r3, r2
    5c5a:	d013      	beq.n	5c84 <TU1_SetEventMask+0x48>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:285
    PIT_PDD_ClearInterruptFlag(PIT_BASE_PTR, PIT_PDD_CHANNEL_0); /* If yes then clear flag */
    5c5c:	4a13      	ldr	r2, [pc, #76]	; (5cac <TU1_SetEventMask+0x70>)
    5c5e:	2386      	movs	r3, #134	; 0x86
    5c60:	005b      	lsls	r3, r3, #1
    5c62:	2101      	movs	r1, #1
    5c64:	50d1      	str	r1, [r2, r3]
    5c66:	4a11      	ldr	r2, [pc, #68]	; (5cac <TU1_SetEventMask+0x70>)
    5c68:	2380      	movs	r3, #128	; 0x80
    5c6a:	005b      	lsls	r3, r3, #1
    5c6c:	58d3      	ldr	r3, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:286
    PIT_PDD_EnableInterrupt(PIT_BASE_PTR, PIT_PDD_CHANNEL_0); /* and enable interrupt */
    5c6e:	4a0f      	ldr	r2, [pc, #60]	; (5cac <TU1_SetEventMask+0x70>)
    5c70:	490e      	ldr	r1, [pc, #56]	; (5cac <TU1_SetEventMask+0x70>)
    5c72:	2384      	movs	r3, #132	; 0x84
    5c74:	005b      	lsls	r3, r3, #1
    5c76:	58cb      	ldr	r3, [r1, r3]
    5c78:	2102      	movs	r1, #2
    5c7a:	4319      	orrs	r1, r3
    5c7c:	2384      	movs	r3, #132	; 0x84
    5c7e:	005b      	lsls	r3, r3, #1
    5c80:	50d1      	str	r1, [r2, r3]
    5c82:	e00b      	b.n	5c9c <TU1_SetEventMask+0x60>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:289
  }
  else {
    PIT_PDD_DisableInterrupt(PIT_BASE_PTR, PIT_PDD_CHANNEL_0); /* Disable PIT interrupt */
    5c84:	4a09      	ldr	r2, [pc, #36]	; (5cac <TU1_SetEventMask+0x70>)
    5c86:	4909      	ldr	r1, [pc, #36]	; (5cac <TU1_SetEventMask+0x70>)
    5c88:	2384      	movs	r3, #132	; 0x84
    5c8a:	005b      	lsls	r3, r3, #1
    5c8c:	58cb      	ldr	r3, [r1, r3]
    5c8e:	2102      	movs	r1, #2
    5c90:	1c18      	adds	r0, r3, #0
    5c92:	4388      	bics	r0, r1
    5c94:	1c01      	adds	r1, r0, #0
    5c96:	2384      	movs	r3, #132	; 0x84
    5c98:	005b      	lsls	r3, r3, #1
    5c9a:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:291
  }
  return ERR_OK;
    5c9c:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:292
}
    5c9e:	1c18      	adds	r0, r3, #0
    5ca0:	46bd      	mov	sp, r7
    5ca2:	b002      	add	sp, #8
    5ca4:	bd80      	pop	{r7, pc}
    5ca6:	46c0      	nop			; (mov r8, r8)
    5ca8:	fffffeff 	.word	0xfffffeff
    5cac:	40037000 	.word	0x40037000

00005cb0 <TU1_Interrupt>:
TU1_Interrupt():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:305
**         and eventually invokes event(s) of the component.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(TU1_Interrupt)
{
    5cb0:	b580      	push	{r7, lr}
    5cb2:	b082      	sub	sp, #8
    5cb4:	af00      	add	r7, sp, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:307
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  TU1_TDeviceDataPtr DeviceDataPrv = INT_PIT__DEFAULT_RTOS_ISRPARAM;
    5cb6:	4b0a      	ldr	r3, [pc, #40]	; (5ce0 <TU1_Interrupt+0x30>)
    5cb8:	681b      	ldr	r3, [r3, #0]
    5cba:	607b      	str	r3, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:309

  PIT_PDD_ClearInterruptFlag(PIT_BASE_PTR, PIT_PDD_CHANNEL_0); /* Clear interrupt flag */
    5cbc:	4a09      	ldr	r2, [pc, #36]	; (5ce4 <TU1_Interrupt+0x34>)
    5cbe:	2386      	movs	r3, #134	; 0x86
    5cc0:	005b      	lsls	r3, r3, #1
    5cc2:	2101      	movs	r1, #1
    5cc4:	50d1      	str	r1, [r2, r3]
    5cc6:	4a07      	ldr	r2, [pc, #28]	; (5ce4 <TU1_Interrupt+0x34>)
    5cc8:	2380      	movs	r3, #128	; 0x80
    5cca:	005b      	lsls	r3, r3, #1
    5ccc:	58d3      	ldr	r3, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:310
  TU1_OnCounterRestart(DeviceDataPrv->UserDataPtr); /* Invoke OnCounterRestart event */
    5cce:	687b      	ldr	r3, [r7, #4]
    5cd0:	685b      	ldr	r3, [r3, #4]
    5cd2:	1c18      	adds	r0, r3, #0
    5cd4:	f000 fa0a 	bl	60ec <TU1_OnCounterRestart>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU1.c:311
}
    5cd8:	46bd      	mov	sp, r7
    5cda:	b002      	add	sp, #8
    5cdc:	bd80      	pop	{r7, pc}
    5cde:	46c0      	nop			; (mov r8, r8)
    5ce0:	1ffff19c 	.word	0x1ffff19c
    5ce4:	40037000 	.word	0x40037000

00005ce8 <TU2_Init>:
TU2_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:197
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TU2_Init(LDD_TUserData *UserDataPtr)
{
    5ce8:	b580      	push	{r7, lr}
    5cea:	b084      	sub	sp, #16
    5cec:	af00      	add	r7, sp, #0
    5cee:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:200
  TU2_TDeviceData *DeviceDataPrv;

  if (PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU2_ID] == NULL) {
    5cf0:	4b42      	ldr	r3, [pc, #264]	; (5dfc <TU2_Init+0x114>)
    5cf2:	69db      	ldr	r3, [r3, #28]
    5cf4:	2b00      	cmp	r3, #0
    5cf6:	d16f      	bne.n	5dd8 <TU2_Init+0xf0>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:203
    /* Allocate device structure */
    /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
    DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    5cf8:	4b41      	ldr	r3, [pc, #260]	; (5e00 <TU2_Init+0x118>)
    5cfa:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:204
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5cfc:	68fb      	ldr	r3, [r7, #12]
    5cfe:	687a      	ldr	r2, [r7, #4]
    5d00:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:205
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
    5d02:	68fb      	ldr	r3, [r7, #12]
    5d04:	2201      	movs	r2, #1
    5d06:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:215
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
  }
  /* SIM_SCGC6: TPM0=1 */
  SIM_SCGC6 |= SIM_SCGC6_TPM0_MASK;
    5d08:	4a3e      	ldr	r2, [pc, #248]	; (5e04 <TU2_Init+0x11c>)
    5d0a:	493e      	ldr	r1, [pc, #248]	; (5e04 <TU2_Init+0x11c>)
    5d0c:	4b3e      	ldr	r3, [pc, #248]	; (5e08 <TU2_Init+0x120>)
    5d0e:	58cb      	ldr	r3, [r1, r3]
    5d10:	2180      	movs	r1, #128	; 0x80
    5d12:	0449      	lsls	r1, r1, #17
    5d14:	4319      	orrs	r1, r3
    5d16:	4b3c      	ldr	r3, [pc, #240]	; (5e08 <TU2_Init+0x120>)
    5d18:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:217
  /* TPM0_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,DMA=0,TOF=0,TOIE=0,CPWMS=0,CMOD=0,PS=0 */
  TPM0_SC = (TPM_SC_CMOD(0x00) | TPM_SC_PS(0x00)); /* Clear status and control register */
    5d1a:	4b3c      	ldr	r3, [pc, #240]	; (5e0c <TU2_Init+0x124>)
    5d1c:	2200      	movs	r2, #0
    5d1e:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:219
  /* TPM0_CNT: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,COUNT=0 */
  TPM0_CNT = TPM_CNT_COUNT(0x00);      /* Reset counter register */
    5d20:	4b3a      	ldr	r3, [pc, #232]	; (5e0c <TU2_Init+0x124>)
    5d22:	2200      	movs	r2, #0
    5d24:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:221
  /* TPM0_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM0_C0SC = 0x00U;                   /* Clear channel status and control register */
    5d26:	4b39      	ldr	r3, [pc, #228]	; (5e0c <TU2_Init+0x124>)
    5d28:	2200      	movs	r2, #0
    5d2a:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:223
  /* TPM0_C1SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM0_C1SC = 0x00U;                   /* Clear channel status and control register */
    5d2c:	4b37      	ldr	r3, [pc, #220]	; (5e0c <TU2_Init+0x124>)
    5d2e:	2200      	movs	r2, #0
    5d30:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:225
  /* TPM0_C2SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM0_C2SC = 0x00U;                   /* Clear channel status and control register */
    5d32:	4b36      	ldr	r3, [pc, #216]	; (5e0c <TU2_Init+0x124>)
    5d34:	2200      	movs	r2, #0
    5d36:	61da      	str	r2, [r3, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:227
  /* TPM0_C3SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM0_C3SC = 0x00U;                   /* Clear channel status and control register */
    5d38:	4b34      	ldr	r3, [pc, #208]	; (5e0c <TU2_Init+0x124>)
    5d3a:	2200      	movs	r2, #0
    5d3c:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:229
  /* TPM0_C4SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM0_C4SC = 0x00U;                   /* Clear channel status and control register */
    5d3e:	4b33      	ldr	r3, [pc, #204]	; (5e0c <TU2_Init+0x124>)
    5d40:	2200      	movs	r2, #0
    5d42:	62da      	str	r2, [r3, #44]	; 0x2c
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:231
  /* TPM0_C5SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM0_C5SC = 0x00U;                   /* Clear channel status and control register */
    5d44:	4b31      	ldr	r3, [pc, #196]	; (5e0c <TU2_Init+0x124>)
    5d46:	2200      	movs	r2, #0
    5d48:	635a      	str	r2, [r3, #52]	; 0x34
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:233
  /* TPM0_MOD: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,MOD=0xFFFF */
  TPM0_MOD = TPM_MOD_MOD(0xFFFF);      /* Set up modulo register */
    5d4a:	4b30      	ldr	r3, [pc, #192]	; (5e0c <TU2_Init+0x124>)
    5d4c:	4a30      	ldr	r2, [pc, #192]	; (5e10 <TU2_Init+0x128>)
    5d4e:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:235
  /* TPM0_C2SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=1,MSA=0,ELSB=1,ELSA=1,??=0,DMA=0 */
  TPM0_C2SC = (TPM_CnSC_MSB_MASK | TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK); /* Set up channel status and control register */
    5d50:	4b2e      	ldr	r3, [pc, #184]	; (5e0c <TU2_Init+0x124>)
    5d52:	222c      	movs	r2, #44	; 0x2c
    5d54:	61da      	str	r2, [r3, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:237
  /* TPM0_C2V: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,VAL=0xFFFF */
  TPM0_C2V = TPM_CnV_VAL(0xFFFF);      /* Set up channel value register */
    5d56:	4b2d      	ldr	r3, [pc, #180]	; (5e0c <TU2_Init+0x124>)
    5d58:	4a2d      	ldr	r2, [pc, #180]	; (5e10 <TU2_Init+0x128>)
    5d5a:	621a      	str	r2, [r3, #32]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:239
  /* TPM0_C3SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=1,MSA=0,ELSB=1,ELSA=1,??=0,DMA=0 */
  TPM0_C3SC = (TPM_CnSC_MSB_MASK | TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK); /* Set up channel status and control register */
    5d5c:	4b2b      	ldr	r3, [pc, #172]	; (5e0c <TU2_Init+0x124>)
    5d5e:	222c      	movs	r2, #44	; 0x2c
    5d60:	625a      	str	r2, [r3, #36]	; 0x24
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:241
  /* TPM0_C3V: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,VAL=0xFFFF */
  TPM0_C3V = TPM_CnV_VAL(0xFFFF);      /* Set up channel value register */
    5d62:	4b2a      	ldr	r3, [pc, #168]	; (5e0c <TU2_Init+0x124>)
    5d64:	4a2a      	ldr	r2, [pc, #168]	; (5e10 <TU2_Init+0x128>)
    5d66:	629a      	str	r2, [r3, #40]	; 0x28
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:243
  /* TPM0_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=1,MSA=0,ELSB=1,ELSA=1,??=0,DMA=0 */
  TPM0_C0SC = (TPM_CnSC_MSB_MASK | TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK); /* Set up channel status and control register */
    5d68:	4b28      	ldr	r3, [pc, #160]	; (5e0c <TU2_Init+0x124>)
    5d6a:	222c      	movs	r2, #44	; 0x2c
    5d6c:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:245
  /* TPM0_C0V: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,VAL=0xFFFF */
  TPM0_C0V = TPM_CnV_VAL(0xFFFF);      /* Set up channel value register */
    5d6e:	4b27      	ldr	r3, [pc, #156]	; (5e0c <TU2_Init+0x124>)
    5d70:	4a27      	ldr	r2, [pc, #156]	; (5e10 <TU2_Init+0x128>)
    5d72:	611a      	str	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:247
  /* TPM0_C1SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=1,MSA=0,ELSB=1,ELSA=1,??=0,DMA=0 */
  TPM0_C1SC = (TPM_CnSC_MSB_MASK | TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK); /* Set up channel status and control register */
    5d74:	4b25      	ldr	r3, [pc, #148]	; (5e0c <TU2_Init+0x124>)
    5d76:	222c      	movs	r2, #44	; 0x2c
    5d78:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:249
  /* TPM0_C1V: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,VAL=0xFFFF */
  TPM0_C1V = TPM_CnV_VAL(0xFFFF);      /* Set up channel value register */
    5d7a:	4b24      	ldr	r3, [pc, #144]	; (5e0c <TU2_Init+0x124>)
    5d7c:	4a24      	ldr	r2, [pc, #144]	; (5e10 <TU2_Init+0x128>)
    5d7e:	619a      	str	r2, [r3, #24]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:251
  /* PORTC_PCR3: ISF=0,MUX=4 */
  PORTC_PCR3 = (uint32_t)((PORTC_PCR3 & (uint32_t)~(uint32_t)(
    5d80:	4b24      	ldr	r3, [pc, #144]	; (5e14 <TU2_Init+0x12c>)
    5d82:	4a24      	ldr	r2, [pc, #144]	; (5e14 <TU2_Init+0x12c>)
    5d84:	68d1      	ldr	r1, [r2, #12]
    5d86:	4a24      	ldr	r2, [pc, #144]	; (5e18 <TU2_Init+0x130>)
    5d88:	400a      	ands	r2, r1
    5d8a:	2180      	movs	r1, #128	; 0x80
    5d8c:	00c9      	lsls	r1, r1, #3
    5d8e:	430a      	orrs	r2, r1
    5d90:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:258
                PORT_PCR_MUX(0x03)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x04)
               ));
  /* PORTC_PCR4: ISF=0,MUX=4 */
  PORTC_PCR4 = (uint32_t)((PORTC_PCR4 & (uint32_t)~(uint32_t)(
    5d92:	4b20      	ldr	r3, [pc, #128]	; (5e14 <TU2_Init+0x12c>)
    5d94:	4a1f      	ldr	r2, [pc, #124]	; (5e14 <TU2_Init+0x12c>)
    5d96:	6911      	ldr	r1, [r2, #16]
    5d98:	4a1f      	ldr	r2, [pc, #124]	; (5e18 <TU2_Init+0x130>)
    5d9a:	400a      	ands	r2, r1
    5d9c:	2180      	movs	r1, #128	; 0x80
    5d9e:	00c9      	lsls	r1, r1, #3
    5da0:	430a      	orrs	r2, r1
    5da2:	611a      	str	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:265
                PORT_PCR_MUX(0x03)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x04)
               ));
  /* PORTC_PCR1: ISF=0,MUX=4 */
  PORTC_PCR1 = (uint32_t)((PORTC_PCR1 & (uint32_t)~(uint32_t)(
    5da4:	4b1b      	ldr	r3, [pc, #108]	; (5e14 <TU2_Init+0x12c>)
    5da6:	4a1b      	ldr	r2, [pc, #108]	; (5e14 <TU2_Init+0x12c>)
    5da8:	6851      	ldr	r1, [r2, #4]
    5daa:	4a1b      	ldr	r2, [pc, #108]	; (5e18 <TU2_Init+0x130>)
    5dac:	400a      	ands	r2, r1
    5dae:	2180      	movs	r1, #128	; 0x80
    5db0:	00c9      	lsls	r1, r1, #3
    5db2:	430a      	orrs	r2, r1
    5db4:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:272
                PORT_PCR_MUX(0x03)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x04)
               ));
  /* PORTC_PCR2: ISF=0,MUX=4 */
  PORTC_PCR2 = (uint32_t)((PORTC_PCR2 & (uint32_t)~(uint32_t)(
    5db6:	4b17      	ldr	r3, [pc, #92]	; (5e14 <TU2_Init+0x12c>)
    5db8:	4a16      	ldr	r2, [pc, #88]	; (5e14 <TU2_Init+0x12c>)
    5dba:	6891      	ldr	r1, [r2, #8]
    5dbc:	4a16      	ldr	r2, [pc, #88]	; (5e18 <TU2_Init+0x130>)
    5dbe:	400a      	ands	r2, r1
    5dc0:	2180      	movs	r1, #128	; 0x80
    5dc2:	00c9      	lsls	r1, r1, #3
    5dc4:	430a      	orrs	r2, r1
    5dc6:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:279
                PORT_PCR_MUX(0x03)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x04)
               ));
  /* TPM0_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,DMA=0,TOF=0,TOIE=0,CPWMS=0,CMOD=1,PS=3 */
  TPM0_SC = (TPM_SC_CMOD(0x01) | TPM_SC_PS(0x03)); /* Set up status and control register */
    5dc8:	4b10      	ldr	r3, [pc, #64]	; (5e0c <TU2_Init+0x124>)
    5dca:	220b      	movs	r2, #11
    5dcc:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:281
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU2_ID,DeviceDataPrv);
    5dce:	4b0b      	ldr	r3, [pc, #44]	; (5dfc <TU2_Init+0x114>)
    5dd0:	68fa      	ldr	r2, [r7, #12]
    5dd2:	61da      	str	r2, [r3, #28]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:282
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5dd4:	68fb      	ldr	r3, [r7, #12]
    5dd6:	e00c      	b.n	5df2 <TU2_Init+0x10a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:209
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
  }
  else {
    /* Memory is already allocated */
    DeviceDataPrv = (TU2_TDeviceDataPtr) PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU2_ID];
    5dd8:	4b08      	ldr	r3, [pc, #32]	; (5dfc <TU2_Init+0x114>)
    5dda:	69db      	ldr	r3, [r3, #28]
    5ddc:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:210
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5dde:	68fb      	ldr	r3, [r7, #12]
    5de0:	687a      	ldr	r2, [r7, #4]
    5de2:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:211
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    5de4:	68fb      	ldr	r3, [r7, #12]
    5de6:	781b      	ldrb	r3, [r3, #0]
    5de8:	3301      	adds	r3, #1
    5dea:	b2da      	uxtb	r2, r3
    5dec:	68fb      	ldr	r3, [r7, #12]
    5dee:	701a      	strb	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:212
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5df0:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:283
  /* TPM0_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,DMA=0,TOF=0,TOIE=0,CPWMS=0,CMOD=1,PS=3 */
  TPM0_SC = (TPM_SC_CMOD(0x01) | TPM_SC_PS(0x03)); /* Set up status and control register */
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU2_ID,DeviceDataPrv);
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
}
    5df2:	1c18      	adds	r0, r3, #0
    5df4:	46bd      	mov	sp, r7
    5df6:	b004      	add	sp, #16
    5df8:	bd80      	pop	{r7, pc}
    5dfa:	46c0      	nop			; (mov r8, r8)
    5dfc:	1ffff0d8 	.word	0x1ffff0d8
    5e00:	1ffff1a0 	.word	0x1ffff1a0
    5e04:	40047000 	.word	0x40047000
    5e08:	0000103c 	.word	0x0000103c
    5e0c:	40038000 	.word	0x40038000
    5e10:	0000ffff 	.word	0x0000ffff
    5e14:	4004b000 	.word	0x4004b000
    5e18:	fefff8ff 	.word	0xfefff8ff

00005e1c <TU2_GetPeriodTicks>:
TU2_GetPeriodTicks():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:310
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU2_GetPeriodTicks(LDD_TDeviceData *DeviceDataPtr, TU2_TValueType *TicksPtr)
{
    5e1c:	b580      	push	{r7, lr}
    5e1e:	b084      	sub	sp, #16
    5e20:	af00      	add	r7, sp, #0
    5e22:	6078      	str	r0, [r7, #4]
    5e24:	6039      	str	r1, [r7, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:314
  uint16_t tmp;

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  tmp = (uint16_t)(TPM_PDD_ReadModuloReg(TPM0_BASE_PTR));
    5e26:	4b0b      	ldr	r3, [pc, #44]	; (5e54 <TU2_GetPeriodTicks+0x38>)
    5e28:	689a      	ldr	r2, [r3, #8]
    5e2a:	1c3b      	adds	r3, r7, #0
    5e2c:	330e      	adds	r3, #14
    5e2e:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:315
  *TicksPtr = (TU2_TValueType)++tmp;
    5e30:	1c3b      	adds	r3, r7, #0
    5e32:	330e      	adds	r3, #14
    5e34:	1c3a      	adds	r2, r7, #0
    5e36:	320e      	adds	r2, #14
    5e38:	8812      	ldrh	r2, [r2, #0]
    5e3a:	3201      	adds	r2, #1
    5e3c:	801a      	strh	r2, [r3, #0]
    5e3e:	683b      	ldr	r3, [r7, #0]
    5e40:	1c3a      	adds	r2, r7, #0
    5e42:	320e      	adds	r2, #14
    5e44:	8812      	ldrh	r2, [r2, #0]
    5e46:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:316
  return ERR_OK;                       /* OK */
    5e48:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:317
}
    5e4a:	1c18      	adds	r0, r3, #0
    5e4c:	46bd      	mov	sp, r7
    5e4e:	b004      	add	sp, #16
    5e50:	bd80      	pop	{r7, pc}
    5e52:	46c0      	nop			; (mov r8, r8)
    5e54:	40038000 	.word	0x40038000

00005e58 <TU2_SetOffsetTicks>:
TU2_SetOffsetTicks():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:375
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU2_SetOffsetTicks(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, TU2_TValueType Ticks)
{
    5e58:	b580      	push	{r7, lr}
    5e5a:	b082      	sub	sp, #8
    5e5c:	af00      	add	r7, sp, #0
    5e5e:	6078      	str	r0, [r7, #4]
    5e60:	1cfb      	adds	r3, r7, #3
    5e62:	7019      	strb	r1, [r3, #0]
    5e64:	1c3b      	adds	r3, r7, #0
    5e66:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:379
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  /* Parameter test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if (ChannelIdx > LAST_CHANNEL) {     /* Is the channel index out of range? */
    5e68:	1cfb      	adds	r3, r7, #3
    5e6a:	781b      	ldrb	r3, [r3, #0]
    5e6c:	2b03      	cmp	r3, #3
    5e6e:	d901      	bls.n	5e74 <TU2_SetOffsetTicks+0x1c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:380
    return ERR_PARAM_INDEX;            /* If yes then error */
    5e70:	2382      	movs	r3, #130	; 0x82
    5e72:	e013      	b.n	5e9c <TU2_SetOffsetTicks+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:382
  }
  if ((ChannelMode[ChannelIdx]) != 0U) { /* Is the channel in compare mode? */
    5e74:	1cfb      	adds	r3, r7, #3
    5e76:	781b      	ldrb	r3, [r3, #0]
    5e78:	4a0a      	ldr	r2, [pc, #40]	; (5ea4 <TU2_SetOffsetTicks+0x4c>)
    5e7a:	5cd3      	ldrb	r3, [r2, r3]
    5e7c:	2b00      	cmp	r3, #0
    5e7e:	d001      	beq.n	5e84 <TU2_SetOffsetTicks+0x2c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:383
    return ERR_NOTAVAIL;               /* If not then error */
    5e80:	2309      	movs	r3, #9
    5e82:	e00b      	b.n	5e9c <TU2_SetOffsetTicks+0x44>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:385
  }
  TPM_PDD_WriteChannelValueReg(TPM0_BASE_PTR, ChannelDevice[ChannelIdx], (uint16_t)Ticks);
    5e84:	4908      	ldr	r1, [pc, #32]	; (5ea8 <TU2_SetOffsetTicks+0x50>)
    5e86:	1cfb      	adds	r3, r7, #3
    5e88:	781b      	ldrb	r3, [r3, #0]
    5e8a:	4a08      	ldr	r2, [pc, #32]	; (5eac <TU2_SetOffsetTicks+0x54>)
    5e8c:	5cd3      	ldrb	r3, [r2, r3]
    5e8e:	1c3a      	adds	r2, r7, #0
    5e90:	8812      	ldrh	r2, [r2, #0]
    5e92:	3301      	adds	r3, #1
    5e94:	00db      	lsls	r3, r3, #3
    5e96:	18cb      	adds	r3, r1, r3
    5e98:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:386
  return ERR_OK;                       /* OK */
    5e9a:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU2.c:387
}
    5e9c:	1c18      	adds	r0, r3, #0
    5e9e:	46bd      	mov	sp, r7
    5ea0:	b002      	add	sp, #8
    5ea2:	bd80      	pop	{r7, pc}
    5ea4:	000062bc 	.word	0x000062bc
    5ea8:	40038000 	.word	0x40038000
    5eac:	000062b8 	.word	0x000062b8

00005eb0 <TU3_Init>:
TU3_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:171
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TU3_Init(LDD_TUserData *UserDataPtr)
{
    5eb0:	b580      	push	{r7, lr}
    5eb2:	b084      	sub	sp, #16
    5eb4:	af00      	add	r7, sp, #0
    5eb6:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:174
  TU3_TDeviceData *DeviceDataPrv;

  if (PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU3_ID] == NULL) {
    5eb8:	4b27      	ldr	r3, [pc, #156]	; (5f58 <TU3_Init+0xa8>)
    5eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    5ebc:	2b00      	cmp	r3, #0
    5ebe:	d139      	bne.n	5f34 <TU3_Init+0x84>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:177
    /* Allocate device structure */
    /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
    DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    5ec0:	4b26      	ldr	r3, [pc, #152]	; (5f5c <TU3_Init+0xac>)
    5ec2:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:178
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5ec4:	68fb      	ldr	r3, [r7, #12]
    5ec6:	687a      	ldr	r2, [r7, #4]
    5ec8:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:179
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
    5eca:	68fb      	ldr	r3, [r7, #12]
    5ecc:	2201      	movs	r2, #1
    5ece:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:189
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
  }
  /* SIM_SCGC6: TPM1=1 */
  SIM_SCGC6 |= SIM_SCGC6_TPM1_MASK;
    5ed0:	4a23      	ldr	r2, [pc, #140]	; (5f60 <TU3_Init+0xb0>)
    5ed2:	4923      	ldr	r1, [pc, #140]	; (5f60 <TU3_Init+0xb0>)
    5ed4:	4b23      	ldr	r3, [pc, #140]	; (5f64 <TU3_Init+0xb4>)
    5ed6:	58cb      	ldr	r3, [r1, r3]
    5ed8:	2180      	movs	r1, #128	; 0x80
    5eda:	0489      	lsls	r1, r1, #18
    5edc:	4319      	orrs	r1, r3
    5ede:	4b21      	ldr	r3, [pc, #132]	; (5f64 <TU3_Init+0xb4>)
    5ee0:	50d1      	str	r1, [r2, r3]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:191
  /* TPM1_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,DMA=0,TOF=0,TOIE=0,CPWMS=0,CMOD=0,PS=0 */
  TPM1_SC = (TPM_SC_CMOD(0x00) | TPM_SC_PS(0x00)); /* Clear status and control register */
    5ee2:	4b21      	ldr	r3, [pc, #132]	; (5f68 <TU3_Init+0xb8>)
    5ee4:	2200      	movs	r2, #0
    5ee6:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:193
  /* TPM1_CNT: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,COUNT=0 */
  TPM1_CNT = TPM_CNT_COUNT(0x00);      /* Reset counter register */
    5ee8:	4b1f      	ldr	r3, [pc, #124]	; (5f68 <TU3_Init+0xb8>)
    5eea:	2200      	movs	r2, #0
    5eec:	605a      	str	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:195
  /* TPM1_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM1_C0SC = 0x00U;                   /* Clear channel status and control register */
    5eee:	4b1e      	ldr	r3, [pc, #120]	; (5f68 <TU3_Init+0xb8>)
    5ef0:	2200      	movs	r2, #0
    5ef2:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:197
  /* TPM1_C1SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  TPM1_C1SC = 0x00U;                   /* Clear channel status and control register */
    5ef4:	4b1c      	ldr	r3, [pc, #112]	; (5f68 <TU3_Init+0xb8>)
    5ef6:	2200      	movs	r2, #0
    5ef8:	615a      	str	r2, [r3, #20]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:199
  /* TPM1_MOD: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,MOD=0xCCCC */
  TPM1_MOD = TPM_MOD_MOD(0xCCCC);      /* Set up modulo register */
    5efa:	4b1b      	ldr	r3, [pc, #108]	; (5f68 <TU3_Init+0xb8>)
    5efc:	4a1b      	ldr	r2, [pc, #108]	; (5f6c <TU3_Init+0xbc>)
    5efe:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:201
  /* TPM1_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=1,MSA=0,ELSB=1,ELSA=1,??=0,DMA=0 */
  TPM1_C0SC = (TPM_CnSC_MSB_MASK | TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK); /* Set up channel status and control register */
    5f00:	4b19      	ldr	r3, [pc, #100]	; (5f68 <TU3_Init+0xb8>)
    5f02:	222c      	movs	r2, #44	; 0x2c
    5f04:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:203
  /* TPM1_C0V: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,VAL=0xBDF4 */
  TPM1_C0V = TPM_CnV_VAL(0xBDF4);      /* Set up channel value register */
    5f06:	4b18      	ldr	r3, [pc, #96]	; (5f68 <TU3_Init+0xb8>)
    5f08:	4a19      	ldr	r2, [pc, #100]	; (5f70 <TU3_Init+0xc0>)
    5f0a:	611a      	str	r2, [r3, #16]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:205
  /* PORTB_PCR0: ISF=0,MUX=3 */
  PORTB_PCR0 = (uint32_t)((PORTB_PCR0 & (uint32_t)~(uint32_t)(
    5f0c:	4b19      	ldr	r3, [pc, #100]	; (5f74 <TU3_Init+0xc4>)
    5f0e:	4a19      	ldr	r2, [pc, #100]	; (5f74 <TU3_Init+0xc4>)
    5f10:	6811      	ldr	r1, [r2, #0]
    5f12:	4a19      	ldr	r2, [pc, #100]	; (5f78 <TU3_Init+0xc8>)
    5f14:	400a      	ands	r2, r1
    5f16:	21c0      	movs	r1, #192	; 0xc0
    5f18:	0089      	lsls	r1, r1, #2
    5f1a:	430a      	orrs	r2, r1
    5f1c:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:211
                PORT_PCR_ISF_MASK |
                PORT_PCR_MUX(0x04)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x03)
               ));
  DeviceDataPrv->Source = TPM_PDD_SYSTEM; /* Store clock source */
    5f1e:	68fb      	ldr	r3, [r7, #12]
    5f20:	2208      	movs	r2, #8
    5f22:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:213
  /* TPM1_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,DMA=0,TOF=0,TOIE=0,CPWMS=0,CMOD=0,PS=3 */
  TPM1_SC = (TPM_SC_CMOD(0x00) | TPM_SC_PS(0x03)); /* Set up status and control register */
    5f24:	4b10      	ldr	r3, [pc, #64]	; (5f68 <TU3_Init+0xb8>)
    5f26:	2203      	movs	r2, #3
    5f28:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:215
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU3_ID,DeviceDataPrv);
    5f2a:	4b0b      	ldr	r3, [pc, #44]	; (5f58 <TU3_Init+0xa8>)
    5f2c:	68fa      	ldr	r2, [r7, #12]
    5f2e:	631a      	str	r2, [r3, #48]	; 0x30
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:216
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5f30:	68fb      	ldr	r3, [r7, #12]
    5f32:	e00c      	b.n	5f4e <TU3_Init+0x9e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:183
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
  }
  else {
    /* Memory is already allocated */
    DeviceDataPrv = (TU3_TDeviceDataPtr) PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU3_ID];
    5f34:	4b08      	ldr	r3, [pc, #32]	; (5f58 <TU3_Init+0xa8>)
    5f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    5f38:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:184
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    5f3a:	68fb      	ldr	r3, [r7, #12]
    5f3c:	687a      	ldr	r2, [r7, #4]
    5f3e:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:185
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    5f40:	68fb      	ldr	r3, [r7, #12]
    5f42:	791b      	ldrb	r3, [r3, #4]
    5f44:	3301      	adds	r3, #1
    5f46:	b2da      	uxtb	r2, r3
    5f48:	68fb      	ldr	r3, [r7, #12]
    5f4a:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:186
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    5f4c:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:217
  /* TPM1_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,DMA=0,TOF=0,TOIE=0,CPWMS=0,CMOD=0,PS=3 */
  TPM1_SC = (TPM_SC_CMOD(0x00) | TPM_SC_PS(0x03)); /* Set up status and control register */
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU3_ID,DeviceDataPrv);
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
}
    5f4e:	1c18      	adds	r0, r3, #0
    5f50:	46bd      	mov	sp, r7
    5f52:	b004      	add	sp, #16
    5f54:	bd80      	pop	{r7, pc}
    5f56:	46c0      	nop			; (mov r8, r8)
    5f58:	1ffff0d8 	.word	0x1ffff0d8
    5f5c:	1ffff1a8 	.word	0x1ffff1a8
    5f60:	40047000 	.word	0x40047000
    5f64:	0000103c 	.word	0x0000103c
    5f68:	40039000 	.word	0x40039000
    5f6c:	0000cccc 	.word	0x0000cccc
    5f70:	0000bdf4 	.word	0x0000bdf4
    5f74:	4004a000 	.word	0x4004a000
    5f78:	fefff8ff 	.word	0xfefff8ff

00005f7c <TU3_Enable>:
TU3_Enable():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:239
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    5f7c:	b580      	push	{r7, lr}
    5f7e:	b084      	sub	sp, #16
    5f80:	af00      	add	r7, sp, #0
    5f82:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:240
  TU3_TDeviceData *DeviceDataPrv = (TU3_TDeviceData *)DeviceDataPtr;
    5f84:	687b      	ldr	r3, [r7, #4]
    5f86:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:242

  TPM_PDD_SelectPrescalerSource(TPM1_BASE_PTR, DeviceDataPrv->Source); /* Enable the device */
    5f88:	4b07      	ldr	r3, [pc, #28]	; (5fa8 <TU3_Enable+0x2c>)
    5f8a:	4a07      	ldr	r2, [pc, #28]	; (5fa8 <TU3_Enable+0x2c>)
    5f8c:	6812      	ldr	r2, [r2, #0]
    5f8e:	2198      	movs	r1, #152	; 0x98
    5f90:	1c10      	adds	r0, r2, #0
    5f92:	4388      	bics	r0, r1
    5f94:	1c01      	adds	r1, r0, #0
    5f96:	68fa      	ldr	r2, [r7, #12]
    5f98:	6812      	ldr	r2, [r2, #0]
    5f9a:	430a      	orrs	r2, r1
    5f9c:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:243
  return ERR_OK;
    5f9e:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:244
}
    5fa0:	1c18      	adds	r0, r3, #0
    5fa2:	46bd      	mov	sp, r7
    5fa4:	b004      	add	sp, #16
    5fa6:	bd80      	pop	{r7, pc}
    5fa8:	40039000 	.word	0x40039000

00005fac <TU3_GetPeriodTicks>:
TU3_GetPeriodTicks():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:297
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_GetPeriodTicks(LDD_TDeviceData *DeviceDataPtr, TU3_TValueType *TicksPtr)
{
    5fac:	b580      	push	{r7, lr}
    5fae:	b084      	sub	sp, #16
    5fb0:	af00      	add	r7, sp, #0
    5fb2:	6078      	str	r0, [r7, #4]
    5fb4:	6039      	str	r1, [r7, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:301
  uint16_t tmp;

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  tmp = (uint16_t)(TPM_PDD_ReadModuloReg(TPM1_BASE_PTR));
    5fb6:	4b0b      	ldr	r3, [pc, #44]	; (5fe4 <TU3_GetPeriodTicks+0x38>)
    5fb8:	689a      	ldr	r2, [r3, #8]
    5fba:	1c3b      	adds	r3, r7, #0
    5fbc:	330e      	adds	r3, #14
    5fbe:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:302
  *TicksPtr = (TU3_TValueType)++tmp;
    5fc0:	1c3b      	adds	r3, r7, #0
    5fc2:	330e      	adds	r3, #14
    5fc4:	1c3a      	adds	r2, r7, #0
    5fc6:	320e      	adds	r2, #14
    5fc8:	8812      	ldrh	r2, [r2, #0]
    5fca:	3201      	adds	r2, #1
    5fcc:	801a      	strh	r2, [r3, #0]
    5fce:	683b      	ldr	r3, [r7, #0]
    5fd0:	1c3a      	adds	r2, r7, #0
    5fd2:	320e      	adds	r2, #14
    5fd4:	8812      	ldrh	r2, [r2, #0]
    5fd6:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:303
  return ERR_OK;                       /* OK */
    5fd8:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:304
}
    5fda:	1c18      	adds	r0, r3, #0
    5fdc:	46bd      	mov	sp, r7
    5fde:	b004      	add	sp, #16
    5fe0:	bd80      	pop	{r7, pc}
    5fe2:	46c0      	nop			; (mov r8, r8)
    5fe4:	40039000 	.word	0x40039000

00005fe8 <TU3_SetOffsetTicks>:
TU3_SetOffsetTicks():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:390
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_SetOffsetTicks(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, TU3_TValueType Ticks)
{
    5fe8:	b580      	push	{r7, lr}
    5fea:	b082      	sub	sp, #8
    5fec:	af00      	add	r7, sp, #0
    5fee:	6078      	str	r0, [r7, #4]
    5ff0:	1cfb      	adds	r3, r7, #3
    5ff2:	7019      	strb	r1, [r3, #0]
    5ff4:	1c3b      	adds	r3, r7, #0
    5ff6:	801a      	strh	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:394
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  /* Parameter test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if (ChannelIdx > LAST_CHANNEL) {     /* Is the channel index out of range? */
    5ff8:	1cfb      	adds	r3, r7, #3
    5ffa:	781b      	ldrb	r3, [r3, #0]
    5ffc:	2b00      	cmp	r3, #0
    5ffe:	d001      	beq.n	6004 <TU3_SetOffsetTicks+0x1c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:395
    return ERR_PARAM_INDEX;            /* If yes then error */
    6000:	2382      	movs	r3, #130	; 0x82
    6002:	e00d      	b.n	6020 <TU3_SetOffsetTicks+0x38>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:397
  }
  if ((ChannelMode[ChannelIdx]) != 0U) { /* Is the channel in compare mode? */
    6004:	2300      	movs	r3, #0
    6006:	2b00      	cmp	r3, #0
    6008:	d001      	beq.n	600e <TU3_SetOffsetTicks+0x26>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:398
    return ERR_NOTAVAIL;               /* If not then error */
    600a:	2309      	movs	r3, #9
    600c:	e008      	b.n	6020 <TU3_SetOffsetTicks+0x38>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:400
  }
  TPM_PDD_WriteChannelValueReg(TPM1_BASE_PTR, ChannelDevice[ChannelIdx], (uint16_t)Ticks);
    600e:	4906      	ldr	r1, [pc, #24]	; (6028 <TU3_SetOffsetTicks+0x40>)
    6010:	2300      	movs	r3, #0
    6012:	1c3a      	adds	r2, r7, #0
    6014:	8812      	ldrh	r2, [r2, #0]
    6016:	3301      	adds	r3, #1
    6018:	00db      	lsls	r3, r3, #3
    601a:	18cb      	adds	r3, r1, r3
    601c:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:401
  return ERR_OK;                       /* OK */
    601e:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TU3.c:402
}
    6020:	1c18      	adds	r0, r3, #0
    6022:	46bd      	mov	sp, r7
    6024:	b002      	add	sp, #8
    6026:	bd80      	pop	{r7, pc}
    6028:	40039000 	.word	0x40039000

0000602c <TimerIntLdd1_Init>:
TimerIntLdd1_Init():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:145
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TimerIntLdd1_Init(LDD_TUserData *UserDataPtr)
{
    602c:	b580      	push	{r7, lr}
    602e:	b084      	sub	sp, #16
    6030:	af00      	add	r7, sp, #0
    6032:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:149
  /* Allocate device structure */
  TimerIntLdd1_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    6034:	4b0f      	ldr	r3, [pc, #60]	; (6074 <TimerIntLdd1_Init+0x48>)
    6036:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:150
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    6038:	68fb      	ldr	r3, [r7, #12]
    603a:	687a      	ldr	r2, [r7, #4]
    603c:	609a      	str	r2, [r3, #8]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:151
  DeviceDataPrv->EnUser = FALSE;       /* Set the flag "device disabled" */
    603e:	68fb      	ldr	r3, [r7, #12]
    6040:	2200      	movs	r2, #0
    6042:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:153
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TimerIntLdd1_ID,DeviceDataPrv);
    6044:	4b0c      	ldr	r3, [pc, #48]	; (6078 <TimerIntLdd1_Init+0x4c>)
    6046:	68fa      	ldr	r2, [r7, #12]
    6048:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:154
  DeviceDataPrv->LinkedDeviceDataPtr = TU1_Init((LDD_TUserData *)NULL);
    604a:	2000      	movs	r0, #0
    604c:	f7ff fd76 	bl	5b3c <TU1_Init>
    6050:	1c02      	adds	r2, r0, #0
    6052:	68fb      	ldr	r3, [r7, #12]
    6054:	601a      	str	r2, [r3, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:155
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    6056:	68fb      	ldr	r3, [r7, #12]
    6058:	681b      	ldr	r3, [r3, #0]
    605a:	2b00      	cmp	r3, #0
    605c:	d104      	bne.n	6068 <TimerIntLdd1_Init+0x3c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:157
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_TimerIntLdd1_ID);
    605e:	4b06      	ldr	r3, [pc, #24]	; (6078 <TimerIntLdd1_Init+0x4c>)
    6060:	2200      	movs	r2, #0
    6062:	60da      	str	r2, [r3, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:160
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the TimerInt initialization is also unsuccessful */
    6064:	2300      	movs	r3, #0
    6066:	e000      	b.n	606a <TimerIntLdd1_Init+0x3e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:162
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    6068:	68fb      	ldr	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:163
}
    606a:	1c18      	adds	r0, r3, #0
    606c:	46bd      	mov	sp, r7
    606e:	b004      	add	sp, #16
    6070:	bd80      	pop	{r7, pc}
    6072:	46c0      	nop			; (mov r8, r8)
    6074:	1ffff1b4 	.word	0x1ffff1b4
    6078:	1ffff0d8 	.word	0x1ffff0d8

0000607c <TimerIntLdd1_Enable>:
TimerIntLdd1_Enable():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:184
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TimerIntLdd1_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    607c:	b580      	push	{r7, lr}
    607e:	b084      	sub	sp, #16
    6080:	af00      	add	r7, sp, #0
    6082:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:185
  TimerIntLdd1_TDeviceData *DeviceDataPrv = (TimerIntLdd1_TDeviceData *)DeviceDataPtr;
    6084:	687b      	ldr	r3, [r7, #4]
    6086:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:187

  if (!DeviceDataPrv->EnUser) {        /* Is the device disabled by user? */
    6088:	68fb      	ldr	r3, [r7, #12]
    608a:	791b      	ldrb	r3, [r3, #4]
    608c:	2b00      	cmp	r3, #0
    608e:	d107      	bne.n	60a0 <TimerIntLdd1_Enable+0x24>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:188
    DeviceDataPrv->EnUser = TRUE;      /* If yes then set the flag "device enabled" */
    6090:	68fb      	ldr	r3, [r7, #12]
    6092:	2201      	movs	r2, #1
    6094:	711a      	strb	r2, [r3, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:189
    (void)TU1_Enable(DeviceDataPrv->LinkedDeviceDataPtr); /* Enable TimerUnit */
    6096:	68fb      	ldr	r3, [r7, #12]
    6098:	681b      	ldr	r3, [r3, #0]
    609a:	1c18      	adds	r0, r3, #0
    609c:	f7ff fdb8 	bl	5c10 <TU1_Enable>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:191
  }
  return ERR_OK;
    60a0:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:192
}
    60a2:	1c18      	adds	r0, r3, #0
    60a4:	46bd      	mov	sp, r7
    60a6:	b004      	add	sp, #16
    60a8:	bd80      	pop	{r7, pc}
    60aa:	46c0      	nop			; (mov r8, r8)

000060ac <TimerIntLdd1_SetEventMask>:
TimerIntLdd1_SetEventMask():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:250
**                           the active clock configuration
**                           ERR_PARAM_MASK - Event mask is not valid
*/
/* ===================================================================*/
LDD_TError TimerIntLdd1_SetEventMask(LDD_TDeviceData *DeviceDataPtr, LDD_TEventMask EventMask)
{
    60ac:	b580      	push	{r7, lr}
    60ae:	b084      	sub	sp, #16
    60b0:	af00      	add	r7, sp, #0
    60b2:	6078      	str	r0, [r7, #4]
    60b4:	6039      	str	r1, [r7, #0]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:251
  TimerIntLdd1_TDeviceData *DeviceDataPrv = (TimerIntLdd1_TDeviceData *)DeviceDataPtr;
    60b6:	687b      	ldr	r3, [r7, #4]
    60b8:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:255

  /* Event mask test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if ((EventMask & ((LDD_TEventMask)~AVAILABLE_EVENTS_MASK)) != 0U) {
    60ba:	683b      	ldr	r3, [r7, #0]
    60bc:	2201      	movs	r2, #1
    60be:	4393      	bics	r3, r2
    60c0:	d001      	beq.n	60c6 <TimerIntLdd1_SetEventMask+0x1a>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:256
    return ERR_PARAM_MASK;
    60c2:	2380      	movs	r3, #128	; 0x80
    60c4:	e00e      	b.n	60e4 <TimerIntLdd1_SetEventMask+0x38>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:258
  }
  return TU1_SetEventMask(DeviceDataPrv->LinkedDeviceDataPtr, ((EventMask & LDD_TIMERINT_ON_INTERRUPT) != 0U) ? LDD_TIMERUNIT_ON_COUNTER_RESTART : (LDD_TEventMask)0U);
    60c6:	68fb      	ldr	r3, [r7, #12]
    60c8:	681a      	ldr	r2, [r3, #0]
    60ca:	6839      	ldr	r1, [r7, #0]
    60cc:	2301      	movs	r3, #1
    60ce:	400b      	ands	r3, r1
    60d0:	d002      	beq.n	60d8 <TimerIntLdd1_SetEventMask+0x2c>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:258 (discriminator 1)
    60d2:	2380      	movs	r3, #128	; 0x80
    60d4:	005b      	lsls	r3, r3, #1
    60d6:	e000      	b.n	60da <TimerIntLdd1_SetEventMask+0x2e>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:258 (discriminator 2)
    60d8:	2300      	movs	r3, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:258 (discriminator 3)
    60da:	1c10      	adds	r0, r2, #0
    60dc:	1c19      	adds	r1, r3, #0
    60de:	f7ff fdad 	bl	5c3c <TU1_SetEventMask>
    60e2:	1c03      	adds	r3, r0, #0
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:259
}
    60e4:	1c18      	adds	r0, r3, #0
    60e6:	46bd      	mov	sp, r7
    60e8:	b004      	add	sp, #16
    60ea:	bd80      	pop	{r7, pc}

000060ec <TU1_OnCounterRestart>:
TU1_OnCounterRestart():
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:272
**         eventually invokes event TimerIntLdd1_OnInterrupt.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void TU1_OnCounterRestart(LDD_TUserData *UserDataPtr)
{
    60ec:	b580      	push	{r7, lr}
    60ee:	b084      	sub	sp, #16
    60f0:	af00      	add	r7, sp, #0
    60f2:	6078      	str	r0, [r7, #4]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:273
  TimerIntLdd1_TDeviceData *DeviceDataPrv = PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TimerIntLdd1_ID];
    60f4:	4b05      	ldr	r3, [pc, #20]	; (610c <TU1_OnCounterRestart+0x20>)
    60f6:	68db      	ldr	r3, [r3, #12]
    60f8:	60fb      	str	r3, [r7, #12]
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:276

  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  TimerIntLdd1_OnInterrupt(DeviceDataPrv->UserDataPtr); /* Invoke OnInterrupt event */
    60fa:	68fb      	ldr	r3, [r7, #12]
    60fc:	689b      	ldr	r3, [r3, #8]
    60fe:	1c18      	adds	r0, r3, #0
    6100:	f7fe ff6a 	bl	4fd8 <TimerIntLdd1_OnInterrupt>
/home/guilherme/Documents/SDP/SDP-2016/Debug/../Generated_Code/TimerIntLdd1.c:277
}
    6104:	46bd      	mov	sp, r7
    6106:	b004      	add	sp, #16
    6108:	bd80      	pop	{r7, pc}
    610a:	46c0      	nop			; (mov r8, r8)
    610c:	1ffff0d8 	.word	0x1ffff0d8

00006110 <exit>:
exit():
    6110:	4b08      	ldr	r3, [pc, #32]	; (6134 <exit+0x24>)
    6112:	b510      	push	{r4, lr}
    6114:	1c04      	adds	r4, r0, #0
    6116:	2b00      	cmp	r3, #0
    6118:	d002      	beq.n	6120 <exit+0x10>
    611a:	2100      	movs	r1, #0
    611c:	e000      	b.n	6120 <exit+0x10>
    611e:	bf00      	nop
    6120:	4b05      	ldr	r3, [pc, #20]	; (6138 <exit+0x28>)
    6122:	6818      	ldr	r0, [r3, #0]
    6124:	6a83      	ldr	r3, [r0, #40]	; 0x28
    6126:	2b00      	cmp	r3, #0
    6128:	d000      	beq.n	612c <exit+0x1c>
    612a:	4798      	blx	r3
    612c:	1c20      	adds	r0, r4, #0
    612e:	f000 f833 	bl	6198 <_exit>
    6132:	46c0      	nop			; (mov r8, r8)
    6134:	00000000 	.word	0x00000000
    6138:	000062c4 	.word	0x000062c4

0000613c <__libc_init_array>:
__libc_init_array():
    613c:	b570      	push	{r4, r5, r6, lr}
    613e:	4b0e      	ldr	r3, [pc, #56]	; (6178 <__libc_init_array+0x3c>)
    6140:	4d0e      	ldr	r5, [pc, #56]	; (617c <__libc_init_array+0x40>)
    6142:	2400      	movs	r4, #0
    6144:	1aed      	subs	r5, r5, r3
    6146:	10ad      	asrs	r5, r5, #2
    6148:	1c1e      	adds	r6, r3, #0
    614a:	42ac      	cmp	r4, r5
    614c:	d004      	beq.n	6158 <__libc_init_array+0x1c>
    614e:	00a3      	lsls	r3, r4, #2
    6150:	58f3      	ldr	r3, [r6, r3]
    6152:	4798      	blx	r3
    6154:	3401      	adds	r4, #1
    6156:	e7f8      	b.n	614a <__libc_init_array+0xe>
    6158:	f000 f8b6 	bl	62c8 <_init>
    615c:	4b08      	ldr	r3, [pc, #32]	; (6180 <__libc_init_array+0x44>)
    615e:	4d09      	ldr	r5, [pc, #36]	; (6184 <__libc_init_array+0x48>)
    6160:	2400      	movs	r4, #0
    6162:	1aed      	subs	r5, r5, r3
    6164:	10ad      	asrs	r5, r5, #2
    6166:	1c1e      	adds	r6, r3, #0
    6168:	42ac      	cmp	r4, r5
    616a:	d004      	beq.n	6176 <__libc_init_array+0x3a>
    616c:	00a3      	lsls	r3, r4, #2
    616e:	58f3      	ldr	r3, [r6, r3]
    6170:	4798      	blx	r3
    6172:	3401      	adds	r4, #1
    6174:	e7f8      	b.n	6168 <__libc_init_array+0x2c>
    6176:	bd70      	pop	{r4, r5, r6, pc}
    6178:	000062e8 	.word	0x000062e8
    617c:	000062e8 	.word	0x000062e8
    6180:	000062e8 	.word	0x000062e8
    6184:	000062ec 	.word	0x000062ec

00006188 <memset>:
memset():
    6188:	1c03      	adds	r3, r0, #0
    618a:	1882      	adds	r2, r0, r2
    618c:	4293      	cmp	r3, r2
    618e:	d002      	beq.n	6196 <memset+0xe>
    6190:	7019      	strb	r1, [r3, #0]
    6192:	3301      	adds	r3, #1
    6194:	e7fa      	b.n	618c <memset+0x4>
    6196:	4770      	bx	lr

00006198 <_exit>:
_exit():
    6198:	e7fe      	b.n	6198 <_exit>
    619a:	46c0      	nop			; (mov r8, r8)
$d():
    619c:	00000b8c 	.word	0x00000b8c
    61a0:	00000b3e 	.word	0x00000b3e
    61a4:	00000b6c 	.word	0x00000b6c
    61a8:	00000ac6 	.word	0x00000ac6
    61ac:	00000b6c 	.word	0x00000b6c
    61b0:	00000b62 	.word	0x00000b62
    61b4:	00000b6c 	.word	0x00000b6c
    61b8:	00000ac6 	.word	0x00000ac6
    61bc:	00000b3e 	.word	0x00000b3e
    61c0:	00000b3e 	.word	0x00000b3e
    61c4:	00000b62 	.word	0x00000b62
    61c8:	00000ac6 	.word	0x00000ac6
    61cc:	00000abe 	.word	0x00000abe
    61d0:	00000abe 	.word	0x00000abe
    61d4:	00000abe 	.word	0x00000abe
    61d8:	00000b72 	.word	0x00000b72
    61dc:	00000f30 	.word	0x00000f30
    61e0:	00000f2a 	.word	0x00000f2a
    61e4:	00000f2a 	.word	0x00000f2a
    61e8:	00000f20 	.word	0x00000f20
    61ec:	00000e80 	.word	0x00000e80
    61f0:	00000e80 	.word	0x00000e80
    61f4:	00000f16 	.word	0x00000f16
    61f8:	00000f20 	.word	0x00000f20
    61fc:	00000e80 	.word	0x00000e80
    6200:	00000f16 	.word	0x00000f16
    6204:	00000e80 	.word	0x00000e80
    6208:	00000f20 	.word	0x00000f20
    620c:	00000e7e 	.word	0x00000e7e
    6210:	00000e7e 	.word	0x00000e7e
    6214:	00000e7e 	.word	0x00000e7e
    6218:	00000fb8 	.word	0x00000fb8
    621c:	00001d0c 	.word	0x00001d0c
    6220:	00001ca8 	.word	0x00001ca8
    6224:	00001cf0 	.word	0x00001cf0
    6228:	00001bd6 	.word	0x00001bd6
    622c:	00001cf0 	.word	0x00001cf0
    6230:	00001ce4 	.word	0x00001ce4
    6234:	00001cf0 	.word	0x00001cf0
    6238:	00001bd6 	.word	0x00001bd6
    623c:	00001ca8 	.word	0x00001ca8
    6240:	00001ca8 	.word	0x00001ca8
    6244:	00001ce4 	.word	0x00001ce4
    6248:	00001bd6 	.word	0x00001bd6
    624c:	00001bcc 	.word	0x00001bcc
    6250:	00001bcc 	.word	0x00001bcc
    6254:	00001bcc 	.word	0x00001bcc
    6258:	00001f30 	.word	0x00001f30
    625c:	000025dc 	.word	0x000025dc
    6260:	000027ca 	.word	0x000027ca
    6264:	000027ca 	.word	0x000027ca
    6268:	000025bc 	.word	0x000025bc
    626c:	000024a6 	.word	0x000024a6
    6270:	000024a6 	.word	0x000024a6
    6274:	000025ae 	.word	0x000025ae
    6278:	000025bc 	.word	0x000025bc
    627c:	000024a6 	.word	0x000024a6
    6280:	000025ae 	.word	0x000025ae
    6284:	000024a6 	.word	0x000024a6
    6288:	000025bc 	.word	0x000025bc
    628c:	000024a4 	.word	0x000024a4
    6290:	000024a4 	.word	0x000024a4
    6294:	000024a4 	.word	0x000024a4
    6298:	000027d2 	.word	0x000027d2
    629c:	00003340 	.word	0x00003340
    62a0:	0000336e 	.word	0x0000336e
    62a4:	000033a2 	.word	0x000033a2
    62a8:	000032f8 	.word	0x000032f8
    62ac:	000033c6 	.word	0x000033c6

000062b0 <Table>:
    62b0:	00000201                                ....

000062b4 <ChannelToPin>:
    62b4:	00004446                                FD..

000062b8 <ChannelDevice>:
    62b8:	01000302                                ....

000062bc <ChannelMode>:
    62bc:	00000000 00000043                       ....C...

000062c4 <_global_impure_ptr>:
    62c4:	1ffff000                                ....

000062c8 <_init>:
$t():
    62c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62ca:	46c0      	nop			; (mov r8, r8)
    62cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    62ce:	bc08      	pop	{r3}
    62d0:	469e      	mov	lr, r3
    62d2:	4770      	bx	lr

000062d4 <_fini>:
    62d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62d6:	46c0      	nop			; (mov r8, r8)
    62d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    62da:	bc08      	pop	{r3}
    62dc:	469e      	mov	lr, r3
    62de:	4770      	bx	lr
