{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765526664037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765526664037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 15:04:23 2025 " "Processing started: Fri Dec 12 15:04:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765526664037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526664037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Selection_Sort -c Selection_Sort " "Command: quartus_map --read_settings_files=on --write_settings_files=off Selection_Sort -c Selection_Sort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526664037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765526664295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765526664295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_MIN.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_MIN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Update_MIN " "Found entity 1: Update_MIN" {  } { { "../../02_rtl/Update_MIN.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_MIN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_J.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_J.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Update_J " "Found entity 1: Update_J" {  } { { "../../02_rtl/Update_J.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_J.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_I.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Update_I " "Found entity 1: Update_I" {  } { { "../../02_rtl/Update_I.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SinglePort_RAM " "Found entity 1: SinglePort_RAM" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Selection_Sort " "Found entity 1: Selection_Sort" {  } { { "../../02_rtl/Selection_Sort.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_write_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_write_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_write_data " "Found entity 1: RAM_write_data" {  } { { "../../02_rtl/RAM_write_data.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_write_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_read_data " "Found entity 1: RAM_read_data" {  } { { "../../02_rtl/RAM_read_data.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_read_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_addr " "Found entity 1: RAM_addr" {  } { { "../../02_rtl/RAM_addr.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_addr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "../../02_rtl/Data_path.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "../../02_rtl/Control_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526673779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526673779 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SinglePort_RAM SinglePort_RAM.sv(15) " "Verilog HDL Parameter Declaration warning at SinglePort_RAM.sv(15): Parameter Declaration in module \"SinglePort_RAM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765526673780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Selection_Sort " "Elaborating entity \"Selection_Sort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765526673820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_path Data_path:DATA_PATH_UNIT " "Elaborating entity \"Data_path\" for hierarchy \"Data_path:DATA_PATH_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "DATA_PATH_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Update_I Data_path:DATA_PATH_UNIT\|Update_I:UPDATE_I_UNIT " "Elaborating entity \"Update_I\" for hierarchy \"Data_path:DATA_PATH_UNIT\|Update_I:UPDATE_I_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "UPDATE_I_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Update_J Data_path:DATA_PATH_UNIT\|Update_J:UPDATE_J_UNIT " "Elaborating entity \"Update_J\" for hierarchy \"Data_path:DATA_PATH_UNIT\|Update_J:UPDATE_J_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "UPDATE_J_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Update_MIN Data_path:DATA_PATH_UNIT\|Update_MIN:UPDATE_MIN_UNIT " "Elaborating entity \"Update_MIN\" for hierarchy \"Data_path:DATA_PATH_UNIT\|Update_MIN:UPDATE_MIN_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "UPDATE_MIN_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_addr Data_path:DATA_PATH_UNIT\|RAM_addr:RAM_ADDR_UNIT " "Elaborating entity \"RAM_addr\" for hierarchy \"Data_path:DATA_PATH_UNIT\|RAM_addr:RAM_ADDR_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "RAM_ADDR_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_read_data Data_path:DATA_PATH_UNIT\|RAM_read_data:RAM_READ_DATA_UNIT " "Elaborating entity \"RAM_read_data\" for hierarchy \"Data_path:DATA_PATH_UNIT\|RAM_read_data:RAM_READ_DATA_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "RAM_READ_DATA_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_write_data Data_path:DATA_PATH_UNIT\|RAM_write_data:RAM_WRITE_DATA_UNIT " "Elaborating entity \"RAM_write_data\" for hierarchy \"Data_path:DATA_PATH_UNIT\|RAM_write_data:RAM_WRITE_DATA_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "RAM_WRITE_DATA_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:CONTROL_UNIT " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:CONTROL_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "CONTROL_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinglePort_RAM SinglePort_RAM:RAM_UNIT " "Elaborating entity \"SinglePort_RAM\" for hierarchy \"SinglePort_RAM:RAM_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "RAM_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526673832 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SinglePort_RAM:RAM_UNIT\|mem_unit_rtl_0 " "Inferred RAM node \"SinglePort_RAM:RAM_UNIT\|mem_unit_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765526674250 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SinglePort_RAM:RAM_UNIT\|mem_unit_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SinglePort_RAM:RAM_UNIT\|mem_unit_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765526674335 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765526674335 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765526674335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SinglePort_RAM:RAM_UNIT\|altsyncram:mem_unit_rtl_0 " "Elaborated megafunction instantiation \"SinglePort_RAM:RAM_UNIT\|altsyncram:mem_unit_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526674429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SinglePort_RAM:RAM_UNIT\|altsyncram:mem_unit_rtl_0 " "Instantiated megafunction \"SinglePort_RAM:RAM_UNIT\|altsyncram:mem_unit_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526674429 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765526674429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jo1 " "Found entity 1: altsyncram_1jo1" {  } { { "db/altsyncram_1jo1.tdf" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/04_imple/SelectSort/db/altsyncram_1jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526674463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526674463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765526674804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765526675001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765526675104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765526675104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765526675220 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765526675220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765526675220 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765526675220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765526675220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765526675237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 15:04:35 2025 " "Processing ended: Fri Dec 12 15:04:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765526675237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765526675237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765526675237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765526675237 ""}
