---
layout: page
title: About
permalink: /about/
---

---


|:-|
| <span style="font-size: 16px;"> **Sergey Ostrikov** </span> |
| <span style="font-size: 16px;"> <00xnor@gmail.com> </span> |
| <span style="font-size: 16px;"> Forever a student-athlete </span> |
{:.about_table2}
[comment]: # | [github.com/00xnor](https://github.com/00xnor){:target="_blank"} |

---

|:-|
| <span style="font-size: 16px;"> Outside of sports, I'm an engineer with a decade of hands-on experience in silicon development, including <br> early-stage development of an **AI inference accelerator** and full-cycle work on a **secure memory IC** <br> from concept to delivery and certification. Some of the things I‚Äôve been up to professionally: </span> |
{:.about_table4}

---

|:-|
| <span style="font-size: 16px;"> **Systems Engineer**, Infineon Technologies, 2020-2025, San Jose, CA </span> |
{:.about_table3}

|:-|
‚óè | <span style="font-size: 16px;"> in this role, I shaped the evaluation of an emerging in-memory <br> compute technology by using a [**graph compiler**](https://github.com/apache/tvm){:target="_blank"} as a primary <br> vehicle for architecture exploration and tradeoff analysis </span> |
‚óè | <span style="font-size: 16px;"> for PPA analysis, I developed a heuristic-based algorithm <br> to map a task graph onto a hardware connectivity graph ([**demo**]({% post_url 2026-01-01-mapping_algo %}))<br> (neural network) ‚Üí (distributed in-memory compute fabric) </span> |
‚óè | <span style="font-size: 16px;"> and finally to improve PPA, I defined graph transformations that enable <br> neural network deployment under tight on-chip memory constraints; <br> demonstrated results at JEDEC AI workshops </span> |
{:.about_table3}

---

|:-|
| <span style="font-size: 16px;"> **Conference Talks** </span> |
{:.about_table2}

|:-|
‚óè | <span style="font-size: 16px;"> **Graph Compiler for a Weight-Stationary Dataflow** <br> JEDEC Mobile/Client/AI Computing Forum <br> üá∫üá∏ San Jose, CA, May 2024 </span> |
‚óè | <span style="font-size: 16px;"> **In-memory Computing using SONOS** (Non-Volatile Memory) <br> JEDEC Mobile/Client/AI Computing Forum <br> üáπüáº Hsinchu, Taiwan and üá∞üá∑ Seoul, S. Korea , May 2023 </span> |
{:.about_table5}

---

|:-|
‚óè | <span style="font-size: 16px;"> **Resilient Boot** (secure boot on processors without eNVM) <br> IEEE International Conference on Cyber Security and Resilience <br> üíª Virtual, July 2021 </span> |
{:.about_table5}


---


|:-|
| <span style="font-size: 16px;"> **Systems Engineer**, Cypress Semiconductor, 2014-2020, San Jose, CA </span> |
{:.about_table3}

|:-|
‚óè | <span style="font-size: 16px;"> in this role, I led a feasibility study for a secure memory [device](https://www.infineon.com/products/memories/nor-flash/semper-nor-flash-family/semper-secure-nor-flash){:target="_blank"}, <br> analyzed and improved secure memory IP, and contributed to <br> successful security certification ([CAVP](https://csrc.nist.gov/projects/cryptographic-algorithm-validation-program/details?product=17774){:target="_blank"}, [CMVP](https://csrc.nist.gov/projects/cryptographic-module-validation-program/entropy-validations/certificate/165){:target="_blank"}) </span> |
‚óè | <span style="font-size: 16px;"> wrote a C model of a secure NOR Flash device to determine <br> security aspects of the product itself, along with the systems <br> it was intended to operate within (available in the [product SDK](https://softwaretools.infineon.com/tools/com.ifx.tb.tool.sempersdksecure){:target="_blank"}) </span> |
‚óè | <span style="font-size: 16px;"> coded apps, middleware and numerous drivers <br> for demo purposes: MQTT, TLS, TCP/IP, WiFi, ETH, BLE, ... </span> |
{:.about_table3}

---

|:-|
| <span style="font-size: 16px;"> **Publications** </span> |
| <span style="font-size: 16px;"> [Resilient Boot](https://ieeexplore.ieee.org/document/9527940){:target="_blank"} </span> |
| <span style="font-size: 16px;"> [A practical guide for achieving FIPS-certifiable DICE attestation](https://www.satelliteevolutiongroup.com/GMC/articles/security-30-12-20.pdf){:target="_blank"} </span> |
| <span style="font-size: 16px;"> [Secure memories in a connected world](https://content.yudu.com/web/69r/0A18qm2/CIEFeb2020/html/print/CIE%20FEBRUARY%20COMBINED%20DL.pdf){:target="_blank"} (page 30) </span> 
| <span style="font-size: 16px;"> [How to design FIPS 140-2 cryptographic modules to meet TCG Implicit Identity Based Device Attestation](https://go.aegisolve.com/hubfs/AEGISOLVE%20Guides/How%20to%20design%20FIPS%20140-2%20cryptographic%20modules%20to%20meet%20TCG%20Implicit%20Identity%20Based%20Device%20Attestation.pdf){:target="_blank"} </span> |
{:.about_table4}

---

|:-|
| <span style="font-size: 16px;"> **Patents** </span> |
| <span style="font-size: 16px;"> [Memory device resilient to cyber-attacks and malfunction](https://uspto.report/patent/grant/10809944){:target="_blank"} </span> |
| <span style="font-size: 16px;"> [Methods for updating firmware with single memory device](https://uspto.report/patent/grant/10552145){:target="_blank"} </span> |
| <span style="font-size: 16px;"> [Secured communication from within non-volatile memory device](https://uspto.report/patent/app/20190386966){:target="_blank"} </span> |
| <span style="font-size: 16px;"> [Access-aware flash translation layer on flash memory IC](https://patents.justia.com/patent/20250252043){:target="_blank"} </span> |
{:.about_table3}

---

|:-|
| <span style="font-size: 16px;"> **Contributions to Standards** </span> |
| <span style="font-size: 16px;"> [JEDEC: Serial NOR Security Hardware Abstraction Layer](https://www.jedec.org/standards-documents/docs/jesd261){:target="_blank"} (throughout the doc) </span> |
| <span style="font-size: 16px;"> [TCG: DICE Attestation Architecture](https://trustedcomputinggroup.org/wp-content/uploads/DICE-Attestation-Architecture-Version-1.1-Revision-18_pub.pdf){:target="_blank"} (chapter 7) </span> |
{:.about_table3}

---


<div id="canvas-container">
    <canvas data-processing-sources="/assets/sergey_ostrikov.pde"></canvas>
</div>


