# //  ModelSim SE 6.1e Mar  8 2006 Linux 2.6.17-1.2187_FC5smp
# //
# //  Copyright 2006 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do start_sim.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.ten_gig_eth_mac_ucb(ten_gig_eth_mac_ucb_arch)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Note (SmartModel):
#    Model gt_swift: Model Vendor: `Xilinx'.
#    Time: 0 ps  Instance:/ten_gb_eth_bench/ten_gb_eth_0/transceiver3/mgt/gt_inst/gt_swift_bw_1/gt_swift_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 2 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_arp_cache/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 51200 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/mac1
do start_sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.ten_gig_eth_mac_ucb(ten_gig_eth_mac_ucb_arch)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Note (SmartModel):
#    Model gt_swift: Model Vendor: `Xilinx'.
#    Time: 0 ps  Instance:/ten_gb_eth_bench/ten_gb_eth_0/transceiver3/mgt/gt_inst/gt_swift_bw_1/gt_swift_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 2 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_arp_cache/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 51200 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/mac1
do start_sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(723): near ";": expecting: ')'
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(724): near ";": expecting: ')'
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(735): near ",": expecting: ';'
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(736): near "&": expecting: <= :=
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(736): near "when": expecting: <= :=
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(737): near "when": expecting: GENERATE THEN
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(740): near "when": expecting: GENERATE THEN
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(741): near "when": expecting: GENERATE THEN
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(742): near "when": expecting: GENERATE THEN
# ** Error: /opt/Modelsim61/linux/vcom failed.
# Error in macro ./start_sim.do line 14
# /opt/Modelsim61/linux/vcom failed.
#     while executing
# "vcom -93 ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd"
do start_sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.ten_gig_eth_mac_ucb(ten_gig_eth_mac_ucb_arch)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Note (SmartModel):
#    Model gt_swift: Model Vendor: `Xilinx'.
#    Time: 0 ps  Instance:/ten_gb_eth_bench/ten_gb_eth_0/transceiver3/mgt/gt_inst/gt_swift_bw_1/gt_swift_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 2 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_arp_cache/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 51200 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/mac1
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./start_sim.do PAUSED at line 153
do start_sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.ten_gig_eth_mac_ucb(ten_gig_eth_mac_ucb_arch)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Note (SmartModel):
#    Model gt_swift: Model Vendor: `Xilinx'.
#    Time: 0 ps  Instance:/ten_gb_eth_bench/ten_gb_eth_0/transceiver3/mgt/gt_inst/gt_swift_bw_1/gt_swift_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 2 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_arp_cache/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 51200 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/mac1
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(653): near "0707070707FD & xgmii": (vcom-1204) Bit string literal is not terminated with " character.
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(653): Array length is 64; string literal length is 0.
# ** Error: ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd(656): near "070707FD": expecting: ',' WHEN
# ** Error: /opt/Modelsim61/linux/vcom failed.
# Error in macro ./start_sim.do line 14
# /opt/Modelsim61/linux/vcom failed.
#     while executing
# "vcom -93 ../hdl/vhdl/ten_gig_eth_mac_UCB.vhd"
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.ten_gig_eth_mac_ucb(ten_gig_eth_mac_ucb_arch)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Note (SmartModel):
#    Model gt_swift: Model Vendor: `Xilinx'.
#    Time: 0 ps  Instance:/ten_gb_eth_bench/ten_gb_eth_0/transceiver3/mgt/gt_inst/gt_swift_bw_1/gt_swift_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 2 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_arp_cache/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 51200 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/mac1
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Error: (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/mac0/reset'.
# Error in macro ./start_sim.do line 64
# (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/mac0/reset'.
#     while executing
# "add wave -radix Hexadecimal sim:/ten_gb_eth_bench/ten_gb_eth_0/mac0/reset                "
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Error: <EOF> reached in ./start_sim.do with incomplete command at line 63
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Error: (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/mac/reset'.
# Error in macro ./start_sim.do line 64
# (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/mac/reset'.
#     while executing
# "add wave -radix Hexadecimal sim:/ten_gb_eth_bench/ten_gb_eth_0/mac/reset                "
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Error: (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/ucb_mac/mac/reset'.
# Error in macro ./start_sim.do line 64
# (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/ucb_mac/mac/reset'.
#     while executing
# "add wave -radix Hexadecimal sim:/ten_gb_eth_bench/ten_gb_eth_0/ucb_mac/mac/reset                "
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Error: (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/*_mac/mac/reset'.
# Error in macro ./start_sim.do line 64
# (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/*_mac/mac/reset'.
#     while executing
# "add wave -radix Hexadecimal sim:/ten_gb_eth_bench/ten_gb_eth_0/*_mac/mac/reset                "
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Error: (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/*/mac/reset'.
# Error in macro ./start_sim.do line 64
# (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/*/mac/reset'.
#     while executing
# "add wave -radix Hexadecimal sim:/ten_gb_eth_bench/ten_gb_eth_0/*/mac/reset                "
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_v8_0(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16(srl16_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fde(fde_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.srl16e(srl16e_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy(muxcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf6(muxf6_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.xorcy(xorcy_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.mult_and(mult_and_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdcp(fdcp_v)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Note (SmartModel):
#    Model gt_swift: Model Vendor: `Xilinx'.
#    Time: 0 ps  Instance:/ten_gb_eth_bench/ten_gb_eth_0/transceiver3/mgt/gt_inst/gt_swift_bw_1/gt_swift_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 2 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_arp_cache/u0
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_ucb(ten_gig_eth_mac_ucb_arch)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Error: (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/xilinx_mac/mac/reset'.
# Error in macro ./start_sim.do line 64
# (vish-4014) No objects found matching 'sim:/ten_gb_eth_bench/ten_gb_eth_0/xilinx_mac/mac/reset'.
#     while executing
# "add wave -radix Hexadecimal sim:/ten_gb_eth_bench/ten_gb_eth_0/xilinx_mac/mac/reset                "
do start_sim.do\


# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth_bench
# -- Compiling architecture ten_gb_eth_bench_arch of ten_gb_eth_bench
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer
# -- Compiling architecture packet_buffer_a of packet_buffer
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity packet_buffer_cpu
# -- Compiling architecture packet_buffer_cpu_a of packet_buffer_cpu
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity arp_cache
# -- Compiling architecture arp_cache_a of arp_cache
# -- Loading package textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity blk_mem_gen_v2_1
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity address_fifo
# -- Compiling architecture structure of address_fifo
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity xaui_v6_2
# -- Compiling architecture structure of xaui_v6_2
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity ten_gig_eth_mac_v8_0
# -- Compiling architecture structure of ten_gig_eth_mac_v8_0
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity plb_attach
# -- Compiling architecture plb_attach_arch of plb_attach
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gig_eth_mac_ucb
# -- Compiling architecture ten_gig_eth_mac_ucb_arch of ten_gig_eth_mac_ucb
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity retimer
# -- Compiling architecture retimer_arch of retimer
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity transceiver
# -- Loading package vcomponents
# -- Compiling architecture rtl of transceiver
# Model Technology ModelSim SE vcom 6.1e Compiler 2006.03 Mar  8 2006
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity ten_gb_eth
# -- Compiling architecture ten_gb_eth_arch of ten_gb_eth
# vsim -t 1ps work.ten_gb_eth_bench 
# Loading /opt/Modelsim61/linux/libswiftpli.sl
# Loading /opt/Modelsim61/linux/../std.standard
# Loading /opt/Modelsim61/linux/../ieee.std_logic_1164(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_arith(body)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_unsigned(body)
# Loading work.ten_gb_eth_bench(ten_gb_eth_bench_arch)
# Loading work.ten_gb_eth(ten_gb_eth_arch)
# Loading /opt/Modelsim61/linux/../std.textio(body)
# Loading work.packet_buffer(packet_buffer_a)
# Loading /opt/Modelsim61/linux/../ieee.std_logic_textio(body)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1(behavioral)
# Loading /opt/Xilinx82/vhdl/mti_se/XilinxCoreLib.blk_mem_gen_v2_1_output_stage(behavioral)
# Loading work.packet_buffer_cpu(packet_buffer_cpu_a)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcomponents
# Loading /opt/Modelsim61/linux/../ieee.vital_timing(body)
# Loading /opt/Modelsim61/linux/../ieee.vital_primitives(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vpkg(body)
# Loading work.address_fifo(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.vcc(vcc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gnd(gnd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_l(lut4_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxf5(muxf5_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4(lut4_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2(lut2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3(lut3_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut1(lut1_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdce(fdce_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdpe(fdpe_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdp(fdp_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdc(fdc_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.ram32x1d(ram32x1d_v)
# Loading work.retimer(retimer_arch)
# Loading work.arp_cache(arp_cache_a)
# Loading work.plb_attach(plb_attach_arch)
# Loading work.ten_gig_eth_mac_ucb(ten_gig_eth_mac_ucb_arch)
# Loading work.xaui_v6_2(structure)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.inv(inv_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_l(lut3_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_l(lut2_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut3_d(lut3_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut4_d(lut4_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.lut2_d(lut2_d_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fds(fds_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdr(fdr_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrs(fdrs_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.muxcy_l(muxcy_l_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fd(fd_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdse(fdse_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdre(fdre_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.fdrse(fdrse_v)
# Loading work.transceiver(rtl)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_xaui_2(gt_xaui_2_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt(gt_v)
# Loading /opt/Modelsim61/linux/../ieee.numeric_std(body)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift_bus(gt_swift_bus_v)
# Loading /opt/Xilinx82/vhdl/mti_se/unisim.gt_swift(smartmodel)
# Loading /opt/Modelsim61/linux/libsm.sl
# ** Note (SmartModel):
#    Copyright (c) 1984-2006 Synopsys Inc. ALL RIGHTS RESERVED
# ** Note (SmartModel):
#    Platform Type: x86_linux (32-bit).
# ** Note (SmartModel):
#    You can use the Browser tool to configure the SmartModel
#    Library and access information about SmartModels:
#       $LMC_HOME/bin/sl_browser
#    
#    SmartModel product documentation is available here:
#       $LMC_HOME/doc/smartmodel/manuals/intro.pdf
#       http://www.synopsys.com/products/lm/doc/smartmodel.html
#    
# ** Note (SmartModel):
#    Model gt_swift: Model Vendor: `Xilinx'.
#    Time: 0 ps  Instance:/ten_gb_eth_bench/ten_gb_eth_0/transceiver3/mgt/gt_inst/gt_swift_bw_1/gt_swift_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/rx_buffer_cpu/u0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 2 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_buffer_cpu/u0
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model for simulation which will not precisely model memory collision behavior.
#    Time: 10 ns  Iteration: 1  Instance: /ten_gb_eth_bench/ten_gb_eth_0/tx_arp_cache/u0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 51200 ps  Iteration: 2  Instance: /ten_gb_eth_bench/ten_gb_eth_0/ucb_mac/mac
