{C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_sequencer.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_sequencer.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package spi_slave_sequencer_package
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_sequencer.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_Wrapper_GOLDEN.v} {1 {vlog -work work -vopt -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_Wrapper_GOLDEN.v}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SPI_Wrapper_GOLDEN

Top level modules:
	SPI_Wrapper_GOLDEN

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_Wrapper.v} {1 {vlog -work work -vopt -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_Wrapper.v}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SPI_Wrapper

Top level modules:
	SPI_Wrapper

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_driver.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_driver.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package spi_slave_driver_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_driver.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_Wrapper_if.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_Wrapper_if.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling interface SPI_if

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_seq_item.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_seq_item.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_seq_item_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_seq_item.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_agent.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_agent.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_agent_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_agent.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_driver_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg
-- Importing package SPI_monitor_pkg
-- Importing package SPI_sequencer_pkg
-- Importing package SPI_config_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_GOLDEN.v} {1 {vlog -work work -vopt -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_GOLDEN.v}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SPI_SLAVE_GOLDEN

Top level modules:
	SPI_SLAVE_GOLDEN

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_monitor.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_monitor.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_monitor_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_monitor.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_seq_item.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_seq_item.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package spi_slave_seq_item_package
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_seq_item.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_SLAVE_shared_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_if.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_if.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling interface SPI_SLAVE_if

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_agent.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_agent.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package spi_slave_agent_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_agent.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg
-- Importing package SPI_config_pkg
-- Importing package spi_slave_driver_pkg
-- Importing package spi_slave_monitor_pkg
-- Importing package spi_slave_sequencer_package

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_env.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_env.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_env.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_agent_pkg
-- Importing package SPI_driver_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg
-- Importing package SPI_monitor_pkg
-- Importing package SPI_sequencer_pkg
-- Importing package SPI_config_pkg
-- Importing package spi_slave_agent_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg
-- Importing package spi_slave_driver_pkg
-- Importing package spi_slave_monitor_pkg
-- Importing package spi_slave_sequencer_package
-- Importing package ram_agent_pkg
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
-- Importing package ram_sqr_pkg
-- Importing package ram_driver_pkg
-- Importing package ram_monitor_pkg
-- Importing package SPI_scoreboard_pkg
-- Importing package SPI_coverage_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_shared_pkg.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_shared_pkg.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_SLAVE_shared_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_monitor.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_monitor.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package spi_slave_monitor_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE_monitor.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_SLAVE.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SPI_SLAVE

Top level modules:
	SPI_SLAVE

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_scoreboard.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_scoreboard.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_scoreboard_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_scoreboard.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_wr_rd_sequence.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_wr_rd_sequence.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_wr_rd_sequence_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_wr_rd_sequence.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_sva.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_sva.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module RAM_sva

Top level modules:
	RAM_sva

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_config.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_config.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_config_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_config.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_rd_only_sequence.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_rd_only_sequence.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_rd_only_sequence_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_rd_only_sequence.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/top.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/top.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/top.sv(2): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package SPI_test_pkg
-- Importing package SPI_config_pkg
-- Importing package SPI_env_pkg
-- Importing package SPI_agent_pkg
-- Importing package SPI_driver_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg
-- Importing package SPI_monitor_pkg
-- Importing package SPI_sequencer_pkg
-- Importing package spi_slave_agent_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg
-- Importing package spi_slave_driver_pkg
-- Importing package spi_slave_monitor_pkg
-- Importing package spi_slave_sequencer_package
-- Importing package ram_agent_pkg
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
-- Importing package ram_sqr_pkg
-- Importing package ram_driver_pkg
-- Importing package ram_monitor_pkg
-- Importing package SPI_scoreboard_pkg
-- Importing package SPI_coverage_pkg
-- Importing package SPI_reset_sequence_pkg
-- Importing package SPI_wr_only_sequence_pkg
-- Importing package SPI_rd_only_sequence_pkg
-- Importing package SPI_wr_rd_sequence_pkg
-- Compiling module top

Top level modules:
	top

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_test.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_test.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_test_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_test.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_config_pkg
-- Importing package SPI_env_pkg
-- Importing package SPI_agent_pkg
-- Importing package SPI_driver_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg
-- Importing package SPI_monitor_pkg
-- Importing package SPI_sequencer_pkg
-- Importing package spi_slave_agent_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg
-- Importing package spi_slave_driver_pkg
-- Importing package spi_slave_monitor_pkg
-- Importing package spi_slave_sequencer_package
-- Importing package ram_agent_pkg
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
-- Importing package ram_sqr_pkg
-- Importing package ram_driver_pkg
-- Importing package ram_monitor_pkg
-- Importing package SPI_scoreboard_pkg
-- Importing package SPI_coverage_pkg
-- Importing package SPI_reset_sequence_pkg
-- Importing package SPI_wr_only_sequence_pkg
-- Importing package SPI_rd_only_sequence_pkg
-- Importing package SPI_wr_rd_sequence_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_driver.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_driver.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package ram_driver_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_driver.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_wr_only_sequence.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_wr_only_sequence.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_wr_only_sequence_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_wr_only_sequence.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_sva.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_sva.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SPI_sva

Top level modules:
	SPI_sva

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_pkg.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_pkg.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM.v} {1 {vlog -work work -vopt -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM.v}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_GOLDEN.v} {1 {vlog -work work -vopt -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_GOLDEN.v}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module RAM_GOLDEN

Top level modules:
	RAM_GOLDEN

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_sqr.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_sqr.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package ram_sqr_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_sqr.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_sequencer.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_sequencer.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_sequencer_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_sequencer.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_reset_sequence.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_reset_sequence.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_reset_sequence_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_reset_sequence.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_agent.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_agent.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package ram_agent_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
-- Importing package ram_sqr_pkg
-- Importing package ram_driver_pkg
-- Importing package ram_monitor_pkg
-- Importing package SPI_config_pkg
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_agent.sv(8): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_if.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_if.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling interface RAM_if

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_seq_item.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_seq_item.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package ram_seq_item_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_seq_item.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package RAM_shared_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_driver.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_driver.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_driver_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_driver.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_coverage.sv} {2 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_coverage.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package SPI_coverage_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_coverage.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package SPI_seq_item_pkg
-- Importing package SPI_pkg
-- Importing package spi_slave_seq_item_package
-- Importing package SPI_SLAVE_shared_pkg
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
** Warning: C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_coverage.sv(49): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
** Warning: C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/SPI_coverage.sv(83): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_monitor.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_monitor.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package ram_monitor_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package ram_seq_item_pkg
-- Importing package RAM_shared_pkg
** Note: (vlog-2286) C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_monitor.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_shared_pkg.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/githup_repo/SPISLAVE_uvm/SPI_Single_Port_RAM_Verification_Project/SPI Wrapper/RAM_shared_pkg.sv}
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package RAM_shared_pkg

Top level modules:
	--none--

} {} {}}
