    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; SD_FS_Clock_1
SD_FS_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SD_FS_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SD_FS_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SD_FS_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
SD_FS_Clock_1__INDEX EQU 0x00
SD_FS_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SD_FS_Clock_1__PM_ACT_MSK EQU 0x01
SD_FS_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SD_FS_Clock_1__PM_STBY_MSK EQU 0x01

; SD_FS_miso0
SD_FS_miso0__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
SD_FS_miso0__0__MASK EQU 0x10
SD_FS_miso0__0__PC EQU CYREG_PRT3_PC4
SD_FS_miso0__0__PORT EQU 3
SD_FS_miso0__0__SHIFT EQU 4
SD_FS_miso0__AG EQU CYREG_PRT3_AG
SD_FS_miso0__AMUX EQU CYREG_PRT3_AMUX
SD_FS_miso0__BIE EQU CYREG_PRT3_BIE
SD_FS_miso0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SD_FS_miso0__BYP EQU CYREG_PRT3_BYP
SD_FS_miso0__CTL EQU CYREG_PRT3_CTL
SD_FS_miso0__DM0 EQU CYREG_PRT3_DM0
SD_FS_miso0__DM1 EQU CYREG_PRT3_DM1
SD_FS_miso0__DM2 EQU CYREG_PRT3_DM2
SD_FS_miso0__DR EQU CYREG_PRT3_DR
SD_FS_miso0__INP_DIS EQU CYREG_PRT3_INP_DIS
SD_FS_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SD_FS_miso0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SD_FS_miso0__LCD_EN EQU CYREG_PRT3_LCD_EN
SD_FS_miso0__MASK EQU 0x10
SD_FS_miso0__PORT EQU 3
SD_FS_miso0__PRT EQU CYREG_PRT3_PRT
SD_FS_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SD_FS_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SD_FS_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SD_FS_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SD_FS_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SD_FS_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SD_FS_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SD_FS_miso0__PS EQU CYREG_PRT3_PS
SD_FS_miso0__SHIFT EQU 4
SD_FS_miso0__SLW EQU CYREG_PRT3_SLW

; SD_FS_mosi0
SD_FS_mosi0__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SD_FS_mosi0__0__MASK EQU 0x20
SD_FS_mosi0__0__PC EQU CYREG_PRT3_PC5
SD_FS_mosi0__0__PORT EQU 3
SD_FS_mosi0__0__SHIFT EQU 5
SD_FS_mosi0__AG EQU CYREG_PRT3_AG
SD_FS_mosi0__AMUX EQU CYREG_PRT3_AMUX
SD_FS_mosi0__BIE EQU CYREG_PRT3_BIE
SD_FS_mosi0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SD_FS_mosi0__BYP EQU CYREG_PRT3_BYP
SD_FS_mosi0__CTL EQU CYREG_PRT3_CTL
SD_FS_mosi0__DM0 EQU CYREG_PRT3_DM0
SD_FS_mosi0__DM1 EQU CYREG_PRT3_DM1
SD_FS_mosi0__DM2 EQU CYREG_PRT3_DM2
SD_FS_mosi0__DR EQU CYREG_PRT3_DR
SD_FS_mosi0__INP_DIS EQU CYREG_PRT3_INP_DIS
SD_FS_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SD_FS_mosi0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SD_FS_mosi0__LCD_EN EQU CYREG_PRT3_LCD_EN
SD_FS_mosi0__MASK EQU 0x20
SD_FS_mosi0__PORT EQU 3
SD_FS_mosi0__PRT EQU CYREG_PRT3_PRT
SD_FS_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SD_FS_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SD_FS_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SD_FS_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SD_FS_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SD_FS_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SD_FS_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SD_FS_mosi0__PS EQU CYREG_PRT3_PS
SD_FS_mosi0__SHIFT EQU 5
SD_FS_mosi0__SLW EQU CYREG_PRT3_SLW

; SD_FS_sclk0
SD_FS_sclk0__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
SD_FS_sclk0__0__MASK EQU 0x08
SD_FS_sclk0__0__PC EQU CYREG_PRT3_PC3
SD_FS_sclk0__0__PORT EQU 3
SD_FS_sclk0__0__SHIFT EQU 3
SD_FS_sclk0__AG EQU CYREG_PRT3_AG
SD_FS_sclk0__AMUX EQU CYREG_PRT3_AMUX
SD_FS_sclk0__BIE EQU CYREG_PRT3_BIE
SD_FS_sclk0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SD_FS_sclk0__BYP EQU CYREG_PRT3_BYP
SD_FS_sclk0__CTL EQU CYREG_PRT3_CTL
SD_FS_sclk0__DM0 EQU CYREG_PRT3_DM0
SD_FS_sclk0__DM1 EQU CYREG_PRT3_DM1
SD_FS_sclk0__DM2 EQU CYREG_PRT3_DM2
SD_FS_sclk0__DR EQU CYREG_PRT3_DR
SD_FS_sclk0__INP_DIS EQU CYREG_PRT3_INP_DIS
SD_FS_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SD_FS_sclk0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SD_FS_sclk0__LCD_EN EQU CYREG_PRT3_LCD_EN
SD_FS_sclk0__MASK EQU 0x08
SD_FS_sclk0__PORT EQU 3
SD_FS_sclk0__PRT EQU CYREG_PRT3_PRT
SD_FS_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SD_FS_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SD_FS_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SD_FS_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SD_FS_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SD_FS_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SD_FS_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SD_FS_sclk0__PS EQU CYREG_PRT3_PS
SD_FS_sclk0__SHIFT EQU 3
SD_FS_sclk0__SLW EQU CYREG_PRT3_SLW

; SD_FS_SPI0_BSPIM
SD_FS_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SD_FS_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SD_FS_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SD_FS_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SD_FS_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SD_FS_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SD_FS_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SD_FS_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SD_FS_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SD_FS_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SD_FS_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SD_FS_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SD_FS_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
SD_FS_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SD_FS_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SD_FS_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SD_FS_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SD_FS_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SD_FS_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SD_FS_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
SD_FS_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SD_FS_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
SD_FS_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SD_FS_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SD_FS_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
SD_FS_SPI0_BSPIM_RxStsReg__4__POS EQU 4
SD_FS_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
SD_FS_SPI0_BSPIM_RxStsReg__5__POS EQU 5
SD_FS_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
SD_FS_SPI0_BSPIM_RxStsReg__6__POS EQU 6
SD_FS_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
SD_FS_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SD_FS_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SD_FS_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB05_A0
SD_FS_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB05_A1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB05_D0
SD_FS_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB05_D1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SD_FS_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SD_FS_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB05_F0
SD_FS_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB05_F1
SD_FS_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
SD_FS_SPI0_BSPIM_TxStsReg__0__POS EQU 0
SD_FS_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
SD_FS_SPI0_BSPIM_TxStsReg__1__POS EQU 1
SD_FS_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SD_FS_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SD_FS_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
SD_FS_SPI0_BSPIM_TxStsReg__2__POS EQU 2
SD_FS_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
SD_FS_SPI0_BSPIM_TxStsReg__3__POS EQU 3
SD_FS_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
SD_FS_SPI0_BSPIM_TxStsReg__4__POS EQU 4
SD_FS_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
SD_FS_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SD_FS_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SD_FS_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST

; SD_FS_SPI0_CS
SD_FS_SPI0_CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
SD_FS_SPI0_CS__0__MASK EQU 0x40
SD_FS_SPI0_CS__0__PC EQU CYREG_PRT3_PC6
SD_FS_SPI0_CS__0__PORT EQU 3
SD_FS_SPI0_CS__0__SHIFT EQU 6
SD_FS_SPI0_CS__AG EQU CYREG_PRT3_AG
SD_FS_SPI0_CS__AMUX EQU CYREG_PRT3_AMUX
SD_FS_SPI0_CS__BIE EQU CYREG_PRT3_BIE
SD_FS_SPI0_CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SD_FS_SPI0_CS__BYP EQU CYREG_PRT3_BYP
SD_FS_SPI0_CS__CTL EQU CYREG_PRT3_CTL
SD_FS_SPI0_CS__DM0 EQU CYREG_PRT3_DM0
SD_FS_SPI0_CS__DM1 EQU CYREG_PRT3_DM1
SD_FS_SPI0_CS__DM2 EQU CYREG_PRT3_DM2
SD_FS_SPI0_CS__DR EQU CYREG_PRT3_DR
SD_FS_SPI0_CS__INP_DIS EQU CYREG_PRT3_INP_DIS
SD_FS_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SD_FS_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SD_FS_SPI0_CS__LCD_EN EQU CYREG_PRT3_LCD_EN
SD_FS_SPI0_CS__MASK EQU 0x40
SD_FS_SPI0_CS__PORT EQU 3
SD_FS_SPI0_CS__PRT EQU CYREG_PRT3_PRT
SD_FS_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SD_FS_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SD_FS_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SD_FS_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SD_FS_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SD_FS_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SD_FS_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SD_FS_SPI0_CS__PS EQU CYREG_PRT3_PS
SD_FS_SPI0_CS__SHIFT EQU 6
SD_FS_SPI0_CS__SLW EQU CYREG_PRT3_SLW

; x_DAC_viDAC8
x_DAC_viDAC8__CR0 EQU CYREG_DAC2_CR0
x_DAC_viDAC8__CR1 EQU CYREG_DAC2_CR1
x_DAC_viDAC8__D EQU CYREG_DAC2_D
x_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
x_DAC_viDAC8__PM_ACT_MSK EQU 0x04
x_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
x_DAC_viDAC8__PM_STBY_MSK EQU 0x04
x_DAC_viDAC8__STROBE EQU CYREG_DAC2_STROBE
x_DAC_viDAC8__SW0 EQU CYREG_DAC2_SW0
x_DAC_viDAC8__SW2 EQU CYREG_DAC2_SW2
x_DAC_viDAC8__SW3 EQU CYREG_DAC2_SW3
x_DAC_viDAC8__SW4 EQU CYREG_DAC2_SW4
x_DAC_viDAC8__TR EQU CYREG_DAC2_TR
x_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
x_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
x_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
x_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
x_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
x_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
x_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
x_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
x_DAC_viDAC8__TST EQU CYREG_DAC2_TST

; x_out
x_out__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
x_out__0__MASK EQU 0x01
x_out__0__PC EQU CYREG_PRT4_PC0
x_out__0__PORT EQU 4
x_out__0__SHIFT EQU 0
x_out__AG EQU CYREG_PRT4_AG
x_out__AMUX EQU CYREG_PRT4_AMUX
x_out__BIE EQU CYREG_PRT4_BIE
x_out__BIT_MASK EQU CYREG_PRT4_BIT_MASK
x_out__BYP EQU CYREG_PRT4_BYP
x_out__CTL EQU CYREG_PRT4_CTL
x_out__DM0 EQU CYREG_PRT4_DM0
x_out__DM1 EQU CYREG_PRT4_DM1
x_out__DM2 EQU CYREG_PRT4_DM2
x_out__DR EQU CYREG_PRT4_DR
x_out__INP_DIS EQU CYREG_PRT4_INP_DIS
x_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
x_out__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
x_out__LCD_EN EQU CYREG_PRT4_LCD_EN
x_out__MASK EQU 0x01
x_out__PORT EQU 4
x_out__PRT EQU CYREG_PRT4_PRT
x_out__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
x_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
x_out__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
x_out__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
x_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
x_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
x_out__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
x_out__PS EQU CYREG_PRT4_PS
x_out__SHIFT EQU 0
x_out__SLW EQU CYREG_PRT4_SLW

; y_DAC_viDAC8
y_DAC_viDAC8__CR0 EQU CYREG_DAC3_CR0
y_DAC_viDAC8__CR1 EQU CYREG_DAC3_CR1
y_DAC_viDAC8__D EQU CYREG_DAC3_D
y_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
y_DAC_viDAC8__PM_ACT_MSK EQU 0x08
y_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
y_DAC_viDAC8__PM_STBY_MSK EQU 0x08
y_DAC_viDAC8__STROBE EQU CYREG_DAC3_STROBE
y_DAC_viDAC8__SW0 EQU CYREG_DAC3_SW0
y_DAC_viDAC8__SW2 EQU CYREG_DAC3_SW2
y_DAC_viDAC8__SW3 EQU CYREG_DAC3_SW3
y_DAC_viDAC8__SW4 EQU CYREG_DAC3_SW4
y_DAC_viDAC8__TR EQU CYREG_DAC3_TR
y_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
y_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
y_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
y_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
y_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
y_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
y_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
y_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
y_DAC_viDAC8__TST EQU CYREG_DAC3_TST

; y_out
y_out__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
y_out__0__MASK EQU 0x02
y_out__0__PC EQU CYREG_PRT4_PC1
y_out__0__PORT EQU 4
y_out__0__SHIFT EQU 1
y_out__AG EQU CYREG_PRT4_AG
y_out__AMUX EQU CYREG_PRT4_AMUX
y_out__BIE EQU CYREG_PRT4_BIE
y_out__BIT_MASK EQU CYREG_PRT4_BIT_MASK
y_out__BYP EQU CYREG_PRT4_BYP
y_out__CTL EQU CYREG_PRT4_CTL
y_out__DM0 EQU CYREG_PRT4_DM0
y_out__DM1 EQU CYREG_PRT4_DM1
y_out__DM2 EQU CYREG_PRT4_DM2
y_out__DR EQU CYREG_PRT4_DR
y_out__INP_DIS EQU CYREG_PRT4_INP_DIS
y_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
y_out__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
y_out__LCD_EN EQU CYREG_PRT4_LCD_EN
y_out__MASK EQU 0x02
y_out__PORT EQU 4
y_out__PRT EQU CYREG_PRT4_PRT
y_out__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
y_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
y_out__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
y_out__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
y_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
y_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
y_out__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
y_out__PS EQU CYREG_PRT4_PS
y_out__SHIFT EQU 1
y_out__SLW EQU CYREG_PRT4_SLW

; BLE_Rx
BLE_Rx__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
BLE_Rx__0__MASK EQU 0x40
BLE_Rx__0__PC EQU CYREG_PRT6_PC6
BLE_Rx__0__PORT EQU 6
BLE_Rx__0__SHIFT EQU 6
BLE_Rx__AG EQU CYREG_PRT6_AG
BLE_Rx__AMUX EQU CYREG_PRT6_AMUX
BLE_Rx__BIE EQU CYREG_PRT6_BIE
BLE_Rx__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BLE_Rx__BYP EQU CYREG_PRT6_BYP
BLE_Rx__CTL EQU CYREG_PRT6_CTL
BLE_Rx__DM0 EQU CYREG_PRT6_DM0
BLE_Rx__DM1 EQU CYREG_PRT6_DM1
BLE_Rx__DM2 EQU CYREG_PRT6_DM2
BLE_Rx__DR EQU CYREG_PRT6_DR
BLE_Rx__INP_DIS EQU CYREG_PRT6_INP_DIS
BLE_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BLE_Rx__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BLE_Rx__LCD_EN EQU CYREG_PRT6_LCD_EN
BLE_Rx__MASK EQU 0x40
BLE_Rx__PORT EQU 6
BLE_Rx__PRT EQU CYREG_PRT6_PRT
BLE_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BLE_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BLE_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BLE_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BLE_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BLE_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BLE_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BLE_Rx__PS EQU CYREG_PRT6_PS
BLE_Rx__SHIFT EQU 6
BLE_Rx__SLW EQU CYREG_PRT6_SLW

; BLE_Rx_isr
BLE_Rx_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BLE_Rx_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BLE_Rx_isr__INTC_MASK EQU 0x02
BLE_Rx_isr__INTC_NUMBER EQU 1
BLE_Rx_isr__INTC_PRIOR_NUM EQU 7
BLE_Rx_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
BLE_Rx_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BLE_Rx_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FPS_isr
FPS_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FPS_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FPS_isr__INTC_MASK EQU 0x04
FPS_isr__INTC_NUMBER EQU 2
FPS_isr__INTC_PRIOR_NUM EQU 7
FPS_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
FPS_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FPS_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BLE_UART_BUART
BLE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
BLE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
BLE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
BLE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
BLE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
BLE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
BLE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
BLE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
BLE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
BLE_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
BLE_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
BLE_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
BLE_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
BLE_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
BLE_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
BLE_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
BLE_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
BLE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
BLE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
BLE_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
BLE_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
BLE_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
BLE_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
BLE_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
BLE_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
BLE_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
BLE_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
BLE_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
BLE_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
BLE_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
BLE_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
BLE_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
BLE_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
BLE_UART_BUART_sRX_RxSts__3__POS EQU 3
BLE_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
BLE_UART_BUART_sRX_RxSts__4__POS EQU 4
BLE_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
BLE_UART_BUART_sRX_RxSts__5__POS EQU 5
BLE_UART_BUART_sRX_RxSts__MASK EQU 0x38
BLE_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
BLE_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
BLE_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

; BLE_UART_IntClock
BLE_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
BLE_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
BLE_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
BLE_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
BLE_UART_IntClock__INDEX EQU 0x01
BLE_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BLE_UART_IntClock__PM_ACT_MSK EQU 0x02
BLE_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BLE_UART_IntClock__PM_STBY_MSK EQU 0x02

; Audio_DAC_viDAC8
Audio_DAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
Audio_DAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
Audio_DAC_viDAC8__D EQU CYREG_DAC0_D
Audio_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Audio_DAC_viDAC8__PM_ACT_MSK EQU 0x01
Audio_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Audio_DAC_viDAC8__PM_STBY_MSK EQU 0x01
Audio_DAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
Audio_DAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
Audio_DAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
Audio_DAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
Audio_DAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
Audio_DAC_viDAC8__TR EQU CYREG_DAC0_TR
Audio_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
Audio_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
Audio_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
Audio_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
Audio_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
Audio_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
Audio_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
Audio_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
Audio_DAC_viDAC8__TST EQU CYREG_DAC0_TST

; Audio_isr
Audio_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Audio_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Audio_isr__INTC_MASK EQU 0x01
Audio_isr__INTC_NUMBER EQU 0
Audio_isr__INTC_PRIOR_NUM EQU 7
Audio_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Audio_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Audio_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Audio_out
Audio_out__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Audio_out__0__MASK EQU 0x80
Audio_out__0__PC EQU CYREG_PRT0_PC7
Audio_out__0__PORT EQU 0
Audio_out__0__SHIFT EQU 7
Audio_out__AG EQU CYREG_PRT0_AG
Audio_out__AMUX EQU CYREG_PRT0_AMUX
Audio_out__BIE EQU CYREG_PRT0_BIE
Audio_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Audio_out__BYP EQU CYREG_PRT0_BYP
Audio_out__CTL EQU CYREG_PRT0_CTL
Audio_out__DM0 EQU CYREG_PRT0_DM0
Audio_out__DM1 EQU CYREG_PRT0_DM1
Audio_out__DM2 EQU CYREG_PRT0_DM2
Audio_out__DR EQU CYREG_PRT0_DR
Audio_out__INP_DIS EQU CYREG_PRT0_INP_DIS
Audio_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Audio_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Audio_out__LCD_EN EQU CYREG_PRT0_LCD_EN
Audio_out__MASK EQU 0x80
Audio_out__PORT EQU 0
Audio_out__PRT EQU CYREG_PRT0_PRT
Audio_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Audio_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Audio_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Audio_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Audio_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Audio_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Audio_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Audio_out__PS EQU CYREG_PRT0_PS
Audio_out__SHIFT EQU 7
Audio_out__SLW EQU CYREG_PRT0_SLW

; FPS_Clock
FPS_Clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
FPS_Clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
FPS_Clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
FPS_Clock__CFG2_SRC_SEL_MASK EQU 0x07
FPS_Clock__INDEX EQU 0x03
FPS_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
FPS_Clock__PM_ACT_MSK EQU 0x08
FPS_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
FPS_Clock__PM_STBY_MSK EQU 0x08

; Audio_Clock
Audio_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Audio_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Audio_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Audio_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Audio_Clock__INDEX EQU 0x02
Audio_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Audio_Clock__PM_ACT_MSK EQU 0x04
Audio_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Audio_Clock__PM_STBY_MSK EQU 0x04

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
