Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 21 20:26:06 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 21 15:50:42 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 20 22:09:15 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 14 21:40:42 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 14 12:02:42 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 19) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 13 20:29:39 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  8 21:28:27 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 16) to (Rev. 18)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun  6 20:10:38 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun  6 17:57:49 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun  6 17:09:05 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun  6 14:08:05 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun  6 13:47:40 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun  5 23:37:45 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  3 22:12:01 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  1 21:18:10 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 30 17:54:55 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 27 21:35:56 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 22:40:47 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip2_0_1'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 12 differs from original width 8

-Upgraded port 's00_axi_awaddr' width 12 differs from original width 8


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '12' to '8' has been ignored for IP 'design_1_myip2_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:myip2:1.0 -user_name design_1_myip2_0_1
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {8} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_myip2_0_1} \
  CONFIG.S00_AXI.ADDR_WIDTH {8} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_1_mig_7series_0_0_ui_clk} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {83333333} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {design_1_mig_7series_0_0_ui_clk} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {83333333} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_myip2_0_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 22:36:23 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip2_0_1'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 8 differs from original width 10

-Upgraded port 's00_axi_awaddr' width 8 differs from original width 10


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '8' to '10' has been ignored for IP 'design_1_myip2_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:myip2:1.0 -user_name design_1_myip2_0_1
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {10} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_myip2_0_1} \
  CONFIG.S00_AXI.ADDR_WIDTH {10} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_1_mig_7series_0_0_ui_clk} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {83333333} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {design_1_mig_7series_0_0_ui_clk} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {83333333} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_myip2_0_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 22:31:26 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 22:27:54 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 22:21:55 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 22:08:34 2020
| Host         : DESKTOP-GC9H5P8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip2_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip2_0_1 (xilinx.com:user:myip2:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip2_0_1'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 10 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 10 differs from original width 4

-Upgrade has added port 'fclk0'

-Upgrade has added port 'fclk1'

-Upgrade has added port 'fclk2'

-Upgrade has added port 'fclk3'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '10' to '4' has been ignored for IP 'design_1_myip2_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:myip2:1.0 -user_name design_1_myip2_0_1
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_myip2_0_1} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_myip2_0_1]


