--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sdClkFb_i
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
sdData_io<0> |    1.845(R)|      SLOW  |   -0.515(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<1> |    1.540(R)|      SLOW  |   -0.313(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<2> |    1.943(R)|      SLOW  |   -0.615(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<3> |    1.809(R)|      SLOW  |   -0.521(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<4> |    1.801(R)|      SLOW  |   -0.427(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<5> |    1.884(R)|      SLOW  |   -0.502(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<6> |    2.644(R)|      SLOW  |   -1.043(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<7> |    2.134(R)|      SLOW  |   -0.748(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<8> |    2.208(R)|      SLOW  |   -0.797(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<9> |    2.025(R)|      SLOW  |   -0.605(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<10>|    1.796(R)|      SLOW  |   -0.566(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<11>|    1.961(R)|      SLOW  |   -0.620(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<12>|    1.743(R)|      SLOW  |   -0.472(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<13>|    1.664(R)|      SLOW  |   -0.439(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<14>|    2.034(R)|      SLOW  |   -0.727(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<15>|    2.180(R)|      SLOW  |   -0.754(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock fpgaClk_i to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
sdClk_o     |        10.451(R)|      SLOW  |         4.058(R)|      FAST  |XLXI_23/u0/genClkN_s_BUFG|   0.000|
            |        10.513(R)|      SLOW  |         4.124(R)|      FAST  |XLXI_23/u0/genClkP_s_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock sdClkFb_i to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
sdAddr_o<0>  |        11.362(R)|      SLOW  |         4.897(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<1>  |        11.199(R)|      SLOW  |         4.800(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<2>  |        10.426(R)|      SLOW  |         4.373(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<3>  |        10.191(R)|      SLOW  |         4.226(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<4>  |        11.365(R)|      SLOW  |         4.836(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<5>  |        11.349(R)|      SLOW  |         4.827(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<6>  |        11.957(R)|      SLOW  |         5.189(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<7>  |        11.505(R)|      SLOW  |         4.917(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<8>  |         9.984(R)|      SLOW  |         4.111(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<9>  |         9.845(R)|      SLOW  |         3.984(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<10> |        11.793(R)|      SLOW  |         5.155(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<11> |        11.509(R)|      SLOW  |         4.977(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<12> |         9.577(R)|      SLOW  |         3.860(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdCas_bo     |        10.830(R)|      SLOW  |         4.651(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdCke_o      |         9.841(R)|      SLOW  |         4.053(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<0> |        12.572(R)|      SLOW  |         4.300(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<1> |        12.572(R)|      SLOW  |         4.492(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<2> |        12.285(R)|      SLOW  |         4.367(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<3> |        12.617(R)|      SLOW  |         4.415(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<4> |        12.278(R)|      SLOW  |         4.373(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<5> |        12.617(R)|      SLOW  |         4.344(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<6> |        12.949(R)|      SLOW  |         4.748(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<7> |        12.924(R)|      SLOW  |         4.768(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<8> |        14.186(R)|      SLOW  |         4.262(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<9> |        12.568(R)|      SLOW  |         4.086(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<10>|        12.160(R)|      SLOW  |         4.037(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<11>|        12.176(R)|      SLOW  |         4.166(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<12>|        11.753(R)|      SLOW  |         4.006(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<13>|        11.753(R)|      SLOW  |         3.855(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<14>|        12.584(R)|      SLOW  |         4.070(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<15>|        14.046(R)|      SLOW  |         4.237(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdRas_bo     |         9.479(R)|      SLOW  |         3.837(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdWe_bo      |        11.976(R)|      SLOW  |         5.256(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    7.669|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 27 16:17:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



