
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000276    0.542567 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016496    0.211642    0.767473    1.310041 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.211642    0.000148    1.310189 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005675    0.310895    0.232552    1.542741 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.310895    0.000113    1.542854 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004561    0.183656    0.154179    1.697033 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.183656    0.000091    1.697124 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.697124   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000276    0.542567 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642568   clock uncertainty
                                  0.000000    0.642568   clock reconvergence pessimism
                                  0.118408    0.760975   library hold time
                                              0.760975   data required time
---------------------------------------------------------------------------------------------
                                              0.760975   data required time
                                             -1.697124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.936148   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000406    0.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015222    0.201035    0.759083    1.302678 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.201035    0.000200    1.302878 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005228    0.258390    0.211834    1.514713 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.258390    0.000056    1.514769 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004493    0.217439    0.186687    1.701456 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.217439    0.000053    1.701510 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.701510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000406    0.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643595   clock uncertainty
                                  0.000000    0.643595   clock reconvergence pessimism
                                  0.111616    0.755210   library hold time
                                              0.755210   data required time
---------------------------------------------------------------------------------------------
                                              0.755210   data required time
                                             -1.701510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946299   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000251    0.542542 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030454    0.554169    1.126828    1.669370 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.554169    0.000345    1.669714 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004320    0.203575    0.132876    1.802591 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.203575    0.000085    1.802676 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.802676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000251    0.542542 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642542   clock uncertainty
                                  0.000000    0.642542   clock reconvergence pessimism
                                  0.114299    0.756841   library hold time
                                              0.756841   data required time
---------------------------------------------------------------------------------------------
                                              0.756841   data required time
                                             -1.802676   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045835   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171    0.542462 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026827    0.301676    0.832145    1.374607 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.301676    0.000362    1.374969 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005363    0.283015    0.292945    1.667914 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.283015    0.000104    1.668018 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004074    0.170656    0.144601    1.812619 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.170656    0.000078    1.812697 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.812697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171    0.542462 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642462   clock uncertainty
                                  0.000000    0.642462   clock reconvergence pessimism
                                  0.121089    0.763551   library hold time
                                              0.763551   data required time
---------------------------------------------------------------------------------------------
                                              0.763551   data required time
                                             -1.812697   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049146   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000386    0.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.021750    0.257004    0.801374    1.344949 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.257005    0.000424    1.345373 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003993    0.155910    0.410361    1.755733 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.155910    0.000045    1.755778 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005960    0.139072    0.368141    2.123919 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.139072    0.000086    2.124005 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.124005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000386    0.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643575   clock uncertainty
                                  0.000000    0.643575   clock reconvergence pessimism
                                  0.127774    0.771349   library hold time
                                              0.771349   data required time
---------------------------------------------------------------------------------------------
                                              0.771349   data required time
                                             -2.124005   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352656   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000339    0.542630 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005758    0.185713    0.886195    1.428825 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.185713    0.000071    1.428897 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005981    0.166681    0.150839    1.579736 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.166681    0.000065    1.579801 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016628    0.443583    0.313282    1.893083 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.443583    0.000185    1.893268 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005025    0.190017    0.132146    2.025414 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.190017    0.000102    2.025516 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005799    0.124855    0.294236    2.319752 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.124855    0.000121    2.319874 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.319874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000368    0.543556 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643556   clock uncertainty
                                  0.000000    0.643556   clock reconvergence pessimism
                                  0.130732    0.774289   library hold time
                                              0.774289   data required time
---------------------------------------------------------------------------------------------
                                              0.774289   data required time
                                             -2.319874   data arrival time
---------------------------------------------------------------------------------------------
                                              1.545585   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411191    0.001169    5.530219 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530219   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000368    0.543556 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643556   clock uncertainty
                                  0.000000    0.643556   clock reconvergence pessimism
                                  0.368547    1.012104   library removal time
                                              1.012104   data required time
---------------------------------------------------------------------------------------------
                                              1.012104   data required time
                                             -5.530219   data arrival time
---------------------------------------------------------------------------------------------
                                              4.518115   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411193    0.001269    5.530319 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000386    0.543575 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643575   clock uncertainty
                                  0.000000    0.643575   clock reconvergence pessimism
                                  0.368548    1.012122   library removal time
                                              1.012122   data required time
---------------------------------------------------------------------------------------------
                                              1.012122   data required time
                                             -5.530319   data arrival time
---------------------------------------------------------------------------------------------
                                              4.518197   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411213    0.002075    5.531125 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113560    0.000620    0.309771 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029312    0.097214    0.233417    0.543188 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097214    0.000406    0.543594 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643595   clock uncertainty
                                  0.000000    0.643595   clock reconvergence pessimism
                                  0.368549    1.012144   library removal time
                                              1.012144   data required time
---------------------------------------------------------------------------------------------
                                              1.012144   data required time
                                             -5.531125   data arrival time
---------------------------------------------------------------------------------------------
                                              4.518981   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411192    0.001243    5.530292 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.530292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000276    0.542567 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642568   clock uncertainty
                                  0.000000    0.642568   clock reconvergence pessimism
                                  0.368408    1.010976   library removal time
                                              1.010976   data required time
---------------------------------------------------------------------------------------------
                                              1.010976   data required time
                                             -5.530292   data arrival time
---------------------------------------------------------------------------------------------
                                              4.519317   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411217    0.002210    5.531259 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000316    0.542607 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642608   clock uncertainty
                                  0.000000    0.642608   clock reconvergence pessimism
                                  0.368410    1.011018   library removal time
                                              1.011018   data required time
---------------------------------------------------------------------------------------------
                                              1.011018   data required time
                                             -5.531259   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520242   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411218    0.002238    5.531288 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000339    0.542630 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642630   clock uncertainty
                                  0.000000    0.642630   clock reconvergence pessimism
                                  0.368410    1.011040   library removal time
                                              1.011040   data required time
---------------------------------------------------------------------------------------------
                                              1.011040   data required time
                                             -5.531288   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520247   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411217    0.002200    5.531250 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000205    0.542496 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642496   clock uncertainty
                                  0.000000    0.642496   clock reconvergence pessimism
                                  0.368410    1.010906   library removal time
                                              1.010906   data required time
---------------------------------------------------------------------------------------------
                                              1.010906   data required time
                                             -5.531250   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520344   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411219    0.002290    5.531340 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000171    0.542462 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642462   clock uncertainty
                                  0.000000    0.642462   clock reconvergence pessimism
                                  0.368410    1.010872   library removal time
                                              1.010872   data required time
---------------------------------------------------------------------------------------------
                                              1.010872   data required time
                                             -5.531340   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520468   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004637    0.123890    0.045919    4.045919 ^ rst_n (in)
                                                         rst_n (net)
                      0.123890    0.000000    4.045919 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035855    0.619450    0.498782    4.544702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.619450    0.000593    4.545294 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056190    0.486461    0.462640    5.007934 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.486476    0.001503    5.009438 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092948    0.411179    0.519612    5.529049 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.411223    0.002423    5.531473 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.531473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023828    0.131052    0.059654    0.059654 ^ clk (in)
                                                         clk (net)
                      0.131053    0.000000    0.059654 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048259    0.113559    0.249497    0.309151 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113559    0.000398    0.309549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028251    0.096300    0.232742    0.542291 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096300    0.000251    0.542542 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642542   clock uncertainty
                                  0.000000    0.642542   clock reconvergence pessimism
                                  0.368411    1.010952   library removal time
                                              1.010952   data required time
---------------------------------------------------------------------------------------------
                                              1.010952   data required time
                                             -5.531473   data arrival time
---------------------------------------------------------------------------------------------
                                              4.520521   slack (MET)



