{
    "MlibObjs": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.038588999999999998,
            "ru_nivcsw": 46,
            "ru_nvcsw": 248,
            "ru_stime_sec": 0.032652,
            "ru_minflt": 13206,
            "ru_maxrss_kb": 53504,
            "ru_majflt": 0
        },
        "totalObjSize": 111358,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "ru_self_end": {
            "ru_utime_sec": 0.045333999999999999,
            "ru_nivcsw": 59,
            "ru_nvcsw": 358,
            "ru_stime_sec": 0.044388999999999998,
            "ru_minflt": 15527,
            "ru_maxrss_kb": 59260,
            "ru_majflt": 0
        },
        "nMops": 710,
        "nQuads": 338,
        "Frontend(%)": 85.121542330259842,
        "outputSizePerQuad": 329.0,
        "ru_childs_end": {
            "ru_utime_sec": 0.00075600000000000005,
            "ru_nivcsw": 2,
            "ru_nvcsw": 5,
            "ru_stime_sec": 0.001513,
            "ru_minflt": 584,
            "ru_maxrss_kb": 15404,
            "ru_majflt": 0
        },
        "CodeGen(%)": 14.878457669740154
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91331
    },
    "CurCompileUdps": {},
    "PEModules": [],
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "bytes": 7205,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        },
        "ALUctlBlock_v": {
            "ADbdM_d": {
                "mode": 4,
                "bytes": 20213,
                "archive": "archive.9/_38063_archive_1.a",
                "mod": "ALUctlBlock_v",
                "checksum": 0,
                "out": "ADbdM_d.o"
            }
        }
    },
    "NameTable": {
        "ALUctlBlock_v": [
            "ALUctlBlock_v",
            "ADbdM",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "ALUctlBlock_v",
        "ALUctlBlock_v"
    ],
    "Misc": {
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/alu_ctl_block",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/alu_ctl_block/simv.daidir",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/alu_ctl_block/csrc",
        "archive_dir": "archive.9"
    },
    "CompileProcesses": [
        "cgproc.38063.json"
    ],
    "CompileStatus": "Successful"
}