# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../code_test.srcs/sources_1/new/sq_circuits_design/dff_behavioral.v" \
"../../../../code_test.srcs/sources_1/new/fifo_serio_design.v" \
"../../../../code_test.srcs/sources_1/new/sq_circuits_design/rs_latch.v" \
"../../../../code_test.srcs/sim_1/new/fifo_serio_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
