<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_linear\impl\gwsynthesis\TEST_FPGA_LED.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_linear\src\TEST_FPGA_LED.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.06Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV9QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 20 22:27:43 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 2.375V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 2.625V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4042</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2026</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>208.000</td>
<td>4.808
<td>0.000</td>
<td>104.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>4.808(MHz)</td>
<td>89.009(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>196.765</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.835</td>
</tr>
<tr>
<td>2</td>
<td>196.788</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.812</td>
</tr>
<tr>
<td>3</td>
<td>197.080</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_28_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.520</td>
</tr>
<tr>
<td>4</td>
<td>197.097</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_24_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.503</td>
</tr>
<tr>
<td>5</td>
<td>197.198</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.402</td>
</tr>
<tr>
<td>6</td>
<td>197.358</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_27_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.242</td>
</tr>
<tr>
<td>7</td>
<td>197.389</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_21_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.211</td>
</tr>
<tr>
<td>8</td>
<td>197.389</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_26_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.211</td>
</tr>
<tr>
<td>9</td>
<td>197.447</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_20_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>10.153</td>
</tr>
<tr>
<td>10</td>
<td>197.799</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_22_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>11</td>
<td>197.802</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/states_main_1_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.798</td>
</tr>
<tr>
<td>12</td>
<td>197.803</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_22_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.797</td>
</tr>
<tr>
<td>13</td>
<td>197.810</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_27_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.790</td>
</tr>
<tr>
<td>14</td>
<td>197.812</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_23_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.788</td>
</tr>
<tr>
<td>15</td>
<td>197.812</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_25_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.788</td>
</tr>
<tr>
<td>16</td>
<td>197.835</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_31_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.765</td>
</tr>
<tr>
<td>17</td>
<td>197.843</td>
<td>chirp_gen_u1/cnt_delay_31_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_17_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.757</td>
</tr>
<tr>
<td>18</td>
<td>197.982</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/states_main_2_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.618</td>
</tr>
<tr>
<td>19</td>
<td>198.034</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.566</td>
</tr>
<tr>
<td>20</td>
<td>198.125</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_20_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.475</td>
</tr>
<tr>
<td>21</td>
<td>198.127</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_19_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.473</td>
</tr>
<tr>
<td>22</td>
<td>198.200</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_24_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.400</td>
</tr>
<tr>
<td>23</td>
<td>198.225</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_30_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.375</td>
</tr>
<tr>
<td>24</td>
<td>198.268</td>
<td>chirp_gen_u1/cnt_delay_13_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_21_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.332</td>
</tr>
<tr>
<td>25</td>
<td>198.309</td>
<td>chirp_gen_u1/cnt_delay_31_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_15_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>9.291</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.557</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/o_ce_s0/RESET</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.559</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/RESET</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>3</td>
<td>0.567</td>
<td>tlv5619_u1/states_main_1_s1/Q</td>
<td>tlv5619_u1/states_main_0_s0/RESET</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0/Q</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>chirp_gen_u1/cnt_delay_17_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_17_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>chirp_gen_u1/cnt_delay_31_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_31_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>chirp_gen_u1/dac_sampling_nco_clear_s2/Q</td>
<td>chirp_gen_u1/dac_sampling_nco_clear_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_2_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_2_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_12_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_12_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_15_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_15_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_18_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_18_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_21_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_21_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_27_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_27_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>chirp_gen_u1/cnt_delay_4_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_4_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>chirp_gen_u1/cnt_delay_26_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_26_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>chirp_gen_u1/cnt_delay_28_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_28_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>chirp_gen_u1/states_main_6_s1/Q</td>
<td>chirp_gen_u1/states_main_6_s1/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>chirp_gen_u1/states_main_1_s0/Q</td>
<td>chirp_gen_u1/states_main_1_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>tlv5619_u1/r_o_dac_data_2_s2</td>
</tr>
<tr>
<td>6</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/r_o_tlv5619_data_10_s2</td>
</tr>
<tr>
<td>7</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_1012_s2</td>
</tr>
<tr>
<td>8</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_884_s2</td>
</tr>
<tr>
<td>9</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_628_s2</td>
</tr>
<tr>
<td>10</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_629_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>196.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>chirp_gen_u1/n3228_s23/I1</td>
</tr>
<tr>
<td>4.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s23/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>chirp_gen_u1/n3228_s17/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s17/F</td>
</tr>
<tr>
<td>6.715</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>chirp_gen_u1/n3189_s26/I0</td>
</tr>
<tr>
<td>7.814</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s26/F</td>
</tr>
<tr>
<td>9.128</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/n3189_s17/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s17/F</td>
</tr>
<tr>
<td>10.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>chirp_gen_u1/n3189_s13/I2</td>
</tr>
<tr>
<td>12.064</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s13/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_31_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 50.098%; route: 4.948, 45.672%; tC2Q: 0.458, 4.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>196.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>chirp_gen_u1/n3228_s23/I1</td>
</tr>
<tr>
<td>4.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s23/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>chirp_gen_u1/n3228_s17/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s17/F</td>
</tr>
<tr>
<td>6.715</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>chirp_gen_u1/n3189_s26/I0</td>
</tr>
<tr>
<td>7.814</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s26/F</td>
</tr>
<tr>
<td>9.299</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>chirp_gen_u1/n3192_s14/I1</td>
</tr>
<tr>
<td>10.121</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3192_s14/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>chirp_gen_u1/n3192_s12/I2</td>
</tr>
<tr>
<td>12.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3192_s12/F</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.218, 48.263%; route: 5.135, 47.497%; tC2Q: 0.458, 4.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_28_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>chirp_gen_u1/n3228_s23/I1</td>
</tr>
<tr>
<td>4.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s23/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>chirp_gen_u1/n3228_s17/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s17/F</td>
</tr>
<tr>
<td>6.715</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>chirp_gen_u1/n3189_s26/I0</td>
</tr>
<tr>
<td>7.814</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s26/F</td>
</tr>
<tr>
<td>9.613</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>chirp_gen_u1/n3198_s14/I2</td>
</tr>
<tr>
<td>10.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3198_s14/F</td>
</tr>
<tr>
<td>10.650</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>chirp_gen_u1/n3198_s12/I2</td>
</tr>
<tr>
<td>11.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3198_s12/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_28_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_28_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_28_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 51.595%; route: 4.634, 44.049%; tC2Q: 0.458, 4.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_24_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>chirp_gen_u1/n3228_s23/I1</td>
</tr>
<tr>
<td>4.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s23/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>chirp_gen_u1/n3228_s17/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s17/F</td>
</tr>
<tr>
<td>6.715</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>chirp_gen_u1/n3204_s18/I1</td>
</tr>
<tr>
<td>7.747</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3204_s18/F</td>
</tr>
<tr>
<td>8.589</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>chirp_gen_u1/n3210_s14/I0</td>
</tr>
<tr>
<td>9.411</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3210_s14/F</td>
</tr>
<tr>
<td>10.700</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>chirp_gen_u1/n3210_s12/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3210_s12/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_24_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_24_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_24_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 48.404%; route: 4.961, 47.233%; tC2Q: 0.458, 4.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
</tr>
<tr>
<td>3.191</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>chirp_gen_u1/n3228_s23/I1</td>
</tr>
<tr>
<td>4.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s23/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>chirp_gen_u1/n3228_s17/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3228_s17/F</td>
</tr>
<tr>
<td>6.715</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>chirp_gen_u1/n3189_s26/I0</td>
</tr>
<tr>
<td>7.814</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s26/F</td>
</tr>
<tr>
<td>9.119</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>chirp_gen_u1/n3195_s14/I1</td>
</tr>
<tr>
<td>10.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3195_s14/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>chirp_gen_u1/n3195_s12/I2</td>
</tr>
<tr>
<td>11.631</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3195_s12/F</td>
</tr>
<tr>
<td>11.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_29_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 51.816%; route: 4.554, 43.778%; tC2Q: 0.458, 4.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>chirp_gen_u1/n3255_s20/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3255_s20/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>chirp_gen_u1/n3219_s17/I3</td>
</tr>
<tr>
<td>5.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s17/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>chirp_gen_u1/n3189_s23/I1</td>
</tr>
<tr>
<td>7.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s23/F</td>
</tr>
<tr>
<td>8.687</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>chirp_gen_u1/n3189_s16/I2</td>
</tr>
<tr>
<td>9.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s16/F</td>
</tr>
<tr>
<td>10.372</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>chirp_gen_u1/n3201_s12/I1</td>
</tr>
<tr>
<td>11.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3201_s12/F</td>
</tr>
<tr>
<td>11.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_27_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 49.580%; route: 4.706, 45.945%; tC2Q: 0.458, 4.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>chirp_gen_u1/n3255_s20/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3255_s20/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>chirp_gen_u1/n3219_s17/I3</td>
</tr>
<tr>
<td>5.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s17/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>chirp_gen_u1/n3189_s23/I1</td>
</tr>
<tr>
<td>7.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s23/F</td>
</tr>
<tr>
<td>8.687</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>chirp_gen_u1/n3189_s16/I2</td>
</tr>
<tr>
<td>9.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s16/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>chirp_gen_u1/n3219_s12/I3</td>
</tr>
<tr>
<td>11.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s12/F</td>
</tr>
<tr>
<td>11.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_21_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 49.730%; route: 4.675, 45.782%; tC2Q: 0.458, 4.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_26_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>chirp_gen_u1/n3255_s20/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3255_s20/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>chirp_gen_u1/n3219_s17/I3</td>
</tr>
<tr>
<td>5.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s17/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>chirp_gen_u1/n3189_s23/I1</td>
</tr>
<tr>
<td>7.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s23/F</td>
</tr>
<tr>
<td>8.687</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>chirp_gen_u1/n3189_s16/I2</td>
</tr>
<tr>
<td>9.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s16/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>chirp_gen_u1/n3204_s12/I1</td>
</tr>
<tr>
<td>11.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3204_s12/F</td>
</tr>
<tr>
<td>11.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_26_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_26_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_26_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 49.730%; route: 4.675, 45.782%; tC2Q: 0.458, 4.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>chirp_gen_u1/n3255_s20/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3255_s20/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>chirp_gen_u1/n3219_s17/I3</td>
</tr>
<tr>
<td>5.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s17/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>chirp_gen_u1/n3189_s23/I1</td>
</tr>
<tr>
<td>7.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s23/F</td>
</tr>
<tr>
<td>8.687</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>chirp_gen_u1/n3189_s16/I2</td>
</tr>
<tr>
<td>9.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s16/F</td>
</tr>
<tr>
<td>10.350</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>chirp_gen_u1/n3222_s12/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3222_s12/F</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_20_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.011, 49.353%; route: 4.684, 46.133%; tC2Q: 0.458, 4.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>chirp_gen_u1/n3308_s11/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3308_s11/F</td>
</tr>
<tr>
<td>8.145</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>chirp_gen_u1/n3302_s11/I3</td>
</tr>
<tr>
<td>9.177</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3302_s11/F</td>
</tr>
<tr>
<td>9.998</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>chirp_gen_u1/n3302_s10/I1</td>
</tr>
<tr>
<td>11.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3302_s10/F</td>
</tr>
<tr>
<td>11.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>chirp_gen_u1/cnt_delay_22_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>chirp_gen_u1/cnt_delay_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 54.015%; route: 4.049, 41.309%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>6.371</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>chirp_gen_u1/n3178_s12/I1</td>
</tr>
<tr>
<td>7.470</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s12/F</td>
</tr>
<tr>
<td>8.291</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>chirp_gen_u1/n3184_s13/I1</td>
</tr>
<tr>
<td>9.390</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3184_s13/F</td>
</tr>
<tr>
<td>10.205</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>chirp_gen_u1/n3185_s12/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3185_s12/F</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 52.573%; route: 4.189, 42.749%; tC2Q: 0.458, 4.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>chirp_gen_u1/n3255_s20/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3255_s20/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>chirp_gen_u1/n3219_s17/I3</td>
</tr>
<tr>
<td>5.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s17/F</td>
</tr>
<tr>
<td>6.382</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>chirp_gen_u1/n3219_s14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C38[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s14/F</td>
</tr>
<tr>
<td>8.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>chirp_gen_u1/n3216_s13/I0</td>
</tr>
<tr>
<td>9.988</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3216_s13/F</td>
</tr>
<tr>
<td>9.994</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>chirp_gen_u1/n3216_s12/I0</td>
</tr>
<tr>
<td>11.026</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3216_s12/F</td>
</tr>
<tr>
<td>11.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_22_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.288, 53.977%; route: 4.050, 41.345%; tC2Q: 0.458, 4.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>chirp_gen_u1/n3284_s13/I1</td>
</tr>
<tr>
<td>8.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3284_s13/F</td>
</tr>
<tr>
<td>8.950</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>chirp_gen_u1/n3292_s11/I2</td>
</tr>
<tr>
<td>9.982</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3292_s11/F</td>
</tr>
<tr>
<td>9.987</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>chirp_gen_u1/n3292_s10/I1</td>
</tr>
<tr>
<td>11.019</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3292_s10/F</td>
</tr>
<tr>
<td>11.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>chirp_gen_u1/cnt_delay_27_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>chirp_gen_u1/cnt_delay_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 54.074%; route: 4.038, 41.245%; tC2Q: 0.458, 4.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_23_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>chirp_gen_u1/n3255_s20/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3255_s20/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>chirp_gen_u1/n3219_s17/I3</td>
</tr>
<tr>
<td>5.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s17/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>chirp_gen_u1/n3189_s23/I1</td>
</tr>
<tr>
<td>7.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s23/F</td>
</tr>
<tr>
<td>8.687</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>chirp_gen_u1/n3189_s16/I2</td>
</tr>
<tr>
<td>9.489</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s16/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>chirp_gen_u1/n3213_s12/I1</td>
</tr>
<tr>
<td>11.017</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3213_s12/F</td>
</tr>
<tr>
<td>11.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_23_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_23_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_23_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.058, 51.675%; route: 4.272, 43.642%; tC2Q: 0.458, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_25_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_8_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_8_s2/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>chirp_gen_u1/n3255_s20/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3255_s20/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>chirp_gen_u1/n3219_s17/I3</td>
</tr>
<tr>
<td>5.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3219_s17/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>chirp_gen_u1/n3189_s23/I1</td>
</tr>
<tr>
<td>7.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s23/F</td>
</tr>
<tr>
<td>8.687</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>chirp_gen_u1/n3189_s16/I2</td>
</tr>
<tr>
<td>9.489</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s16/F</td>
</tr>
<tr>
<td>9.918</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>chirp_gen_u1/n3207_s12/I1</td>
</tr>
<tr>
<td>11.017</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3207_s12/F</td>
</tr>
<tr>
<td>11.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_25_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_25_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_25_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.058, 51.675%; route: 4.272, 43.642%; tC2Q: 0.458, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_31_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>chirp_gen_u1/n3284_s13/I1</td>
</tr>
<tr>
<td>8.091</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3284_s13/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>chirp_gen_u1/n3284_s12/I0</td>
</tr>
<tr>
<td>9.141</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3284_s12/F</td>
</tr>
<tr>
<td>9.962</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/n3284_s11/I0</td>
</tr>
<tr>
<td>10.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3284_s11/F</td>
</tr>
<tr>
<td>10.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_31_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_31_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_31_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.850, 49.666%; route: 4.457, 45.641%; tC2Q: 0.458, 4.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_31_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_31_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_31_s2/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>chirp_gen_u1/n3178_s20/I3</td>
</tr>
<tr>
<td>3.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s20/F</td>
</tr>
<tr>
<td>4.398</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>chirp_gen_u1/n3178_s16/I3</td>
</tr>
<tr>
<td>5.220</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s16/F</td>
</tr>
<tr>
<td>6.718</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>chirp_gen_u1/n3318_s12/I0</td>
</tr>
<tr>
<td>7.344</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s12/F</td>
</tr>
<tr>
<td>8.507</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>chirp_gen_u1/n3312_s13/I3</td>
</tr>
<tr>
<td>9.133</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3312_s13/F</td>
</tr>
<tr>
<td>9.954</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>chirp_gen_u1/n3312_s10/I1</td>
</tr>
<tr>
<td>10.986</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3312_s10/F</td>
</tr>
<tr>
<td>10.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_17_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.098%; route: 5.094, 52.205%; tC2Q: 0.458, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>197.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>6.371</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>chirp_gen_u1/n3178_s12/I1</td>
</tr>
<tr>
<td>7.470</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s12/F</td>
</tr>
<tr>
<td>8.291</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>chirp_gen_u1/n3184_s13/I1</td>
</tr>
<tr>
<td>9.390</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3184_s13/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>chirp_gen_u1/n3184_s12/I0</td>
</tr>
<tr>
<td>10.847</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3184_s12/F</td>
</tr>
<tr>
<td>10.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>chirp_gen_u1/states_main_2_s0/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>chirp_gen_u1/states_main_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 51.516%; route: 4.205, 43.719%; tC2Q: 0.458, 4.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>198.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_4_s2/Q</td>
</tr>
<tr>
<td>2.117</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s7/I0</td>
</tr>
<tr>
<td>3.216</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C29[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s7/F</td>
</tr>
<tr>
<td>4.029</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][B]</td>
<td>chirp_gen_u1/n3373_s9/I2</td>
</tr>
<tr>
<td>4.851</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>878</td>
<td>R18C28[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3373_s9/F</td>
</tr>
<tr>
<td>7.648</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>chirp_gen_u1/n3231_s16/I0</td>
</tr>
<tr>
<td>8.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3231_s16/F</td>
</tr>
<tr>
<td>8.752</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>chirp_gen_u1/n3231_s14/I3</td>
</tr>
<tr>
<td>9.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3231_s14/F</td>
</tr>
<tr>
<td>9.973</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>chirp_gen_u1/n3231_s12/I1</td>
</tr>
<tr>
<td>10.795</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3231_s12/F</td>
</tr>
<tr>
<td>10.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.644, 48.545%; route: 4.464, 46.664%; tC2Q: 0.458, 4.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>198.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>chirp_gen_u1/n3308_s11/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3308_s11/F</td>
</tr>
<tr>
<td>8.634</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>chirp_gen_u1/n3306_s11/I1</td>
</tr>
<tr>
<td>9.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3306_s11/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>chirp_gen_u1/n3306_s10/I1</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3306_s10/F</td>
</tr>
<tr>
<td>10.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>chirp_gen_u1/cnt_delay_20_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>chirp_gen_u1/cnt_delay_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 55.875%; route: 3.722, 39.288%; tC2Q: 0.458, 4.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>198.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>chirp_gen_u1/n3308_s11/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3308_s11/F</td>
</tr>
<tr>
<td>9.603</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>chirp_gen_u1/n3308_s10/I1</td>
</tr>
<tr>
<td>10.702</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3308_s10/F</td>
</tr>
<tr>
<td>10.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>chirp_gen_u1/cnt_delay_19_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>chirp_gen_u1/cnt_delay_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 45.697%; route: 4.686, 49.465%; tC2Q: 0.458, 4.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>198.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_24_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>chirp_gen_u1/n3308_s11/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3308_s11/F</td>
</tr>
<tr>
<td>8.965</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>chirp_gen_u1/n3298_s11/I2</td>
</tr>
<tr>
<td>9.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3298_s11/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>chirp_gen_u1/n3298_s10/I1</td>
</tr>
<tr>
<td>10.629</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3298_s10/F</td>
</tr>
<tr>
<td>10.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_24_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>chirp_gen_u1/cnt_delay_24_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>chirp_gen_u1/cnt_delay_24_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 52.003%; route: 4.053, 43.121%; tC2Q: 0.458, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>198.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>chirp_gen_u1/n3284_s13/I1</td>
</tr>
<tr>
<td>8.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3284_s13/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>chirp_gen_u1/n3286_s11/I2</td>
</tr>
<tr>
<td>9.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3286_s11/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>chirp_gen_u1/n3286_s10/I1</td>
</tr>
<tr>
<td>10.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3286_s10/F</td>
</tr>
<tr>
<td>10.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>chirp_gen_u1/cnt_delay_30_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>chirp_gen_u1/cnt_delay_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 51.990%; route: 4.043, 43.121%; tC2Q: 0.458, 4.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>198.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>chirp_gen_u1/cnt_delay_13_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_13_s2/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>chirp_gen_u1/n3318_s13/I1</td>
</tr>
<tr>
<td>3.141</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s13/F</td>
</tr>
<tr>
<td>3.951</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n3178_s15/I2</td>
</tr>
<tr>
<td>5.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s15/F</td>
</tr>
<tr>
<td>7.030</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>chirp_gen_u1/n3308_s11/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3308_s11/F</td>
</tr>
<tr>
<td>8.634</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>chirp_gen_u1/n3304_s11/I2</td>
</tr>
<tr>
<td>9.733</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3304_s11/F</td>
</tr>
<tr>
<td>9.739</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>chirp_gen_u1/n3304_s10/I1</td>
</tr>
<tr>
<td>10.561</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3304_s10/F</td>
</tr>
<tr>
<td>10.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 55.199%; route: 3.722, 39.890%; tC2Q: 0.458, 4.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>198.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_31_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_31_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_31_s2/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>chirp_gen_u1/n3178_s20/I3</td>
</tr>
<tr>
<td>3.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s20/F</td>
</tr>
<tr>
<td>4.398</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>chirp_gen_u1/n3178_s16/I3</td>
</tr>
<tr>
<td>5.220</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s16/F</td>
</tr>
<tr>
<td>6.718</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>chirp_gen_u1/n3318_s12/I0</td>
</tr>
<tr>
<td>7.344</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3318_s12/F</td>
</tr>
<tr>
<td>8.661</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td>chirp_gen_u1/n3316_s11/I1</td>
</tr>
<tr>
<td>9.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3316_s11/F</td>
</tr>
<tr>
<td>9.698</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>chirp_gen_u1/n3316_s10/I1</td>
</tr>
<tr>
<td>10.520</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3316_s10/F</td>
</tr>
<tr>
<td>10.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_15_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 47.367%; route: 4.432, 47.700%; tC2Q: 0.458, 4.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/o_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
</tr>
<tr>
<td>1.426</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/o_ce_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/o_ce_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/o_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
</tr>
<tr>
<td>1.428</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>tlv5619_u1/states_main_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tlv5619_u1/states_main_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>tlv5619_u1/states_main_1_s1/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">tlv5619_u1/states_main_1_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">tlv5619_u1/states_main_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>tlv5619_u1/states_main_0_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>tlv5619_u1/states_main_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/n10_s2/I</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/dac_sampling_nco_u1/n10_s2/O</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_3_s2/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>chirp_gen_u1/n3356_s10/I3</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3356_s10/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_17_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_17_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_17_s2/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>chirp_gen_u1/n3312_s10/I3</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3312_s10/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_17_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_31_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_31_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_31_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_31_s2/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/n3284_s11/I2</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3284_s11/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_31_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_31_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_31_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/n8_s0/I2</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/dac_sampling_nco_u1/n8_s0/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/dac_sampling_nco_clear_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/dac_sampling_nco_clear_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_clear_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>chirp_gen_u1/n3363_s17/I1</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3363_s17/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_clear_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_clear_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_4_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>chirp_gen_u1/n3354_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_2_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_2_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>chirp_gen_u1/n3342_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3342_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_2_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>chirp_gen_u1/cnt_delay_12_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_12_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>chirp_gen_u1/n3322_s10/I1</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3322_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>chirp_gen_u1/cnt_delay_12_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>chirp_gen_u1/cnt_delay_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_15_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_15_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>chirp_gen_u1/n3316_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3316_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_15_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>chirp_gen_u1/cnt_delay_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_18_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>chirp_gen_u1/cnt_delay_18_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_18_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>chirp_gen_u1/n3310_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3310_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>chirp_gen_u1/cnt_delay_18_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>chirp_gen_u1/cnt_delay_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_21_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>chirp_gen_u1/n3304_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3304_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_27_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>chirp_gen_u1/cnt_delay_27_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_27_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>chirp_gen_u1/n3292_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3292_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>chirp_gen_u1/cnt_delay_27_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>chirp_gen_u1/cnt_delay_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>chirp_gen_u1/n3362_s10/I2</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3362_s10/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_4_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_4_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>chirp_gen_u1/n3338_s10/I1</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3338_s10/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_4_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>chirp_gen_u1/cnt_delay_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_26_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_26_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>chirp_gen_u1/cnt_delay_26_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_26_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>chirp_gen_u1/n3294_s10/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3294_s10/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_26_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>chirp_gen_u1/cnt_delay_26_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>chirp_gen_u1/cnt_delay_26_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_28_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_28_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>chirp_gen_u1/cnt_delay_28_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_28_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>chirp_gen_u1/n3290_s10/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3290_s10/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_28_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>chirp_gen_u1/cnt_delay_28_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>chirp_gen_u1/cnt_delay_28_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_2_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>chirp_gen_u1/n3276_s12/I2</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3276_s12/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_16_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>chirp_gen_u1/n3234_s12/I1</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3234_s12/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/states_main_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>chirp_gen_u1/states_main_6_s1/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_6_s1/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>chirp_gen_u1/n3178_s11/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3178_s11/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>chirp_gen_u1/states_main_6_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>chirp_gen_u1/states_main_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_1_s0/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>chirp_gen_u1/n3185_s12/I1</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3185_s12/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>chirp_gen_u1/n3187_s2/I0</td>
</tr>
<tr>
<td>1.565</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3187_s2/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_clear_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tlv5619_u1/r_o_dac_data_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>tlv5619_u1/r_o_dac_data_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>tlv5619_u1/r_o_dac_data_2_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/r_o_tlv5619_data_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/r_o_tlv5619_data_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/r_o_tlv5619_data_10_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_1012_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_1012_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_1012_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_884_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_884_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_884_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_628_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_628_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_628_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_629_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_629_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_629_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1010</td>
<td>o_clk_d</td>
<td>196.765</td>
<td>2.136</td>
</tr>
<tr>
<td>878</td>
<td>n3373_13</td>
<td>197.810</td>
<td>2.973</td>
</tr>
<tr>
<td>855</td>
<td>data_shift_reg_1023_9</td>
<td>200.410</td>
<td>2.648</td>
</tr>
<tr>
<td>199</td>
<td>n3371_14</td>
<td>199.059</td>
<td>4.809</td>
</tr>
<tr>
<td>34</td>
<td>data_shift_reg_1023_10</td>
<td>200.517</td>
<td>1.345</td>
</tr>
<tr>
<td>33</td>
<td>states_main[1]</td>
<td>198.734</td>
<td>1.996</td>
</tr>
<tr>
<td>33</td>
<td>states_main[4]</td>
<td>202.518</td>
<td>2.957</td>
</tr>
<tr>
<td>33</td>
<td>n3369_10</td>
<td>203.969</td>
<td>3.114</td>
</tr>
<tr>
<td>32</td>
<td>baud_rate_nco_clear</td>
<td>206.315</td>
<td>1.505</td>
</tr>
<tr>
<td>32</td>
<td>n3189_48</td>
<td>200.626</td>
<td>4.087</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C34</td>
<td>55.56%</td>
</tr>
<tr>
<td>R15C34</td>
<td>45.83%</td>
</tr>
<tr>
<td>R16C38</td>
<td>45.83%</td>
</tr>
<tr>
<td>R17C29</td>
<td>45.83%</td>
</tr>
<tr>
<td>R17C30</td>
<td>45.83%</td>
</tr>
<tr>
<td>R16C33</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C35</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C29</td>
<td>41.67%</td>
</tr>
<tr>
<td>R18C35</td>
<td>41.67%</td>
</tr>
<tr>
<td>R16C30</td>
<td>40.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
