INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 5 CPU/Final_lab.srcs/sources_1/new/manual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 5 CPU/Final_lab.srcs/sim_1/new/manual_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manual_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 5 CPU/Final_lab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
