Analysis & Synthesis report for ad7606
Thu Aug 17 18:45:24 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component
 19. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated
 20. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p
 21. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p
 22. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram
 23. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp
 24. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_bwp
 25. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp
 26. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13
 27. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 28. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16
 29. Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
 30. Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2
 31. Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4
 32. Parameter Settings for User Entity Instance: ad7606:ad7606
 33. Parameter Settings for User Entity Instance: ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component
 34. Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1
 35. Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3
 36. Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4
 37. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
 38. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
 39. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
 40. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder
 41. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult
 42. Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0
 43. Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0
 44. dcfifo Parameter Settings by Entity Instance
 45. lpm_mult Parameter Settings by Entity Instance
 46. altshift_taps Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "data_cail:data_cail"
 48. Port Connectivity Checks: "ad7606:ad7606"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 17 18:45:24 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; ad7606                                          ;
; Top-level Entity Name              ; ad_control_top                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 441                                             ;
;     Total combinational functions  ; 326                                             ;
;     Dedicated logic registers      ; 309                                             ;
; Total registers                    ; 309                                             ;
; Total pins                         ; 54                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,090                                           ;
; Embedded Multiplier 9-bit elements ; 7                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; ad_control_top     ; ad7606             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; ../rtl/data_cail.v               ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v                          ;         ;
; ../rtl/ad7606.v                  ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v                             ;         ;
; ip/ad_fifo.v                     ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v                         ;         ;
; ip/short_to_float.v              ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v                  ;         ;
; ip/mult.v                        ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v                            ;         ;
; ../rtl/ad_control_top.v          ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v                     ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; db/dcfifo_3dj1.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf                   ;         ;
; db/a_gray2bin_sgb.tdf            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_gray2bin_sgb.tdf                ;         ;
; db/a_graycounter_r57.tdf         ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf             ;         ;
; db/a_graycounter_njc.tdf         ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf             ;         ;
; db/altsyncram_9o41.tdf           ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_9o41.tdf               ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_ed9.tdf                   ;         ;
; db/alt_synch_pipe_unl.tdf        ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf            ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_fd9.tdf                   ;         ;
; db/alt_synch_pipe_vnl.tdf        ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf            ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_gd9.tdf                   ;         ;
; db/cmpr_d66.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_d66.tdf                      ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_71f.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf                   ;         ;
; db/add_sub_q0f.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf                   ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_6mg.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf                      ;         ;
; db/add_sub_oge.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_oge.tdf                   ;         ;
; db/add_sub_2sa.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_2sa.tdf                   ;         ;
; db/add_sub_0lg.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_0lg.tdf                   ;         ;
; db/add_sub_ptb.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_ptb.tdf                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; db/mult_5ks.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/mult_5ks.tdf                      ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_v4m.tdf            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_v4m.tdf                ;         ;
; db/altsyncram_2b81.tdf           ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_2b81.tdf               ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf                      ;         ;
; db/shift_taps_c6m.tdf            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_c6m.tdf                ;         ;
; db/altsyncram_3l31.tdf           ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_3l31.tdf               ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf                   ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf                      ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 441       ;
;                                             ;           ;
; Total combinational functions               ; 326       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 103       ;
;     -- 3 input functions                    ; 113       ;
;     -- <=2 input functions                  ; 110       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 205       ;
;     -- arithmetic mode                      ; 121       ;
;                                             ;           ;
; Total registers                             ; 309       ;
;     -- Dedicated logic registers            ; 309       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 54        ;
; Total memory bits                           ; 1090      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 7         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 307       ;
; Total fan-out                               ; 2114      ;
; Average fan-out                             ; 2.67      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                ; Entity Name                            ; Library Name ;
+----------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |ad_control_top                                                                        ; 326 (1)             ; 309 (0)                   ; 1090        ; 7            ; 1       ; 3         ; 54   ; 0            ; |ad_control_top                                                                                                                                                                                                                                                                                                                    ; ad_control_top                         ; work         ;
;    |ad7606:ad7606|                                                                     ; 52 (25)             ; 48 (17)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606                                                                                                                                                                                                                                                                                                      ; ad7606                                 ; work         ;
;       |ad_fifo:ad_fifo|                                                                ; 27 (0)              ; 31 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo                                                                                                                                                                                                                                                                                      ; ad_fifo                                ; work         ;
;          |dcfifo:dcfifo_component|                                                     ; 27 (0)              ; 31 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                              ; dcfifo                                 ; work         ;
;             |dcfifo_3dj1:auto_generated|                                               ; 27 (3)              ; 31 (7)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated                                                                                                                                                                                                                                   ; dcfifo_3dj1                            ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                                           ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p                                                                                                                                                                                                       ; a_graycounter_njc                      ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|                                            ; 7 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                                                                                                                                                                                        ; alt_synch_pipe_vnl                     ; work         ;
;                   |dffpipe_gd9:dffpipe16|                                              ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16                                                                                                                                                                                  ; dffpipe_gd9                            ; work         ;
;                |altsyncram_9o41:fifo_ram|                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram                                                                                                                                                                                                          ; altsyncram_9o41                        ; work         ;
;                |cmpr_d66:wrfull_eq_comp|                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                                           ; cmpr_d66                               ; work         ;
;    |data_cail:data_cail|                                                               ; 273 (0)             ; 261 (0)                   ; 66          ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail                                                                                                                                                                                                                                                                                                ; data_cail                              ; work         ;
;       |mult:mult|                                                                      ; 199 (0)             ; 206 (0)                   ; 66          ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult                                                                                                                                                                                                                                                                                      ; mult                                   ; work         ;
;          |mult_altfp_mult_trn:mult_altfp_mult_trn_component|                           ; 199 (126)           ; 206 (120)                 ; 66          ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component                                                                                                                                                                                                                                    ; mult_altfp_mult_trn                    ; work         ;
;             |altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|                             ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0                                                                                                                                                                                       ; altshift_taps                          ; work         ;
;                |shift_taps_v4m:auto_generated|                                         ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated                                                                                                                                                         ; shift_taps_v4m                         ; work         ;
;                   |altsyncram_2b81:altsyncram2|                                        ; 0 (0)               ; 0 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2                                                                                                                             ; altsyncram_2b81                        ; work         ;
;                   |cntr_4pf:cntr1|                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|cntr_4pf:cntr1                                                                                                                                          ; cntr_4pf                               ; work         ;
;             |altshift_taps:input_is_infinity_dffe_0_rtl_0|                             ; 7 (0)               ; 4 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0                                                                                                                                                                                       ; altshift_taps                          ; work         ;
;                |shift_taps_c6m:auto_generated|                                         ; 7 (2)               ; 4 (2)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated                                                                                                                                                         ; shift_taps_c6m                         ; work         ;
;                   |altsyncram_3l31:altsyncram4|                                        ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4                                                                                                                             ; altsyncram_3l31                        ; work         ;
;                   |cntr_6pf:cntr1|                                                     ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1                                                                                                                                          ; cntr_6pf                               ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                          ; lpm_add_sub                            ; work         ;
;                |add_sub_oge:auto_generated|                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated                                                                                                                                                                               ; add_sub_oge                            ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                          ; lpm_add_sub                            ; work         ;
;                |add_sub_2sa:auto_generated|                                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_2sa:auto_generated                                                                                                                                                                               ; add_sub_2sa                            ; work         ;
;             |lpm_mult:man_product2_mult|                                               ; 55 (0)              ; 73 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                         ; lpm_mult                               ; work         ;
;                |mult_5ks:auto_generated|                                               ; 55 (55)             ; 73 (73)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                 ; mult_5ks                               ; work         ;
;       |short_to_float:short_to_float|                                                  ; 74 (0)              ; 55 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float                                                                                                                                                                                                                                                                  ; short_to_float                         ; work         ;
;          |short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component| ; 74 (19)             ; 55 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component                                                                                                                                                                                      ; short_to_float_altfp_convert_p1n       ; work         ;
;             |lpm_add_sub:add_sub3|                                                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3                                                                                                                                                                 ; lpm_add_sub                            ; work         ;
;                |add_sub_q0f:auto_generated|                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated                                                                                                                                      ; add_sub_q0f                            ; work         ;
;             |lpm_compare:cmpr4|                                                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4                                                                                                                                                                    ; lpm_compare                            ; work         ;
;                |cmpr_6mg:auto_generated|                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated                                                                                                                                            ; cmpr_6mg                               ; work         ;
;             |short_to_float_altbarrel_shift_uvf:altbarrel_shift5|                      ; 38 (38)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5                                                                                                                                  ; short_to_float_altbarrel_shift_uvf     ; work         ;
;             |short_to_float_altpriority_encoder_rb6:altpriority_encoder2|              ; 15 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2                                                                                                                          ; short_to_float_altpriority_encoder_rb6 ; work         ;
;                |short_to_float_altpriority_encoder_be8:altpriority_encoder7|           ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7                                                              ; short_to_float_altpriority_encoder_be8 ; work         ;
;                   |short_to_float_altpriority_encoder_6e8:altpriority_encoder15|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15 ; short_to_float_altpriority_encoder_6e8 ; work         ;
+----------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 9            ; 2            ; 9            ; 18   ; None ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48   ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File     ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------+
; Altera ; FIFO          ; 18.1    ; N/A          ; N/A          ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo                     ; ip/ad_fifo.v        ;
; Altera ; ALTFP_MULT    ; 18.1    ; N/A          ; N/A          ; |ad_control_top|data_cail:data_cail|mult:mult                     ; ip/mult.v           ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float ; ip/short_to_float.v ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 14                                                                                                    ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[0..8]                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[0..8]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|dir_pipe[0]         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[14,15] ; Lost fanout                                                                                                                                                       ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg2[14]                                                      ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[0]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[0]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[0]                                                                                                   ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[1]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[1]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[1]                                                                                                   ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[2]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[2]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[2]                                                                                                   ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[3]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[3]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[3]                                                                                                   ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[4]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[4]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[4]                                                                                                   ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[5]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[5]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[5]                                                                                                   ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[6]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[6]                                                          ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[6]                                                                                                   ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|rdptr_g[0..6]                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                       ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one_ff_p1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero_ff_p1                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero_ff_p1                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero_ff_p2                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                                                                                  ; Lost fanout                                                                                                                                                       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0,1]                                                                        ; Lost fanout                                                                                                                                                       ;
; data_cail:data_cail|cail_state                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|cnt_cail[0..4]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_round_p[0]                                                                                                        ; Merged with data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lsb_dffe                                                              ;
; ad7606:ad7606|mode[2]                                                                                                                                                                                 ; Merged with ad7606:ad7606|mode[1]                                                                                                                                 ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|valid                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[7]                                                 ; Merged with data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[8] ;
; ad7606:ad7606|mode[0]                                                                                                                                                                                 ; Merged with ad7606:ad7606|wrreq                                                                                                                                   ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_add_p1[7]                                                                                                         ; Merged with data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_add_p1[8]                                                         ;
; ad7606:ad7606|mode[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                       ;
; Total Number of Removed Registers = 77                                                                                                                                                                ;                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|dir_pipe[0] ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[14], ;
;                                                                                                                                                                                               ; due to stuck port data_in ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[15], ;
;                                                                                                                                                                                               ;                           ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg2[14]                                                    ;
; data_cail:data_cail|cail_state                                                                                                                                                                ; Stuck at GND              ; data_cail:data_cail|cnt_cail[3], data_cail:data_cail|cnt_cail[2],                                                                                                                                   ;
;                                                                                                                                                                                               ; due to stuck port data_in ; data_cail:data_cail|cnt_cail[1]                                                                                                                                                                     ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[0]                                                  ; Lost Fanouts              ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[0],                                                       ;
;                                                                                                                                                                                               ;                           ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[0]                                                                                                 ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[1]                                                  ; Lost Fanouts              ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[1],                                                       ;
;                                                                                                                                                                                               ;                           ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[1]                                                                                                 ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[2]                                                  ; Lost Fanouts              ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[2],                                                       ;
;                                                                                                                                                                                               ;                           ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[2]                                                                                                 ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[3]                                                  ; Lost Fanouts              ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[3],                                                       ;
;                                                                                                                                                                                               ;                           ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[3]                                                                                                 ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[4]                                                  ; Lost Fanouts              ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[4],                                                       ;
;                                                                                                                                                                                               ;                           ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[4]                                                                                                 ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[5]                                                  ; Lost Fanouts              ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[5],                                                       ;
;                                                                                                                                                                                               ;                           ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[5]                                                                                                 ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[6]                                                  ; Lost Fanouts              ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[6],                                                       ;
;                                                                                                                                                                                               ;                           ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|delayed_wrptr_g[6]                                                                                                 ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[8]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[8]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[7]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[7]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[6]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[6]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[5]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[5]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[4]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[4]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[3]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[3]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[2]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[2]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[1]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[1]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[0]                                       ; Stuck at GND              ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[0]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; data_cail:data_cail|cnt_cail[4]                                                                                                                                                               ; Stuck at GND              ; data_cail:data_cail|valid                                                                                                                                                                           ;
;                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 309   ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; ad7606:ad7606|clk_25m                                                                                                   ; 65      ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0 ; 5       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9    ; 3       ;
; Total number of inverted registers = 3                                                                                  ;         ;
+-------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                         ; Megafunction                                                                                                   ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_not_zero_ff1                                                                                                    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_not_zero_dffe_1                                                                                                 ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_not_zero_dffe_0                                                                                                 ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1                                                                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[23..30]                                                      ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|exponent_bus_pre_reg[0..7]                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|exponent_bus_pre_reg2[0..7]                                             ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|exponent_bus_pre_reg3[0..7]                                             ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_ff1                                                                                                 ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_1                                                                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0                                                                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_nan_ff1                                                                                                      ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_nan_dffe_1                                                                                                   ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_nan_dffe_0                                                                                                   ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[9..22]                                                       ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[9..22]                                           ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper2d[0..13] ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[12] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|smux_w[61]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad7606:ad7606 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; PULSE          ; 01111101 ; Unsigned Binary                ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_3dj1  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15           ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_71f  ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_q0f  ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                              ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_6mg     ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_oge  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_2sa  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                            ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                         ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ptb  ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                    ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                          ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                          ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                 ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                 ;
; CBXI_PARAMETER                                 ; mult_5ks     ; Untyped                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                     ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                     ;
; WIDTH          ; 9              ; Untyped                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_v4m ; Untyped                                                                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                     ;
; WIDTH          ; 16             ; Untyped                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_c6m ; Untyped                                                                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                            ;
;     -- LPM_WIDTH           ; 16                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                    ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                      ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                          ;
; Entity Instance                       ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                         ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                            ;
; Entity Instance            ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                            ;
;     -- TAP_DISTANCE        ; 4                                                                                                                            ;
;     -- WIDTH               ; 9                                                                                                                            ;
; Entity Instance            ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                            ;
;     -- TAP_DISTANCE        ; 3                                                                                                                            ;
;     -- WIDTH               ; 16                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_cail:data_cail"                                                                                                                                           ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                            ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; data_len          ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "data_len[16..4]" will be connected to GND. ;
; data_len[2..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; data_len[16]      ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; cail_param[29..0] ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cail_param[31]    ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cail_param[30]    ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ad7606:ad7606"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 309                         ;
;     CLR               ; 23                          ;
;     CLR SCLR          ; 14                          ;
;     ENA CLR           ; 11                          ;
;     SLD               ; 25                          ;
;     plain             ; 236                         ;
; cycloneiii_lcell_comb ; 326                         ;
;     arith             ; 121                         ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 54                          ;
;     normal            ; 205                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 59                          ;
;         4 data inputs ; 103                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 6.90                        ;
; Average LUT depth     ; 2.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Aug 17 18:45:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/data_cail.v
    Info (12023): Found entity 1: data_cail File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad7606.v
    Info (12023): Found entity 1: ad7606 File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v
    Info (12023): Found entity 1: ad7606_tb File: H:/FPGA/cyclone source/09_ad7606/testbench/ad7606_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/ad_fifo.v
    Info (12023): Found entity 1: ad_fifo File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 39
Info (12021): Found 10 design units, including 10 entities, in source file ip/short_to_float.v
    Info (12023): Found entity 1: short_to_float_altbarrel_shift_uvf File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 50
    Info (12023): Found entity 2: short_to_float_altpriority_encoder_3v7 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 151
    Info (12023): Found entity 3: short_to_float_altpriority_encoder_3e8 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 171
    Info (12023): Found entity 4: short_to_float_altpriority_encoder_6v7 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 190
    Info (12023): Found entity 5: short_to_float_altpriority_encoder_6e8 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 222
    Info (12023): Found entity 6: short_to_float_altpriority_encoder_bv7 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 255
    Info (12023): Found entity 7: short_to_float_altpriority_encoder_be8 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 287
    Info (12023): Found entity 8: short_to_float_altpriority_encoder_rb6 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 320
    Info (12023): Found entity 9: short_to_float_altfp_convert_p1n File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 348
    Info (12023): Found entity 10: short_to_float File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 617
Info (12021): Found 2 design units, including 2 entities, in source file ip/mult.v
    Info (12023): Found entity 1: mult_altfp_mult_trn File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 46
    Info (12023): Found entity 2: mult File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 510
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v
    Info (12023): Found entity 1: ad_data_proc_tb File: H:/FPGA/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad_control_top.v
    Info (12023): Found entity 1: ad_control_top File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v
    Info (12023): Found entity 1: ad_control_top_tb File: H:/FPGA/cyclone source/09_ad7606/testbench/ad_control_top_tb.v Line: 4
Info (12127): Elaborating entity "ad_control_top" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at ad_control_top.v(34): inferring latch(es) for variable "rd_cnt", which holds its previous value in one or more paths through the always construct File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 34
Info (12128): Elaborating entity "ad7606" for hierarchy "ad7606:ad7606" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at ad7606.v(28): object "busy_dly2" assigned a value but never read File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 28
Info (12128): Elaborating entity "ad_fifo" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 55
Info (12128): Elaborating entity "dcfifo" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 84
Info (12133): Instantiated megafunction "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3dj1.tdf
    Info (12023): Found entity 1: dcfifo_3dj1 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_3dj1" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_gray2bin_sgb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57 File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf
    Info (12023): Found entity 1: altsyncram_9o41 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_9o41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9o41" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_ed9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_fd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13" File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16" File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_d66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|cmpr_d66:rdempty_eq_comp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 70
Info (12128): Elaborating entity "data_cail" for hierarchy "data_cail:data_cail" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 91
Warning (10230): Verilog HDL assignment warning at data_cail.v(22): truncated value with size 17 to match size of target (16) File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 22
Info (12128): Elaborating entity "short_to_float" for hierarchy "data_cail:data_cail|short_to_float:short_to_float" File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 60
Info (12128): Elaborating entity "short_to_float_altfp_convert_p1n" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 632
Info (12128): Elaborating entity "short_to_float_altbarrel_shift_uvf" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 410
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_rb6" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 414
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_bv7" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 334
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_6v7" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 269
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_3v7" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3v7:altpriority_encoder10" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 204
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_3e8" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3e8:altpriority_encoder11" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 209
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_6e8" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 274
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_be8" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 339
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 525
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 525
Info (12133): Instantiated megafunction "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 525
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_71f.tdf
    Info (12023): Found entity 1: add_sub_71f File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_71f" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1|add_sub_71f:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 550
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 550
Info (12133): Instantiated megafunction "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 550
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf
    Info (12023): Found entity 1: add_sub_q0f File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_q0f" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 576
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 576
Info (12133): Instantiated megafunction "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 576
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf
    Info (12023): Found entity 1: cmpr_6mg File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6mg" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "mult" for hierarchy "data_cail:data_cail|mult:mult" File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 68
Info (12128): Elaborating entity "mult_altfp_mult_trn" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 528
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 375
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 375
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 375
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oge.tdf
    Info (12023): Found entity 1: add_sub_oge File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_oge.tdf Line: 22
Info (12128): Elaborating entity "add_sub_oge" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 399
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 399
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 399
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2sa.tdf
    Info (12023): Found entity 1: add_sub_2sa File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_2sa.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2sa" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_2sa:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 422
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 422
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 422
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf
    Info (12023): Found entity 1: add_sub_0lg File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_0lg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0lg" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 448
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 448
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 448
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf
    Info (12023): Found entity 1: add_sub_ptb File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_ptb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ptb" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 470
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 470
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 470
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf
    Info (12023): Found entity 1: mult_5ks File: H:/FPGA/cyclone source/09_ad7606/prj/db/mult_5ks.tdf Line: 33
Info (12128): Elaborating entity "mult_5ks" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (13014): Ignored 158 buffer(s)
    Info (13019): Ignored 158 SOFT buffer(s)
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 9
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 16
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0"
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf
    Info (12023): Found entity 1: shift_taps_v4m File: H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_v4m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf
    Info (12023): Found entity 1: altsyncram_2b81 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_2b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0"
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf
    Info (12023): Found entity 1: shift_taps_c6m File: H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_c6m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf
    Info (12023): Found entity 1: altsyncram_3l31 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_3l31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "valid" is stuck at GND File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "busy" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 7
Info (21057): Implemented 553 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 451 logic cells
    Info (21064): Implemented 41 RAM segments
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Thu Aug 17 18:45:24 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


