#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000089abf0 .scope module, "powerALU_tb" "powerALU_tb" 2 8;
 .timescale 0 0;
v00000000008a3690_0 .net "ans", 7 0, L_00000000008a3b90;  1 drivers
v00000000008a3f50_0 .var "clk", 0 0;
v00000000008a41d0_0 .var "en", 0 0;
v00000000008a3cd0_0 .var/i "i", 31 0;
v00000000008a3c30_0 .var/i "j", 31 0;
v00000000008a3370_0 .var "opcode", 20 0;
v00000000008a32d0_0 .var "rst", 0 0;
S_000000000089be20 .scope module, "_dut" "control" 2 17, 3 10 0, S_000000000089abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "opcode_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "clk_in";
    .port_info 3 /INPUT 1 "rst_in";
    .port_info 4 /OUTPUT 8 "ans_out";
L_0000000000901ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008af090 .functor XNOR 1, v00000000008a41d0_0, L_0000000000901ff8, C4<0>, C4<0>;
v000000000124dad0_0 .net/2u *"_ivl_0", 0 0, L_0000000000901ff8;  1 drivers
v000000000124db70_0 .net *"_ivl_2", 0 0, L_00000000008af090;  1 drivers
o00000000008b5178 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000008a3d70_0 name=_ivl_4
v00000000008a34b0_0 .var "accumulator", 7 0;
v00000000008a4090_0 .net "ans_out", 7 0, L_00000000008a3b90;  alias, 1 drivers
v00000000008a3eb0_0 .net "clk_in", 0 0, v00000000008a3f50_0;  1 drivers
v00000000008a3550_0 .net "en_in", 0 0, v00000000008a41d0_0;  1 drivers
v00000000008a3870_0 .net "opcode_in", 20 0, v00000000008a3370_0;  1 drivers
v00000000008a3af0_0 .net "results", 7 0, L_00000000008af250;  1 drivers
v00000000008a4130_0 .var "rhs", 7 0;
v00000000008a3910_0 .net "rst_in", 0 0, v00000000008a32d0_0;  1 drivers
E_0000000000899880 .event posedge, v00000000008a3eb0_0;
E_0000000000899ec0 .event edge, v00000000008a3870_0, v00000000008a34b0_0;
L_00000000008a3b90 .functor MUXZ 8, o00000000008b5178, v00000000008a34b0_0, L_00000000008af090, C4<>;
L_00000000008a3a50 .part v00000000008a3370_0, 4, 8;
L_00000000008a39b0 .part v00000000008a3370_0, 0, 4;
S_000000000089bfb0 .scope module, "_alu" "alu" 3 42, 4 9 0, S_000000000089be20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a_in";
    .port_info 1 /INPUT 8 "b_in";
    .port_info 2 /INPUT 4 "opcode_in";
    .port_info 3 /OUTPUT 8 "ans_out";
L_00000000008af250 .functor BUFZ 8, v0000000000873150_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000124bae0_0 .net "a_in", 7 0, L_00000000008a3a50;  1 drivers
v0000000000873150_0 .var "ans", 7 0;
v00000000008ae570_0 .net "ans_out", 7 0, L_00000000008af250;  alias, 1 drivers
v000000000089cb90_0 .net "b_in", 7 0, v00000000008a4130_0;  1 drivers
v000000000124da30_0 .net "opcode_in", 3 0, L_00000000008a39b0;  1 drivers
E_00000000008993c0 .event edge, v000000000124da30_0, v000000000124bae0_0, v000000000089cb90_0;
    .scope S_000000000089bfb0;
T_0 ;
    %wait E_00000000008993c0;
    %load/vec4 v000000000124da30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v000000000124bae0_0;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v000000000124bae0_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %add;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %sub;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v000000000124bae0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v000000000124bae0_0;
    %inv;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %and;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %and;
    %inv;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %or;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %or;
    %inv;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %xor;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %xnor;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v000000000089cb90_0;
    %load/vec4 v000000000124bae0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.18, 8;
    %load/vec4 v000000000124bae0_0;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %load/vec4 v000000000089cb90_0;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %load/vec4 v000000000124bae0_0;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %load/vec4 v000000000089cb90_0;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v000000000124bae0_0;
    %load/vec4 v000000000089cb90_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.22, 8;
    %load/vec4 v000000000124bae0_0;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %store/vec4 v0000000000873150_0, 0, 8;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000089be20;
T_1 ;
    %wait E_0000000000899ec0;
    %load/vec4 v00000000008a3870_0;
    %parti/s 1, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000000008a3870_0;
    %parti/s 8, 12, 5;
    %store/vec4 v00000000008a4130_0, 0, 8;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000000008a34b0_0;
    %store/vec4 v00000000008a4130_0, 0, 8;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000089be20;
T_2 ;
    %wait E_0000000000899880;
    %load/vec4 v00000000008a3910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008a34b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008a3550_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %load/vec4 v00000000008a3af0_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v00000000008a34b0_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v00000000008a34b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000089abf0;
T_3 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v00000000008a3370_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a3f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a32d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000089abf0;
T_4 ;
T_4.0 ;
    %delay 2, 0;
    %load/vec4 v00000000008a3f50_0;
    %inv;
    %store/vec4 v00000000008a3f50_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000000000089abf0;
T_5 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008a32d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a32d0_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v00000000008a3370_0, 0, 21;
    %vpi_call 2 37 "$display", "==========================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008a3c30_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000000008a3c30_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %vpi_call 2 39 "$display", "Accumulator bit: %b", &PV<v00000000008a3c30_0, 0, 1> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008a3cd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000000008a3cd0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008a41d0_0, 0, 1;
    %load/vec4 v00000000008a3c30_0;
    %parti/s 1, 0, 2;
    %concati/vec4 25, 0, 8;
    %concati/vec4 50, 0, 8;
    %load/vec4 v00000000008a3cd0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000008a3370_0, 0, 21;
    %vpi_call 2 42 "$display", "Opcode: %h  ACC: %b  A: %d\011B: %d\011Answer: %d", &PV<v00000000008a3370_0, 0, 4>, &PV<v00000000008a3370_0, 20, 1>, &PV<v00000000008a3370_0, 4, 8>, &PV<v00000000008a3370_0, 12, 8>, v00000000008a3690_0 {0 0 0};
    %load/vec4 v00000000008a3cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008a3cd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 44 "$display", "==========================" {0 0 0};
    %load/vec4 v00000000008a3c30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008a3c30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a41d0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\powerALU_tb.v";
    "control.v";
    "alu.v";
