

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Apr 03 14:12:37 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.20
    16                           ; Generated 12/02/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4520 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F80                     PORTA           equ	3968	;# 
    91   000F81                     PORTB           equ	3969	;# 
    92   000F82                     PORTC           equ	3970	;# 
    93   000F83                     PORTD           equ	3971	;# 
    94   000F84                     PORTE           equ	3972	;# 
    95   000F89                     LATA            equ	3977	;# 
    96   000F8A                     LATB            equ	3978	;# 
    97   000F8B                     LATC            equ	3979	;# 
    98   000F8C                     LATD            equ	3980	;# 
    99   000F8D                     LATE            equ	3981	;# 
   100   000F92                     TRISA           equ	3986	;# 
   101   000F92                     DDRA            equ	3986	;# 
   102   000F93                     TRISB           equ	3987	;# 
   103   000F93                     DDRB            equ	3987	;# 
   104   000F94                     TRISC           equ	3988	;# 
   105   000F94                     DDRC            equ	3988	;# 
   106   000F95                     TRISD           equ	3989	;# 
   107   000F95                     DDRD            equ	3989	;# 
   108   000F96                     TRISE           equ	3990	;# 
   109   000F96                     DDRE            equ	3990	;# 
   110   000F9B                     OSCTUNE         equ	3995	;# 
   111   000F9D                     PIE1            equ	3997	;# 
   112   000F9E                     PIR1            equ	3998	;# 
   113   000F9F                     IPR1            equ	3999	;# 
   114   000FA0                     PIE2            equ	4000	;# 
   115   000FA1                     PIR2            equ	4001	;# 
   116   000FA2                     IPR2            equ	4002	;# 
   117   000FA6                     EECON1          equ	4006	;# 
   118   000FA7                     EECON2          equ	4007	;# 
   119   000FA8                     EEDATA          equ	4008	;# 
   120   000FA9                     EEADR           equ	4009	;# 
   121   000FAB                     RCSTA           equ	4011	;# 
   122   000FAB                     RCSTA1          equ	4011	;# 
   123   000FAC                     TXSTA           equ	4012	;# 
   124   000FAC                     TXSTA1          equ	4012	;# 
   125   000FAD                     TXREG           equ	4013	;# 
   126   000FAD                     TXREG1          equ	4013	;# 
   127   000FAE                     RCREG           equ	4014	;# 
   128   000FAE                     RCREG1          equ	4014	;# 
   129   000FAF                     SPBRG           equ	4015	;# 
   130   000FAF                     SPBRG1          equ	4015	;# 
   131   000FB0                     SPBRGH          equ	4016	;# 
   132   000FB1                     T3CON           equ	4017	;# 
   133   000FB2                     TMR3            equ	4018	;# 
   134   000FB2                     TMR3L           equ	4018	;# 
   135   000FB3                     TMR3H           equ	4019	;# 
   136   000FB4                     CMCON           equ	4020	;# 
   137   000FB5                     CVRCON          equ	4021	;# 
   138   000FB6                     ECCP1AS         equ	4022	;# 
   139   000FB6                     ECCPAS          equ	4022	;# 
   140   000FB7                     PWM1CON         equ	4023	;# 
   141   000FB7                     ECCP1DEL        equ	4023	;# 
   142   000FB8                     BAUDCON         equ	4024	;# 
   143   000FB8                     BAUDCTL         equ	4024	;# 
   144   000FBA                     CCP2CON         equ	4026	;# 
   145   000FBB                     CCPR2           equ	4027	;# 
   146   000FBB                     CCPR2L          equ	4027	;# 
   147   000FBC                     CCPR2H          equ	4028	;# 
   148   000FBD                     CCP1CON         equ	4029	;# 
   149   000FBE                     CCPR1           equ	4030	;# 
   150   000FBE                     CCPR1L          equ	4030	;# 
   151   000FBF                     CCPR1H          equ	4031	;# 
   152   000FC0                     ADCON2          equ	4032	;# 
   153   000FC1                     ADCON1          equ	4033	;# 
   154   000FC2                     ADCON0          equ	4034	;# 
   155   000FC3                     ADRES           equ	4035	;# 
   156   000FC3                     ADRESL          equ	4035	;# 
   157   000FC4                     ADRESH          equ	4036	;# 
   158   000FC5                     SSPCON2         equ	4037	;# 
   159   000FC6                     SSPCON1         equ	4038	;# 
   160   000FC7                     SSPSTAT         equ	4039	;# 
   161   000FC8                     SSPADD          equ	4040	;# 
   162   000FC9                     SSPBUF          equ	4041	;# 
   163   000FCA                     T2CON           equ	4042	;# 
   164   000FCB                     PR2             equ	4043	;# 
   165   000FCB                     MEMCON          equ	4043	;# 
   166   000FCC                     TMR2            equ	4044	;# 
   167   000FCD                     T1CON           equ	4045	;# 
   168   000FCE                     TMR1            equ	4046	;# 
   169   000FCE                     TMR1L           equ	4046	;# 
   170   000FCF                     TMR1H           equ	4047	;# 
   171   000FD0                     RCON            equ	4048	;# 
   172   000FD1                     WDTCON          equ	4049	;# 
   173   000FD2                     HLVDCON         equ	4050	;# 
   174   000FD2                     LVDCON          equ	4050	;# 
   175   000FD3                     OSCCON          equ	4051	;# 
   176   000FD5                     T0CON           equ	4053	;# 
   177   000FD6                     TMR0            equ	4054	;# 
   178   000FD6                     TMR0L           equ	4054	;# 
   179   000FD7                     TMR0H           equ	4055	;# 
   180   000FD8                     STATUS          equ	4056	;# 
   181   000FD9                     FSR2            equ	4057	;# 
   182   000FD9                     FSR2L           equ	4057	;# 
   183   000FDA                     FSR2H           equ	4058	;# 
   184   000FDB                     PLUSW2          equ	4059	;# 
   185   000FDC                     PREINC2         equ	4060	;# 
   186   000FDD                     POSTDEC2        equ	4061	;# 
   187   000FDE                     POSTINC2        equ	4062	;# 
   188   000FDF                     INDF2           equ	4063	;# 
   189   000FE0                     BSR             equ	4064	;# 
   190   000FE1                     FSR1            equ	4065	;# 
   191   000FE1                     FSR1L           equ	4065	;# 
   192   000FE2                     FSR1H           equ	4066	;# 
   193   000FE3                     PLUSW1          equ	4067	;# 
   194   000FE4                     PREINC1         equ	4068	;# 
   195   000FE5                     POSTDEC1        equ	4069	;# 
   196   000FE6                     POSTINC1        equ	4070	;# 
   197   000FE7                     INDF1           equ	4071	;# 
   198   000FE8                     WREG            equ	4072	;# 
   199   000FE9                     FSR0            equ	4073	;# 
   200   000FE9                     FSR0L           equ	4073	;# 
   201   000FEA                     FSR0H           equ	4074	;# 
   202   000FEB                     PLUSW0          equ	4075	;# 
   203   000FEC                     PREINC0         equ	4076	;# 
   204   000FED                     POSTDEC0        equ	4077	;# 
   205   000FEE                     POSTINC0        equ	4078	;# 
   206   000FEF                     INDF0           equ	4079	;# 
   207   000FF0                     INTCON3         equ	4080	;# 
   208   000FF1                     INTCON2         equ	4081	;# 
   209   000FF2                     INTCON          equ	4082	;# 
   210   000FF3                     PROD            equ	4083	;# 
   211   000FF3                     PRODL           equ	4083	;# 
   212   000FF4                     PRODH           equ	4084	;# 
   213   000FF5                     TABLAT          equ	4085	;# 
   214   000FF6                     TBLPTR          equ	4086	;# 
   215   000FF6                     TBLPTRL         equ	4086	;# 
   216   000FF7                     TBLPTRH         equ	4087	;# 
   217   000FF8                     TBLPTRU         equ	4088	;# 
   218   000FF9                     PCLAT           equ	4089	;# 
   219   000FF9                     PC              equ	4089	;# 
   220   000FF9                     PCL             equ	4089	;# 
   221   000FFA                     PCLATH          equ	4090	;# 
   222   000FFB                     PCLATU          equ	4091	;# 
   223   000FFC                     STKPTR          equ	4092	;# 
   224   000FFD                     TOS             equ	4093	;# 
   225   000FFD                     TOSL            equ	4093	;# 
   226   000FFE                     TOSH            equ	4094	;# 
   227   000FFF                     TOSU            equ	4095	;# 
   228   007E11                     _GO             set	32273
   229   007E52                     _TMR2ON         set	32338
   230   000FC2                     _ADCON0bits     set	4034
   231   000FC3                     _ADRESL         set	4035
   232   000FC4                     _ADRESH         set	4036
   233   000FCA                     _T2CON          set	4042
   234   000FCB                     _PR2            set	4043
   235   000FBE                     _CCPR1L         set	4030
   236   000FBD                     _CCP1CON        set	4029
   237   000F92                     _TRISAbits      set	3986
   238   000F94                     _TRISC          set	3988
   239   000F93                     _TRISB          set	3987
   240   000FC0                     _ADCON2         set	4032
   241   000FC1                     _ADCON1         set	4033
   242   000FC2                     _ADCON0         set	4034
   243   000FD3                     _OSCCON         set	4051
   244                           
   245                           ; #config settings
   246                           
   247                           	psect	cinit
   248   00067C                     __pcinit:
   249                           	callstack 0
   250   00067C                     start_initialization:
   251                           	callstack 0
   252   00067C                     __initialization:
   253                           	callstack 0
   254   00067C                     end_of_initialization:
   255                           	callstack 0
   256   00067C                     __end_of__initialization:
   257                           	callstack 0
   258   00067C  0100               	movlb	0
   259   00067E  EF01  F003         	goto	_main	;jump to C main() function
   260                           
   261                           	psect	cstackCOMRAM
   262   000001                     __pcstackCOMRAM:
   263                           	callstack 0
   264   000001                     ??_main:
   265                           
   266                           ; 1 bytes @ 0x0
   267   000001                     	ds	2
   268   000003                     main@tmp:
   269                           	callstack 0
   270                           
   271                           ; 1 bytes @ 0x2
   272   000003                     	ds	1
   273                           
   274 ;;
   275 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   276 ;;
   277 ;; *************** function _main *****************
   278 ;; Defined at:
   279 ;;		line 33 in file "newmain.c"
   280 ;; Parameters:    Size  Location     Type
   281 ;;		None
   282 ;; Auto vars:     Size  Location     Type
   283 ;;  tmp             1    2[COMRAM] unsigned char 
   284 ;; Return value:  Size  Location     Type
   285 ;;                  1    wreg      void 
   286 ;; Registers used:
   287 ;;		wreg, status,2, status,0, cstack
   288 ;; Tracked objects:
   289 ;;		On entry : 0/0
   290 ;;		On exit  : 0/0
   291 ;;		Unchanged: 0/0
   292 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   293 ;;      Params:         0       0       0       0       0       0       0
   294 ;;      Locals:         1       0       0       0       0       0       0
   295 ;;      Temps:          2       0       0       0       0       0       0
   296 ;;      Totals:         3       0       0       0       0       0       0
   297 ;;Total ram usage:        3 bytes
   298 ;; Hardware stack levels required when called: 1
   299 ;; This function calls:
   300 ;;		_atod
   301 ;; This function is called by:
   302 ;;		Startup code after reset
   303 ;; This function uses a non-reentrant model
   304 ;;
   305                           
   306                           	psect	text0
   307   000602                     __ptext0:
   308                           	callstack 0
   309   000602                     _main:
   310                           	callstack 30
   311   000602                     
   312                           ;newmain.c: 35: 
   313   000602  0EEF               	movlw	239
   314   000604  6ED3               	movwf	211,c	;volatile
   315                           
   316                           ;newmain.c: 36:     _delay((unsigned long)((1000)*(4000000/4000.0)));
   317   000606  0E01               	movlw	1
   318   000608  6EC2               	movwf	194,c	;volatile
   319                           
   320                           ;newmain.c: 37: 
   321   00060A  0E0E               	movlw	14
   322   00060C  6EC1               	movwf	193,c	;volatile
   323                           
   324                           ;newmain.c: 38: }
   325   00060E  0E11               	movlw	17
   326   000610  6EC0               	movwf	192,c	;volatile
   327                           
   328                           ;newmain.c: 40: }
   329   000612  0E0F               	movlw	15
   330   000614  6E93               	movwf	147,c	;volatile
   331   000616                     
   332                           ;newmain.c: 41: 
   333   000616  6A94               	clrf	148,c	;volatile
   334   000618                     
   335                           ;newmain.c: 42: void atod(void)
   336   000618  8092               	bsf	146,0,c	;volatile
   337                           
   338                           ;newmain.c: 44: 
   339   00061A  0E3C               	movlw	60
   340   00061C  6EBD               	movwf	189,c	;volatile
   341                           
   342                           ;newmain.c: 45:  GO=1;
   343   00061E  0E1E               	movlw	30
   344   000620  6EBE               	movwf	190,c	;volatile
   345                           
   346                           ;newmain.c: 46:  while(ADCON0bits.GO==1);
   347   000622  0E3E               	movlw	62
   348   000624  6ECB               	movwf	203,c	;volatile
   349                           
   350                           ;newmain.c: 47: 
   351   000626  0E03               	movlw	3
   352   000628  6ECA               	movwf	202,c	;volatile
   353   00062A                     
   354                           ;newmain.c: 48: 
   355   00062A  84CA               	bsf	4042,2,c	;volatile
   356   00062C                     l736:
   357   00062C  EC35  F003         	call	_atod	;wreg free
   358   000630  CFC4 FFBE          	movff	4036,4030	;volatile
   359   000634  CFC3 F003          	movff	4035,main@tmp	;volatile
   360   000638  4003               	rrncf	main@tmp^0,w,c
   361   00063A  42E8               	rrncf	wreg,f,c
   362   00063C  0B3F               	andlw	63
   363   00063E  6E03               	movwf	main@tmp^0,c
   364   000640  5003               	movf	main@tmp^0,w,c
   365   000642  09CF               	iorlw	207
   366   000644  6E03               	movwf	main@tmp^0,c
   367   000646  50BD               	movf	189,w,c	;volatile
   368   000648  1403               	andwf	main@tmp^0,w,c
   369   00064A  6EBD               	movwf	189,c	;volatile
   370   00064C  0E06               	movlw	6
   371   00064E  6E02               	movwf	(??_main+1)^0,c
   372   000650  0E13               	movlw	19
   373   000652  6E01               	movwf	??_main^0,c
   374   000654  0EAE               	movlw	174
   375   000656                     u27:
   376   000656  2EE8               	decfsz	wreg,f,c
   377   000658  D7FE               	bra	u27
   378   00065A  2E01               	decfsz	??_main^0,f,c
   379   00065C  D7FC               	bra	u27
   380   00065E  2E02               	decfsz	(??_main+1)^0,f,c
   381   000660  D7FA               	bra	u27
   382   000662  EF16  F003         	goto	l736
   383   000666  EF00  F000         	goto	start
   384   00066A                     __end_of_main:
   385                           	callstack 0
   386                           
   387 ;; *************** function _atod *****************
   388 ;; Defined at:
   389 ;;		line 69 in file "newmain.c"
   390 ;; Parameters:    Size  Location     Type
   391 ;;		None
   392 ;; Auto vars:     Size  Location     Type
   393 ;;		None
   394 ;; Return value:  Size  Location     Type
   395 ;;                  1    wreg      void 
   396 ;; Registers used:
   397 ;;		None
   398 ;; Tracked objects:
   399 ;;		On entry : 0/0
   400 ;;		On exit  : 0/0
   401 ;;		Unchanged: 0/0
   402 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   403 ;;      Params:         0       0       0       0       0       0       0
   404 ;;      Locals:         0       0       0       0       0       0       0
   405 ;;      Temps:          0       0       0       0       0       0       0
   406 ;;      Totals:         0       0       0       0       0       0       0
   407 ;;Total ram usage:        0 bytes
   408 ;; Hardware stack levels used: 1
   409 ;; This function calls:
   410 ;;		Nothing
   411 ;; This function is called by:
   412 ;;		_main
   413 ;; This function uses a non-reentrant model
   414 ;;
   415                           
   416                           	psect	text1
   417   00066A                     __ptext1:
   418                           	callstack 0
   419   00066A                     _atod:
   420                           	callstack 30
   421   00066A  82C2               	bsf	4034,1,c	;volatile
   422   00066C                     l47:
   423   00066C  B2C2               	btfsc	194,1,c	;volatile
   424   00066E  EF3B  F003         	goto	u11
   425   000672  EF3D  F003         	goto	u10
   426   000676                     u11:
   427   000676  EF36  F003         	goto	l47
   428   00067A                     u10:
   429   00067A  0012               	return		;funcret
   430   00067C                     __end_of_atod:
   431                           	callstack 0
   432                           
   433                           	psect	smallconst
   434   000600                     __psmallconst:
   435                           	callstack 0
   436   000600  00                 	db	0
   437   000601  00                 	db	0	; dummy byte at the end
   438   000000                     __activetblptr  equ	0
   439                           
   440                           	psect	rparam
   441   000001                     ___rparam_used  equ	1
   442   000000                     ___param_bank   equ	0
   443   000000                     __Lparam        equ	__Lrparam
   444   000000                     __Hparam        equ	__Hrparam
   445                           
   446                           	psect	idloc
   447                           
   448                           ;Config register IDLOC0 @ 0x200000
   449                           ;	unspecified, using default values
   450   200000                     	org	2097152
   451   200000  FF                 	db	255
   452                           
   453                           ;Config register IDLOC1 @ 0x200001
   454                           ;	unspecified, using default values
   455   200001                     	org	2097153
   456   200001  FF                 	db	255
   457                           
   458                           ;Config register IDLOC2 @ 0x200002
   459                           ;	unspecified, using default values
   460   200002                     	org	2097154
   461   200002  FF                 	db	255
   462                           
   463                           ;Config register IDLOC3 @ 0x200003
   464                           ;	unspecified, using default values
   465   200003                     	org	2097155
   466   200003  FF                 	db	255
   467                           
   468                           ;Config register IDLOC4 @ 0x200004
   469                           ;	unspecified, using default values
   470   200004                     	org	2097156
   471   200004  FF                 	db	255
   472                           
   473                           ;Config register IDLOC5 @ 0x200005
   474                           ;	unspecified, using default values
   475   200005                     	org	2097157
   476   200005  FF                 	db	255
   477                           
   478                           ;Config register IDLOC6 @ 0x200006
   479                           ;	unspecified, using default values
   480   200006                     	org	2097158
   481   200006  FF                 	db	255
   482                           
   483                           ;Config register IDLOC7 @ 0x200007
   484                           ;	unspecified, using default values
   485   200007                     	org	2097159
   486   200007  FF                 	db	255
   487                           
   488                           	psect	config
   489                           
   490                           ; Padding undefined space
   491   300000                     	org	3145728
   492   300000  FF                 	db	255
   493                           
   494                           ;Config register CONFIG1H @ 0x300001
   495                           ;	Oscillator Selection bits
   496                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   497                           ;	Fail-Safe Clock Monitor Enable bit
   498                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   499                           ;	Internal/External Oscillator Switchover bit
   500                           ;	IESO = OFF, Oscillator Switchover mode disabled
   501   300001                     	org	3145729
   502   300001  08                 	db	8
   503                           
   504                           ;Config register CONFIG2L @ 0x300002
   505                           ;	Power-up Timer Enable bit
   506                           ;	PWRT = ON, PWRT enabled
   507                           ;	Brown-out Reset Enable bits
   508                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   509                           ;	Brown Out Reset Voltage bits
   510                           ;	BORV = 0x3, unprogrammed default
   511   300002                     	org	3145730
   512   300002  18                 	db	24
   513                           
   514                           ;Config register CONFIG2H @ 0x300003
   515                           ;	Watchdog Timer Enable bit
   516                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   517                           ;	Watchdog Timer Postscale Select bits
   518                           ;	WDTPS = 0xF, unprogrammed default
   519   300003                     	org	3145731
   520   300003  1E                 	db	30
   521                           
   522                           ; Padding undefined space
   523   300004                     	org	3145732
   524   300004  FF                 	db	255
   525                           
   526                           ;Config register CONFIG3H @ 0x300005
   527                           ;	CCP2 MUX bit
   528                           ;	CCP2MX = 0x1, unprogrammed default
   529                           ;	PORTB A/D Enable bit
   530                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   531                           ;	Low-Power Timer1 Oscillator Enable bit
   532                           ;	LPT1OSC = 0x0, unprogrammed default
   533                           ;	MCLR Pin Enable bit
   534                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   535   300005                     	org	3145733
   536   300005  01                 	db	1
   537                           
   538                           ;Config register CONFIG4L @ 0x300006
   539                           ;	Stack Full/Underflow Reset Enable bit
   540                           ;	STVREN = 0x1, unprogrammed default
   541                           ;	Single-Supply ICSP Enable bit
   542                           ;	LVP = OFF, Single-Supply ICSP disabled
   543                           ;	Extended Instruction Set Enable bit
   544                           ;	XINST = 0x0, unprogrammed default
   545                           ;	Background Debugger Enable bit
   546                           ;	DEBUG = OFF, Background debugger disabled, RB6 and RB7 configured as general purpose I
      +                          /O pins
   547   300006                     	org	3145734
   548   300006  81                 	db	129
   549                           
   550                           ; Padding undefined space
   551   300007                     	org	3145735
   552   300007  FF                 	db	255
   553                           
   554                           ;Config register CONFIG5L @ 0x300008
   555                           ;	Code Protection bit
   556                           ;	CP0 = ON, Block 0 (000800-001FFFh) code-protected
   557                           ;	Code Protection bit
   558                           ;	CP1 = ON, Block 1 (002000-003FFFh) code-protected
   559                           ;	Code Protection bit
   560                           ;	CP2 = ON, Block 2 (004000-005FFFh) code-protected
   561                           ;	Code Protection bit
   562                           ;	CP3 = ON, Block 3 (006000-007FFFh) code-protected
   563   300008                     	org	3145736
   564   300008  00                 	db	0
   565                           
   566                           ;Config register CONFIG5H @ 0x300009
   567                           ;	Boot Block Code Protection bit
   568                           ;	CPB = ON, Boot block (000000-0007FFh) code-protected
   569                           ;	Data EEPROM Code Protection bit
   570                           ;	CPD = ON, Data EEPROM code-protected
   571   300009                     	org	3145737
   572   300009  00                 	db	0
   573                           
   574                           ;Config register CONFIG6L @ 0x30000A
   575                           ;	unspecified, using default values
   576                           ;	Write Protection bit
   577                           ;	WRT0 = 0x1, unprogrammed default
   578                           ;	Write Protection bit
   579                           ;	WRT1 = 0x1, unprogrammed default
   580                           ;	Write Protection bit
   581                           ;	WRT2 = 0x1, unprogrammed default
   582                           ;	Write Protection bit
   583                           ;	WRT3 = 0x1, unprogrammed default
   584   30000A                     	org	3145738
   585   30000A  0F                 	db	15
   586                           
   587                           ;Config register CONFIG6H @ 0x30000B
   588                           ;	Configuration Register Write Protection bit
   589                           ;	WRTC = 0x1, unprogrammed default
   590                           ;	Boot Block Write Protection bit
   591                           ;	WRTB = 0x1, unprogrammed default
   592                           ;	Data EEPROM Write Protection bit
   593                           ;	WRTD = OFF, Data EEPROM not write-protected
   594   30000B                     	org	3145739
   595   30000B  E0                 	db	224
   596                           
   597                           ;Config register CONFIG7L @ 0x30000C
   598                           ;	Table Read Protection bit
   599                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   600                           ;	Table Read Protection bit
   601                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   602                           ;	Table Read Protection bit
   603                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   604                           ;	Table Read Protection bit
   605                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   606   30000C                     	org	3145740
   607   30000C  0F                 	db	15
   608                           
   609                           ;Config register CONFIG7H @ 0x30000D
   610                           ;	Boot Block Table Read Protection bit
   611                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   612   30000D                     	org	3145741
   613   30000D  40                 	db	64
   614                           tosu	equ	0xFFF
   615                           tosh	equ	0xFFE
   616                           tosl	equ	0xFFD
   617                           stkptr	equ	0xFFC
   618                           pclatu	equ	0xFFB
   619                           pclath	equ	0xFFA
   620                           pcl	equ	0xFF9
   621                           tblptru	equ	0xFF8
   622                           tblptrh	equ	0xFF7
   623                           tblptrl	equ	0xFF6
   624                           tablat	equ	0xFF5
   625                           prodh	equ	0xFF4
   626                           prodl	equ	0xFF3
   627                           indf0	equ	0xFEF
   628                           postinc0	equ	0xFEE
   629                           postdec0	equ	0xFED
   630                           preinc0	equ	0xFEC
   631                           plusw0	equ	0xFEB
   632                           fsr0h	equ	0xFEA
   633                           fsr0l	equ	0xFE9
   634                           wreg	equ	0xFE8
   635                           indf1	equ	0xFE7
   636                           postinc1	equ	0xFE6
   637                           postdec1	equ	0xFE5
   638                           preinc1	equ	0xFE4
   639                           plusw1	equ	0xFE3
   640                           fsr1h	equ	0xFE2
   641                           fsr1l	equ	0xFE1
   642                           bsr	equ	0xFE0
   643                           indf2	equ	0xFDF
   644                           postinc2	equ	0xFDE
   645                           postdec2	equ	0xFDD
   646                           preinc2	equ	0xFDC
   647                           plusw2	equ	0xFDB
   648                           fsr2h	equ	0xFDA
   649                           fsr2l	equ	0xFD9
   650                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      3       3
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      45
                                              0 COMRAM     3     3      0
                               _atod
 ---------------------------------------------------------------------------------
 (1) _atod                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _atod

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBIGSFRh          61      0       0      0.0%
BITBIGSFRllh        42      0       0      0.0%
BITBIGSFRlll        18      0       0      0.0%
BITBIGSFRlh          3      0       0      0.0%
COMRAM             127      3       3      2.4%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BIGRAM            1535      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Apr 03 14:12:37 2025

                     l50 067A                       l47 066C                       _GO 7E11  
                     u10 067A                       u11 0676                       u27 0656  
                    l730 0616                      l740 0634                      l732 0618  
                    l726 066A                      l742 0638                      l734 062A  
                    l744 0640                      l736 062C                      l728 0602  
                    l746 0646                      l738 0630                      l748 064C  
                    _PR2 0FCB                      wreg 0FE8                     _atod 066A  
                   _main 0602                     start 0000             ___param_bank 0000  
                  ?_atod 0001                    ?_main 0001                    _T2CON 0FCA  
                  _TRISB 0F93                    _TRISC 0F94          __initialization 067C  
           __end_of_atod 067C             __end_of_main 066A                   ??_atod 0001  
                 ??_main 0001            __activetblptr 0000                   _ADCON0 0FC2  
                 _ADCON1 0FC1                   _ADCON2 0FC0                   _ADRESH 0FC4  
                 _ADRESL 0FC3                   _CCPR1L 0FBE                   _OSCCON 0FD3  
                 _TMR2ON 7E52                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 067C            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  _CCP1CON 0FBD                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0600                  __pcinit 067C  
                __ramtop 0600                  __ptext0 0602                  __ptext1 066A  
                main@tmp 0003     end_of_initialization 067C                _TRISAbits 0F92  
    start_initialization 067C              __smallconst 0600               _ADCON0bits 0FC2  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
