{
	"route__net": 492,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 465,
	"route__wirelength__iter:1": 15979,
	"route__drc_errors__iter:2": 278,
	"route__wirelength__iter:2": 15834,
	"route__drc_errors__iter:3": 248,
	"route__wirelength__iter:3": 15735,
	"route__drc_errors__iter:4": 51,
	"route__wirelength__iter:4": 15752,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 15725,
	"route__drc_errors": 0,
	"route__wirelength": 15725,
	"route__vias": 4270,
	"route__vias__singlecut": 4270,
	"route__vias__multicut": 0,
	"design__io": 20,
	"design__die__area": 10613.3,
	"design__core__area": 7291.99,
	"design__instance__count": 589,
	"design__instance__area": 3898.74,
	"design__instance__count__stdcell": 589,
	"design__instance__area__stdcell": 3898.74,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.53466,
	"design__instance__utilization__stdcell": 0.53466,
	"design__instance__count__class:fill_cell": 62,
	"design__instance__count__class:tap_cell": 99,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 72,
	"design__instance__count__class:inverter": 18,
	"design__instance__count__class:sequential_cell": 8,
	"design__instance__count__class:multi_input_combinational_cell": 389,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}