Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Sat Dec 28 21:58:53 2019
| Host         : jaeger running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file floppy_top_timing_summary_routed.rpt -pb floppy_top_timing_summary_routed.pb -rpx floppy_top_timing_summary_routed.rpx -warn_on_violation
| Design       : floppy_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.137        0.000                      0                  133        0.232        0.000                      0                  133        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.137        0.000                      0                  133        0.232        0.000                      0                  133        4.500        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.890ns (21.078%)  route 3.332ns (78.922%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.806     3.396    my_push/r_db_push_i_1_n_0
    SLICE_X64Y63         FDRE                                         r  my_push/r_db_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.504     8.570    my_push/clk_out1
    SLICE_X64Y63         FDRE                                         r  my_push/r_db_count_reg[24]/C
                         clock pessimism              0.575     9.146    
                         clock uncertainty           -0.088     9.057    
    SLICE_X64Y63         FDRE (Setup_fdre_C_R)       -0.524     8.533    my_push/r_db_count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.667     3.258    my_push/r_db_push_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  my_push/r_db_count_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     8.571    my_push/clk_out1
    SLICE_X64Y62         FDSE                                         r  my_push/r_db_count_reg[20]/C
                         clock pessimism              0.575     9.147    
                         clock uncertainty           -0.088     9.058    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.524     8.534    my_push/r_db_count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.667     3.258    my_push/r_db_push_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  my_push/r_db_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     8.571    my_push/clk_out1
    SLICE_X64Y62         FDRE                                         r  my_push/r_db_count_reg[21]/C
                         clock pessimism              0.575     9.147    
                         clock uncertainty           -0.088     9.058    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524     8.534    my_push/r_db_count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.667     3.258    my_push/r_db_push_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  my_push/r_db_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     8.571    my_push/clk_out1
    SLICE_X64Y62         FDRE                                         r  my_push/r_db_count_reg[22]/C
                         clock pessimism              0.575     9.147    
                         clock uncertainty           -0.088     9.058    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524     8.534    my_push/r_db_count_reg[22]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.667     3.258    my_push/r_db_push_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  my_push/r_db_count_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     8.571    my_push/clk_out1
    SLICE_X64Y62         FDSE                                         r  my_push/r_db_count_reg[23]/C
                         clock pessimism              0.575     9.147    
                         clock uncertainty           -0.088     9.058    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.524     8.534    my_push/r_db_count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.890ns (21.883%)  route 3.177ns (78.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.651     3.241    my_push/r_db_push_i_1_n_0
    SLICE_X64Y59         FDSE                                         r  my_push/r_db_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.507     8.573    my_push/clk_out1
    SLICE_X64Y59         FDSE                                         r  my_push/r_db_count_reg[10]/C
                         clock pessimism              0.575     9.149    
                         clock uncertainty           -0.088     9.060    
    SLICE_X64Y59         FDSE (Setup_fdse_C_S)       -0.524     8.536    my_push/r_db_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.890ns (21.883%)  route 3.177ns (78.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.651     3.241    my_push/r_db_push_i_1_n_0
    SLICE_X64Y59         FDRE                                         r  my_push/r_db_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.507     8.573    my_push/clk_out1
    SLICE_X64Y59         FDRE                                         r  my_push/r_db_count_reg[11]/C
                         clock pessimism              0.575     9.149    
                         clock uncertainty           -0.088     9.060    
    SLICE_X64Y59         FDRE (Setup_fdre_C_R)       -0.524     8.536    my_push/r_db_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.890ns (21.883%)  route 3.177ns (78.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.651     3.241    my_push/r_db_push_i_1_n_0
    SLICE_X64Y59         FDRE                                         r  my_push/r_db_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.507     8.573    my_push/clk_out1
    SLICE_X64Y59         FDRE                                         r  my_push/r_db_count_reg[8]/C
                         clock pessimism              0.575     9.149    
                         clock uncertainty           -0.088     9.060    
    SLICE_X64Y59         FDRE (Setup_fdre_C_R)       -0.524     8.536    my_push/r_db_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.890ns (21.883%)  route 3.177ns (78.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.651     3.241    my_push/r_db_push_i_1_n_0
    SLICE_X64Y59         FDSE                                         r  my_push/r_db_count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.507     8.573    my_push/clk_out1
    SLICE_X64Y59         FDSE                                         r  my_push/r_db_count_reg[9]/C
                         clock pessimism              0.575     9.149    
                         clock uncertainty           -0.088     9.060    
    SLICE_X64Y59         FDSE (Setup_fdse_C_S)       -0.524     8.536    my_push/r_db_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 my_push/r_db_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_db_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.890ns (22.431%)  route 3.078ns (77.569%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.624    -0.826    my_push/clk_out1
    SLICE_X64Y60         FDSE                                         r  my_push/r_db_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.308 f  my_push/r_db_count_reg[15]/Q
                         net (fo=2, routed)           0.808     0.500    my_push/r_db_count_reg[15]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.624 f  my_push/r_db_count[0]_i_3/O
                         net (fo=1, routed)           1.019     1.643    my_push/r_db_count[0]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.767 f  my_push/r_db_count[0]_i_1/O
                         net (fo=26, routed)          0.699     2.466    my_push/r_db_count[0]_i_1_n_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.590 r  my_push/r_db_push_i_1/O
                         net (fo=26, routed)          0.551     3.141    my_push/r_db_push_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  my_push/r_db_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          1.508     8.574    my_push/clk_out1
    SLICE_X64Y57         FDRE                                         r  my_push/r_db_count_reg[0]/C
                         clock pessimism              0.575     9.150    
                         clock uncertainty           -0.088     9.061    
    SLICE_X64Y57         FDRE (Setup_fdre_C_R)       -0.524     8.537    my_push/r_db_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 my_push/r_push_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_push/r_prev_push_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.593    -0.528    my_push/clk_out1
    SLICE_X65Y55         FDRE                                         r  my_push/r_push_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  my_push/r_push_meta_reg/Q
                         net (fo=2, routed)           0.176    -0.211    my_push/r_push_meta
    SLICE_X65Y59         FDRE                                         r  my_push/r_prev_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.862    -0.765    my_push/clk_out1
    SLICE_X65Y59         FDRE                                         r  my_push/r_prev_push_reg/C
                         clock pessimism              0.252    -0.513    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.070    -0.443    my_push/r_prev_push_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.591    -0.530    my_input/clk_out1
    SLICE_X62Y61         FDSE                                         r  my_input/r_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.389 r  my_input/r_count_reg[15]/Q
                         net (fo=3, routed)           0.081    -0.308    my_input/r_count[15]
    SLICE_X62Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.181 r  my_input/r_count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.181    my_input/data0[16]
    SLICE_X62Y61         FDRE                                         r  my_input/r_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.861    -0.766    my_input/clk_out1
    SLICE_X62Y61         FDRE                                         r  my_input/r_count_reg[16]/C
                         clock pessimism              0.236    -0.530    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.105    -0.425    my_input/r_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.589    -0.532    my_input/clk_out1
    SLICE_X62Y63         FDSE                                         r  my_input/r_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.391 r  my_input/r_count_reg[23]/Q
                         net (fo=3, routed)           0.081    -0.310    my_input/r_count[23]
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.183 r  my_input/r_count0_carry__4/O[3]
                         net (fo=1, routed)           0.000    -0.183    my_input/data0[24]
    SLICE_X62Y63         FDRE                                         r  my_input/r_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.769    my_input/clk_out1
    SLICE_X62Y63         FDRE                                         r  my_input/r_count_reg[24]/C
                         clock pessimism              0.237    -0.532    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.105    -0.427    my_input/r_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.590    -0.531    my_input/clk_out1
    SLICE_X62Y62         FDSE                                         r  my_input/r_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.390 r  my_input/r_count_reg[19]/Q
                         net (fo=3, routed)           0.081    -0.309    my_input/r_count[19]
    SLICE_X62Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.182 r  my_input/r_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.182    my_input/data0[20]
    SLICE_X62Y62         FDSE                                         r  my_input/r_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.859    -0.768    my_input/clk_out1
    SLICE_X62Y62         FDSE                                         r  my_input/r_count_reg[20]/C
                         clock pessimism              0.237    -0.531    
    SLICE_X62Y62         FDSE (Hold_fdse_C_D)         0.105    -0.426    my_input/r_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.592    -0.529    my_input/clk_out1
    SLICE_X62Y58         FDRE                                         r  my_input/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  my_input/r_count_reg[3]/Q
                         net (fo=3, routed)           0.082    -0.306    my_input/r_count[3]
    SLICE_X62Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.179 r  my_input/r_count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.179    my_input/data0[4]
    SLICE_X62Y58         FDRE                                         r  my_input/r_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.862    -0.765    my_input/clk_out1
    SLICE_X62Y58         FDRE                                         r  my_input/r_count_reg[4]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.105    -0.424    my_input/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.591    -0.530    my_input/clk_out1
    SLICE_X62Y60         FDRE                                         r  my_input/r_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  my_input/r_count_reg[11]/Q
                         net (fo=3, routed)           0.082    -0.307    my_input/r_count[11]
    SLICE_X62Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.180 r  my_input/r_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.180    my_input/data0[12]
    SLICE_X62Y60         FDSE                                         r  my_input/r_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.861    -0.766    my_input/clk_out1
    SLICE_X62Y60         FDSE                                         r  my_input/r_count_reg[12]/C
                         clock pessimism              0.236    -0.530    
    SLICE_X62Y60         FDSE (Hold_fdse_C_D)         0.105    -0.425    my_input/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.592    -0.529    my_input/clk_out1
    SLICE_X62Y59         FDSE                                         r  my_input/r_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.388 r  my_input/r_count_reg[7]/Q
                         net (fo=3, routed)           0.082    -0.306    my_input/r_count[7]
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.179 r  my_input/r_count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.179    my_input/data0[8]
    SLICE_X62Y59         FDRE                                         r  my_input/r_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.862    -0.765    my_input/clk_out1
    SLICE_X62Y59         FDRE                                         r  my_input/r_count_reg[8]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.105    -0.424    my_input/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.591    -0.530    my_input/clk_out1
    SLICE_X62Y60         FDRE                                         r  my_input/r_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  my_input/r_count_reg[9]/Q
                         net (fo=3, routed)           0.088    -0.302    my_input/r_count[9]
    SLICE_X62Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.178 r  my_input/r_count0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.178    my_input/data0[10]
    SLICE_X62Y60         FDRE                                         r  my_input/r_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.861    -0.766    my_input/clk_out1
    SLICE_X62Y60         FDRE                                         r  my_input/r_count_reg[10]/C
                         clock pessimism              0.236    -0.530    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.105    -0.425    my_input/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.591    -0.530    my_input/clk_out1
    SLICE_X62Y61         FDSE                                         r  my_input/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.389 r  my_input/r_count_reg[13]/Q
                         net (fo=3, routed)           0.088    -0.302    my_input/r_count[13]
    SLICE_X62Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.178 r  my_input/r_count0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.178    my_input/data0[14]
    SLICE_X62Y61         FDSE                                         r  my_input/r_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.861    -0.766    my_input/clk_out1
    SLICE_X62Y61         FDSE                                         r  my_input/r_count_reg[14]/C
                         clock pessimism              0.236    -0.530    
    SLICE_X62Y61         FDSE (Hold_fdse_C_D)         0.105    -0.425    my_input/r_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 my_input/r_count_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_input/r_count_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.589    -0.532    my_input/clk_out1
    SLICE_X62Y63         FDSE                                         r  my_input/r_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.391 r  my_input/r_count_reg[21]/Q
                         net (fo=3, routed)           0.089    -0.303    my_input/r_count[21]
    SLICE_X62Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.179 r  my_input/r_count0_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.179    my_input/data0[22]
    SLICE_X62Y63         FDSE                                         r  my_input/r_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  my_clk/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.769    my_input/clk_out1
    SLICE_X62Y63         FDSE                                         r  my_input/r_count_reg[22]/C
                         clock pessimism              0.237    -0.532    
    SLICE_X62Y63         FDSE (Hold_fdse_C_D)         0.105    -0.427    my_input/r_count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    my_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y58     my_input/o_leds_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y60     my_input/r_blink_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y60     my_input/r_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60     my_input/r_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60     my_input/r_count_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60     my_input/r_count_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X62Y61     my_input/r_count_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X62Y61     my_input/r_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y58     my_input/o_leds_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60     my_input/r_blink_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60     my_input/r_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     my_input/r_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     my_input/r_count_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     my_input/r_count_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     my_input/r_count_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     my_input/r_count_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     my_input/r_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61     my_input/r_count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y58     my_input/o_leds_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60     my_input/r_blink_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60     my_input/r_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     my_input/r_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     my_input/r_count_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60     my_input/r_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y58     my_input/r_count_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y63     my_input/r_count_reg[21]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y63     my_input/r_count_reg[22]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y63     my_input/r_count_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  my_clk/inst/mmcm_adv_inst/CLKFBOUT



