# Reading D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/tcl/vsim/pref.tcl
# do bits_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Synchronous\ sequential\ circuits/Counter/src {D:/EDA/DigitalCircuit/MyDigitalWorks/Synchronous sequential circuits/Counter/src/3bits_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:53 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Synchronous sequential circuits/Counter/src" D:/EDA/DigitalCircuit/MyDigitalWorks/Synchronous sequential circuits/Counter/src/3bits_counter.v 
# -- Compiling module bits_counter
# 
# Top level modules:
# 	bits_counter
# End time: 12:03:53 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous\ sequential\ circuits/Counter/src {D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous sequential circuits/Counter/src/tb_3bits_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:53 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous sequential circuits/Counter/src" D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous sequential circuits/Counter/src/tb_3bits_counter.v 
# -- Compiling module tb_bits_counter
# 
# Top level modules:
# 	tb_bits_counter
# End time: 12:03:53 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  tb_bits_counter
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" tb_bits_counter 
# Start time: 12:03:53 on May 21,2021
# Loading work.tb_bits_counter
# Loading work.bits_counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# start a clock pulse
# ** Note: $stop    : D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous sequential circuits/Counter/src/tb_3bits_counter.v(91)
#    Time: 400 ns  Iteration: 0  Instance: /tb_bits_counter
# Break in Module tb_bits_counter at D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous sequential circuits/Counter/src/tb_3bits_counter.v line 91
restart
# Closing VCD file "tb_bits_counter"
run
# start a clock pulse
run
# ** Note: $stop    : D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous sequential circuits/Counter/src/tb_3bits_counter.v(91)
#    Time: 400 ns  Iteration: 0  Instance: /tb_bits_counter
# Break in Module tb_bits_counter at D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/counter/../../Synchronous sequential circuits/Counter/src/tb_3bits_counter.v line 91
# End time: 12:09:23 on May 21,2021, Elapsed time: 0:05:30
# Errors: 0, Warnings: 0
