# Reading pref.tcl
# do cameraProjection_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:34 on Oct 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:04:34 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:34 on Oct 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:04:35 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:35 on Oct 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:04:35 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:35 on Oct 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# End time: 16:04:35 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:35 on Oct 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:04:35 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:35 on Oct 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:04:35 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:47 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:04:47 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:47 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 16:04:47 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:47 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:04:47 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:47 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 16:04:47 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:48 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:04:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:52 on Oct 29,2021
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping package array2d
# -- Skipping entity cameraprojection
# -- Skipping entity controller
# -- Skipping entity filmcoords
# -- Skipping entity matrixmul4d
# -- Skipping package mult_4x4_pack
# -- Skipping entity outputbuffer
# -- Skipping entity pixelcoords
# -- Skipping entity projection
# -- Skipping entity pwc
# -- Skipping entity rotationcalc
# -- Skipping entity storematrix
# -- Skipping entity vectorstore
# End time: 16:04:52 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:52 on Oct 29,2021
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# -- Compiling package mult_4x4_pack
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:04:52 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.projection -t ns
# vsim -gui -l msim_transcript work.projection -t ns 
# Start time: 16:04:59 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.array2d
# Loading work.projection(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.controller(behaviour)
# Loading work.outputbuffer(behaviour)
# Loading work.cameraprojection(bdf_type)
# Loading work.filmcoords(behaviour)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "pc_in".
#    Time: 0 ns  Iteration: 0  Instance: /projection/b2v_point0/b2v_film File: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 16:04:59 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:07:26 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:07:26 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:07:26 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:07:26 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cameraprojection
# vsim work.cameraprojection 
# Start time: 16:07:31 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.array2d
# Loading work.cameraprojection(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.filmcoords(behaviour)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "pc_in".
#    Time: 0 ps  Iteration: 0  Instance: /cameraprojection/b2v_film File: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 16:07:31 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:36 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:10:36 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:36 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 16:10:36 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:36 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:10:36 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:36 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 16:10:36 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:36 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:37 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:37 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:37 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:37 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:37 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:37 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:37 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:10:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:40 on Oct 29,2021
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping package array2d
# -- Skipping entity cameraprojection
# -- Skipping entity controller
# -- Skipping entity filmcoords
# -- Skipping entity matrixmul4d
# -- Skipping package mult_4x4_pack
# -- Skipping entity outputbuffer
# -- Skipping entity pixelcoords
# -- Skipping entity projection
# -- Skipping entity pwc
# -- Skipping entity rotationcalc
# -- Skipping entity storematrix
# -- Skipping entity vectorstore
# End time: 16:10:40 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:40 on Oct 29,2021
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# -- Compiling package mult_4x4_pack
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:10:40 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cameraprojection
# vsim work.cameraprojection 
# Start time: 16:10:42 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.array2d
# Loading work.cameraprojection(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.filmcoords(behaviour)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "pc_in".
#    Time: 0 ps  Iteration: 0  Instance: /cameraprojection/b2v_film File: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 16:10:42 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.cameraprojection
# vsim work.cameraprojection 
# Start time: 16:14:18 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.array2d
# Loading work.cameraprojection(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.filmcoords(behaviour)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "pc_in".
#    Time: 0 ps  Iteration: 0  Instance: /cameraprojection/b2v_film File: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 16:14:18 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.vectorstore
# vsim work.vectorstore 
# Start time: 16:14:22 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.vectorstore(behaviour)
add wave -position insertpoint  \
sim:/vectorstore/clk \
sim:/vectorstore/load \
sim:/vectorstore/p0 \
sim:/vectorstore/P1 \
sim:/vectorstore/P2 \
sim:/vectorstore/P3 \
sim:/vectorstore/P4 \
sim:/vectorstore/P5 \
sim:/vectorstore/P6 \
sim:/vectorstore/P7 \
sim:/vectorstore/C_in \
sim:/vectorstore/w0 \
sim:/vectorstore/w1 \
sim:/vectorstore/w2 \
sim:/vectorstore/w3 \
sim:/vectorstore/w4 \
sim:/vectorstore/w5 \
sim:/vectorstore/w6 \
sim:/vectorstore/w7 \
sim:/vectorstore/C_out \
sim:/vectorstore/rdy \
sim:/vectorstore/loaded
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.do
vsim work.storematrix
# End time: 16:20:23 on Oct 29,2021, Elapsed time: 0:06:01
# Errors: 0, Warnings: 0
# vsim work.storematrix 
# Start time: 16:20:23 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.storematrix(behaviour)
add wave -position insertpoint  \
sim:/storematrix/in_matrix0 \
sim:/storematrix/in_matrix1 \
sim:/storematrix/in_matrix2 \
sim:/storematrix/in_matrix3 \
sim:/storematrix/out_matrix0 \
sim:/storematrix/out_matrix1 \
sim:/storematrix/out_matrix2 \
sim:/storematrix/out_matrix3 \
sim:/storematrix/clk \
sim:/storematrix/load \
sim:/storematrix/stored
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.do
run 5
vsim work.rotationcalc
# End time: 16:22:29 on Oct 29,2021, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim work.rotationcalc 
# Start time: 16:22:29 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.rotationcalc(behaviour)
add wave -position insertpoint  \
sim:/rotationcalc/R0 \
sim:/rotationcalc/R1 \
sim:/rotationcalc/R2 \
sim:/rotationcalc/R3 \
sim:/rotationcalc/pw \
sim:/rotationcalc/pc_out
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:56 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:40:56 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:56 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 16:40:56 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:56 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:40:56 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:56 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:57 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:40:57 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rotationcalc
# End time: 16:41:03 on Oct 29,2021, Elapsed time: 0:18:34
# Errors: 0, Warnings: 0
# vsim work.rotationcalc 
# Start time: 16:41:03 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.rotationcalc(behaviour)
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
add wave -position insertpoint  \
sim:/rotationcalc/R0 \
sim:/rotationcalc/R1 \
sim:/rotationcalc/R2 \
sim:/rotationcalc/R3 \
sim:/rotationcalc/pw \
sim:/rotationcalc/pc_out
add wave -position insertpoint  \
sim:/rotationcalc/R0 \
sim:/rotationcalc/R1 \
sim:/rotationcalc/R2 \
sim:/rotationcalc/R3 \
sim:/rotationcalc/pw \
sim:/rotationcalc/pc_out
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 16:50:04 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:50:05 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# ** Error: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd(25): (vcom-1192) Array length is 4; aggregate length is 3.
# ** Note: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd(38): VHDL Compiler exiting
# End time: 16:50:05 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:50:05 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:50:05 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rotationcalc
# End time: 16:50:15 on Oct 29,2021, Elapsed time: 0:09:12
# Errors: 0, Warnings: 0
# vsim work.rotationcalc 
# Start time: 16:50:15 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.rotationcalc(behaviour)
add wave -position insertpoint  \
sim:/rotationcalc/R0 \
sim:/rotationcalc/R1 \
sim:/rotationcalc/R2 \
sim:/rotationcalc/R3 \
sim:/rotationcalc/pw \
sim:/rotationcalc/pc_out
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:54 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# ** Error: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd(25): (vcom-1192) Array length is 4; aggregate length is 3.
# ** Note: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd(38): VHDL Compiler exiting
# End time: 16:50:54 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:32 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:51:32 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:32 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 16:51:32 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:32 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# ** Error: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd(25): (vcom-1192) Array length is 4; aggregate length is 3.
# ** Note: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd(38): VHDL Compiler exiting
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:33 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:51:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:21 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 16:52:21 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:22 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:52:22 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:22 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# End time: 16:52:22 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:22 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:52:22 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:22 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:52:22 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
# Loading work.mult_4x4_pack
# Loading work.rotationcalc(behaviour)
vsim work.rotationcalc
# End time: 16:52:41 on Oct 29,2021, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim work.rotationcalc 
# Start time: 16:52:41 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.rotationcalc(behaviour)
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
add wave -position insertpoint  \
sim:/rotationcalc/R0 \
sim:/rotationcalc/R1 \
sim:/rotationcalc/R2 \
sim:/rotationcalc/R3 \
sim:/rotationcalc/pw \
sim:/rotationcalc/pc_out
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:12 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 16:58:12 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:12 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 16:58:12 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:12 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:13 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 16:58:13 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
# Loading work.mult_4x4_pack
# Loading work.rotationcalc(behaviour)
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 17:05:58 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 17:05:58 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity filmCoords
# -- Compiling architecture behaviour of filmCoords
# End time: 17:05:58 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/matrixMul4d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity matrixMul4d
# -- Compiling architecture behaviour of matrixMul4d
# End time: 17:05:58 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/mult_4x4_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mult_4x4_pack
# End time: 17:05:58 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/outputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity outputBuffer
# -- Compiling architecture behaviour of outputBuffer
# End time: 17:05:58 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pixelCoords
# -- Compiling architecture behaviour of pixelCoords
# End time: 17:05:58 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:58 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/projection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity projection
# -- Compiling architecture bdf_type of projection
# End time: 17:05:59 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:59 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pwc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity pwc
# -- Compiling architecture behaviour of pwc
# End time: 17:05:59 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:59 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity rotationCalc
# -- Compiling architecture behaviour of rotationCalc
# End time: 17:05:59 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:59 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/storeMatrix.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity storeMatrix
# -- Compiling architecture behaviour of storeMatrix
# End time: 17:05:59 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:05:59 on Oct 29,2021
# vcom -reportprogress 30 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/vectorStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity vectorStore
# -- Compiling architecture behaviour of vectorStore
# End time: 17:05:59 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/rotationCalc.do
# Loading work.mult_4x4_pack
# Loading work.rotationcalc(behaviour)
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:00 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/cameraProjection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ARRAY2D
# -- Loading package ARRAY2D
# -- Compiling entity cameraProjection
# -- Compiling architecture bdf_type of cameraProjection
# End time: 17:07:01 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.cameraprojection
# End time: 17:07:07 on Oct 29,2021, Elapsed time: 0:14:26
# Errors: 0, Warnings: 0
# vsim work.cameraprojection 
# Start time: 17:07:07 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.array2d
# Loading work.cameraprojection(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.filmcoords(behaviour)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "pc_in".
#    Time: 0 ps  Iteration: 0  Instance: /cameraprojection/b2v_film File: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 17:07:07 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.controller
# vsim work.controller 
# Start time: 17:07:09 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.controller(behaviour)
vsim work.filmcoords
# End time: 17:07:49 on Oct 29,2021, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim work.filmcoords 
# Start time: 17:07:49 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.filmcoords(behaviour)
add wave -position insertpoint  \
sim:/filmcoords/pc_in \
sim:/filmcoords/x \
sim:/filmcoords/y
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoord.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoord.do
run 20
vsim work.pixelcoords
# End time: 17:10:19 on Oct 29,2021, Elapsed time: 0:02:30
# Errors: 0, Warnings: 0
# vsim work.pixelcoords 
# Start time: 17:10:19 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.pixelcoords(behaviour)
add wave -position insertpoint  \
sim:/pixelcoords/x \
sim:/pixelcoords/y \
sim:/pixelcoords/u \
sim:/pixelcoords/v
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoord.do
# ** UI-Msg (suppressible): (vsim-4008) Object 'pc_in(0)' not found.
# Error in macro C:\Users\Joep\Documents\GitHub\ABAES-miniProject-graphicsRenderer\VHDL\filmCoord.do line 6
# ** UI-Msg (suppressible): (vsim-4008) Object 'pc_in(0)' not found.
# 
#     while executing
# "force pc_in(0) 16#01"
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.do
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /pixelcoords
run 20
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 20 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 20 ps  Iteration: 0  Instance: /pixelcoords
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.do
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 20 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 20 ps  Iteration: 0  Instance: /pixelcoords
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/pixelCoords.do
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 20 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 20 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 0  Instance: /pixelcoords
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 0  Instance: /pixelcoords
vsim work.projection
# End time: 17:16:05 on Oct 29,2021, Elapsed time: 0:05:46
# Errors: 0, Warnings: 8
# vsim work.projection 
# Start time: 17:16:05 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.array2d
# Loading work.projection(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.controller(behaviour)
# Loading work.outputbuffer(behaviour)
# Loading work.cameraprojection(bdf_type)
# Loading work.filmcoords(behaviour)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "pc_in".
#    Time: 0 ps  Iteration: 0  Instance: /projection/b2v_point0/b2v_film File: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/filmCoords.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 17:16:05 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.pwc
# vsim work.pwc 
# Start time: 17:16:08 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.pwc(behaviour)
add wave -position insertpoint  \
sim:/pwc/pw \
sim:/pwc/c \
sim:/pwc/pwc
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/Pwc.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/Pwc.do
vsim work.controller
# End time: 17:43:20 on Oct 29,2021, Elapsed time: 0:27:12
# Errors: 0, Warnings: 0
# vsim work.controller 
# Start time: 17:43:20 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.controller(behaviour)
add wave -position insertpoint  \
sim:/controller/clk \
sim:/controller/in_rdy \
sim:/controller/loadCamera \
sim:/controller/loadOut
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/Pwc.do
# ** UI-Msg (suppressible): (vsim-4008) Object 'pw(0)' not found.
# Error in macro C:\Users\Joep\Documents\GitHub\ABAES-miniProject-graphicsRenderer\VHDL\Pwc.do line 6
# ** UI-Msg (suppressible): (vsim-4008) Object 'pw(0)' not found.
# 
#     while executing
# "force pw(0) 16#01"
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:36 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 17:45:36 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
# Loading work.controller(behaviour)
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:48 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 17:47:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
# Loading work.controller(behaviour)
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:22 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# ** Error: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd(39): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd(40): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Note: C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd(45): VHDL Compiler exiting
# End time: 17:48:22 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:37 on Oct 29,2021
# vcom -reportprogress 300 -work work C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mult_4x4_pack
# -- Compiling entity controller
# -- Compiling architecture behaviour of controller
# End time: 17:48:37 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.controller -t ns
# End time: 17:48:48 on Oct 29,2021, Elapsed time: 0:05:28
# Errors: 0, Warnings: 0
# vsim work.controller -t ns 
# Start time: 17:48:48 on Oct 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_4x4_pack
# Loading work.controller(behaviour)
add wave -position insertpoint  \
sim:/controller/clk \
sim:/controller/in_rdy \
sim:/controller/loadCamera \
sim:/controller/loadOut
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
add wave -position insertpoint  \
sim:/controller/count
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
do C:/Users/Joep/Documents/GitHub/ABAES-miniProject-graphicsRenderer/VHDL/#controller.do
# End time: 19:08:37 on Oct 29,2021, Elapsed time: 1:19:49
# Errors: 0, Warnings: 0
