|xillydemo
clk_50 => clk_50.IN2
pcie_perstn => pcie_perstn.IN1
pcie_refclk => pcie_refclk.IN1
pcie_rx => pcie_rx.IN1
user_buttons[0] => _.IN1
user_buttons[1] => _.IN1
user_sw[0] => temp_user_sw.DATAB
user_sw[1] => temp_user_sw.DATAB
user_sw[2] => temp_user_sw.DATAB
user_sw[3] => temp_user_sw.DATAB
user_sw[4] => temp_user_sw.DATAB
user_sw[5] => temp_user_sw.DATAB
user_sw[6] => temp_user_sw.DATAB
user_sw[7] => temp_user_sw.DATAB
pcie_tx <= xillybus:xillybus_ins.pcie_tx
user_led[0] <= xillybus:xillybus_ins.user_led
user_led[1] <= xillybus:xillybus_ins.user_led
user_led[2] <= xillybus:xillybus_ins.user_led
user_led[3] <= xillybus:xillybus_ins.user_led
our_led[0] <= our_led.DB_MAX_OUTPUT_PORT_TYPE
our_led[1] <= our_led.DB_MAX_OUTPUT_PORT_TYPE
our_led[2] <= our_led.DB_MAX_OUTPUT_PORT_TYPE
our_led[3] <= our_led.DB_MAX_OUTPUT_PORT_TYPE
svr_cpu_int <= svr_lt2:CSI.svr_cpu_int
i2c_scl <> i2c_scl
i2c_sda <> i2c_sda
lpck_p => lpck_p.IN1
lpck_n => lpck_n.IN1
lpd1_p => lpd1_p.IN1
lpd1_n => lpd1_n.IN1
hs_clk => hs_clk.IN1
hs_d1 => hs_d1.IN1
hs_d2 => hs_d2.IN1
lpd2_p => lpd2_p.IN1
lpd2_n => lpd2_n.IN1


|xillydemo|altpll:clkpll
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
clk[6] <= clk[6].DB_MAX_OUTPUT_PORT_TYPE
clk[7] <= clk[7].DB_MAX_OUTPUT_PORT_TYPE
clk[8] <= clk[8].DB_MAX_OUTPUT_PORT_TYPE
clk[9] <= clk[9].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|xillydemo|altpll:clkpll|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
clk[6] <= <GND>
clk[7] <= <GND>
clk[8] <= <GND>
clk[9] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|xillydemo|xillybus:xillybus_ins
clk_125 => fixedclk_serdes.IN1
clk_50 => reconfig_clk.IN3
pcie_perstn => pcie_perstn.IN2
pcie_refclk => pcie_refclk.IN1
pcie_rx => pcie_rx.IN1
pcie_tx <= pcie_c4_1x:pcie.tx_out0
bus_clk <= pld_clk.DB_MAX_OUTPUT_PORT_TYPE
quiesce <= xillybus_core:xillybus_core_ins.quiesce_w
user_led[0] <= xillybus_core:xillybus_core_ins.user_led_w
user_led[1] <= xillybus_core:xillybus_core_ins.user_led_w
user_led[2] <= xillybus_core:xillybus_core_ins.user_led_w
user_led[3] <= xillybus_core:xillybus_core_ins.user_led_w
user_r_read_32_rden <= xillybus_core:xillybus_core_ins.user_r_read_32_rden_w
user_r_read_32_data[0] => user_r_read_32_data[0].IN1
user_r_read_32_data[1] => user_r_read_32_data[1].IN1
user_r_read_32_data[2] => user_r_read_32_data[2].IN1
user_r_read_32_data[3] => user_r_read_32_data[3].IN1
user_r_read_32_data[4] => user_r_read_32_data[4].IN1
user_r_read_32_data[5] => user_r_read_32_data[5].IN1
user_r_read_32_data[6] => user_r_read_32_data[6].IN1
user_r_read_32_data[7] => user_r_read_32_data[7].IN1
user_r_read_32_data[8] => user_r_read_32_data[8].IN1
user_r_read_32_data[9] => user_r_read_32_data[9].IN1
user_r_read_32_data[10] => user_r_read_32_data[10].IN1
user_r_read_32_data[11] => user_r_read_32_data[11].IN1
user_r_read_32_data[12] => user_r_read_32_data[12].IN1
user_r_read_32_data[13] => user_r_read_32_data[13].IN1
user_r_read_32_data[14] => user_r_read_32_data[14].IN1
user_r_read_32_data[15] => user_r_read_32_data[15].IN1
user_r_read_32_data[16] => user_r_read_32_data[16].IN1
user_r_read_32_data[17] => user_r_read_32_data[17].IN1
user_r_read_32_data[18] => user_r_read_32_data[18].IN1
user_r_read_32_data[19] => user_r_read_32_data[19].IN1
user_r_read_32_data[20] => user_r_read_32_data[20].IN1
user_r_read_32_data[21] => user_r_read_32_data[21].IN1
user_r_read_32_data[22] => user_r_read_32_data[22].IN1
user_r_read_32_data[23] => user_r_read_32_data[23].IN1
user_r_read_32_data[24] => user_r_read_32_data[24].IN1
user_r_read_32_data[25] => user_r_read_32_data[25].IN1
user_r_read_32_data[26] => user_r_read_32_data[26].IN1
user_r_read_32_data[27] => user_r_read_32_data[27].IN1
user_r_read_32_data[28] => user_r_read_32_data[28].IN1
user_r_read_32_data[29] => user_r_read_32_data[29].IN1
user_r_read_32_data[30] => user_r_read_32_data[30].IN1
user_r_read_32_data[31] => user_r_read_32_data[31].IN1
user_r_read_32_empty => user_r_read_32_empty.IN1
user_r_read_32_eof => user_r_read_32_eof.IN1
user_r_read_32_open <= xillybus_core:xillybus_core_ins.user_r_read_32_open_w
user_w_write_32_wren <= xillybus_core:xillybus_core_ins.user_w_write_32_wren_w
user_w_write_32_data[0] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[1] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[2] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[3] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[4] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[5] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[6] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[7] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[8] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[9] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[10] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[11] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[12] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[13] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[14] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[15] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[16] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[17] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[18] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[19] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[20] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[21] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[22] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[23] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[24] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[25] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[26] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[27] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[28] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[29] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[30] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[31] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_full => user_w_write_32_full.IN1
user_w_write_32_open <= xillybus_core:xillybus_core_ins.user_w_write_32_open_w
user_r_read_8_rden <= xillybus_core:xillybus_core_ins.user_r_read_8_rden_w
user_r_read_8_data[0] => user_r_read_8_data[0].IN1
user_r_read_8_data[1] => user_r_read_8_data[1].IN1
user_r_read_8_data[2] => user_r_read_8_data[2].IN1
user_r_read_8_data[3] => user_r_read_8_data[3].IN1
user_r_read_8_data[4] => user_r_read_8_data[4].IN1
user_r_read_8_data[5] => user_r_read_8_data[5].IN1
user_r_read_8_data[6] => user_r_read_8_data[6].IN1
user_r_read_8_data[7] => user_r_read_8_data[7].IN1
user_r_read_8_empty => user_r_read_8_empty.IN1
user_r_read_8_eof => user_r_read_8_eof.IN1
user_r_read_8_open <= xillybus_core:xillybus_core_ins.user_r_read_8_open_w
user_w_write_8_wren <= xillybus_core:xillybus_core_ins.user_w_write_8_wren_w
user_w_write_8_data[0] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[1] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[2] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[3] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[4] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[5] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[6] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[7] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_full => user_w_write_8_full.IN1
user_w_write_8_open <= xillybus_core:xillybus_core_ins.user_w_write_8_open_w
user_r_mem_8_rden <= xillybus_core:xillybus_core_ins.user_r_mem_8_rden_w
user_r_mem_8_data[0] => user_r_mem_8_data[0].IN1
user_r_mem_8_data[1] => user_r_mem_8_data[1].IN1
user_r_mem_8_data[2] => user_r_mem_8_data[2].IN1
user_r_mem_8_data[3] => user_r_mem_8_data[3].IN1
user_r_mem_8_data[4] => user_r_mem_8_data[4].IN1
user_r_mem_8_data[5] => user_r_mem_8_data[5].IN1
user_r_mem_8_data[6] => user_r_mem_8_data[6].IN1
user_r_mem_8_data[7] => user_r_mem_8_data[7].IN1
user_r_mem_8_empty => user_r_mem_8_empty.IN1
user_r_mem_8_eof => user_r_mem_8_eof.IN1
user_r_mem_8_open <= xillybus_core:xillybus_core_ins.user_r_mem_8_open_w
user_w_mem_8_wren <= xillybus_core:xillybus_core_ins.user_w_mem_8_wren_w
user_w_mem_8_data[0] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[1] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[2] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[3] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[4] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[5] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[6] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[7] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_full => user_w_mem_8_full.IN1
user_w_mem_8_open <= xillybus_core:xillybus_core_ins.user_w_mem_8_open_w
user_mem_8_addr[0] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[1] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[2] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[3] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[4] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr_update <= xillybus_core:xillybus_core_ins.user_mem_8_addr_update_w


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie
app_int_sts => app_int_sts.IN1
app_msi_num[0] => app_msi_num[0].IN1
app_msi_num[1] => app_msi_num[1].IN1
app_msi_num[2] => app_msi_num[2].IN1
app_msi_num[3] => app_msi_num[3].IN1
app_msi_num[4] => app_msi_num[4].IN1
app_msi_req => app_msi_req.IN1
app_msi_tc[0] => app_msi_tc[0].IN1
app_msi_tc[1] => app_msi_tc[1].IN1
app_msi_tc[2] => app_msi_tc[2].IN1
busy_altgxb_reconfig => busy_altgxb_reconfig.IN1
cal_blk_clk => cal_blk_clk.IN1
cpl_err[0] => cpl_err[0].IN1
cpl_err[1] => cpl_err[1].IN1
cpl_err[2] => cpl_err[2].IN1
cpl_err[3] => cpl_err[3].IN1
cpl_err[4] => cpl_err[4].IN1
cpl_err[5] => cpl_err[5].IN1
cpl_err[6] => cpl_err[6].IN1
cpl_pending => cpl_pending.IN1
crst => crst.IN1
fixedclk_serdes => fixedclk_serdes.IN1
gxb_powerdown => gxb_powerdown_int.IN1
hpg_ctrler[0] => hpg_ctrler[0].IN1
hpg_ctrler[1] => hpg_ctrler[1].IN1
hpg_ctrler[2] => hpg_ctrler[2].IN1
hpg_ctrler[3] => hpg_ctrler[3].IN1
hpg_ctrler[4] => hpg_ctrler[4].IN1
lmi_addr[0] => lmi_addr[0].IN1
lmi_addr[1] => lmi_addr[1].IN1
lmi_addr[2] => lmi_addr[2].IN1
lmi_addr[3] => lmi_addr[3].IN1
lmi_addr[4] => lmi_addr[4].IN1
lmi_addr[5] => lmi_addr[5].IN1
lmi_addr[6] => lmi_addr[6].IN1
lmi_addr[7] => lmi_addr[7].IN1
lmi_addr[8] => lmi_addr[8].IN1
lmi_addr[9] => lmi_addr[9].IN1
lmi_addr[10] => lmi_addr[10].IN1
lmi_addr[11] => lmi_addr[11].IN1
lmi_din[0] => lmi_din[0].IN1
lmi_din[1] => lmi_din[1].IN1
lmi_din[2] => lmi_din[2].IN1
lmi_din[3] => lmi_din[3].IN1
lmi_din[4] => lmi_din[4].IN1
lmi_din[5] => lmi_din[5].IN1
lmi_din[6] => lmi_din[6].IN1
lmi_din[7] => lmi_din[7].IN1
lmi_din[8] => lmi_din[8].IN1
lmi_din[9] => lmi_din[9].IN1
lmi_din[10] => lmi_din[10].IN1
lmi_din[11] => lmi_din[11].IN1
lmi_din[12] => lmi_din[12].IN1
lmi_din[13] => lmi_din[13].IN1
lmi_din[14] => lmi_din[14].IN1
lmi_din[15] => lmi_din[15].IN1
lmi_din[16] => lmi_din[16].IN1
lmi_din[17] => lmi_din[17].IN1
lmi_din[18] => lmi_din[18].IN1
lmi_din[19] => lmi_din[19].IN1
lmi_din[20] => lmi_din[20].IN1
lmi_din[21] => lmi_din[21].IN1
lmi_din[22] => lmi_din[22].IN1
lmi_din[23] => lmi_din[23].IN1
lmi_din[24] => lmi_din[24].IN1
lmi_din[25] => lmi_din[25].IN1
lmi_din[26] => lmi_din[26].IN1
lmi_din[27] => lmi_din[27].IN1
lmi_din[28] => lmi_din[28].IN1
lmi_din[29] => lmi_din[29].IN1
lmi_din[30] => lmi_din[30].IN1
lmi_din[31] => lmi_din[31].IN1
lmi_rden => lmi_rden.IN1
lmi_wren => lmi_wren.IN1
npor => npor.IN2
pclk_in => ~NO_FANOUT~
pex_msi_num[0] => pex_msi_num[0].IN1
pex_msi_num[1] => pex_msi_num[1].IN1
pex_msi_num[2] => pex_msi_num[2].IN1
pex_msi_num[3] => pex_msi_num[3].IN1
pex_msi_num[4] => pex_msi_num[4].IN1
phystatus_ext => ~NO_FANOUT~
pipe_mode => ~NO_FANOUT~
pld_clk => pld_clk.IN2
pll_powerdown => pll_powerdown_int.IN1
pm_auxpwr => pm_auxpwr.IN1
pm_data[0] => pm_data[0].IN1
pm_data[1] => pm_data[1].IN1
pm_data[2] => pm_data[2].IN1
pm_data[3] => pm_data[3].IN1
pm_data[4] => pm_data[4].IN1
pm_data[5] => pm_data[5].IN1
pm_data[6] => pm_data[6].IN1
pm_data[7] => pm_data[7].IN1
pm_data[8] => pm_data[8].IN1
pm_data[9] => pm_data[9].IN1
pm_event => pm_event.IN1
pme_to_cr => pme_to_cr.IN1
reconfig_clk => reconfig_clk.IN1
reconfig_togxb[0] => reconfig_togxb[0].IN1
reconfig_togxb[1] => reconfig_togxb[1].IN1
reconfig_togxb[2] => reconfig_togxb[2].IN1
reconfig_togxb[3] => reconfig_togxb[3].IN1
refclk => refclk.IN1
rx_in0 => rx_in.IN1
rx_st_mask0 => rx_st_mask0.IN1
rx_st_ready0 => rx_st_ready0.IN1
rxdata0_ext[0] => ~NO_FANOUT~
rxdata0_ext[1] => ~NO_FANOUT~
rxdata0_ext[2] => ~NO_FANOUT~
rxdata0_ext[3] => ~NO_FANOUT~
rxdata0_ext[4] => ~NO_FANOUT~
rxdata0_ext[5] => ~NO_FANOUT~
rxdata0_ext[6] => ~NO_FANOUT~
rxdata0_ext[7] => ~NO_FANOUT~
rxdatak0_ext => ~NO_FANOUT~
rxelecidle0_ext => ~NO_FANOUT~
rxstatus0_ext[0] => ~NO_FANOUT~
rxstatus0_ext[1] => ~NO_FANOUT~
rxstatus0_ext[2] => ~NO_FANOUT~
rxvalid0_ext => ~NO_FANOUT~
srst => srst.IN1
test_in[0] => test_in[0].IN2
test_in[1] => test_in[1].IN2
test_in[2] => test_in[2].IN2
test_in[3] => test_in[3].IN2
test_in[4] => test_in[4].IN2
test_in[5] => test_in[5].IN2
test_in[6] => test_in[6].IN2
test_in[7] => test_in[7].IN2
test_in[8] => test_in[8].IN2
test_in[9] => test_in[9].IN2
test_in[10] => test_in[10].IN2
test_in[11] => test_in[11].IN2
test_in[12] => test_in[12].IN2
test_in[13] => test_in[13].IN2
test_in[14] => test_in[14].IN2
test_in[15] => test_in[15].IN2
test_in[16] => test_in[16].IN2
test_in[17] => test_in[17].IN2
test_in[18] => test_in[18].IN2
test_in[19] => test_in[19].IN2
test_in[20] => test_in[20].IN2
test_in[21] => test_in[21].IN2
test_in[22] => test_in[22].IN2
test_in[23] => test_in[23].IN2
test_in[24] => test_in[24].IN2
test_in[25] => test_in[25].IN2
test_in[26] => test_in[26].IN2
test_in[27] => test_in[27].IN2
test_in[28] => test_in[28].IN2
test_in[29] => test_in[29].IN2
test_in[30] => test_in[30].IN2
test_in[31] => test_in[31].IN2
test_in[32] => test_in[32].IN2
test_in[33] => test_in[33].IN2
test_in[34] => test_in[34].IN2
test_in[35] => test_in[35].IN2
test_in[36] => test_in[36].IN2
test_in[37] => test_in[37].IN2
test_in[38] => test_in[38].IN2
test_in[39] => test_in[39].IN2
tx_st_data0[0] => tx_st_data0[0].IN1
tx_st_data0[1] => tx_st_data0[1].IN1
tx_st_data0[2] => tx_st_data0[2].IN1
tx_st_data0[3] => tx_st_data0[3].IN1
tx_st_data0[4] => tx_st_data0[4].IN1
tx_st_data0[5] => tx_st_data0[5].IN1
tx_st_data0[6] => tx_st_data0[6].IN1
tx_st_data0[7] => tx_st_data0[7].IN1
tx_st_data0[8] => tx_st_data0[8].IN1
tx_st_data0[9] => tx_st_data0[9].IN1
tx_st_data0[10] => tx_st_data0[10].IN1
tx_st_data0[11] => tx_st_data0[11].IN1
tx_st_data0[12] => tx_st_data0[12].IN1
tx_st_data0[13] => tx_st_data0[13].IN1
tx_st_data0[14] => tx_st_data0[14].IN1
tx_st_data0[15] => tx_st_data0[15].IN1
tx_st_data0[16] => tx_st_data0[16].IN1
tx_st_data0[17] => tx_st_data0[17].IN1
tx_st_data0[18] => tx_st_data0[18].IN1
tx_st_data0[19] => tx_st_data0[19].IN1
tx_st_data0[20] => tx_st_data0[20].IN1
tx_st_data0[21] => tx_st_data0[21].IN1
tx_st_data0[22] => tx_st_data0[22].IN1
tx_st_data0[23] => tx_st_data0[23].IN1
tx_st_data0[24] => tx_st_data0[24].IN1
tx_st_data0[25] => tx_st_data0[25].IN1
tx_st_data0[26] => tx_st_data0[26].IN1
tx_st_data0[27] => tx_st_data0[27].IN1
tx_st_data0[28] => tx_st_data0[28].IN1
tx_st_data0[29] => tx_st_data0[29].IN1
tx_st_data0[30] => tx_st_data0[30].IN1
tx_st_data0[31] => tx_st_data0[31].IN1
tx_st_data0[32] => tx_st_data0[32].IN1
tx_st_data0[33] => tx_st_data0[33].IN1
tx_st_data0[34] => tx_st_data0[34].IN1
tx_st_data0[35] => tx_st_data0[35].IN1
tx_st_data0[36] => tx_st_data0[36].IN1
tx_st_data0[37] => tx_st_data0[37].IN1
tx_st_data0[38] => tx_st_data0[38].IN1
tx_st_data0[39] => tx_st_data0[39].IN1
tx_st_data0[40] => tx_st_data0[40].IN1
tx_st_data0[41] => tx_st_data0[41].IN1
tx_st_data0[42] => tx_st_data0[42].IN1
tx_st_data0[43] => tx_st_data0[43].IN1
tx_st_data0[44] => tx_st_data0[44].IN1
tx_st_data0[45] => tx_st_data0[45].IN1
tx_st_data0[46] => tx_st_data0[46].IN1
tx_st_data0[47] => tx_st_data0[47].IN1
tx_st_data0[48] => tx_st_data0[48].IN1
tx_st_data0[49] => tx_st_data0[49].IN1
tx_st_data0[50] => tx_st_data0[50].IN1
tx_st_data0[51] => tx_st_data0[51].IN1
tx_st_data0[52] => tx_st_data0[52].IN1
tx_st_data0[53] => tx_st_data0[53].IN1
tx_st_data0[54] => tx_st_data0[54].IN1
tx_st_data0[55] => tx_st_data0[55].IN1
tx_st_data0[56] => tx_st_data0[56].IN1
tx_st_data0[57] => tx_st_data0[57].IN1
tx_st_data0[58] => tx_st_data0[58].IN1
tx_st_data0[59] => tx_st_data0[59].IN1
tx_st_data0[60] => tx_st_data0[60].IN1
tx_st_data0[61] => tx_st_data0[61].IN1
tx_st_data0[62] => tx_st_data0[62].IN1
tx_st_data0[63] => tx_st_data0[63].IN1
tx_st_eop0 => tx_st_eop0.IN1
tx_st_err0 => tx_st_err0.IN1
tx_st_sop0 => tx_st_sop0.IN1
tx_st_valid0 => tx_st_valid0.IN1
app_clk <= pld_clk.DB_MAX_OUTPUT_PORT_TYPE
app_int_ack <= pcie_c4_1x_core:wrapper.app_int_ack
app_msi_ack <= pcie_c4_1x_core:wrapper.app_msi_ack
clk250_out <= <GND>
clk500_out <= <GND>
core_clk_out <= pcie_c4_1x_core:wrapper.core_clk_out
derr_cor_ext_rcv0 <= pcie_c4_1x_core:wrapper.derr_cor_ext_rcv0
derr_cor_ext_rpl <= pcie_c4_1x_core:wrapper.derr_cor_ext_rpl
derr_rpl <= pcie_c4_1x_core:wrapper.derr_rpl
dlup_exit <= pcie_c4_1x_core:wrapper.dlup_exit
hotrst_exit <= pcie_c4_1x_core:wrapper.hotrst_exit
ko_cpl_spc_vc0[0] <= <GND>
ko_cpl_spc_vc0[1] <= <GND>
ko_cpl_spc_vc0[2] <= <VCC>
ko_cpl_spc_vc0[3] <= <VCC>
ko_cpl_spc_vc0[4] <= <VCC>
ko_cpl_spc_vc0[5] <= <GND>
ko_cpl_spc_vc0[6] <= <GND>
ko_cpl_spc_vc0[7] <= <GND>
ko_cpl_spc_vc0[8] <= <GND>
ko_cpl_spc_vc0[9] <= <GND>
ko_cpl_spc_vc0[10] <= <GND>
ko_cpl_spc_vc0[11] <= <GND>
ko_cpl_spc_vc0[12] <= <VCC>
ko_cpl_spc_vc0[13] <= <VCC>
ko_cpl_spc_vc0[14] <= <VCC>
ko_cpl_spc_vc0[15] <= <GND>
ko_cpl_spc_vc0[16] <= <GND>
ko_cpl_spc_vc0[17] <= <GND>
ko_cpl_spc_vc0[18] <= <GND>
ko_cpl_spc_vc0[19] <= <GND>
l2_exit <= pcie_c4_1x_core:wrapper.l2_exit
lane_act[0] <= pcie_c4_1x_core:wrapper.lane_act
lane_act[1] <= pcie_c4_1x_core:wrapper.lane_act
lane_act[2] <= pcie_c4_1x_core:wrapper.lane_act
lane_act[3] <= pcie_c4_1x_core:wrapper.lane_act
lmi_ack <= pcie_c4_1x_core:wrapper.lmi_ack
lmi_dout[0] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[1] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[2] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[3] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[4] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[5] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[6] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[7] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[8] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[9] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[10] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[11] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[12] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[13] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[14] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[15] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[16] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[17] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[18] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[19] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[20] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[21] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[22] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[23] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[24] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[25] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[26] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[27] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[28] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[29] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[30] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[31] <= pcie_c4_1x_core:wrapper.lmi_dout
ltssm[0] <= ltssm[0].DB_MAX_OUTPUT_PORT_TYPE
ltssm[1] <= ltssm[1].DB_MAX_OUTPUT_PORT_TYPE
ltssm[2] <= ltssm[2].DB_MAX_OUTPUT_PORT_TYPE
ltssm[3] <= ltssm[3].DB_MAX_OUTPUT_PORT_TYPE
ltssm[4] <= ltssm[4].DB_MAX_OUTPUT_PORT_TYPE
pme_to_sr <= pcie_c4_1x_core:wrapper.pme_to_sr
powerdown_ext[0] <= <GND>
powerdown_ext[1] <= <GND>
r2c_err0 <= pcie_c4_1x_core:wrapper.r2c_err0
rate_ext <= <GND>
rc_pll_locked <= rc_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rc_rx_digitalreset <= pcie_c4_1x_core:wrapper.rc_rx_digitalreset
reconfig_fromgxb[0] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[1] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[2] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[3] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[4] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reset_status <= pcie_c4_1x_core:wrapper.reset_status
rx_fifo_empty0 <= pcie_c4_1x_core:wrapper.rx_fifo_empty0
rx_fifo_full0 <= pcie_c4_1x_core:wrapper.rx_fifo_full0
rx_st_bardec0[0] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[1] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[2] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[3] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[4] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[5] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[6] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[7] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_be0[0] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[1] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[2] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[3] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[4] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[5] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[6] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[7] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_data0[0] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[1] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[2] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[3] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[4] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[5] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[6] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[7] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[8] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[9] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[10] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[11] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[12] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[13] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[14] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[15] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[16] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[17] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[18] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[19] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[20] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[21] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[22] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[23] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[24] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[25] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[26] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[27] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[28] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[29] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[30] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[31] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[32] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[33] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[34] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[35] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[36] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[37] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[38] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[39] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[40] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[41] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[42] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[43] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[44] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[45] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[46] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[47] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[48] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[49] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[50] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[51] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[52] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[53] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[54] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[55] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[56] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[57] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[58] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[59] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[60] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[61] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[62] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[63] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_eop0 <= pcie_c4_1x_core:wrapper.rx_st_eop0
rx_st_err0 <= pcie_c4_1x_core:wrapper.rx_st_err0
rx_st_sop0 <= pcie_c4_1x_core:wrapper.rx_st_sop0
rx_st_valid0 <= pcie_c4_1x_core:wrapper.rx_st_valid0
rxpolarity0_ext <= <GND>
suc_spd_neg <= pcie_c4_1x_core:wrapper.suc_spd_neg
tl_cfg_add[0] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_add[1] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_add[2] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_add[3] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_ctl[0] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[1] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[2] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[3] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[4] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[5] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[6] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[7] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[8] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[9] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[10] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[11] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[12] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[13] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[14] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[15] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[16] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[17] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[18] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[19] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[20] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[21] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[22] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[23] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[24] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[25] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[26] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[27] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[28] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[29] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[30] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[31] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl_wr <= pcie_c4_1x_core:wrapper.tl_cfg_ctl_wr
tl_cfg_sts[0] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[1] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[2] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[3] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[4] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[5] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[6] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[7] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[8] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[9] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[10] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[11] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[12] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[13] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[14] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[15] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[16] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[17] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[18] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[19] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[20] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[21] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[22] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[23] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[24] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[25] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[26] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[27] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[28] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[29] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[30] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[31] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[32] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[33] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[34] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[35] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[36] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[37] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[38] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[39] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[40] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[41] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[42] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[43] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[44] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[45] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[46] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[47] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[48] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[49] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[50] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[51] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[52] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts_wr <= pcie_c4_1x_core:wrapper.tl_cfg_sts_wr
tx_cred0[0] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[1] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[2] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[3] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[4] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[5] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[6] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[7] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[8] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[9] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[10] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[11] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[12] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[13] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[14] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[15] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[16] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[17] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[18] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[19] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[20] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[21] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[22] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[23] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[24] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[25] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[26] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[27] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[28] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[29] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[30] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[31] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[32] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[33] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[34] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[35] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_fifo_empty0 <= pcie_c4_1x_core:wrapper.tx_fifo_empty0
tx_fifo_full0 <= pcie_c4_1x_core:wrapper.tx_fifo_full0
tx_fifo_rdptr0[0] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[1] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[2] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[3] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_wrptr0[0] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[1] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[2] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[3] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_out0 <= pcie_c4_1x_serdes:serdes.tx_dataout
tx_st_ready0 <= pcie_c4_1x_core:wrapper.tx_st_ready0
txcompl0_ext <= <GND>
txdata0_ext[0] <= <GND>
txdata0_ext[1] <= <GND>
txdata0_ext[2] <= <GND>
txdata0_ext[3] <= <GND>
txdata0_ext[4] <= <GND>
txdata0_ext[5] <= <GND>
txdata0_ext[6] <= <GND>
txdata0_ext[7] <= <GND>
txdatak0_ext <= <GND>
txdetectrx_ext <= <GND>
txelecidle0_ext <= <GND>


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes
cal_blk_clk => cal_blk_clk.IN1
fixedclk => fixedclk.IN1
gxb_powerdown[0] => gxb_powerdown[0].IN1
pipe8b10binvpolarity[0] => pipe8b10binvpolarity[0].IN1
pll_areset[0] => pll_areset[0].IN1
pll_inclk[0] => pll_inclk[0].IN1
powerdn[0] => powerdn[0].IN1
powerdn[1] => powerdn[1].IN1
reconfig_clk => reconfig_clk.IN1
reconfig_togxb[0] => reconfig_togxb[0].IN1
reconfig_togxb[1] => reconfig_togxb[1].IN1
reconfig_togxb[2] => reconfig_togxb[2].IN1
reconfig_togxb[3] => reconfig_togxb[3].IN1
rx_analogreset[0] => rx_analogreset[0].IN1
rx_datain[0] => rx_datain[0].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_elecidleinfersel[0] => rx_elecidleinfersel[0].IN1
rx_elecidleinfersel[1] => rx_elecidleinfersel[1].IN1
rx_elecidleinfersel[2] => rx_elecidleinfersel[2].IN1
tx_ctrlenable[0] => tx_ctrlenable[0].IN1
tx_datain[0] => tx_datain[0].IN1
tx_datain[1] => tx_datain[1].IN1
tx_datain[2] => tx_datain[2].IN1
tx_datain[3] => tx_datain[3].IN1
tx_datain[4] => tx_datain[4].IN1
tx_datain[5] => tx_datain[5].IN1
tx_datain[6] => tx_datain[6].IN1
tx_datain[7] => tx_datain[7].IN1
tx_detectrxloop[0] => tx_detectrxloop[0].IN1
tx_digitalreset[0] => tx_digitalreset[0].IN1
tx_forcedispcompliance[0] => tx_forcedispcompliance[0].IN1
tx_forceelecidle[0] => tx_forceelecidle[0].IN1
hip_tx_clkout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.hip_tx_clkout
pipedatavalid[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipedatavalid
pipeelecidle[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipeelecidle
pipephydonestatus[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipephydonestatus
pipestatus[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipestatus
pipestatus[1] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipestatus
pipestatus[2] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipestatus
pll_locked[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pll_locked
reconfig_fromgxb[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[1] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[2] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[3] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[4] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
rx_ctrldetect[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_ctrldetect
rx_dataout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[1] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[2] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[3] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[4] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[5] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[6] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[7] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_freqlocked[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_freqlocked
rx_patterndetect[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_patterndetect
rx_syncstatus[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_syncstatus
tx_clkout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.tx_clkout
tx_dataout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.tx_dataout


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component
cal_blk_clk => cal_blk0.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div[0].CLK
fixedclk => reconfig_togxb_busy_reg[0].CLK
fixedclk => reconfig_togxb_busy_reg[1].CLK
gxb_powerdown[0] => cent_unit0.QUADRESET
hip_tx_clkout[0] <= transmit_pcs0.HIP_CLKOUT
pipe8b10binvpolarity[0] => receive_pcs0.HIP_8B10B_INV_POLARITY
pipedatavalid[0] <= receive_pcs0.HIP_DATA_VALID
pipeelecidle[0] <= receive_pcs0.HIP_ELEC_IDLE
pipephydonestatus[0] <= receive_pcs0.HIP_PHY_DONE_STATUS
pipestatus[0] <= receive_pcs0.HIP_STATUS
pipestatus[1] <= receive_pcs0.HIP_STATUS1
pipestatus[2] <= receive_pcs0.HIP_STATUS2
pll_areset[0] => pll_areset[0].IN1
pll_inclk[0] => pll_inclk[0].IN1
pll_locked[0] <= altpll:pll0.locked
powerdn[0] => receive_pcs0.HIP_POWER_DOWN
powerdn[0] => transmit_pcs0.HIP_POWERN_DN
powerdn[1] => receive_pcs0.HIP_POWER_DOWN1
powerdn[1] => transmit_pcs0.HIP_POWERN_DN1
reconfig_clk => cent_unit0.DPRIOCLK
reconfig_fromgxb[0] <= cent_unit0.DPRIOOUT
reconfig_fromgxb[1] <= <GND>
reconfig_fromgxb[2] <= <GND>
reconfig_fromgxb[3] <= <GND>
reconfig_fromgxb[4] <= <GND>
reconfig_togxb[0] => cent_unit0.DPRIOIN
reconfig_togxb[1] => cent_unit0.DPRIODISABLE
reconfig_togxb[2] => cent_unit0.DPRIOLOAD
reconfig_togxb[3] => reconfig_togxb_busy_reg[0].DATAIN
reconfig_togxb[3] => rx_analogreset_in[0].IN0
rx_analogreset[0] => rx_analogreset_in[0].IN1
rx_analogreset[0] => rx_freqlocked.IN0
rx_ctrldetect[0] <= receive_pcs0.HIP_DATA_OUT8
rx_datain[0] => receive_pma0.DATAIN
rx_dataout[0] <= receive_pcs0.HIP_DATA_OUT
rx_dataout[1] <= receive_pcs0.HIP_DATA_OUT1
rx_dataout[2] <= receive_pcs0.HIP_DATA_OUT2
rx_dataout[3] <= receive_pcs0.HIP_DATA_OUT3
rx_dataout[4] <= receive_pcs0.HIP_DATA_OUT4
rx_dataout[5] <= receive_pcs0.HIP_DATA_OUT5
rx_dataout[6] <= receive_pcs0.HIP_DATA_OUT6
rx_dataout[7] <= receive_pcs0.HIP_DATA_OUT7
rx_digitalreset[0] => cent_unit0.RXDIGITALRESET
rx_elecidleinfersel[0] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[1] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[2] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL2
rx_freqlocked[0] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_patterndetect[0] <= <GND>
rx_syncstatus[0] <= <GND>
tx_clkout[0] <= transmit_pcs0.CLK
tx_ctrlenable[0] => transmit_pcs0.HIP_DATA_IN8
tx_datain[0] => transmit_pcs0.HIP_DATA_IN
tx_datain[1] => transmit_pcs0.HIP_DATA_IN1
tx_datain[2] => transmit_pcs0.HIP_DATA_IN2
tx_datain[3] => transmit_pcs0.HIP_DATA_IN3
tx_datain[4] => transmit_pcs0.HIP_DATA_IN4
tx_datain[5] => transmit_pcs0.HIP_DATA_IN5
tx_datain[6] => transmit_pcs0.HIP_DATA_IN6
tx_datain[7] => transmit_pcs0.HIP_DATA_IN7
tx_dataout[0] <= transmit_pma0.DATAOUT
tx_detectrxloop[0] => transmit_pcs0.HIP_DETECT_RX_LOOP
tx_digitalreset[0] => cent_unit0.TXDIGITALRESET
tx_forcedispcompliance[0] => transmit_pcs0.HIP_DATA_IN9
tx_forceelecidle[0] => transmit_pcs0.HIP_FORCE_ELEC_IDLE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0
inclk[0] => altpll_nn81:auto_generated.inclk[0]
inclk[1] => altpll_nn81:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_nn81:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_nn81:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= altpll_nn81:auto_generated.fref
icdrclk <= altpll_nn81:auto_generated.icdrclk


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0|altpll_nn81:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
fref <= pll1.O_PFD_CLOCK
icdrclk <= pll1.O_VCO_POST_SCALE_CLOCK
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes
pld_clk => sd_state[0].CLK
pld_clk => sd_state[1].CLK
pld_clk => rx_sd_idl_cnt[0].CLK
pld_clk => rx_sd_idl_cnt[1].CLK
pld_clk => rx_sd_idl_cnt[2].CLK
pld_clk => rx_sd_idl_cnt[3].CLK
pld_clk => rx_sd_idl_cnt[4].CLK
pld_clk => rx_sd_idl_cnt[5].CLK
pld_clk => rx_sd_idl_cnt[6].CLK
pld_clk => rx_sd_idl_cnt[7].CLK
pld_clk => rx_sd_idl_cnt[8].CLK
pld_clk => rx_sd_idl_cnt[9].CLK
pld_clk => rx_sd_idl_cnt[10].CLK
pld_clk => rx_sd_idl_cnt[11].CLK
pld_clk => rx_sd_idl_cnt[12].CLK
pld_clk => rx_sd_idl_cnt[13].CLK
pld_clk => rx_sd_idl_cnt[14].CLK
pld_clk => rx_sd_idl_cnt[15].CLK
pld_clk => rx_sd_idl_cnt[16].CLK
pld_clk => rx_sd_idl_cnt[17].CLK
pld_clk => rx_sd_idl_cnt[18].CLK
pld_clk => rx_sd_idl_cnt[19].CLK
pld_clk => rx_sd_strb1[0].CLK
pld_clk => rx_sd_strb1[1].CLK
pld_clk => rx_sd_strb1[2].CLK
pld_clk => rx_sd_strb1[3].CLK
pld_clk => rx_sd_strb1[4].CLK
pld_clk => rx_sd_strb1[5].CLK
pld_clk => rx_sd_strb1[6].CLK
pld_clk => rx_sd_strb1[7].CLK
pld_clk => rx_sd_strb0[0].CLK
pld_clk => rx_sd_strb0[1].CLK
pld_clk => rx_sd_strb0[2].CLK
pld_clk => rx_sd_strb0[3].CLK
pld_clk => rx_sd_strb0[4].CLK
pld_clk => rx_sd_strb0[5].CLK
pld_clk => rx_sd_strb0[6].CLK
pld_clk => rx_sd_strb0[7].CLK
pld_clk => ltssm_detect.CLK
pld_clk => pll_locked_stable.CLK
pld_clk => pll_locked_cnt[0].CLK
pld_clk => pll_locked_cnt[1].CLK
pld_clk => pll_locked_cnt[2].CLK
pld_clk => pll_locked_cnt[3].CLK
pld_clk => pll_locked_cnt[4].CLK
pld_clk => pll_locked_cnt[5].CLK
pld_clk => pll_locked_cnt[6].CLK
pld_clk => busy_altgxb_reconfig_r[0].CLK
pld_clk => busy_altgxb_reconfig_r[1].CLK
pld_clk => rx_pll_locked_sync_r[0].CLK
pld_clk => rx_pll_locked_sync_r[1].CLK
pld_clk => rx_pll_locked_sync_r[2].CLK
pld_clk => rx_pll_locked_sync_r[3].CLK
pld_clk => rx_pll_locked_sync_r[4].CLK
pld_clk => rx_pll_locked_sync_r[5].CLK
pld_clk => rx_pll_locked_sync_r[6].CLK
pld_clk => rx_pll_locked_sync_r[7].CLK
pld_clk => rx_pll_freq_locked_sync_r.CLK
pld_clk => rx_pll_freq_locked_cnt[0].CLK
pld_clk => rx_pll_freq_locked_cnt[1].CLK
pld_clk => rx_pll_freq_locked_cnt[2].CLK
pld_clk => ld_ws_tmr_short.CLK
pld_clk => ld_ws_tmr.CLK
pld_clk => ws_tmr_eq_0.CLK
pld_clk => waitstate_timer[0].CLK
pld_clk => waitstate_timer[1].CLK
pld_clk => waitstate_timer[2].CLK
pld_clk => waitstate_timer[3].CLK
pld_clk => waitstate_timer[4].CLK
pld_clk => waitstate_timer[5].CLK
pld_clk => waitstate_timer[6].CLK
pld_clk => waitstate_timer[7].CLK
pld_clk => waitstate_timer[8].CLK
pld_clk => waitstate_timer[9].CLK
pld_clk => waitstate_timer[10].CLK
pld_clk => waitstate_timer[11].CLK
pld_clk => waitstate_timer[12].CLK
pld_clk => waitstate_timer[13].CLK
pld_clk => waitstate_timer[14].CLK
pld_clk => waitstate_timer[15].CLK
pld_clk => waitstate_timer[16].CLK
pld_clk => waitstate_timer[17].CLK
pld_clk => waitstate_timer[18].CLK
pld_clk => waitstate_timer[19].CLK
pld_clk => rxdigitalreset_r.CLK
pld_clk => rxanalogreset_r.CLK
pld_clk => txdigitalreset_r.CLK
pld_clk => rx_signaldetect_rrr[7].CLK
pld_clk => rx_signaldetect_rr[7].CLK
pld_clk => rx_signaldetect_r[7].CLK
pld_clk => rx_pll_locked_rrr[7].CLK
pld_clk => rx_pll_locked_rr[7].CLK
pld_clk => rx_pll_locked_r[7].CLK
pld_clk => rx_signaldetect_rrr[6].CLK
pld_clk => rx_signaldetect_rr[6].CLK
pld_clk => rx_signaldetect_r[6].CLK
pld_clk => rx_pll_locked_rrr[6].CLK
pld_clk => rx_pll_locked_rr[6].CLK
pld_clk => rx_pll_locked_r[6].CLK
pld_clk => rx_signaldetect_rrr[5].CLK
pld_clk => rx_signaldetect_rr[5].CLK
pld_clk => rx_signaldetect_r[5].CLK
pld_clk => rx_pll_locked_rrr[5].CLK
pld_clk => rx_pll_locked_rr[5].CLK
pld_clk => rx_pll_locked_r[5].CLK
pld_clk => rx_signaldetect_rrr[4].CLK
pld_clk => rx_signaldetect_rr[4].CLK
pld_clk => rx_signaldetect_r[4].CLK
pld_clk => rx_pll_locked_rrr[4].CLK
pld_clk => rx_pll_locked_rr[4].CLK
pld_clk => rx_pll_locked_r[4].CLK
pld_clk => rx_signaldetect_rrr[3].CLK
pld_clk => rx_signaldetect_rr[3].CLK
pld_clk => rx_signaldetect_r[3].CLK
pld_clk => rx_pll_locked_rrr[3].CLK
pld_clk => rx_pll_locked_rr[3].CLK
pld_clk => rx_pll_locked_r[3].CLK
pld_clk => rx_signaldetect_rrr[2].CLK
pld_clk => rx_signaldetect_rr[2].CLK
pld_clk => rx_signaldetect_r[2].CLK
pld_clk => rx_pll_locked_rrr[2].CLK
pld_clk => rx_pll_locked_rr[2].CLK
pld_clk => rx_pll_locked_r[2].CLK
pld_clk => rx_signaldetect_rrr[1].CLK
pld_clk => rx_signaldetect_rr[1].CLK
pld_clk => rx_signaldetect_r[1].CLK
pld_clk => rx_pll_locked_rrr[1].CLK
pld_clk => rx_pll_locked_rr[1].CLK
pld_clk => rx_pll_locked_r[1].CLK
pld_clk => rx_signaldetect_rrr[0].CLK
pld_clk => rx_signaldetect_rr[0].CLK
pld_clk => rx_signaldetect_r[0].CLK
pld_clk => rx_pll_locked_rrr[0].CLK
pld_clk => rx_pll_locked_rr[0].CLK
pld_clk => rx_pll_locked_r[0].CLK
pld_clk => ltssm_r[0].CLK
pld_clk => ltssm_r[1].CLK
pld_clk => ltssm_r[2].CLK
pld_clk => ltssm_r[3].CLK
pld_clk => ltssm_r[4].CLK
pld_clk => rx_pll_freq_locked_r[0].CLK
pld_clk => rx_pll_freq_locked_r[1].CLK
pld_clk => rx_pll_freq_locked_r[2].CLK
pld_clk => pll_locked_r[0].CLK
pld_clk => pll_locked_r[1].CLK
pld_clk => pll_locked_r[2].CLK
pld_clk => arst_r[0].CLK
pld_clk => arst_r[1].CLK
pld_clk => arst_r[2].CLK
pld_clk => serdes_rst_state~1.DATAIN
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => always12.IN1
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[1] => ~NO_FANOUT~
test_in[2] => ~NO_FANOUT~
test_in[3] => ~NO_FANOUT~
test_in[4] => ~NO_FANOUT~
test_in[5] => ~NO_FANOUT~
test_in[6] => ~NO_FANOUT~
test_in[7] => ~NO_FANOUT~
test_in[8] => ~NO_FANOUT~
test_in[9] => ~NO_FANOUT~
test_in[10] => ~NO_FANOUT~
test_in[11] => ~NO_FANOUT~
test_in[12] => ~NO_FANOUT~
test_in[13] => ~NO_FANOUT~
test_in[14] => ~NO_FANOUT~
test_in[15] => ~NO_FANOUT~
test_in[16] => ~NO_FANOUT~
test_in[17] => ~NO_FANOUT~
test_in[18] => ~NO_FANOUT~
test_in[19] => ~NO_FANOUT~
test_in[20] => ~NO_FANOUT~
test_in[21] => ~NO_FANOUT~
test_in[22] => ~NO_FANOUT~
test_in[23] => ~NO_FANOUT~
test_in[24] => ~NO_FANOUT~
test_in[25] => ~NO_FANOUT~
test_in[26] => ~NO_FANOUT~
test_in[27] => ~NO_FANOUT~
test_in[28] => ~NO_FANOUT~
test_in[29] => ~NO_FANOUT~
test_in[30] => ~NO_FANOUT~
test_in[31] => ~NO_FANOUT~
test_in[32] => rst_rxpcs_sd.IN0
test_in[33] => ~NO_FANOUT~
test_in[34] => ~NO_FANOUT~
test_in[35] => ~NO_FANOUT~
test_in[36] => ~NO_FANOUT~
test_in[37] => ~NO_FANOUT~
test_in[38] => ~NO_FANOUT~
test_in[39] => ~NO_FANOUT~
ltssm[0] => ltssm_r[0].DATAIN
ltssm[1] => ltssm_r[1].DATAIN
ltssm[2] => ltssm_r[2].DATAIN
ltssm[3] => ltssm_r[3].DATAIN
ltssm[4] => ltssm_r[4].DATAIN
npor => arst_r[0].PRESET
npor => arst_r[1].PRESET
npor => arst_r[2].PRESET
pll_locked => pll_locked_r[0].DATAIN
busy_altgxb_reconfig => busy_altgxb_reconfig_r[0].DATAIN
rx_pll_locked[0] => rx_pll_locked_r[0].DATAIN
rx_pll_locked[1] => rx_pll_locked_r[1].DATAIN
rx_pll_locked[2] => rx_pll_locked_r[2].DATAIN
rx_pll_locked[3] => rx_pll_locked_r[3].DATAIN
rx_pll_locked[4] => rx_pll_locked_r[4].DATAIN
rx_pll_locked[5] => rx_pll_locked_r[5].DATAIN
rx_pll_locked[6] => rx_pll_locked_r[6].DATAIN
rx_pll_locked[7] => rx_pll_locked_r[7].DATAIN
rx_freqlocked[0] => rx_pll_freq_locked.IN1
rx_freqlocked[1] => rx_pll_freq_locked.IN1
rx_freqlocked[2] => rx_pll_freq_locked.IN1
rx_freqlocked[3] => rx_pll_freq_locked.IN1
rx_freqlocked[4] => rx_pll_freq_locked.IN1
rx_freqlocked[5] => rx_pll_freq_locked.IN1
rx_freqlocked[6] => rx_pll_freq_locked.IN1
rx_freqlocked[7] => rx_pll_freq_locked.IN1
rx_signaldetect[0] => rx_signaldetect_r[0].DATAIN
rx_signaldetect[1] => rx_signaldetect_r[1].DATAIN
rx_signaldetect[2] => rx_signaldetect_r[2].DATAIN
rx_signaldetect[3] => rx_signaldetect_r[3].DATAIN
rx_signaldetect[4] => rx_signaldetect_r[4].DATAIN
rx_signaldetect[5] => rx_signaldetect_r[5].DATAIN
rx_signaldetect[6] => rx_signaldetect_r[6].DATAIN
rx_signaldetect[7] => rx_signaldetect_r[7].DATAIN
use_c4gx_serdes => rxanalogreset.OUTPUTSELECT
use_c4gx_serdes => rst_rxpcs_sd.IN1
fifo_err => serdes_rst_state.DATAB
fifo_err => serdes_rst_state.DATAB
rc_inclk_eq_125mhz => waitstate_timer.DATAA
rc_inclk_eq_125mhz => waitstate_timer.DATAA
detect_mask_rxdrst => rxdigitalreset.OUTPUTSELECT
txdigitalreset <= txdigitalreset_r.DB_MAX_OUTPUT_PORT_TYPE
rxanalogreset <= rxanalogreset.DB_MAX_OUTPUT_PORT_TYPE
rxdigitalreset <= rxdigitalreset.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper
AvlClk_i => AvlClk_i.IN1
CraAddress_i[0] => CraAddress_i[0].IN1
CraAddress_i[1] => CraAddress_i[1].IN1
CraAddress_i[2] => CraAddress_i[2].IN1
CraAddress_i[3] => CraAddress_i[3].IN1
CraAddress_i[4] => CraAddress_i[4].IN1
CraAddress_i[5] => CraAddress_i[5].IN1
CraAddress_i[6] => CraAddress_i[6].IN1
CraAddress_i[7] => CraAddress_i[7].IN1
CraAddress_i[8] => CraAddress_i[8].IN1
CraAddress_i[9] => CraAddress_i[9].IN1
CraAddress_i[10] => CraAddress_i[10].IN1
CraAddress_i[11] => CraAddress_i[11].IN1
CraByteEnable_i[0] => CraByteEnable_i[0].IN1
CraByteEnable_i[1] => CraByteEnable_i[1].IN1
CraByteEnable_i[2] => CraByteEnable_i[2].IN1
CraByteEnable_i[3] => CraByteEnable_i[3].IN1
CraChipSelect_i => CraChipSelect_i.IN1
CraRead => CraRead.IN1
CraWrite => CraWrite.IN1
CraWriteData_i[0] => CraWriteData_i[0].IN1
CraWriteData_i[1] => CraWriteData_i[1].IN1
CraWriteData_i[2] => CraWriteData_i[2].IN1
CraWriteData_i[3] => CraWriteData_i[3].IN1
CraWriteData_i[4] => CraWriteData_i[4].IN1
CraWriteData_i[5] => CraWriteData_i[5].IN1
CraWriteData_i[6] => CraWriteData_i[6].IN1
CraWriteData_i[7] => CraWriteData_i[7].IN1
CraWriteData_i[8] => CraWriteData_i[8].IN1
CraWriteData_i[9] => CraWriteData_i[9].IN1
CraWriteData_i[10] => CraWriteData_i[10].IN1
CraWriteData_i[11] => CraWriteData_i[11].IN1
CraWriteData_i[12] => CraWriteData_i[12].IN1
CraWriteData_i[13] => CraWriteData_i[13].IN1
CraWriteData_i[14] => CraWriteData_i[14].IN1
CraWriteData_i[15] => CraWriteData_i[15].IN1
CraWriteData_i[16] => CraWriteData_i[16].IN1
CraWriteData_i[17] => CraWriteData_i[17].IN1
CraWriteData_i[18] => CraWriteData_i[18].IN1
CraWriteData_i[19] => CraWriteData_i[19].IN1
CraWriteData_i[20] => CraWriteData_i[20].IN1
CraWriteData_i[21] => CraWriteData_i[21].IN1
CraWriteData_i[22] => CraWriteData_i[22].IN1
CraWriteData_i[23] => CraWriteData_i[23].IN1
CraWriteData_i[24] => CraWriteData_i[24].IN1
CraWriteData_i[25] => CraWriteData_i[25].IN1
CraWriteData_i[26] => CraWriteData_i[26].IN1
CraWriteData_i[27] => CraWriteData_i[27].IN1
CraWriteData_i[28] => CraWriteData_i[28].IN1
CraWriteData_i[29] => CraWriteData_i[29].IN1
CraWriteData_i[30] => CraWriteData_i[30].IN1
CraWriteData_i[31] => CraWriteData_i[31].IN1
Rstn_i => Rstn_i.IN1
RxmIrqNum_i[0] => RxmIrqNum_i[0].IN1
RxmIrqNum_i[1] => RxmIrqNum_i[1].IN1
RxmIrqNum_i[2] => RxmIrqNum_i[2].IN1
RxmIrqNum_i[3] => RxmIrqNum_i[3].IN1
RxmIrqNum_i[4] => RxmIrqNum_i[4].IN1
RxmIrqNum_i[5] => RxmIrqNum_i[5].IN1
RxmIrq_i => RxmIrq_i.IN1
RxmReadDataValid_i => RxmReadDataValid_i.IN1
RxmReadData_i[0] => RxmReadData_i[0].IN1
RxmReadData_i[1] => RxmReadData_i[1].IN1
RxmReadData_i[2] => RxmReadData_i[2].IN1
RxmReadData_i[3] => RxmReadData_i[3].IN1
RxmReadData_i[4] => RxmReadData_i[4].IN1
RxmReadData_i[5] => RxmReadData_i[5].IN1
RxmReadData_i[6] => RxmReadData_i[6].IN1
RxmReadData_i[7] => RxmReadData_i[7].IN1
RxmReadData_i[8] => RxmReadData_i[8].IN1
RxmReadData_i[9] => RxmReadData_i[9].IN1
RxmReadData_i[10] => RxmReadData_i[10].IN1
RxmReadData_i[11] => RxmReadData_i[11].IN1
RxmReadData_i[12] => RxmReadData_i[12].IN1
RxmReadData_i[13] => RxmReadData_i[13].IN1
RxmReadData_i[14] => RxmReadData_i[14].IN1
RxmReadData_i[15] => RxmReadData_i[15].IN1
RxmReadData_i[16] => RxmReadData_i[16].IN1
RxmReadData_i[17] => RxmReadData_i[17].IN1
RxmReadData_i[18] => RxmReadData_i[18].IN1
RxmReadData_i[19] => RxmReadData_i[19].IN1
RxmReadData_i[20] => RxmReadData_i[20].IN1
RxmReadData_i[21] => RxmReadData_i[21].IN1
RxmReadData_i[22] => RxmReadData_i[22].IN1
RxmReadData_i[23] => RxmReadData_i[23].IN1
RxmReadData_i[24] => RxmReadData_i[24].IN1
RxmReadData_i[25] => RxmReadData_i[25].IN1
RxmReadData_i[26] => RxmReadData_i[26].IN1
RxmReadData_i[27] => RxmReadData_i[27].IN1
RxmReadData_i[28] => RxmReadData_i[28].IN1
RxmReadData_i[29] => RxmReadData_i[29].IN1
RxmReadData_i[30] => RxmReadData_i[30].IN1
RxmReadData_i[31] => RxmReadData_i[31].IN1
RxmReadData_i[32] => RxmReadData_i[32].IN1
RxmReadData_i[33] => RxmReadData_i[33].IN1
RxmReadData_i[34] => RxmReadData_i[34].IN1
RxmReadData_i[35] => RxmReadData_i[35].IN1
RxmReadData_i[36] => RxmReadData_i[36].IN1
RxmReadData_i[37] => RxmReadData_i[37].IN1
RxmReadData_i[38] => RxmReadData_i[38].IN1
RxmReadData_i[39] => RxmReadData_i[39].IN1
RxmReadData_i[40] => RxmReadData_i[40].IN1
RxmReadData_i[41] => RxmReadData_i[41].IN1
RxmReadData_i[42] => RxmReadData_i[42].IN1
RxmReadData_i[43] => RxmReadData_i[43].IN1
RxmReadData_i[44] => RxmReadData_i[44].IN1
RxmReadData_i[45] => RxmReadData_i[45].IN1
RxmReadData_i[46] => RxmReadData_i[46].IN1
RxmReadData_i[47] => RxmReadData_i[47].IN1
RxmReadData_i[48] => RxmReadData_i[48].IN1
RxmReadData_i[49] => RxmReadData_i[49].IN1
RxmReadData_i[50] => RxmReadData_i[50].IN1
RxmReadData_i[51] => RxmReadData_i[51].IN1
RxmReadData_i[52] => RxmReadData_i[52].IN1
RxmReadData_i[53] => RxmReadData_i[53].IN1
RxmReadData_i[54] => RxmReadData_i[54].IN1
RxmReadData_i[55] => RxmReadData_i[55].IN1
RxmReadData_i[56] => RxmReadData_i[56].IN1
RxmReadData_i[57] => RxmReadData_i[57].IN1
RxmReadData_i[58] => RxmReadData_i[58].IN1
RxmReadData_i[59] => RxmReadData_i[59].IN1
RxmReadData_i[60] => RxmReadData_i[60].IN1
RxmReadData_i[61] => RxmReadData_i[61].IN1
RxmReadData_i[62] => RxmReadData_i[62].IN1
RxmReadData_i[63] => RxmReadData_i[63].IN1
RxmWaitRequest_i => RxmWaitRequest_i.IN1
TxsAddress_i[0] => TxsAddress_i[0].IN1
TxsAddress_i[1] => TxsAddress_i[1].IN1
TxsAddress_i[2] => TxsAddress_i[2].IN1
TxsAddress_i[3] => TxsAddress_i[3].IN1
TxsAddress_i[4] => TxsAddress_i[4].IN1
TxsAddress_i[5] => TxsAddress_i[5].IN1
TxsAddress_i[6] => TxsAddress_i[6].IN1
TxsAddress_i[7] => TxsAddress_i[7].IN1
TxsAddress_i[8] => TxsAddress_i[8].IN1
TxsAddress_i[9] => TxsAddress_i[9].IN1
TxsAddress_i[10] => TxsAddress_i[10].IN1
TxsAddress_i[11] => TxsAddress_i[11].IN1
TxsAddress_i[12] => TxsAddress_i[12].IN1
TxsAddress_i[13] => TxsAddress_i[13].IN1
TxsAddress_i[14] => TxsAddress_i[14].IN1
TxsAddress_i[15] => TxsAddress_i[15].IN1
TxsAddress_i[16] => TxsAddress_i[16].IN1
TxsBurstCount_i[0] => TxsBurstCount_i[0].IN1
TxsBurstCount_i[1] => TxsBurstCount_i[1].IN1
TxsBurstCount_i[2] => TxsBurstCount_i[2].IN1
TxsBurstCount_i[3] => TxsBurstCount_i[3].IN1
TxsBurstCount_i[4] => TxsBurstCount_i[4].IN1
TxsBurstCount_i[5] => TxsBurstCount_i[5].IN1
TxsBurstCount_i[6] => TxsBurstCount_i[6].IN1
TxsBurstCount_i[7] => TxsBurstCount_i[7].IN1
TxsBurstCount_i[8] => TxsBurstCount_i[8].IN1
TxsBurstCount_i[9] => TxsBurstCount_i[9].IN1
TxsByteEnable_i[0] => TxsByteEnable_i[0].IN1
TxsByteEnable_i[1] => TxsByteEnable_i[1].IN1
TxsByteEnable_i[2] => TxsByteEnable_i[2].IN1
TxsByteEnable_i[3] => TxsByteEnable_i[3].IN1
TxsByteEnable_i[4] => TxsByteEnable_i[4].IN1
TxsByteEnable_i[5] => TxsByteEnable_i[5].IN1
TxsByteEnable_i[6] => TxsByteEnable_i[6].IN1
TxsByteEnable_i[7] => TxsByteEnable_i[7].IN1
TxsChipSelect_i => TxsChipSelect_i.IN1
TxsRead_i => TxsRead_i.IN1
TxsWriteData_i[0] => TxsWriteData_i[0].IN1
TxsWriteData_i[1] => TxsWriteData_i[1].IN1
TxsWriteData_i[2] => TxsWriteData_i[2].IN1
TxsWriteData_i[3] => TxsWriteData_i[3].IN1
TxsWriteData_i[4] => TxsWriteData_i[4].IN1
TxsWriteData_i[5] => TxsWriteData_i[5].IN1
TxsWriteData_i[6] => TxsWriteData_i[6].IN1
TxsWriteData_i[7] => TxsWriteData_i[7].IN1
TxsWriteData_i[8] => TxsWriteData_i[8].IN1
TxsWriteData_i[9] => TxsWriteData_i[9].IN1
TxsWriteData_i[10] => TxsWriteData_i[10].IN1
TxsWriteData_i[11] => TxsWriteData_i[11].IN1
TxsWriteData_i[12] => TxsWriteData_i[12].IN1
TxsWriteData_i[13] => TxsWriteData_i[13].IN1
TxsWriteData_i[14] => TxsWriteData_i[14].IN1
TxsWriteData_i[15] => TxsWriteData_i[15].IN1
TxsWriteData_i[16] => TxsWriteData_i[16].IN1
TxsWriteData_i[17] => TxsWriteData_i[17].IN1
TxsWriteData_i[18] => TxsWriteData_i[18].IN1
TxsWriteData_i[19] => TxsWriteData_i[19].IN1
TxsWriteData_i[20] => TxsWriteData_i[20].IN1
TxsWriteData_i[21] => TxsWriteData_i[21].IN1
TxsWriteData_i[22] => TxsWriteData_i[22].IN1
TxsWriteData_i[23] => TxsWriteData_i[23].IN1
TxsWriteData_i[24] => TxsWriteData_i[24].IN1
TxsWriteData_i[25] => TxsWriteData_i[25].IN1
TxsWriteData_i[26] => TxsWriteData_i[26].IN1
TxsWriteData_i[27] => TxsWriteData_i[27].IN1
TxsWriteData_i[28] => TxsWriteData_i[28].IN1
TxsWriteData_i[29] => TxsWriteData_i[29].IN1
TxsWriteData_i[30] => TxsWriteData_i[30].IN1
TxsWriteData_i[31] => TxsWriteData_i[31].IN1
TxsWriteData_i[32] => TxsWriteData_i[32].IN1
TxsWriteData_i[33] => TxsWriteData_i[33].IN1
TxsWriteData_i[34] => TxsWriteData_i[34].IN1
TxsWriteData_i[35] => TxsWriteData_i[35].IN1
TxsWriteData_i[36] => TxsWriteData_i[36].IN1
TxsWriteData_i[37] => TxsWriteData_i[37].IN1
TxsWriteData_i[38] => TxsWriteData_i[38].IN1
TxsWriteData_i[39] => TxsWriteData_i[39].IN1
TxsWriteData_i[40] => TxsWriteData_i[40].IN1
TxsWriteData_i[41] => TxsWriteData_i[41].IN1
TxsWriteData_i[42] => TxsWriteData_i[42].IN1
TxsWriteData_i[43] => TxsWriteData_i[43].IN1
TxsWriteData_i[44] => TxsWriteData_i[44].IN1
TxsWriteData_i[45] => TxsWriteData_i[45].IN1
TxsWriteData_i[46] => TxsWriteData_i[46].IN1
TxsWriteData_i[47] => TxsWriteData_i[47].IN1
TxsWriteData_i[48] => TxsWriteData_i[48].IN1
TxsWriteData_i[49] => TxsWriteData_i[49].IN1
TxsWriteData_i[50] => TxsWriteData_i[50].IN1
TxsWriteData_i[51] => TxsWriteData_i[51].IN1
TxsWriteData_i[52] => TxsWriteData_i[52].IN1
TxsWriteData_i[53] => TxsWriteData_i[53].IN1
TxsWriteData_i[54] => TxsWriteData_i[54].IN1
TxsWriteData_i[55] => TxsWriteData_i[55].IN1
TxsWriteData_i[56] => TxsWriteData_i[56].IN1
TxsWriteData_i[57] => TxsWriteData_i[57].IN1
TxsWriteData_i[58] => TxsWriteData_i[58].IN1
TxsWriteData_i[59] => TxsWriteData_i[59].IN1
TxsWriteData_i[60] => TxsWriteData_i[60].IN1
TxsWriteData_i[61] => TxsWriteData_i[61].IN1
TxsWriteData_i[62] => TxsWriteData_i[62].IN1
TxsWriteData_i[63] => TxsWriteData_i[63].IN1
TxsWrite_i => TxsWrite_i.IN1
aer_msi_num[0] => aer_msi_num[0].IN1
aer_msi_num[1] => aer_msi_num[1].IN1
aer_msi_num[2] => aer_msi_num[2].IN1
aer_msi_num[3] => aer_msi_num[3].IN1
aer_msi_num[4] => aer_msi_num[4].IN1
app_int_sts => app_int_sts.IN1
app_msi_num[0] => app_msi_num[0].IN1
app_msi_num[1] => app_msi_num[1].IN1
app_msi_num[2] => app_msi_num[2].IN1
app_msi_num[3] => app_msi_num[3].IN1
app_msi_num[4] => app_msi_num[4].IN1
app_msi_req => app_msi_req.IN1
app_msi_tc[0] => app_msi_tc[0].IN1
app_msi_tc[1] => app_msi_tc[1].IN1
app_msi_tc[2] => app_msi_tc[2].IN1
core_clk_in => core_clk_in.IN1
cpl_err[0] => cpl_err[0].IN1
cpl_err[1] => cpl_err[1].IN1
cpl_err[2] => cpl_err[2].IN1
cpl_err[3] => cpl_err[3].IN1
cpl_err[4] => cpl_err[4].IN1
cpl_err[5] => cpl_err[5].IN1
cpl_err[6] => cpl_err[6].IN1
cpl_pending => cpl_pending.IN1
crst => crst.IN1
hpg_ctrler[0] => hpg_ctrler[0].IN1
hpg_ctrler[1] => hpg_ctrler[1].IN1
hpg_ctrler[2] => hpg_ctrler[2].IN1
hpg_ctrler[3] => hpg_ctrler[3].IN1
hpg_ctrler[4] => hpg_ctrler[4].IN1
lmi_addr[0] => lmi_addr[0].IN1
lmi_addr[1] => lmi_addr[1].IN1
lmi_addr[2] => lmi_addr[2].IN1
lmi_addr[3] => lmi_addr[3].IN1
lmi_addr[4] => lmi_addr[4].IN1
lmi_addr[5] => lmi_addr[5].IN1
lmi_addr[6] => lmi_addr[6].IN1
lmi_addr[7] => lmi_addr[7].IN1
lmi_addr[8] => lmi_addr[8].IN1
lmi_addr[9] => lmi_addr[9].IN1
lmi_addr[10] => lmi_addr[10].IN1
lmi_addr[11] => lmi_addr[11].IN1
lmi_din[0] => lmi_din[0].IN1
lmi_din[1] => lmi_din[1].IN1
lmi_din[2] => lmi_din[2].IN1
lmi_din[3] => lmi_din[3].IN1
lmi_din[4] => lmi_din[4].IN1
lmi_din[5] => lmi_din[5].IN1
lmi_din[6] => lmi_din[6].IN1
lmi_din[7] => lmi_din[7].IN1
lmi_din[8] => lmi_din[8].IN1
lmi_din[9] => lmi_din[9].IN1
lmi_din[10] => lmi_din[10].IN1
lmi_din[11] => lmi_din[11].IN1
lmi_din[12] => lmi_din[12].IN1
lmi_din[13] => lmi_din[13].IN1
lmi_din[14] => lmi_din[14].IN1
lmi_din[15] => lmi_din[15].IN1
lmi_din[16] => lmi_din[16].IN1
lmi_din[17] => lmi_din[17].IN1
lmi_din[18] => lmi_din[18].IN1
lmi_din[19] => lmi_din[19].IN1
lmi_din[20] => lmi_din[20].IN1
lmi_din[21] => lmi_din[21].IN1
lmi_din[22] => lmi_din[22].IN1
lmi_din[23] => lmi_din[23].IN1
lmi_din[24] => lmi_din[24].IN1
lmi_din[25] => lmi_din[25].IN1
lmi_din[26] => lmi_din[26].IN1
lmi_din[27] => lmi_din[27].IN1
lmi_din[28] => lmi_din[28].IN1
lmi_din[29] => lmi_din[29].IN1
lmi_din[30] => lmi_din[30].IN1
lmi_din[31] => lmi_din[31].IN1
lmi_rden => lmi_rden.IN1
lmi_wren => lmi_wren.IN1
npor => npor.IN1
pclk_central => pclk_central.IN1
pclk_ch0 => pclk_ch0.IN1
pex_msi_num[0] => pex_msi_num[0].IN1
pex_msi_num[1] => pex_msi_num[1].IN1
pex_msi_num[2] => pex_msi_num[2].IN1
pex_msi_num[3] => pex_msi_num[3].IN1
pex_msi_num[4] => pex_msi_num[4].IN1
pld_clk => pld_clk.IN1
pll_fixed_clk => pll_fixed_clk.IN1
pm_auxpwr => pm_auxpwr.IN1
pm_data[0] => pm_data[0].IN1
pm_data[1] => pm_data[1].IN1
pm_data[2] => pm_data[2].IN1
pm_data[3] => pm_data[3].IN1
pm_data[4] => pm_data[4].IN1
pm_data[5] => pm_data[5].IN1
pm_data[6] => pm_data[6].IN1
pm_data[7] => pm_data[7].IN1
pm_data[8] => pm_data[8].IN1
pm_data[9] => pm_data[9].IN1
pm_event => pm_event.IN1
pme_to_cr => pme_to_cr.IN1
rc_areset => rc_areset.IN1
rc_inclk_eq_125mhz => rc_inclk_eq_125mhz.IN1
rc_pll_locked => rc_pll_locked.IN1
rc_rx_pll_locked_one => rc_rx_pll_locked_one.IN1
rx_st_mask0 => rx_st_mask0.IN1
rx_st_ready0 => rx_st_ready0.IN1
srst => srst.IN1
test_in[0] => test_in[0].IN1
test_in[1] => test_in[1].IN1
test_in[2] => test_in[2].IN1
test_in[3] => test_in[3].IN1
test_in[4] => test_in[4].IN1
test_in[5] => test_in[5].IN1
test_in[6] => test_in[6].IN1
test_in[7] => test_in[7].IN1
test_in[8] => test_in[8].IN1
test_in[9] => test_in[9].IN1
test_in[10] => test_in[10].IN1
test_in[11] => test_in[11].IN1
test_in[12] => test_in[12].IN1
test_in[13] => test_in[13].IN1
test_in[14] => test_in[14].IN1
test_in[15] => test_in[15].IN1
test_in[16] => test_in[16].IN1
test_in[17] => test_in[17].IN1
test_in[18] => test_in[18].IN1
test_in[19] => test_in[19].IN1
test_in[20] => test_in[20].IN1
test_in[21] => test_in[21].IN1
test_in[22] => test_in[22].IN1
test_in[23] => test_in[23].IN1
test_in[24] => test_in[24].IN1
test_in[25] => test_in[25].IN1
test_in[26] => test_in[26].IN1
test_in[27] => test_in[27].IN1
test_in[28] => test_in[28].IN1
test_in[29] => test_in[29].IN1
test_in[30] => test_in[30].IN1
test_in[31] => test_in[31].IN1
test_in[32] => test_in[32].IN1
test_in[33] => test_in[33].IN1
test_in[34] => test_in[34].IN1
test_in[35] => test_in[35].IN1
test_in[36] => test_in[36].IN1
test_in[37] => test_in[37].IN1
test_in[38] => test_in[38].IN1
test_in[39] => test_in[39].IN1
tx_st_data0[0] => tx_st_data0[0].IN1
tx_st_data0[1] => tx_st_data0[1].IN1
tx_st_data0[2] => tx_st_data0[2].IN1
tx_st_data0[3] => tx_st_data0[3].IN1
tx_st_data0[4] => tx_st_data0[4].IN1
tx_st_data0[5] => tx_st_data0[5].IN1
tx_st_data0[6] => tx_st_data0[6].IN1
tx_st_data0[7] => tx_st_data0[7].IN1
tx_st_data0[8] => tx_st_data0[8].IN1
tx_st_data0[9] => tx_st_data0[9].IN1
tx_st_data0[10] => tx_st_data0[10].IN1
tx_st_data0[11] => tx_st_data0[11].IN1
tx_st_data0[12] => tx_st_data0[12].IN1
tx_st_data0[13] => tx_st_data0[13].IN1
tx_st_data0[14] => tx_st_data0[14].IN1
tx_st_data0[15] => tx_st_data0[15].IN1
tx_st_data0[16] => tx_st_data0[16].IN1
tx_st_data0[17] => tx_st_data0[17].IN1
tx_st_data0[18] => tx_st_data0[18].IN1
tx_st_data0[19] => tx_st_data0[19].IN1
tx_st_data0[20] => tx_st_data0[20].IN1
tx_st_data0[21] => tx_st_data0[21].IN1
tx_st_data0[22] => tx_st_data0[22].IN1
tx_st_data0[23] => tx_st_data0[23].IN1
tx_st_data0[24] => tx_st_data0[24].IN1
tx_st_data0[25] => tx_st_data0[25].IN1
tx_st_data0[26] => tx_st_data0[26].IN1
tx_st_data0[27] => tx_st_data0[27].IN1
tx_st_data0[28] => tx_st_data0[28].IN1
tx_st_data0[29] => tx_st_data0[29].IN1
tx_st_data0[30] => tx_st_data0[30].IN1
tx_st_data0[31] => tx_st_data0[31].IN1
tx_st_data0[32] => tx_st_data0[32].IN1
tx_st_data0[33] => tx_st_data0[33].IN1
tx_st_data0[34] => tx_st_data0[34].IN1
tx_st_data0[35] => tx_st_data0[35].IN1
tx_st_data0[36] => tx_st_data0[36].IN1
tx_st_data0[37] => tx_st_data0[37].IN1
tx_st_data0[38] => tx_st_data0[38].IN1
tx_st_data0[39] => tx_st_data0[39].IN1
tx_st_data0[40] => tx_st_data0[40].IN1
tx_st_data0[41] => tx_st_data0[41].IN1
tx_st_data0[42] => tx_st_data0[42].IN1
tx_st_data0[43] => tx_st_data0[43].IN1
tx_st_data0[44] => tx_st_data0[44].IN1
tx_st_data0[45] => tx_st_data0[45].IN1
tx_st_data0[46] => tx_st_data0[46].IN1
tx_st_data0[47] => tx_st_data0[47].IN1
tx_st_data0[48] => tx_st_data0[48].IN1
tx_st_data0[49] => tx_st_data0[49].IN1
tx_st_data0[50] => tx_st_data0[50].IN1
tx_st_data0[51] => tx_st_data0[51].IN1
tx_st_data0[52] => tx_st_data0[52].IN1
tx_st_data0[53] => tx_st_data0[53].IN1
tx_st_data0[54] => tx_st_data0[54].IN1
tx_st_data0[55] => tx_st_data0[55].IN1
tx_st_data0[56] => tx_st_data0[56].IN1
tx_st_data0[57] => tx_st_data0[57].IN1
tx_st_data0[58] => tx_st_data0[58].IN1
tx_st_data0[59] => tx_st_data0[59].IN1
tx_st_data0[60] => tx_st_data0[60].IN1
tx_st_data0[61] => tx_st_data0[61].IN1
tx_st_data0[62] => tx_st_data0[62].IN1
tx_st_data0[63] => tx_st_data0[63].IN1
tx_st_data0_p1[0] => tx_st_data0_p1[0].IN1
tx_st_data0_p1[1] => tx_st_data0_p1[1].IN1
tx_st_data0_p1[2] => tx_st_data0_p1[2].IN1
tx_st_data0_p1[3] => tx_st_data0_p1[3].IN1
tx_st_data0_p1[4] => tx_st_data0_p1[4].IN1
tx_st_data0_p1[5] => tx_st_data0_p1[5].IN1
tx_st_data0_p1[6] => tx_st_data0_p1[6].IN1
tx_st_data0_p1[7] => tx_st_data0_p1[7].IN1
tx_st_data0_p1[8] => tx_st_data0_p1[8].IN1
tx_st_data0_p1[9] => tx_st_data0_p1[9].IN1
tx_st_data0_p1[10] => tx_st_data0_p1[10].IN1
tx_st_data0_p1[11] => tx_st_data0_p1[11].IN1
tx_st_data0_p1[12] => tx_st_data0_p1[12].IN1
tx_st_data0_p1[13] => tx_st_data0_p1[13].IN1
tx_st_data0_p1[14] => tx_st_data0_p1[14].IN1
tx_st_data0_p1[15] => tx_st_data0_p1[15].IN1
tx_st_data0_p1[16] => tx_st_data0_p1[16].IN1
tx_st_data0_p1[17] => tx_st_data0_p1[17].IN1
tx_st_data0_p1[18] => tx_st_data0_p1[18].IN1
tx_st_data0_p1[19] => tx_st_data0_p1[19].IN1
tx_st_data0_p1[20] => tx_st_data0_p1[20].IN1
tx_st_data0_p1[21] => tx_st_data0_p1[21].IN1
tx_st_data0_p1[22] => tx_st_data0_p1[22].IN1
tx_st_data0_p1[23] => tx_st_data0_p1[23].IN1
tx_st_data0_p1[24] => tx_st_data0_p1[24].IN1
tx_st_data0_p1[25] => tx_st_data0_p1[25].IN1
tx_st_data0_p1[26] => tx_st_data0_p1[26].IN1
tx_st_data0_p1[27] => tx_st_data0_p1[27].IN1
tx_st_data0_p1[28] => tx_st_data0_p1[28].IN1
tx_st_data0_p1[29] => tx_st_data0_p1[29].IN1
tx_st_data0_p1[30] => tx_st_data0_p1[30].IN1
tx_st_data0_p1[31] => tx_st_data0_p1[31].IN1
tx_st_data0_p1[32] => tx_st_data0_p1[32].IN1
tx_st_data0_p1[33] => tx_st_data0_p1[33].IN1
tx_st_data0_p1[34] => tx_st_data0_p1[34].IN1
tx_st_data0_p1[35] => tx_st_data0_p1[35].IN1
tx_st_data0_p1[36] => tx_st_data0_p1[36].IN1
tx_st_data0_p1[37] => tx_st_data0_p1[37].IN1
tx_st_data0_p1[38] => tx_st_data0_p1[38].IN1
tx_st_data0_p1[39] => tx_st_data0_p1[39].IN1
tx_st_data0_p1[40] => tx_st_data0_p1[40].IN1
tx_st_data0_p1[41] => tx_st_data0_p1[41].IN1
tx_st_data0_p1[42] => tx_st_data0_p1[42].IN1
tx_st_data0_p1[43] => tx_st_data0_p1[43].IN1
tx_st_data0_p1[44] => tx_st_data0_p1[44].IN1
tx_st_data0_p1[45] => tx_st_data0_p1[45].IN1
tx_st_data0_p1[46] => tx_st_data0_p1[46].IN1
tx_st_data0_p1[47] => tx_st_data0_p1[47].IN1
tx_st_data0_p1[48] => tx_st_data0_p1[48].IN1
tx_st_data0_p1[49] => tx_st_data0_p1[49].IN1
tx_st_data0_p1[50] => tx_st_data0_p1[50].IN1
tx_st_data0_p1[51] => tx_st_data0_p1[51].IN1
tx_st_data0_p1[52] => tx_st_data0_p1[52].IN1
tx_st_data0_p1[53] => tx_st_data0_p1[53].IN1
tx_st_data0_p1[54] => tx_st_data0_p1[54].IN1
tx_st_data0_p1[55] => tx_st_data0_p1[55].IN1
tx_st_data0_p1[56] => tx_st_data0_p1[56].IN1
tx_st_data0_p1[57] => tx_st_data0_p1[57].IN1
tx_st_data0_p1[58] => tx_st_data0_p1[58].IN1
tx_st_data0_p1[59] => tx_st_data0_p1[59].IN1
tx_st_data0_p1[60] => tx_st_data0_p1[60].IN1
tx_st_data0_p1[61] => tx_st_data0_p1[61].IN1
tx_st_data0_p1[62] => tx_st_data0_p1[62].IN1
tx_st_data0_p1[63] => tx_st_data0_p1[63].IN1
tx_st_eop0 => tx_st_eop0.IN1
tx_st_eop0_p1 => tx_st_eop0_p1.IN1
tx_st_err0 => tx_st_err0.IN1
tx_st_sop0 => tx_st_sop0.IN1
tx_st_sop0_p1 => tx_st_sop0_p1.IN1
tx_st_valid0 => tx_st_valid0.IN1
phystatus0_ext => phystatus0_ext.IN1
rxdata0_ext[0] => rxdata0_ext[0].IN1
rxdata0_ext[1] => rxdata0_ext[1].IN1
rxdata0_ext[2] => rxdata0_ext[2].IN1
rxdata0_ext[3] => rxdata0_ext[3].IN1
rxdata0_ext[4] => rxdata0_ext[4].IN1
rxdata0_ext[5] => rxdata0_ext[5].IN1
rxdata0_ext[6] => rxdata0_ext[6].IN1
rxdata0_ext[7] => rxdata0_ext[7].IN1
rxdatak0_ext => rxdatak0_ext.IN1
rxelecidle0_ext => rxelecidle0_ext.IN1
rxstatus0_ext[0] => rxstatus0_ext[0].IN1
rxstatus0_ext[1] => rxstatus0_ext[1].IN1
rxstatus0_ext[2] => rxstatus0_ext[2].IN1
rxvalid0_ext => rxvalid0_ext.IN1
CraIrq_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraIrq_o
CraReadData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraWaitRequest_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraWaitRequest_o
RxmAddress_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmBurstCount_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmByteEnable_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmRead_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmRead_o
RxmWriteData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWrite_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWrite_o
TxsReadDataValid_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadDataValid_o
TxsReadData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsWaitRequest_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsWaitRequest_o
app_int_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.app_int_ack
app_msi_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.app_msi_ack
avs_pcie_reconfig_readdata[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdatavalid <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdatavalid
avs_pcie_reconfig_waitrequest <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_waitrequest
core_clk_out <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.core_clk_out
derr_cor_ext_rcv0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_cor_ext_rcv0
derr_cor_ext_rpl <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_cor_ext_rpl
derr_rpl <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_rpl
dl_ltssm[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dlup_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dlup_exit
eidle_infer_sel[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
ev_128ns <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.ev_128ns
ev_1us <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.ev_1us
hip_extraclkout[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hip_extraclkout
hip_extraclkout[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hip_extraclkout
hotrst_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hotrst_exit
int_status[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
l2_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.l2_exit
lane_act[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lmi_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_ack
lmi_dout[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
npd_alloc_1cred_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.npd_alloc_1cred_vc0
npd_cred_vio_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.npd_cred_vio_vc0
nph_alloc_1cred_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.nph_alloc_1cred_vc0
nph_cred_vio_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.nph_cred_vio_vc0
pme_to_sr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.pme_to_sr
r2c_err0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.r2c_err0
rate_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rate_ext
rc_gxb_powerdown <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_gxb_powerdown
rc_rx_analogreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_rx_analogreset
rc_rx_digitalreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_rx_digitalreset
rc_tx_digitalreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_tx_digitalreset
reset_status <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.reset_status
rx_fifo_empty0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_fifo_empty0
rx_fifo_full0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_fifo_full0
rx_st_bardec0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_be0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0_p1[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_data0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0_p1[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_eop0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_eop0
rx_st_eop0_p1 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_eop0_p1
rx_st_err0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_err0
rx_st_sop0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_sop0
rx_st_sop0_p1 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_sop0_p1
rx_st_valid0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_valid0
serr_out <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.serr_out
suc_spd_neg <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.suc_spd_neg
swdn_wake <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.swdn_wake
swup_hotrst <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.swup_hotrst
test_out[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
tl_cfg_add[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_ctl[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl_wr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl_wr
tl_cfg_sts[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts_wr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts_wr
tx_cred0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_deemph[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_fifo_empty0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_empty0
tx_fifo_full0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_full0
tx_fifo_rdptr0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_wrptr0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_margin[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_st_ready0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_st_ready0
use_pcie_reconfig <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.use_pcie_reconfig
wake_oen <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.wake_oen
powerdown0_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown0_ext
powerdown0_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown0_ext
rxpolarity0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity0_ext
txcompl0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl0_ext
txdata0_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdatak0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak0_ext
txdetectrx0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx0_ext
txelecidle0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle0_ext


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
CraIrq_o <= <GND>
CraReadData_o[0] <= <GND>
CraReadData_o[1] <= <GND>
CraReadData_o[2] <= <GND>
CraReadData_o[3] <= <GND>
CraReadData_o[4] <= <GND>
CraReadData_o[5] <= <GND>
CraReadData_o[6] <= <GND>
CraReadData_o[7] <= <GND>
CraReadData_o[8] <= <GND>
CraReadData_o[9] <= <GND>
CraReadData_o[10] <= <GND>
CraReadData_o[11] <= <GND>
CraReadData_o[12] <= <GND>
CraReadData_o[13] <= <GND>
CraReadData_o[14] <= <GND>
CraReadData_o[15] <= <GND>
CraReadData_o[16] <= <GND>
CraReadData_o[17] <= <GND>
CraReadData_o[18] <= <GND>
CraReadData_o[19] <= <GND>
CraReadData_o[20] <= <GND>
CraReadData_o[21] <= <GND>
CraReadData_o[22] <= <GND>
CraReadData_o[23] <= <GND>
CraReadData_o[24] <= <GND>
CraReadData_o[25] <= <GND>
CraReadData_o[26] <= <GND>
CraReadData_o[27] <= <GND>
CraReadData_o[28] <= <GND>
CraReadData_o[29] <= <GND>
CraReadData_o[30] <= <GND>
CraReadData_o[31] <= <GND>
CraWaitRequest_o <= <GND>
RxmAddress_o[0] <= <GND>
RxmAddress_o[1] <= <GND>
RxmAddress_o[2] <= <GND>
RxmAddress_o[3] <= <GND>
RxmAddress_o[4] <= <GND>
RxmAddress_o[5] <= <GND>
RxmAddress_o[6] <= <GND>
RxmAddress_o[7] <= <GND>
RxmAddress_o[8] <= <GND>
RxmAddress_o[9] <= <GND>
RxmAddress_o[10] <= <GND>
RxmAddress_o[11] <= <GND>
RxmAddress_o[12] <= <GND>
RxmAddress_o[13] <= <GND>
RxmAddress_o[14] <= <GND>
RxmAddress_o[15] <= <GND>
RxmAddress_o[16] <= <GND>
RxmAddress_o[17] <= <GND>
RxmAddress_o[18] <= <GND>
RxmAddress_o[19] <= <GND>
RxmAddress_o[20] <= <GND>
RxmAddress_o[21] <= <GND>
RxmAddress_o[22] <= <GND>
RxmAddress_o[23] <= <GND>
RxmAddress_o[24] <= <GND>
RxmAddress_o[25] <= <GND>
RxmAddress_o[26] <= <GND>
RxmAddress_o[27] <= <GND>
RxmAddress_o[28] <= <GND>
RxmAddress_o[29] <= <GND>
RxmAddress_o[30] <= <GND>
RxmAddress_o[31] <= <GND>
RxmBurstCount_o[0] <= <GND>
RxmBurstCount_o[1] <= <GND>
RxmBurstCount_o[2] <= <GND>
RxmBurstCount_o[3] <= <GND>
RxmBurstCount_o[4] <= <GND>
RxmBurstCount_o[5] <= <GND>
RxmBurstCount_o[6] <= <GND>
RxmBurstCount_o[7] <= <GND>
RxmBurstCount_o[8] <= <GND>
RxmBurstCount_o[9] <= <GND>
RxmByteEnable_o[0] <= <GND>
RxmByteEnable_o[1] <= <GND>
RxmByteEnable_o[2] <= <GND>
RxmByteEnable_o[3] <= <GND>
RxmByteEnable_o[4] <= <GND>
RxmByteEnable_o[5] <= <GND>
RxmByteEnable_o[6] <= <GND>
RxmByteEnable_o[7] <= <GND>
RxmRead_o <= <GND>
RxmWriteData_o[0] <= <GND>
RxmWriteData_o[1] <= <GND>
RxmWriteData_o[2] <= <GND>
RxmWriteData_o[3] <= <GND>
RxmWriteData_o[4] <= <GND>
RxmWriteData_o[5] <= <GND>
RxmWriteData_o[6] <= <GND>
RxmWriteData_o[7] <= <GND>
RxmWriteData_o[8] <= <GND>
RxmWriteData_o[9] <= <GND>
RxmWriteData_o[10] <= <GND>
RxmWriteData_o[11] <= <GND>
RxmWriteData_o[12] <= <GND>
RxmWriteData_o[13] <= <GND>
RxmWriteData_o[14] <= <GND>
RxmWriteData_o[15] <= <GND>
RxmWriteData_o[16] <= <GND>
RxmWriteData_o[17] <= <GND>
RxmWriteData_o[18] <= <GND>
RxmWriteData_o[19] <= <GND>
RxmWriteData_o[20] <= <GND>
RxmWriteData_o[21] <= <GND>
RxmWriteData_o[22] <= <GND>
RxmWriteData_o[23] <= <GND>
RxmWriteData_o[24] <= <GND>
RxmWriteData_o[25] <= <GND>
RxmWriteData_o[26] <= <GND>
RxmWriteData_o[27] <= <GND>
RxmWriteData_o[28] <= <GND>
RxmWriteData_o[29] <= <GND>
RxmWriteData_o[30] <= <GND>
RxmWriteData_o[31] <= <GND>
RxmWriteData_o[32] <= <GND>
RxmWriteData_o[33] <= <GND>
RxmWriteData_o[34] <= <GND>
RxmWriteData_o[35] <= <GND>
RxmWriteData_o[36] <= <GND>
RxmWriteData_o[37] <= <GND>
RxmWriteData_o[38] <= <GND>
RxmWriteData_o[39] <= <GND>
RxmWriteData_o[40] <= <GND>
RxmWriteData_o[41] <= <GND>
RxmWriteData_o[42] <= <GND>
RxmWriteData_o[43] <= <GND>
RxmWriteData_o[44] <= <GND>
RxmWriteData_o[45] <= <GND>
RxmWriteData_o[46] <= <GND>
RxmWriteData_o[47] <= <GND>
RxmWriteData_o[48] <= <GND>
RxmWriteData_o[49] <= <GND>
RxmWriteData_o[50] <= <GND>
RxmWriteData_o[51] <= <GND>
RxmWriteData_o[52] <= <GND>
RxmWriteData_o[53] <= <GND>
RxmWriteData_o[54] <= <GND>
RxmWriteData_o[55] <= <GND>
RxmWriteData_o[56] <= <GND>
RxmWriteData_o[57] <= <GND>
RxmWriteData_o[58] <= <GND>
RxmWriteData_o[59] <= <GND>
RxmWriteData_o[60] <= <GND>
RxmWriteData_o[61] <= <GND>
RxmWriteData_o[62] <= <GND>
RxmWriteData_o[63] <= <GND>
RxmWrite_o <= <GND>
TxsReadDataValid_o <= <GND>
TxsReadData_o[0] <= <GND>
TxsReadData_o[1] <= <GND>
TxsReadData_o[2] <= <GND>
TxsReadData_o[3] <= <GND>
TxsReadData_o[4] <= <GND>
TxsReadData_o[5] <= <GND>
TxsReadData_o[6] <= <GND>
TxsReadData_o[7] <= <GND>
TxsReadData_o[8] <= <GND>
TxsReadData_o[9] <= <GND>
TxsReadData_o[10] <= <GND>
TxsReadData_o[11] <= <GND>
TxsReadData_o[12] <= <GND>
TxsReadData_o[13] <= <GND>
TxsReadData_o[14] <= <GND>
TxsReadData_o[15] <= <GND>
TxsReadData_o[16] <= <GND>
TxsReadData_o[17] <= <GND>
TxsReadData_o[18] <= <GND>
TxsReadData_o[19] <= <GND>
TxsReadData_o[20] <= <GND>
TxsReadData_o[21] <= <GND>
TxsReadData_o[22] <= <GND>
TxsReadData_o[23] <= <GND>
TxsReadData_o[24] <= <GND>
TxsReadData_o[25] <= <GND>
TxsReadData_o[26] <= <GND>
TxsReadData_o[27] <= <GND>
TxsReadData_o[28] <= <GND>
TxsReadData_o[29] <= <GND>
TxsReadData_o[30] <= <GND>
TxsReadData_o[31] <= <GND>
TxsReadData_o[32] <= <GND>
TxsReadData_o[33] <= <GND>
TxsReadData_o[34] <= <GND>
TxsReadData_o[35] <= <GND>
TxsReadData_o[36] <= <GND>
TxsReadData_o[37] <= <GND>
TxsReadData_o[38] <= <GND>
TxsReadData_o[39] <= <GND>
TxsReadData_o[40] <= <GND>
TxsReadData_o[41] <= <GND>
TxsReadData_o[42] <= <GND>
TxsReadData_o[43] <= <GND>
TxsReadData_o[44] <= <GND>
TxsReadData_o[45] <= <GND>
TxsReadData_o[46] <= <GND>
TxsReadData_o[47] <= <GND>
TxsReadData_o[48] <= <GND>
TxsReadData_o[49] <= <GND>
TxsReadData_o[50] <= <GND>
TxsReadData_o[51] <= <GND>
TxsReadData_o[52] <= <GND>
TxsReadData_o[53] <= <GND>
TxsReadData_o[54] <= <GND>
TxsReadData_o[55] <= <GND>
TxsReadData_o[56] <= <GND>
TxsReadData_o[57] <= <GND>
TxsReadData_o[58] <= <GND>
TxsReadData_o[59] <= <GND>
TxsReadData_o[60] <= <GND>
TxsReadData_o[61] <= <GND>
TxsReadData_o[62] <= <GND>
TxsReadData_o[63] <= <GND>
TxsWaitRequest_o <= <GND>
app_int_ack <= cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPINTAACK
app_msi_ack <= cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSIACK
avs_pcie_reconfig_readdata[0] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[1] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[2] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[3] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[4] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[5] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[6] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[7] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[8] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[9] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[10] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[11] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[12] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[13] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[14] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[15] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdatavalid <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdatavalid
avs_pcie_reconfig_waitrequest <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_waitrequest
core_clk_out <= cyclone_iii.cycloneiv_hssi_pcie_hip.CORE_CLK_OUT
derr_cor_ext_rcv0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RCV0
derr_cor_ext_rcv1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RCV1
derr_cor_ext_rpl <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RPL
derr_rpl <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_RPL
dl_ltssm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM
dl_ltssm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM1
dl_ltssm[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM2
dl_ltssm[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM3
dl_ltssm[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM4
dlup_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLUPEXIT
eidle_infer_sel[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL
eidle_infer_sel[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL1
eidle_infer_sel[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL2
eidle_infer_sel[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL3
eidle_infer_sel[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL4
eidle_infer_sel[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL5
eidle_infer_sel[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL6
eidle_infer_sel[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL7
eidle_infer_sel[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL8
eidle_infer_sel[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL9
eidle_infer_sel[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL10
eidle_infer_sel[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL11
eidle_infer_sel[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL12
eidle_infer_sel[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL13
eidle_infer_sel[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL14
eidle_infer_sel[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL15
eidle_infer_sel[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL16
eidle_infer_sel[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL17
eidle_infer_sel[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL18
eidle_infer_sel[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL19
eidle_infer_sel[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL20
eidle_infer_sel[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL21
eidle_infer_sel[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL22
eidle_infer_sel[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL23
ev_128ns <= cyclone_iii.cycloneiv_hssi_pcie_hip.EV_128NS
ev_1us <= cyclone_iii.cycloneiv_hssi_pcie_hip.EV1US
hip_extraclkout[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_EXTRA_CLK_OUT
hip_extraclkout[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_EXTRA_CLK_OUT1
hotrst_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.HOTRSTEXIT
int_status[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS
int_status[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS1
int_status[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS2
int_status[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS3
l2_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.L2EXIT
lane_act[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT
lane_act[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT1
lane_act[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT2
lane_act[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT3
lmi_ack <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIACK
lmi_dout[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT
lmi_dout[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT1
lmi_dout[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT2
lmi_dout[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT3
lmi_dout[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT4
lmi_dout[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT5
lmi_dout[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT6
lmi_dout[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT7
lmi_dout[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT8
lmi_dout[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT9
lmi_dout[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT10
lmi_dout[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT11
lmi_dout[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT12
lmi_dout[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT13
lmi_dout[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT14
lmi_dout[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT15
lmi_dout[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT16
lmi_dout[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT17
lmi_dout[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT18
lmi_dout[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT19
lmi_dout[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT20
lmi_dout[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT21
lmi_dout[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT22
lmi_dout[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT23
lmi_dout[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT24
lmi_dout[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT25
lmi_dout[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT26
lmi_dout[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT27
lmi_dout[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT28
lmi_dout[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT29
lmi_dout[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT30
lmi_dout[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT31
npd_alloc_1cred_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_alloc_1cred
npd_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_alloc_1cred
npd_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_cred_viol
npd_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_cred_viol
nph_alloc_1cred_vc0 <= altpcie_txcred_patch:txcred_patch0.nph_alloc_1cred
nph_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_alloc_1cred
nph_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.nph_cred_viol
nph_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_cred_viol
pme_to_sr <= cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMETOSR
powerdown0_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN
powerdown0_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN1
powerdown1_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN2
powerdown1_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN3
powerdown2_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN4
powerdown2_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN5
powerdown3_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN6
powerdown3_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN7
powerdown4_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN8
powerdown4_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN9
powerdown5_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN10
powerdown5_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN11
powerdown6_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN12
powerdown6_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN13
powerdown7_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN14
powerdown7_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN15
r2c_err0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_R2C_ERR0_EXT
r2c_err1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.EXTRA_OUT2
rate_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RATE
rc_gxb_powerdown <= <GND>
rc_rx_analogreset <= <GND>
rc_rx_digitalreset <= <GND>
rc_tx_digitalreset <= <GND>
reset_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.RESETSTATUS
rx_fifo_empty0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOEMPTYVC0
rx_fifo_empty1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOEMPTYVC1
rx_fifo_full0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOFULLVC0
rx_fifo_full1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOFULLVC1
rx_st_bardec0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC0
rx_st_bardec0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC01
rx_st_bardec0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC02
rx_st_bardec0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC03
rx_st_bardec0[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC04
rx_st_bardec0[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC05
rx_st_bardec0[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC06
rx_st_bardec0[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC07
rx_st_bardec1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC1
rx_st_bardec1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC11
rx_st_bardec1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC12
rx_st_bardec1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC13
rx_st_bardec1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC14
rx_st_bardec1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC15
rx_st_bardec1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC16
rx_st_bardec1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC17
rx_st_be0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC00
rx_st_be0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC001
rx_st_be0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC002
rx_st_be0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC003
rx_st_be0[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC004
rx_st_be0[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC005
rx_st_be0[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC006
rx_st_be0[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC007
rx_st_be0_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC01
rx_st_be0_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC011
rx_st_be0_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC012
rx_st_be0_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC013
rx_st_be0_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC014
rx_st_be0_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC015
rx_st_be0_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC016
rx_st_be0_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC017
rx_st_be1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC10
rx_st_be1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC101
rx_st_be1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC102
rx_st_be1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC103
rx_st_be1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC104
rx_st_be1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC105
rx_st_be1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC106
rx_st_be1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC107
rx_st_be1_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC11
rx_st_be1_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC111
rx_st_be1_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC112
rx_st_be1_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC113
rx_st_be1_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC114
rx_st_be1_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC115
rx_st_be1_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC116
rx_st_be1_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC117
rx_st_data0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC00
rx_st_data0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC001
rx_st_data0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC002
rx_st_data0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC003
rx_st_data0[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC004
rx_st_data0[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC005
rx_st_data0[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC006
rx_st_data0[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC007
rx_st_data0[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC008
rx_st_data0[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC009
rx_st_data0[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0010
rx_st_data0[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0011
rx_st_data0[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0012
rx_st_data0[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0013
rx_st_data0[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0014
rx_st_data0[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0015
rx_st_data0[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0016
rx_st_data0[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0017
rx_st_data0[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0018
rx_st_data0[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0019
rx_st_data0[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0020
rx_st_data0[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0021
rx_st_data0[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0022
rx_st_data0[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0023
rx_st_data0[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0024
rx_st_data0[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0025
rx_st_data0[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0026
rx_st_data0[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0027
rx_st_data0[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0028
rx_st_data0[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0029
rx_st_data0[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0030
rx_st_data0[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0031
rx_st_data0[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0032
rx_st_data0[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0033
rx_st_data0[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0034
rx_st_data0[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0035
rx_st_data0[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0036
rx_st_data0[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0037
rx_st_data0[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0038
rx_st_data0[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0039
rx_st_data0[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0040
rx_st_data0[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0041
rx_st_data0[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0042
rx_st_data0[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0043
rx_st_data0[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0044
rx_st_data0[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0045
rx_st_data0[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0046
rx_st_data0[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0047
rx_st_data0[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0048
rx_st_data0[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0049
rx_st_data0[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0050
rx_st_data0[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0051
rx_st_data0[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0052
rx_st_data0[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0053
rx_st_data0[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0054
rx_st_data0[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0055
rx_st_data0[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0056
rx_st_data0[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0057
rx_st_data0[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0058
rx_st_data0[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0059
rx_st_data0[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0060
rx_st_data0[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0061
rx_st_data0[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0062
rx_st_data0[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0063
rx_st_data0_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC01
rx_st_data0_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC011
rx_st_data0_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC012
rx_st_data0_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC013
rx_st_data0_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC014
rx_st_data0_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC015
rx_st_data0_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC016
rx_st_data0_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC017
rx_st_data0_p1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC018
rx_st_data0_p1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC019
rx_st_data0_p1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0110
rx_st_data0_p1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0111
rx_st_data0_p1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0112
rx_st_data0_p1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0113
rx_st_data0_p1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0114
rx_st_data0_p1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0115
rx_st_data0_p1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0116
rx_st_data0_p1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0117
rx_st_data0_p1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0118
rx_st_data0_p1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0119
rx_st_data0_p1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0120
rx_st_data0_p1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0121
rx_st_data0_p1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0122
rx_st_data0_p1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0123
rx_st_data0_p1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0124
rx_st_data0_p1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0125
rx_st_data0_p1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0126
rx_st_data0_p1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0127
rx_st_data0_p1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0128
rx_st_data0_p1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0129
rx_st_data0_p1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0130
rx_st_data0_p1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0131
rx_st_data0_p1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0132
rx_st_data0_p1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0133
rx_st_data0_p1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0134
rx_st_data0_p1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0135
rx_st_data0_p1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0136
rx_st_data0_p1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0137
rx_st_data0_p1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0138
rx_st_data0_p1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0139
rx_st_data0_p1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0140
rx_st_data0_p1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0141
rx_st_data0_p1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0142
rx_st_data0_p1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0143
rx_st_data0_p1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0144
rx_st_data0_p1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0145
rx_st_data0_p1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0146
rx_st_data0_p1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0147
rx_st_data0_p1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0148
rx_st_data0_p1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0149
rx_st_data0_p1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0150
rx_st_data0_p1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0151
rx_st_data0_p1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0152
rx_st_data0_p1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0153
rx_st_data0_p1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0154
rx_st_data0_p1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0155
rx_st_data0_p1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0156
rx_st_data0_p1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0157
rx_st_data0_p1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0158
rx_st_data0_p1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0159
rx_st_data0_p1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0160
rx_st_data0_p1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0161
rx_st_data0_p1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0162
rx_st_data0_p1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0163
rx_st_data1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC10
rx_st_data1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC101
rx_st_data1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC102
rx_st_data1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC103
rx_st_data1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC104
rx_st_data1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC105
rx_st_data1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC106
rx_st_data1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC107
rx_st_data1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC108
rx_st_data1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC109
rx_st_data1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1010
rx_st_data1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1011
rx_st_data1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1012
rx_st_data1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1013
rx_st_data1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1014
rx_st_data1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1015
rx_st_data1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1016
rx_st_data1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1017
rx_st_data1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1018
rx_st_data1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1019
rx_st_data1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1020
rx_st_data1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1021
rx_st_data1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1022
rx_st_data1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1023
rx_st_data1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1024
rx_st_data1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1025
rx_st_data1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1026
rx_st_data1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1027
rx_st_data1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1028
rx_st_data1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1029
rx_st_data1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1030
rx_st_data1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1031
rx_st_data1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1032
rx_st_data1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1033
rx_st_data1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1034
rx_st_data1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1035
rx_st_data1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1036
rx_st_data1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1037
rx_st_data1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1038
rx_st_data1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1039
rx_st_data1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1040
rx_st_data1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1041
rx_st_data1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1042
rx_st_data1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1043
rx_st_data1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1044
rx_st_data1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1045
rx_st_data1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1046
rx_st_data1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1047
rx_st_data1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1048
rx_st_data1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1049
rx_st_data1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1050
rx_st_data1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1051
rx_st_data1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1052
rx_st_data1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1053
rx_st_data1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1054
rx_st_data1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1055
rx_st_data1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1056
rx_st_data1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1057
rx_st_data1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1058
rx_st_data1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1059
rx_st_data1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1060
rx_st_data1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1061
rx_st_data1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1062
rx_st_data1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1063
rx_st_data1_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC11
rx_st_data1_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC111
rx_st_data1_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC112
rx_st_data1_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC113
rx_st_data1_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC114
rx_st_data1_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC115
rx_st_data1_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC116
rx_st_data1_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC117
rx_st_data1_p1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC118
rx_st_data1_p1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC119
rx_st_data1_p1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1110
rx_st_data1_p1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1111
rx_st_data1_p1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1112
rx_st_data1_p1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1113
rx_st_data1_p1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1114
rx_st_data1_p1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1115
rx_st_data1_p1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1116
rx_st_data1_p1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1117
rx_st_data1_p1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1118
rx_st_data1_p1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1119
rx_st_data1_p1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1120
rx_st_data1_p1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1121
rx_st_data1_p1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1122
rx_st_data1_p1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1123
rx_st_data1_p1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1124
rx_st_data1_p1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1125
rx_st_data1_p1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1126
rx_st_data1_p1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1127
rx_st_data1_p1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1128
rx_st_data1_p1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1129
rx_st_data1_p1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1130
rx_st_data1_p1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1131
rx_st_data1_p1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1132
rx_st_data1_p1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1133
rx_st_data1_p1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1134
rx_st_data1_p1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1135
rx_st_data1_p1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1136
rx_st_data1_p1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1137
rx_st_data1_p1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1138
rx_st_data1_p1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1139
rx_st_data1_p1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1140
rx_st_data1_p1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1141
rx_st_data1_p1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1142
rx_st_data1_p1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1143
rx_st_data1_p1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1144
rx_st_data1_p1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1145
rx_st_data1_p1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1146
rx_st_data1_p1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1147
rx_st_data1_p1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1148
rx_st_data1_p1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1149
rx_st_data1_p1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1150
rx_st_data1_p1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1151
rx_st_data1_p1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1152
rx_st_data1_p1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1153
rx_st_data1_p1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1154
rx_st_data1_p1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1155
rx_st_data1_p1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1156
rx_st_data1_p1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1157
rx_st_data1_p1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1158
rx_st_data1_p1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1159
rx_st_data1_p1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1160
rx_st_data1_p1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1161
rx_st_data1_p1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1162
rx_st_data1_p1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1163
rx_st_eop0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC00
rx_st_eop0_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC01
rx_st_eop1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC10
rx_st_eop1_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC11
rx_st_err0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXERRVC0
rx_st_err1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXERRVC1
rx_st_sop0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC00
rx_st_sop0_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC01
rx_st_sop1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC10
rx_st_sop1_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC11
rx_st_valid0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALIDVC0
rx_st_valid1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALIDVC1
rxpolarity0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY
rxpolarity1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY1
rxpolarity2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY2
rxpolarity3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY3
rxpolarity4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY4
rxpolarity5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY5
rxpolarity6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY6
rxpolarity7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY7
serr_out <= cyclone_iii.cycloneiv_hssi_pcie_hip.SERROUT
suc_spd_neg <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_SUCCESS_SPEED_NEGO_INT
swdn_wake <= cyclone_iii.cycloneiv_hssi_pcie_hip.SWDN_WAKE
swup_hotrst <= cyclone_iii.cycloneiv_hssi_pcie_hip.SWUP_HOTRST
test_out[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP
test_out[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP1
test_out[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP2
test_out[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP3
test_out[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP4
test_out[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP5
test_out[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP6
test_out[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP7
test_out[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP8
test_out[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP9
test_out[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP10
test_out[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP11
test_out[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP12
test_out[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP13
test_out[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP14
test_out[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP15
test_out[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP16
test_out[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP17
test_out[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP18
test_out[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP19
test_out[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP20
test_out[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP21
test_out[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP22
test_out[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP23
test_out[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP24
test_out[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP25
test_out[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP26
test_out[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP27
test_out[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP28
test_out[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP29
test_out[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP30
test_out[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP31
test_out[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP32
test_out[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP33
test_out[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP34
test_out[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP35
test_out[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP36
test_out[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP37
test_out[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP38
test_out[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP39
test_out[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP40
test_out[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP41
test_out[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP42
test_out[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP43
test_out[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP44
test_out[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP45
test_out[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP46
test_out[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP47
test_out[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP48
test_out[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP49
test_out[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP50
test_out[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP51
test_out[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP52
test_out[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP53
test_out[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP54
test_out[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP55
test_out[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP56
test_out[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP57
test_out[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP58
test_out[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP59
test_out[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP60
test_out[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP61
test_out[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP62
test_out[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP63
tl_cfg_add[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_ctl[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[4] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[5] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[6] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[7] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[8] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[9] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[10] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[11] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[12] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[13] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[14] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[15] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[16] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[17] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[18] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[19] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[20] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[21] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[22] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[23] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[24] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[25] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[26] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[27] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[28] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[29] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[30] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[31] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl_wr <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl_wr
tl_cfg_sts[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[4] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[5] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[6] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[7] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[8] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[9] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[10] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[11] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[12] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[13] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[14] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[15] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[16] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[17] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[18] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[19] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[20] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[21] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[22] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[23] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[24] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[25] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[26] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[27] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[28] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[29] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[30] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[31] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[32] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[33] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[34] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[35] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[36] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[37] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[38] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[39] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[40] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[41] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[42] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[43] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[44] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[45] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[46] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[47] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[48] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[49] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[50] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[51] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[52] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts_wr <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts_wr
tlbp_dl_ack_phypm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLACKPHYPM
tlbp_dl_ack_phypm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLACKPHYPM1
tlbp_dl_ack_requpfc <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ACK_REQ_UPFC
tlbp_dl_ack_sndupfc <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ACK_SND_UPFC
tlbp_dl_current_deemp <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTDEEMP
tlbp_dl_currentspeed[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTSPEED
tlbp_dl_currentspeed[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTSPEED1
tlbp_dl_dll_req <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLDLLREQ
tlbp_dl_err_dll[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL
tlbp_dl_err_dll[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL1
tlbp_dl_err_dll[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL2
tlbp_dl_err_dll[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL3
tlbp_dl_err_dll[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL4
tlbp_dl_errphy <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRPHY
tlbp_dl_link_autobdw_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLLINKAUTOBDWSTATUS
tlbp_dl_link_bdwmng_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLLINKBDWMNGSTATUS
tlbp_dl_rpbuf_emp <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRPBUFEMP
tlbp_dl_rst_enter_comp_bit <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRSTENTERCOMPBIT
tlbp_dl_rst_tx_margin_field <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRSTTXMARGINFIELD
tlbp_dl_rx_typ_pm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM
tlbp_dl_rx_typ_pm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM1
tlbp_dl_rx_typ_pm[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM2
tlbp_dl_rx_valpm <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXVALPM
tlbp_dl_tx_ackpm <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLTXACKPM
tlbp_dl_up <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLUP
tlbp_dl_vc_status[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS
tlbp_dl_vc_status[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS1
tlbp_dl_vc_status[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS2
tlbp_dl_vc_status[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS3
tlbp_dl_vc_status[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS4
tlbp_dl_vc_status[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS5
tlbp_dl_vc_status[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS6
tlbp_dl_vc_status[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS7
tlbp_link_up <= cyclone_iii.cycloneiv_hssi_pcie_hip.LINKUP
tx_cred0[0] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[1] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[2] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[3] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[4] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[5] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[6] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[7] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[8] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[9] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[10] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[11] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[12] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[13] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[14] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[15] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[16] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[17] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[18] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[19] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[20] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[21] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[22] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[23] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[24] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[25] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[26] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[27] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[28] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[29] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[30] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[31] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[32] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[33] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[34] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[35] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred1[0] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[1] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[2] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[3] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[4] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[5] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[6] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[7] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[8] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[9] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[10] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[11] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[12] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[13] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[14] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[15] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[16] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[17] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[18] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[19] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[20] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[21] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[22] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[23] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[24] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[25] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[26] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[27] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[28] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[29] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[30] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[31] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[32] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[33] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[34] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[35] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_deemph[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH
tx_deemph[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH1
tx_deemph[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH2
tx_deemph[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH3
tx_deemph[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH4
tx_deemph[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH5
tx_deemph[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH6
tx_deemph[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH7
tx_fifo_empty0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOEMPTYVC0
tx_fifo_empty1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOEMPTYVC1
tx_fifo_full0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOFULLVC0
tx_fifo_full1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOFULLVC1
tx_fifo_rdptr0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC0
tx_fifo_rdptr0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC01
tx_fifo_rdptr0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC02
tx_fifo_rdptr0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC03
tx_fifo_rdptr1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC1
tx_fifo_rdptr1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC11
tx_fifo_rdptr1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC12
tx_fifo_rdptr1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC13
tx_fifo_wrptr0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC0
tx_fifo_wrptr0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC01
tx_fifo_wrptr0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC02
tx_fifo_wrptr0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC03
tx_fifo_wrptr1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC1
tx_fifo_wrptr1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC11
tx_fifo_wrptr1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC12
tx_fifo_wrptr1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC13
tx_margin[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN
tx_margin[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN1
tx_margin[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN2
tx_margin[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN3
tx_margin[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN4
tx_margin[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN5
tx_margin[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN6
tx_margin[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN7
tx_margin[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN8
tx_margin[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN9
tx_margin[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN10
tx_margin[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN11
tx_margin[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN12
tx_margin[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN13
tx_margin[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN14
tx_margin[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN15
tx_margin[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN16
tx_margin[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN17
tx_margin[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN18
tx_margin[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN19
tx_margin[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN20
tx_margin[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN21
tx_margin[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN22
tx_margin[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN23
tx_st_ready0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXREADYVC0
tx_st_ready1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXREADYVC1
txcompl0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL
txcompl1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL1
txcompl2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL2
txcompl3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL3
txcompl4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL4
txcompl5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL5
txcompl6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL6
txcompl7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL7
txdata0_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA
txdata0_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA1
txdata0_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA2
txdata0_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA3
txdata0_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA4
txdata0_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA5
txdata0_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA6
txdata0_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA7
txdata1_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA8
txdata1_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA9
txdata1_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA10
txdata1_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA11
txdata1_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA12
txdata1_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA13
txdata1_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA14
txdata1_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA15
txdata2_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA16
txdata2_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA17
txdata2_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA18
txdata2_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA19
txdata2_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA20
txdata2_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA21
txdata2_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA22
txdata2_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA23
txdata3_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA24
txdata3_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA25
txdata3_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA26
txdata3_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA27
txdata3_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA28
txdata3_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA29
txdata3_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA30
txdata3_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA31
txdata4_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA32
txdata4_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA33
txdata4_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA34
txdata4_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA35
txdata4_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA36
txdata4_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA37
txdata4_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA38
txdata4_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA39
txdata5_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA40
txdata5_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA41
txdata5_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA42
txdata5_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA43
txdata5_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA44
txdata5_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA45
txdata5_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA46
txdata5_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA47
txdata6_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA48
txdata6_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA49
txdata6_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA50
txdata6_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA51
txdata6_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA52
txdata6_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA53
txdata6_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA54
txdata6_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA55
txdata7_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA56
txdata7_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA57
txdata7_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA58
txdata7_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA59
txdata7_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA60
txdata7_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA61
txdata7_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA62
txdata7_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA63
txdatak0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK
txdatak1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK1
txdatak2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK2
txdatak3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK3
txdatak4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK4
txdatak5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK5
txdatak6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK6
txdatak7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK7
txdetectrx0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX
txdetectrx1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX1
txdetectrx2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX2
txdetectrx3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX3
txdetectrx4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX4
txdetectrx5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX5
txdetectrx6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX6
txdetectrx7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX7
txelecidle0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE
txelecidle1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE1
txelecidle2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE2
txelecidle3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE3
txelecidle4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE4
txelecidle5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE5
txelecidle6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE6
txelecidle7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE7
use_pcie_reconfig <= <GND>
wake_oen <= cyclone_iii.cycloneiv_hssi_pcie_hip.WAKEOEN
AvlClk_i => ~NO_FANOUT~
CraAddress_i[0] => ~NO_FANOUT~
CraAddress_i[1] => ~NO_FANOUT~
CraAddress_i[2] => ~NO_FANOUT~
CraAddress_i[3] => ~NO_FANOUT~
CraAddress_i[4] => ~NO_FANOUT~
CraAddress_i[5] => ~NO_FANOUT~
CraAddress_i[6] => ~NO_FANOUT~
CraAddress_i[7] => ~NO_FANOUT~
CraAddress_i[8] => ~NO_FANOUT~
CraAddress_i[9] => ~NO_FANOUT~
CraAddress_i[10] => ~NO_FANOUT~
CraAddress_i[11] => ~NO_FANOUT~
CraByteEnable_i[0] => ~NO_FANOUT~
CraByteEnable_i[1] => ~NO_FANOUT~
CraByteEnable_i[2] => ~NO_FANOUT~
CraByteEnable_i[3] => ~NO_FANOUT~
CraChipSelect_i => ~NO_FANOUT~
CraRead => ~NO_FANOUT~
CraWrite => ~NO_FANOUT~
CraWriteData_i[0] => ~NO_FANOUT~
CraWriteData_i[1] => ~NO_FANOUT~
CraWriteData_i[2] => ~NO_FANOUT~
CraWriteData_i[3] => ~NO_FANOUT~
CraWriteData_i[4] => ~NO_FANOUT~
CraWriteData_i[5] => ~NO_FANOUT~
CraWriteData_i[6] => ~NO_FANOUT~
CraWriteData_i[7] => ~NO_FANOUT~
CraWriteData_i[8] => ~NO_FANOUT~
CraWriteData_i[9] => ~NO_FANOUT~
CraWriteData_i[10] => ~NO_FANOUT~
CraWriteData_i[11] => ~NO_FANOUT~
CraWriteData_i[12] => ~NO_FANOUT~
CraWriteData_i[13] => ~NO_FANOUT~
CraWriteData_i[14] => ~NO_FANOUT~
CraWriteData_i[15] => ~NO_FANOUT~
CraWriteData_i[16] => ~NO_FANOUT~
CraWriteData_i[17] => ~NO_FANOUT~
CraWriteData_i[18] => ~NO_FANOUT~
CraWriteData_i[19] => ~NO_FANOUT~
CraWriteData_i[20] => ~NO_FANOUT~
CraWriteData_i[21] => ~NO_FANOUT~
CraWriteData_i[22] => ~NO_FANOUT~
CraWriteData_i[23] => ~NO_FANOUT~
CraWriteData_i[24] => ~NO_FANOUT~
CraWriteData_i[25] => ~NO_FANOUT~
CraWriteData_i[26] => ~NO_FANOUT~
CraWriteData_i[27] => ~NO_FANOUT~
CraWriteData_i[28] => ~NO_FANOUT~
CraWriteData_i[29] => ~NO_FANOUT~
CraWriteData_i[30] => ~NO_FANOUT~
CraWriteData_i[31] => ~NO_FANOUT~
Rstn_i => ~NO_FANOUT~
RxmIrqNum_i[0] => ~NO_FANOUT~
RxmIrqNum_i[1] => ~NO_FANOUT~
RxmIrqNum_i[2] => ~NO_FANOUT~
RxmIrqNum_i[3] => ~NO_FANOUT~
RxmIrqNum_i[4] => ~NO_FANOUT~
RxmIrqNum_i[5] => ~NO_FANOUT~
RxmIrq_i[0] => ~NO_FANOUT~
RxmReadDataValid_i => ~NO_FANOUT~
RxmReadData_i[0] => ~NO_FANOUT~
RxmReadData_i[1] => ~NO_FANOUT~
RxmReadData_i[2] => ~NO_FANOUT~
RxmReadData_i[3] => ~NO_FANOUT~
RxmReadData_i[4] => ~NO_FANOUT~
RxmReadData_i[5] => ~NO_FANOUT~
RxmReadData_i[6] => ~NO_FANOUT~
RxmReadData_i[7] => ~NO_FANOUT~
RxmReadData_i[8] => ~NO_FANOUT~
RxmReadData_i[9] => ~NO_FANOUT~
RxmReadData_i[10] => ~NO_FANOUT~
RxmReadData_i[11] => ~NO_FANOUT~
RxmReadData_i[12] => ~NO_FANOUT~
RxmReadData_i[13] => ~NO_FANOUT~
RxmReadData_i[14] => ~NO_FANOUT~
RxmReadData_i[15] => ~NO_FANOUT~
RxmReadData_i[16] => ~NO_FANOUT~
RxmReadData_i[17] => ~NO_FANOUT~
RxmReadData_i[18] => ~NO_FANOUT~
RxmReadData_i[19] => ~NO_FANOUT~
RxmReadData_i[20] => ~NO_FANOUT~
RxmReadData_i[21] => ~NO_FANOUT~
RxmReadData_i[22] => ~NO_FANOUT~
RxmReadData_i[23] => ~NO_FANOUT~
RxmReadData_i[24] => ~NO_FANOUT~
RxmReadData_i[25] => ~NO_FANOUT~
RxmReadData_i[26] => ~NO_FANOUT~
RxmReadData_i[27] => ~NO_FANOUT~
RxmReadData_i[28] => ~NO_FANOUT~
RxmReadData_i[29] => ~NO_FANOUT~
RxmReadData_i[30] => ~NO_FANOUT~
RxmReadData_i[31] => ~NO_FANOUT~
RxmReadData_i[32] => ~NO_FANOUT~
RxmReadData_i[33] => ~NO_FANOUT~
RxmReadData_i[34] => ~NO_FANOUT~
RxmReadData_i[35] => ~NO_FANOUT~
RxmReadData_i[36] => ~NO_FANOUT~
RxmReadData_i[37] => ~NO_FANOUT~
RxmReadData_i[38] => ~NO_FANOUT~
RxmReadData_i[39] => ~NO_FANOUT~
RxmReadData_i[40] => ~NO_FANOUT~
RxmReadData_i[41] => ~NO_FANOUT~
RxmReadData_i[42] => ~NO_FANOUT~
RxmReadData_i[43] => ~NO_FANOUT~
RxmReadData_i[44] => ~NO_FANOUT~
RxmReadData_i[45] => ~NO_FANOUT~
RxmReadData_i[46] => ~NO_FANOUT~
RxmReadData_i[47] => ~NO_FANOUT~
RxmReadData_i[48] => ~NO_FANOUT~
RxmReadData_i[49] => ~NO_FANOUT~
RxmReadData_i[50] => ~NO_FANOUT~
RxmReadData_i[51] => ~NO_FANOUT~
RxmReadData_i[52] => ~NO_FANOUT~
RxmReadData_i[53] => ~NO_FANOUT~
RxmReadData_i[54] => ~NO_FANOUT~
RxmReadData_i[55] => ~NO_FANOUT~
RxmReadData_i[56] => ~NO_FANOUT~
RxmReadData_i[57] => ~NO_FANOUT~
RxmReadData_i[58] => ~NO_FANOUT~
RxmReadData_i[59] => ~NO_FANOUT~
RxmReadData_i[60] => ~NO_FANOUT~
RxmReadData_i[61] => ~NO_FANOUT~
RxmReadData_i[62] => ~NO_FANOUT~
RxmReadData_i[63] => ~NO_FANOUT~
RxmWaitRequest_i => ~NO_FANOUT~
TxsAddress_i[0] => ~NO_FANOUT~
TxsAddress_i[1] => ~NO_FANOUT~
TxsAddress_i[2] => ~NO_FANOUT~
TxsAddress_i[3] => ~NO_FANOUT~
TxsAddress_i[4] => ~NO_FANOUT~
TxsAddress_i[5] => ~NO_FANOUT~
TxsAddress_i[6] => ~NO_FANOUT~
TxsAddress_i[7] => ~NO_FANOUT~
TxsAddress_i[8] => ~NO_FANOUT~
TxsAddress_i[9] => ~NO_FANOUT~
TxsAddress_i[10] => ~NO_FANOUT~
TxsAddress_i[11] => ~NO_FANOUT~
TxsAddress_i[12] => ~NO_FANOUT~
TxsAddress_i[13] => ~NO_FANOUT~
TxsAddress_i[14] => ~NO_FANOUT~
TxsAddress_i[15] => ~NO_FANOUT~
TxsAddress_i[16] => ~NO_FANOUT~
TxsAddress_i[17] => ~NO_FANOUT~
TxsAddress_i[18] => ~NO_FANOUT~
TxsAddress_i[19] => ~NO_FANOUT~
TxsAddress_i[20] => ~NO_FANOUT~
TxsBurstCount_i[0] => ~NO_FANOUT~
TxsBurstCount_i[1] => ~NO_FANOUT~
TxsBurstCount_i[2] => ~NO_FANOUT~
TxsBurstCount_i[3] => ~NO_FANOUT~
TxsBurstCount_i[4] => ~NO_FANOUT~
TxsBurstCount_i[5] => ~NO_FANOUT~
TxsBurstCount_i[6] => ~NO_FANOUT~
TxsBurstCount_i[7] => ~NO_FANOUT~
TxsBurstCount_i[8] => ~NO_FANOUT~
TxsBurstCount_i[9] => ~NO_FANOUT~
TxsByteEnable_i[0] => ~NO_FANOUT~
TxsByteEnable_i[1] => ~NO_FANOUT~
TxsByteEnable_i[2] => ~NO_FANOUT~
TxsByteEnable_i[3] => ~NO_FANOUT~
TxsByteEnable_i[4] => ~NO_FANOUT~
TxsByteEnable_i[5] => ~NO_FANOUT~
TxsByteEnable_i[6] => ~NO_FANOUT~
TxsByteEnable_i[7] => ~NO_FANOUT~
TxsChipSelect_i => ~NO_FANOUT~
TxsRead_i => ~NO_FANOUT~
TxsWriteData_i[0] => ~NO_FANOUT~
TxsWriteData_i[1] => ~NO_FANOUT~
TxsWriteData_i[2] => ~NO_FANOUT~
TxsWriteData_i[3] => ~NO_FANOUT~
TxsWriteData_i[4] => ~NO_FANOUT~
TxsWriteData_i[5] => ~NO_FANOUT~
TxsWriteData_i[6] => ~NO_FANOUT~
TxsWriteData_i[7] => ~NO_FANOUT~
TxsWriteData_i[8] => ~NO_FANOUT~
TxsWriteData_i[9] => ~NO_FANOUT~
TxsWriteData_i[10] => ~NO_FANOUT~
TxsWriteData_i[11] => ~NO_FANOUT~
TxsWriteData_i[12] => ~NO_FANOUT~
TxsWriteData_i[13] => ~NO_FANOUT~
TxsWriteData_i[14] => ~NO_FANOUT~
TxsWriteData_i[15] => ~NO_FANOUT~
TxsWriteData_i[16] => ~NO_FANOUT~
TxsWriteData_i[17] => ~NO_FANOUT~
TxsWriteData_i[18] => ~NO_FANOUT~
TxsWriteData_i[19] => ~NO_FANOUT~
TxsWriteData_i[20] => ~NO_FANOUT~
TxsWriteData_i[21] => ~NO_FANOUT~
TxsWriteData_i[22] => ~NO_FANOUT~
TxsWriteData_i[23] => ~NO_FANOUT~
TxsWriteData_i[24] => ~NO_FANOUT~
TxsWriteData_i[25] => ~NO_FANOUT~
TxsWriteData_i[26] => ~NO_FANOUT~
TxsWriteData_i[27] => ~NO_FANOUT~
TxsWriteData_i[28] => ~NO_FANOUT~
TxsWriteData_i[29] => ~NO_FANOUT~
TxsWriteData_i[30] => ~NO_FANOUT~
TxsWriteData_i[31] => ~NO_FANOUT~
TxsWriteData_i[32] => ~NO_FANOUT~
TxsWriteData_i[33] => ~NO_FANOUT~
TxsWriteData_i[34] => ~NO_FANOUT~
TxsWriteData_i[35] => ~NO_FANOUT~
TxsWriteData_i[36] => ~NO_FANOUT~
TxsWriteData_i[37] => ~NO_FANOUT~
TxsWriteData_i[38] => ~NO_FANOUT~
TxsWriteData_i[39] => ~NO_FANOUT~
TxsWriteData_i[40] => ~NO_FANOUT~
TxsWriteData_i[41] => ~NO_FANOUT~
TxsWriteData_i[42] => ~NO_FANOUT~
TxsWriteData_i[43] => ~NO_FANOUT~
TxsWriteData_i[44] => ~NO_FANOUT~
TxsWriteData_i[45] => ~NO_FANOUT~
TxsWriteData_i[46] => ~NO_FANOUT~
TxsWriteData_i[47] => ~NO_FANOUT~
TxsWriteData_i[48] => ~NO_FANOUT~
TxsWriteData_i[49] => ~NO_FANOUT~
TxsWriteData_i[50] => ~NO_FANOUT~
TxsWriteData_i[51] => ~NO_FANOUT~
TxsWriteData_i[52] => ~NO_FANOUT~
TxsWriteData_i[53] => ~NO_FANOUT~
TxsWriteData_i[54] => ~NO_FANOUT~
TxsWriteData_i[55] => ~NO_FANOUT~
TxsWriteData_i[56] => ~NO_FANOUT~
TxsWriteData_i[57] => ~NO_FANOUT~
TxsWriteData_i[58] => ~NO_FANOUT~
TxsWriteData_i[59] => ~NO_FANOUT~
TxsWriteData_i[60] => ~NO_FANOUT~
TxsWriteData_i[61] => ~NO_FANOUT~
TxsWriteData_i[62] => ~NO_FANOUT~
TxsWriteData_i[63] => ~NO_FANOUT~
TxsWrite_i => ~NO_FANOUT~
aer_msi_num[0] => aer_msi_num_int[0].DATAA
aer_msi_num[1] => aer_msi_num_int[1].DATAA
aer_msi_num[2] => aer_msi_num_int[2].DATAA
aer_msi_num[3] => aer_msi_num_int[3].DATAA
aer_msi_num[4] => aer_msi_num_int[4].DATAA
app_int_sts => app_int_sts_int.DATAA
app_msi_num[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM
app_msi_num[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM1
app_msi_num[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM2
app_msi_num[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM3
app_msi_num[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM4
app_msi_req => app_msi_req_int.DATAA
app_msi_tc[0] => app_msi_tc_int[0].DATAA
app_msi_tc[1] => app_msi_tc_int[1].DATAA
app_msi_tc[2] => app_msi_tc_int[2].DATAA
avs_pcie_reconfig_address[0] => avs_pcie_reconfig_address[0].IN1
avs_pcie_reconfig_address[1] => avs_pcie_reconfig_address[1].IN1
avs_pcie_reconfig_address[2] => avs_pcie_reconfig_address[2].IN1
avs_pcie_reconfig_address[3] => avs_pcie_reconfig_address[3].IN1
avs_pcie_reconfig_address[4] => avs_pcie_reconfig_address[4].IN1
avs_pcie_reconfig_address[5] => avs_pcie_reconfig_address[5].IN1
avs_pcie_reconfig_address[6] => avs_pcie_reconfig_address[6].IN1
avs_pcie_reconfig_address[7] => avs_pcie_reconfig_address[7].IN1
avs_pcie_reconfig_chipselect => avs_pcie_reconfig_chipselect.IN1
avs_pcie_reconfig_clk => avs_pcie_reconfig_clk.IN1
avs_pcie_reconfig_read => avs_pcie_reconfig_read.IN1
avs_pcie_reconfig_rstn => ~NO_FANOUT~
avs_pcie_reconfig_write => avs_pcie_reconfig_write.IN1
avs_pcie_reconfig_writedata[0] => avs_pcie_reconfig_writedata[0].IN1
avs_pcie_reconfig_writedata[1] => avs_pcie_reconfig_writedata[1].IN1
avs_pcie_reconfig_writedata[2] => avs_pcie_reconfig_writedata[2].IN1
avs_pcie_reconfig_writedata[3] => avs_pcie_reconfig_writedata[3].IN1
avs_pcie_reconfig_writedata[4] => avs_pcie_reconfig_writedata[4].IN1
avs_pcie_reconfig_writedata[5] => avs_pcie_reconfig_writedata[5].IN1
avs_pcie_reconfig_writedata[6] => avs_pcie_reconfig_writedata[6].IN1
avs_pcie_reconfig_writedata[7] => avs_pcie_reconfig_writedata[7].IN1
avs_pcie_reconfig_writedata[8] => avs_pcie_reconfig_writedata[8].IN1
avs_pcie_reconfig_writedata[9] => avs_pcie_reconfig_writedata[9].IN1
avs_pcie_reconfig_writedata[10] => avs_pcie_reconfig_writedata[10].IN1
avs_pcie_reconfig_writedata[11] => avs_pcie_reconfig_writedata[11].IN1
avs_pcie_reconfig_writedata[12] => avs_pcie_reconfig_writedata[12].IN1
avs_pcie_reconfig_writedata[13] => avs_pcie_reconfig_writedata[13].IN1
avs_pcie_reconfig_writedata[14] => avs_pcie_reconfig_writedata[14].IN1
avs_pcie_reconfig_writedata[15] => avs_pcie_reconfig_writedata[15].IN1
core_clk_in => cyclone_iii.cycloneiv_hssi_pcie_hip.CORE_CLK_IN
cpl_err[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR
cpl_err[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR1
cpl_err[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR2
cpl_err[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR3
cpl_err[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR4
cpl_err[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR5
cpl_err[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR6
cpl_pending => cpl_pending_int.DATAA
crst => cyclone_iii.cycloneiv_hssi_pcie_hip.CORECRST
dbg_pipex1_rx[0] => ~NO_FANOUT~
dbg_pipex1_rx[1] => ~NO_FANOUT~
dbg_pipex1_rx[2] => ~NO_FANOUT~
dbg_pipex1_rx[3] => ~NO_FANOUT~
dbg_pipex1_rx[4] => ~NO_FANOUT~
dbg_pipex1_rx[5] => ~NO_FANOUT~
dbg_pipex1_rx[6] => ~NO_FANOUT~
dbg_pipex1_rx[7] => ~NO_FANOUT~
dbg_pipex1_rx[8] => ~NO_FANOUT~
dbg_pipex1_rx[9] => ~NO_FANOUT~
dbg_pipex1_rx[10] => ~NO_FANOUT~
dbg_pipex1_rx[11] => ~NO_FANOUT~
dbg_pipex1_rx[12] => ~NO_FANOUT~
dbg_pipex1_rx[13] => ~NO_FANOUT~
dbg_pipex1_rx[14] => ~NO_FANOUT~
hpg_ctrler[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER
hpg_ctrler[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER1
hpg_ctrler[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER2
hpg_ctrler[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER3
hpg_ctrler[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER4
lmi_addr[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR
lmi_addr[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR1
lmi_addr[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR2
lmi_addr[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR3
lmi_addr[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR4
lmi_addr[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR5
lmi_addr[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR6
lmi_addr[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR7
lmi_addr[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR8
lmi_addr[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR9
lmi_addr[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR10
lmi_addr[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR11
lmi_din[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN
lmi_din[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN1
lmi_din[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN2
lmi_din[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN3
lmi_din[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN4
lmi_din[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN5
lmi_din[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN6
lmi_din[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN7
lmi_din[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN8
lmi_din[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN9
lmi_din[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN10
lmi_din[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN11
lmi_din[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN12
lmi_din[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN13
lmi_din[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN14
lmi_din[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN15
lmi_din[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN16
lmi_din[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN17
lmi_din[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN18
lmi_din[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN19
lmi_din[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN20
lmi_din[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN21
lmi_din[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN22
lmi_din[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN23
lmi_din[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN24
lmi_din[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN25
lmi_din[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN26
lmi_din[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN27
lmi_din[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN28
lmi_din[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN29
lmi_din[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN30
lmi_din[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN31
lmi_rden => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIRDEN
lmi_wren => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIWREN
mode[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.MODE
mode[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.MODE1
npor => npor.IN2
pclk_central => cyclone_iii.cycloneiv_hssi_pcie_hip.PCLK_CENTRAL
pclk_ch0 => cyclone_iii.cycloneiv_hssi_pcie_hip.PCLK_CH0
pex_msi_num[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM
pex_msi_num[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM1
pex_msi_num[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM2
pex_msi_num[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM3
pex_msi_num[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM4
phystatus0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS
phystatus1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS1
phystatus2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS2
phystatus3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS3
phystatus4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS4
phystatus5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS5
phystatus6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS6
phystatus7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS7
pld_clk => pld_clk.IN3
pll_fixed_clk => cyclone_iii.cycloneiv_hssi_pcie_hip.PLL_FIXED_CLK
pm_auxpwr => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMAUXPWR
pm_data[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA
pm_data[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA1
pm_data[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA2
pm_data[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA3
pm_data[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA4
pm_data[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA5
pm_data[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA6
pm_data[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA7
pm_data[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA8
pm_data[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA9
pm_event => pm_event_int.DATAA
pme_to_cr => pme_to_cr_int.DATAA
rc_areset => ~NO_FANOUT~
rc_inclk_eq_125mhz => ~NO_FANOUT~
rc_pll_locked => ~NO_FANOUT~
rc_rx_pll_locked_one => ~NO_FANOUT~
rx_st_mask0 => rx_st_mask0_int.DATAA
rx_st_mask1 => cyclone_iii.cycloneiv_hssi_pcie_hip.RXMASKVC1
rx_st_ready0 => rx_st_ready0_int.DATAA
rx_st_ready1 => cyclone_iii.cycloneiv_hssi_pcie_hip.RXREADYVC1
rxdata0_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA
rxdata0_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA1
rxdata0_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA2
rxdata0_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA3
rxdata0_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA4
rxdata0_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA5
rxdata0_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA6
rxdata0_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA7
rxdata1_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA8
rxdata1_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA9
rxdata1_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA10
rxdata1_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA11
rxdata1_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA12
rxdata1_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA13
rxdata1_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA14
rxdata1_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA15
rxdata2_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA16
rxdata2_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA17
rxdata2_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA18
rxdata2_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA19
rxdata2_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA20
rxdata2_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA21
rxdata2_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA22
rxdata2_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA23
rxdata3_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA24
rxdata3_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA25
rxdata3_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA26
rxdata3_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA27
rxdata3_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA28
rxdata3_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA29
rxdata3_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA30
rxdata3_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA31
rxdata4_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA32
rxdata4_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA33
rxdata4_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA34
rxdata4_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA35
rxdata4_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA36
rxdata4_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA37
rxdata4_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA38
rxdata4_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA39
rxdata5_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA40
rxdata5_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA41
rxdata5_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA42
rxdata5_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA43
rxdata5_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA44
rxdata5_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA45
rxdata5_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA46
rxdata5_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA47
rxdata6_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA48
rxdata6_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA49
rxdata6_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA50
rxdata6_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA51
rxdata6_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA52
rxdata6_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA53
rxdata6_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA54
rxdata6_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA55
rxdata7_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA56
rxdata7_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA57
rxdata7_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA58
rxdata7_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA59
rxdata7_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA60
rxdata7_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA61
rxdata7_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA62
rxdata7_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA63
rxdatak0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK
rxdatak1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK1
rxdatak2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK2
rxdatak3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK3
rxdatak4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK4
rxdatak5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK5
rxdatak6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK6
rxdatak7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK7
rxelecidle0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE
rxelecidle1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE1
rxelecidle2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE2
rxelecidle3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE3
rxelecidle4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE4
rxelecidle5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE5
rxelecidle6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE6
rxelecidle7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE7
rxstatus0_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS
rxstatus0_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS1
rxstatus0_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS2
rxstatus1_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS3
rxstatus1_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS4
rxstatus1_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS5
rxstatus2_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS6
rxstatus2_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS7
rxstatus2_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS8
rxstatus3_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS9
rxstatus3_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS10
rxstatus3_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS11
rxstatus4_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS12
rxstatus4_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS13
rxstatus4_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS14
rxstatus5_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS15
rxstatus5_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS16
rxstatus5_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS17
rxstatus6_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS18
rxstatus6_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS19
rxstatus6_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS20
rxstatus7_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS21
rxstatus7_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS22
rxstatus7_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS23
rxvalid0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID
rxvalid1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID1
rxvalid2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID2
rxvalid3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID3
rxvalid4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID4
rxvalid5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID5
rxvalid6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID6
rxvalid7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID7
srst => srst.IN3
swdn_in[0] => swdn_in_int[0].DATAA
swdn_in[1] => swdn_in_int[1].DATAA
swdn_in[2] => swdn_in_int[2].DATAA
swup_in[0] => swup_in_int[0].DATAA
swup_in[1] => swup_in_int[1].DATAA
swup_in[2] => swup_in_int[2].DATAA
swup_in[3] => swup_in_int[3].DATAA
swup_in[4] => swup_in_int[4].DATAA
swup_in[5] => swup_in_int[5].DATAA
swup_in[6] => swup_in_int[6].DATAA
test_in[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP
test_in[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP1
test_in[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP2
test_in[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP3
test_in[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP4
test_in[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP5
test_in[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP6
test_in[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP7
test_in[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP8
test_in[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP9
test_in[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP10
test_in[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP11
test_in[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP12
test_in[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP13
test_in[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP14
test_in[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP15
test_in[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP16
test_in[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP17
test_in[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP18
test_in[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP19
test_in[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP20
test_in[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP21
test_in[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP22
test_in[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP23
test_in[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP24
test_in[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP25
test_in[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP26
test_in[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP27
test_in[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP28
test_in[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP29
test_in[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP30
test_in[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP31
test_in[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP32
test_in[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP33
test_in[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP34
test_in[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP35
test_in[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP36
test_in[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP37
test_in[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP38
test_in[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP39
tl_slotclk_cfg => cyclone_iii.cycloneiv_hssi_pcie_hip.TLSLOTCLKCFG
tlbp_dl_aspm_cr0 => cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ASPM_CR0
tlbp_dl_comclk_reg => cyclone_iii.cycloneiv_hssi_pcie_hip.DL_COMCLK_REG
tlbp_dl_ctrl_link2[0] => dlctrllink2[0].DATAA
tlbp_dl_ctrl_link2[1] => dlctrllink2[1].DATAA
tlbp_dl_ctrl_link2[2] => dlctrllink2[2].DATAA
tlbp_dl_ctrl_link2[3] => dlctrllink2[3].DATAA
tlbp_dl_ctrl_link2[4] => dlctrllink2[4].DATAA
tlbp_dl_ctrl_link2[5] => dlctrllink2[5].DATAA
tlbp_dl_ctrl_link2[6] => dlctrllink2[6].DATAA
tlbp_dl_ctrl_link2[7] => dlctrllink2[7].DATAA
tlbp_dl_ctrl_link2[8] => dlctrllink2[8].DATAA
tlbp_dl_ctrl_link2[9] => dlctrllink2[9].DATAA
tlbp_dl_ctrl_link2[10] => dlctrllink2[10].DATAA
tlbp_dl_ctrl_link2[11] => dlctrllink2[11].DATAA
tlbp_dl_ctrl_link2[12] => dlctrllink2[12].DATAA
tlbp_dl_data_upfc[0] => dldataupfc[0].DATAA
tlbp_dl_data_upfc[1] => dldataupfc[1].DATAA
tlbp_dl_data_upfc[2] => dldataupfc[2].DATAA
tlbp_dl_data_upfc[3] => dldataupfc[3].DATAA
tlbp_dl_data_upfc[4] => dldataupfc[4].DATAA
tlbp_dl_data_upfc[5] => dldataupfc[5].DATAA
tlbp_dl_data_upfc[6] => dldataupfc[6].DATAA
tlbp_dl_data_upfc[7] => dldataupfc[7].DATAA
tlbp_dl_data_upfc[8] => dldataupfc[8].DATAA
tlbp_dl_data_upfc[9] => dldataupfc[9].DATAA
tlbp_dl_data_upfc[10] => dldataupfc[10].DATAA
tlbp_dl_data_upfc[11] => dldataupfc[11].DATAA
tlbp_dl_hdr_upfc[0] => dlhdrupfc[0].DATAA
tlbp_dl_hdr_upfc[1] => dlhdrupfc[1].DATAA
tlbp_dl_hdr_upfc[2] => dlhdrupfc[2].DATAA
tlbp_dl_hdr_upfc[3] => dlhdrupfc[3].DATAA
tlbp_dl_hdr_upfc[4] => dlhdrupfc[4].DATAA
tlbp_dl_hdr_upfc[5] => dlhdrupfc[5].DATAA
tlbp_dl_hdr_upfc[6] => dlhdrupfc[6].DATAA
tlbp_dl_hdr_upfc[7] => dlhdrupfc[7].DATAA
tlbp_dl_inh_dllp => dlinhdllp.DATAA
tlbp_dl_maxpload_dcr[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR
tlbp_dl_maxpload_dcr[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR1
tlbp_dl_maxpload_dcr[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR2
tlbp_dl_req_phycfg[0] => dlreqphycfg[0].DATAA
tlbp_dl_req_phycfg[1] => dlreqphycfg[1].DATAA
tlbp_dl_req_phycfg[2] => dlreqphycfg[2].DATAA
tlbp_dl_req_phycfg[3] => dlreqphycfg[3].DATAA
tlbp_dl_req_phypm[0] => dlreqphypm[0].DATAA
tlbp_dl_req_phypm[1] => dlreqphypm[1].DATAA
tlbp_dl_req_phypm[2] => dlreqphypm[2].DATAA
tlbp_dl_req_phypm[3] => dlreqphypm[3].DATAA
tlbp_dl_req_upfc => dlrequpfc.DATAA
tlbp_dl_req_wake => dlreqwake.DATAA
tlbp_dl_rx_ecrcchk => dlrxecrcchk.DATAA
tlbp_dl_snd_upfc => dlsndupfc.DATAA
tlbp_dl_tx_reqpm => dltxreqpm.DATAA
tlbp_dl_tx_typpm[0] => dltxtyppm[0].DATAA
tlbp_dl_tx_typpm[1] => dltxtyppm[1].DATAA
tlbp_dl_tx_typpm[2] => dltxtyppm[2].DATAA
tlbp_dl_txcfg_extsy => dltxcfgextsy.DATAA
tlbp_dl_typ_upfc[0] => dltypupfc[0].DATAA
tlbp_dl_typ_upfc[1] => dltypupfc[1].DATAA
tlbp_dl_vc_ctrl[0] => dlvcctrl[0].DATAA
tlbp_dl_vc_ctrl[1] => dlvcctrl[1].DATAA
tlbp_dl_vc_ctrl[2] => dlvcctrl[2].DATAA
tlbp_dl_vc_ctrl[3] => dlvcctrl[3].DATAA
tlbp_dl_vc_ctrl[4] => dlvcctrl[4].DATAA
tlbp_dl_vc_ctrl[5] => dlvcctrl[5].DATAA
tlbp_dl_vc_ctrl[6] => dlvcctrl[6].DATAA
tlbp_dl_vc_ctrl[7] => dlvcctrl[7].DATAA
tlbp_dl_vcid_map[0] => dlvcidmap[0].DATAA
tlbp_dl_vcid_map[1] => dlvcidmap[1].DATAA
tlbp_dl_vcid_map[2] => dlvcidmap[2].DATAA
tlbp_dl_vcid_map[3] => dlvcidmap[3].DATAA
tlbp_dl_vcid_map[4] => dlvcidmap[4].DATAA
tlbp_dl_vcid_map[5] => dlvcidmap[5].DATAA
tlbp_dl_vcid_map[6] => dlvcidmap[6].DATAA
tlbp_dl_vcid_map[7] => dlvcidmap[7].DATAA
tlbp_dl_vcid_map[8] => dlvcidmap[8].DATAA
tlbp_dl_vcid_map[9] => dlvcidmap[9].DATAA
tlbp_dl_vcid_map[10] => dlvcidmap[10].DATAA
tlbp_dl_vcid_map[11] => dlvcidmap[11].DATAA
tlbp_dl_vcid_map[12] => dlvcidmap[12].DATAA
tlbp_dl_vcid_map[13] => dlvcidmap[13].DATAA
tlbp_dl_vcid_map[14] => dlvcidmap[14].DATAA
tlbp_dl_vcid_map[15] => dlvcidmap[15].DATAA
tlbp_dl_vcid_map[16] => dlvcidmap[16].DATAA
tlbp_dl_vcid_map[17] => dlvcidmap[17].DATAA
tlbp_dl_vcid_map[18] => dlvcidmap[18].DATAA
tlbp_dl_vcid_map[19] => dlvcidmap[19].DATAA
tlbp_dl_vcid_map[20] => dlvcidmap[20].DATAA
tlbp_dl_vcid_map[21] => dlvcidmap[21].DATAA
tlbp_dl_vcid_map[22] => dlvcidmap[22].DATAA
tlbp_dl_vcid_map[23] => dlvcidmap[23].DATAA
tlbp_dl_vcid_upfc[0] => dlvcidupfc[0].DATAA
tlbp_dl_vcid_upfc[1] => dlvcidupfc[1].DATAA
tlbp_dl_vcid_upfc[2] => dlvcidupfc[2].DATAA
tx_st_data0[0] => tx_st_data0_int.DATAA
tx_st_data0[1] => tx_st_data0_int.DATAA
tx_st_data0[2] => tx_st_data0_int.DATAA
tx_st_data0[3] => tx_st_data0_int.DATAA
tx_st_data0[4] => tx_st_data0_int.DATAA
tx_st_data0[5] => tx_st_data0_int.DATAA
tx_st_data0[6] => tx_st_data0_int.DATAA
tx_st_data0[7] => tx_st_data0_int.DATAA
tx_st_data0[8] => tx_st_data0_int.DATAA
tx_st_data0[9] => tx_st_data0_int.DATAA
tx_st_data0[10] => tx_st_data0_int.DATAA
tx_st_data0[11] => tx_st_data0_int.DATAA
tx_st_data0[12] => tx_st_data0_int.DATAA
tx_st_data0[13] => tx_st_data0_int.DATAA
tx_st_data0[14] => tx_st_data0_int.DATAA
tx_st_data0[15] => tx_st_data0_int.DATAA
tx_st_data0[16] => tx_st_data0_int.DATAA
tx_st_data0[17] => tx_st_data0_int.DATAA
tx_st_data0[18] => tx_st_data0_int.DATAA
tx_st_data0[19] => tx_st_data0_int.DATAA
tx_st_data0[20] => tx_st_data0_int.DATAA
tx_st_data0[21] => tx_st_data0_int.DATAA
tx_st_data0[22] => tx_st_data0_int.DATAA
tx_st_data0[23] => tx_st_data0_int.DATAA
tx_st_data0[24] => tx_st_data0_int.DATAA
tx_st_data0[25] => tx_st_data0_int.DATAA
tx_st_data0[26] => tx_st_data0_int.DATAA
tx_st_data0[27] => tx_st_data0_int.DATAA
tx_st_data0[28] => tx_st_data0_int.DATAA
tx_st_data0[29] => tx_st_data0_int.DATAA
tx_st_data0[30] => tx_st_data0_int.DATAA
tx_st_data0[31] => tx_st_data0_int.DATAA
tx_st_data0[32] => tx_st_data0_int[32].DATAA
tx_st_data0[33] => tx_st_data0_int[33].DATAA
tx_st_data0[34] => tx_st_data0_int[34].DATAA
tx_st_data0[35] => tx_st_data0_int[35].DATAA
tx_st_data0[36] => tx_st_data0_int[36].DATAA
tx_st_data0[37] => tx_st_data0_int[37].DATAA
tx_st_data0[38] => tx_st_data0_int[38].DATAA
tx_st_data0[39] => tx_st_data0_int[39].DATAA
tx_st_data0[40] => tx_st_data0_int[40].DATAA
tx_st_data0[41] => tx_st_data0_int[41].DATAA
tx_st_data0[42] => tx_st_data0_int[42].DATAA
tx_st_data0[43] => tx_st_data0_int[43].DATAA
tx_st_data0[44] => tx_st_data0_int[44].DATAA
tx_st_data0[45] => tx_st_data0_int[45].DATAA
tx_st_data0[46] => tx_st_data0_int[46].DATAA
tx_st_data0[47] => tx_st_data0_int[47].DATAA
tx_st_data0[48] => tx_st_data0_int[48].DATAA
tx_st_data0[49] => tx_st_data0_int[49].DATAA
tx_st_data0[50] => tx_st_data0_int[50].DATAA
tx_st_data0[51] => tx_st_data0_int[51].DATAA
tx_st_data0[52] => tx_st_data0_int[52].DATAA
tx_st_data0[53] => tx_st_data0_int[53].DATAA
tx_st_data0[54] => tx_st_data0_int[54].DATAA
tx_st_data0[55] => tx_st_data0_int[55].DATAA
tx_st_data0[56] => tx_st_data0_int[56].DATAA
tx_st_data0[57] => tx_st_data0_int[57].DATAA
tx_st_data0[58] => tx_st_data0_int[58].DATAA
tx_st_data0[59] => tx_st_data0_int[59].DATAA
tx_st_data0[60] => tx_st_data0_int[60].DATAA
tx_st_data0[61] => tx_st_data0_int[61].DATAA
tx_st_data0[62] => tx_st_data0_int[62].DATAA
tx_st_data0[63] => tx_st_data0_int[63].DATAA
tx_st_data0_p1[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC01
tx_st_data0_p1[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC011
tx_st_data0_p1[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC012
tx_st_data0_p1[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC013
tx_st_data0_p1[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC014
tx_st_data0_p1[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC015
tx_st_data0_p1[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC016
tx_st_data0_p1[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC017
tx_st_data0_p1[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC018
tx_st_data0_p1[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC019
tx_st_data0_p1[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0110
tx_st_data0_p1[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0111
tx_st_data0_p1[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0112
tx_st_data0_p1[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0113
tx_st_data0_p1[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0114
tx_st_data0_p1[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0115
tx_st_data0_p1[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0116
tx_st_data0_p1[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0117
tx_st_data0_p1[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0118
tx_st_data0_p1[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0119
tx_st_data0_p1[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0120
tx_st_data0_p1[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0121
tx_st_data0_p1[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0122
tx_st_data0_p1[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0123
tx_st_data0_p1[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0124
tx_st_data0_p1[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0125
tx_st_data0_p1[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0126
tx_st_data0_p1[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0127
tx_st_data0_p1[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0128
tx_st_data0_p1[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0129
tx_st_data0_p1[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0130
tx_st_data0_p1[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0131
tx_st_data0_p1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0132
tx_st_data0_p1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0133
tx_st_data0_p1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0134
tx_st_data0_p1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0135
tx_st_data0_p1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0136
tx_st_data0_p1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0137
tx_st_data0_p1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0138
tx_st_data0_p1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0139
tx_st_data0_p1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0140
tx_st_data0_p1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0141
tx_st_data0_p1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0142
tx_st_data0_p1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0143
tx_st_data0_p1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0144
tx_st_data0_p1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0145
tx_st_data0_p1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0146
tx_st_data0_p1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0147
tx_st_data0_p1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0148
tx_st_data0_p1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0149
tx_st_data0_p1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0150
tx_st_data0_p1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0151
tx_st_data0_p1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0152
tx_st_data0_p1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0153
tx_st_data0_p1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0154
tx_st_data0_p1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0155
tx_st_data0_p1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0156
tx_st_data0_p1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0157
tx_st_data0_p1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0158
tx_st_data0_p1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0159
tx_st_data0_p1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0160
tx_st_data0_p1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0161
tx_st_data0_p1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0162
tx_st_data0_p1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0163
tx_st_data1[0] => tx_st_data1_int[0].IN1
tx_st_data1[1] => tx_st_data1_int[1].IN1
tx_st_data1[2] => tx_st_data1_int[2].IN1
tx_st_data1[3] => tx_st_data1_int[3].IN1
tx_st_data1[4] => tx_st_data1_int[4].IN1
tx_st_data1[5] => tx_st_data1_int[5].IN1
tx_st_data1[6] => tx_st_data1_int[6].IN1
tx_st_data1[7] => tx_st_data1_int[7].IN1
tx_st_data1[8] => tx_st_data1_int[8].IN1
tx_st_data1[9] => tx_st_data1_int[9].IN1
tx_st_data1[10] => tx_st_data1_int[10].IN1
tx_st_data1[11] => tx_st_data1_int[11].IN1
tx_st_data1[12] => tx_st_data1_int[12].IN1
tx_st_data1[13] => tx_st_data1_int[13].IN1
tx_st_data1[14] => tx_st_data1_int[14].IN1
tx_st_data1[15] => tx_st_data1_int[15].IN1
tx_st_data1[16] => tx_st_data1_int[16].IN1
tx_st_data1[17] => tx_st_data1_int[17].IN1
tx_st_data1[18] => tx_st_data1_int[18].IN1
tx_st_data1[19] => tx_st_data1_int[19].IN1
tx_st_data1[20] => tx_st_data1_int[20].IN1
tx_st_data1[21] => tx_st_data1_int[21].IN1
tx_st_data1[22] => tx_st_data1_int[22].IN1
tx_st_data1[23] => tx_st_data1_int[23].IN1
tx_st_data1[24] => tx_st_data1_int[24].IN1
tx_st_data1[25] => tx_st_data1_int[25].IN1
tx_st_data1[26] => tx_st_data1_int[26].IN1
tx_st_data1[27] => tx_st_data1_int[27].IN1
tx_st_data1[28] => tx_st_data1_int[28].IN1
tx_st_data1[29] => tx_st_data1_int[29].IN1
tx_st_data1[30] => tx_st_data1_int[30].IN1
tx_st_data1[31] => tx_st_data1_int[31].IN1
tx_st_data1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1032
tx_st_data1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1033
tx_st_data1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1034
tx_st_data1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1035
tx_st_data1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1036
tx_st_data1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1037
tx_st_data1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1038
tx_st_data1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1039
tx_st_data1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1040
tx_st_data1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1041
tx_st_data1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1042
tx_st_data1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1043
tx_st_data1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1044
tx_st_data1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1045
tx_st_data1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1046
tx_st_data1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1047
tx_st_data1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1048
tx_st_data1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1049
tx_st_data1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1050
tx_st_data1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1051
tx_st_data1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1052
tx_st_data1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1053
tx_st_data1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1054
tx_st_data1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1055
tx_st_data1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1056
tx_st_data1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1057
tx_st_data1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1058
tx_st_data1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1059
tx_st_data1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1060
tx_st_data1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1061
tx_st_data1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1062
tx_st_data1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1063
tx_st_data1_p1[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC11
tx_st_data1_p1[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC111
tx_st_data1_p1[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC112
tx_st_data1_p1[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC113
tx_st_data1_p1[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC114
tx_st_data1_p1[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC115
tx_st_data1_p1[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC116
tx_st_data1_p1[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC117
tx_st_data1_p1[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC118
tx_st_data1_p1[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC119
tx_st_data1_p1[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1110
tx_st_data1_p1[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1111
tx_st_data1_p1[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1112
tx_st_data1_p1[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1113
tx_st_data1_p1[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1114
tx_st_data1_p1[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1115
tx_st_data1_p1[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1116
tx_st_data1_p1[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1117
tx_st_data1_p1[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1118
tx_st_data1_p1[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1119
tx_st_data1_p1[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1120
tx_st_data1_p1[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1121
tx_st_data1_p1[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1122
tx_st_data1_p1[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1123
tx_st_data1_p1[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1124
tx_st_data1_p1[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1125
tx_st_data1_p1[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1126
tx_st_data1_p1[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1127
tx_st_data1_p1[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1128
tx_st_data1_p1[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1129
tx_st_data1_p1[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1130
tx_st_data1_p1[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1131
tx_st_data1_p1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1132
tx_st_data1_p1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1133
tx_st_data1_p1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1134
tx_st_data1_p1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1135
tx_st_data1_p1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1136
tx_st_data1_p1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1137
tx_st_data1_p1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1138
tx_st_data1_p1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1139
tx_st_data1_p1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1140
tx_st_data1_p1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1141
tx_st_data1_p1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1142
tx_st_data1_p1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1143
tx_st_data1_p1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1144
tx_st_data1_p1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1145
tx_st_data1_p1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1146
tx_st_data1_p1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1147
tx_st_data1_p1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1148
tx_st_data1_p1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1149
tx_st_data1_p1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1150
tx_st_data1_p1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1151
tx_st_data1_p1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1152
tx_st_data1_p1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1153
tx_st_data1_p1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1154
tx_st_data1_p1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1155
tx_st_data1_p1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1156
tx_st_data1_p1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1157
tx_st_data1_p1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1158
tx_st_data1_p1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1159
tx_st_data1_p1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1160
tx_st_data1_p1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1161
tx_st_data1_p1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1162
tx_st_data1_p1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1163
tx_st_eop0 => tx_st_eop0_int.DATAA
tx_st_eop0_p1 => tx_st_eop0_p1.IN1
tx_st_eop1 => tx_st_eop1.IN1
tx_st_eop1_p1 => tx_st_eop1_p1.IN1
tx_st_err0 => tx_st_err0_int.DATAA
tx_st_err1 => tx_st_err1.IN1
tx_st_sop0 => tx_st_sop0_int.DATAA
tx_st_sop0_p1 => cyclone_iii.cycloneiv_hssi_pcie_hip.TXSOPVC01
tx_st_sop1 => tx_st_sop1_int.IN1
tx_st_sop1_p1 => cyclone_iii.cycloneiv_hssi_pcie_hip.TXSOPVC11
tx_st_valid0 => tx_st_valid0_int.DATAA
tx_st_valid1 => tx_st_valid1_int.IN1


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
avs_pcie_reconfig_address[0] => shift_dprioin.DATAB
avs_pcie_reconfig_address[0] => Decoder0.IN6
avs_pcie_reconfig_address[0] => LessThan1.IN14
avs_pcie_reconfig_address[0] => LessThan2.IN14
avs_pcie_reconfig_address[0] => LessThan3.IN14
avs_pcie_reconfig_address[0] => LessThan4.IN14
avs_pcie_reconfig_address[0] => LessThan5.IN14
avs_pcie_reconfig_address[0] => Equal2.IN6
avs_pcie_reconfig_address[0] => Equal3.IN1
avs_pcie_reconfig_address[0] => Equal5.IN0
avs_pcie_reconfig_address[0] => Equal6.IN6
avs_pcie_reconfig_address[1] => shift_dprioin.DATAB
avs_pcie_reconfig_address[1] => Decoder0.IN5
avs_pcie_reconfig_address[1] => LessThan1.IN13
avs_pcie_reconfig_address[1] => LessThan2.IN13
avs_pcie_reconfig_address[1] => LessThan3.IN13
avs_pcie_reconfig_address[1] => LessThan4.IN13
avs_pcie_reconfig_address[1] => LessThan5.IN13
avs_pcie_reconfig_address[1] => Equal2.IN5
avs_pcie_reconfig_address[1] => Equal3.IN0
avs_pcie_reconfig_address[1] => Equal5.IN6
avs_pcie_reconfig_address[1] => Equal6.IN0
avs_pcie_reconfig_address[2] => shift_dprioin.DATAB
avs_pcie_reconfig_address[2] => Decoder0.IN4
avs_pcie_reconfig_address[2] => LessThan1.IN12
avs_pcie_reconfig_address[2] => LessThan2.IN12
avs_pcie_reconfig_address[2] => LessThan3.IN12
avs_pcie_reconfig_address[2] => LessThan4.IN12
avs_pcie_reconfig_address[2] => LessThan5.IN12
avs_pcie_reconfig_address[2] => Equal2.IN4
avs_pcie_reconfig_address[2] => Equal3.IN6
avs_pcie_reconfig_address[2] => Equal5.IN5
avs_pcie_reconfig_address[2] => Equal6.IN5
avs_pcie_reconfig_address[3] => shift_dprioin.DATAB
avs_pcie_reconfig_address[3] => Decoder0.IN3
avs_pcie_reconfig_address[3] => LessThan1.IN11
avs_pcie_reconfig_address[3] => LessThan2.IN11
avs_pcie_reconfig_address[3] => LessThan3.IN11
avs_pcie_reconfig_address[3] => LessThan4.IN11
avs_pcie_reconfig_address[3] => LessThan5.IN11
avs_pcie_reconfig_address[3] => Equal2.IN3
avs_pcie_reconfig_address[3] => Equal3.IN5
avs_pcie_reconfig_address[3] => Equal5.IN4
avs_pcie_reconfig_address[3] => Equal6.IN4
avs_pcie_reconfig_address[4] => shift_dprioin.DATAB
avs_pcie_reconfig_address[4] => Decoder0.IN2
avs_pcie_reconfig_address[4] => LessThan1.IN10
avs_pcie_reconfig_address[4] => LessThan2.IN10
avs_pcie_reconfig_address[4] => LessThan3.IN10
avs_pcie_reconfig_address[4] => LessThan4.IN10
avs_pcie_reconfig_address[4] => LessThan5.IN10
avs_pcie_reconfig_address[4] => Equal2.IN2
avs_pcie_reconfig_address[4] => Equal3.IN4
avs_pcie_reconfig_address[4] => Equal5.IN3
avs_pcie_reconfig_address[4] => Equal6.IN3
avs_pcie_reconfig_address[5] => shift_dprioin.DATAB
avs_pcie_reconfig_address[5] => Decoder0.IN1
avs_pcie_reconfig_address[5] => LessThan1.IN9
avs_pcie_reconfig_address[5] => LessThan2.IN9
avs_pcie_reconfig_address[5] => LessThan3.IN9
avs_pcie_reconfig_address[5] => LessThan4.IN9
avs_pcie_reconfig_address[5] => LessThan5.IN9
avs_pcie_reconfig_address[5] => Equal2.IN1
avs_pcie_reconfig_address[5] => Equal3.IN3
avs_pcie_reconfig_address[5] => Equal5.IN2
avs_pcie_reconfig_address[5] => Equal6.IN2
avs_pcie_reconfig_address[6] => shift_dprioin.DATAB
avs_pcie_reconfig_address[6] => Decoder0.IN0
avs_pcie_reconfig_address[6] => LessThan1.IN8
avs_pcie_reconfig_address[6] => LessThan2.IN8
avs_pcie_reconfig_address[6] => LessThan3.IN8
avs_pcie_reconfig_address[6] => LessThan4.IN8
avs_pcie_reconfig_address[6] => LessThan5.IN8
avs_pcie_reconfig_address[6] => Equal2.IN0
avs_pcie_reconfig_address[6] => Equal3.IN2
avs_pcie_reconfig_address[6] => Equal5.IN1
avs_pcie_reconfig_address[6] => Equal6.IN1
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.DATAA
avs_pcie_reconfig_address[7] => valid_addrreg.OUTPUTSELECT
avs_pcie_reconfig_chipselect => always0.IN1
avs_pcie_reconfig_chipselect => always14.IN0
avs_pcie_reconfig_write => write_cycle.DATAIN
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => Equal4.IN15
avs_pcie_reconfig_writedata[0] => dpriodisable~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => dprioload~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => hip_dev_addr[0].DATAIN
avs_pcie_reconfig_writedata[0] => hip_base_addr[0].DATAIN
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => Equal4.IN14
avs_pcie_reconfig_writedata[1] => hip_dev_addr[1].DATAIN
avs_pcie_reconfig_writedata[1] => hip_base_addr[1].DATAIN
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => error_status.DATAB
avs_pcie_reconfig_writedata[2] => Equal4.IN13
avs_pcie_reconfig_writedata[2] => hip_dev_addr[2].DATAIN
avs_pcie_reconfig_writedata[2] => hip_base_addr[2].DATAIN
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => error_status.DATAB
avs_pcie_reconfig_writedata[3] => Equal4.IN12
avs_pcie_reconfig_writedata[3] => hip_dev_addr[3].DATAIN
avs_pcie_reconfig_writedata[3] => hip_base_addr[3].DATAIN
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => Equal4.IN6
avs_pcie_reconfig_writedata[4] => hip_dev_addr[4].DATAIN
avs_pcie_reconfig_writedata[4] => hip_base_addr[4].DATAIN
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => Equal4.IN11
avs_pcie_reconfig_writedata[5] => hip_port_addr[0].DATAIN
avs_pcie_reconfig_writedata[5] => hip_base_addr[5].DATAIN
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => Equal4.IN10
avs_pcie_reconfig_writedata[6] => hip_port_addr[1].DATAIN
avs_pcie_reconfig_writedata[6] => hip_base_addr[6].DATAIN
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => Equal4.IN9
avs_pcie_reconfig_writedata[7] => hip_port_addr[2].DATAIN
avs_pcie_reconfig_writedata[7] => hip_base_addr[7].DATAIN
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => Equal4.IN5
avs_pcie_reconfig_writedata[8] => hip_port_addr[3].DATAIN
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => Equal4.IN8
avs_pcie_reconfig_writedata[9] => hip_port_addr[4].DATAIN
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => Equal4.IN4
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => Equal4.IN3
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => Equal4.IN7
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => Equal4.IN2
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => Equal4.IN1
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => Equal4.IN0
avs_pcie_reconfig_waitrequest <= avs_pcie_reconfig_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_read => read_cycle.DATAIN
avs_pcie_reconfig_readdata[0] <= avs_pcie_reconfig_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[1] <= avs_pcie_reconfig_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[2] <= avs_pcie_reconfig_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[3] <= avs_pcie_reconfig_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[4] <= avs_pcie_reconfig_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[5] <= avs_pcie_reconfig_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[6] <= avs_pcie_reconfig_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[7] <= avs_pcie_reconfig_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[8] <= avs_pcie_reconfig_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[9] <= avs_pcie_reconfig_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[10] <= avs_pcie_reconfig_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[11] <= avs_pcie_reconfig_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[12] <= avs_pcie_reconfig_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[13] <= avs_pcie_reconfig_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[14] <= avs_pcie_reconfig_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[15] <= avs_pcie_reconfig_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdatavalid <= avs_pcie_reconfig_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_clk => valid_addrreg.CLK
avs_pcie_reconfig_clk => write_cycle.CLK
avs_pcie_reconfig_clk => read_cycle.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdatavalid~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[0]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[1]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[2]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[3]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[4]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[5]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[6]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[7]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[8]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[9]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[10]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[11]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[12]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[13]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[14]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[15]~reg0.CLK
avs_pcie_reconfig_clk => hip_base_addr[0].CLK
avs_pcie_reconfig_clk => hip_base_addr[1].CLK
avs_pcie_reconfig_clk => hip_base_addr[2].CLK
avs_pcie_reconfig_clk => hip_base_addr[3].CLK
avs_pcie_reconfig_clk => hip_base_addr[4].CLK
avs_pcie_reconfig_clk => hip_base_addr[5].CLK
avs_pcie_reconfig_clk => hip_base_addr[6].CLK
avs_pcie_reconfig_clk => hip_base_addr[7].CLK
avs_pcie_reconfig_clk => hip_port_addr[0].CLK
avs_pcie_reconfig_clk => hip_port_addr[1].CLK
avs_pcie_reconfig_clk => hip_port_addr[2].CLK
avs_pcie_reconfig_clk => hip_port_addr[3].CLK
avs_pcie_reconfig_clk => hip_port_addr[4].CLK
avs_pcie_reconfig_clk => hip_dev_addr[0].CLK
avs_pcie_reconfig_clk => hip_dev_addr[1].CLK
avs_pcie_reconfig_clk => hip_dev_addr[2].CLK
avs_pcie_reconfig_clk => hip_dev_addr[3].CLK
avs_pcie_reconfig_clk => hip_dev_addr[4].CLK
avs_pcie_reconfig_clk => error_status[0].CLK
avs_pcie_reconfig_clk => error_status[1].CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_waitrequest~reg0.CLK
avs_pcie_reconfig_clk => extended_dprio_access.CLK
avs_pcie_reconfig_clk => dprioload~reg0.CLK
avs_pcie_reconfig_clk => dpriodisable~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioout[0].CLK
avs_pcie_reconfig_clk => shift_dprioout[1].CLK
avs_pcie_reconfig_clk => shift_dprioout[2].CLK
avs_pcie_reconfig_clk => shift_dprioout[3].CLK
avs_pcie_reconfig_clk => shift_dprioout[4].CLK
avs_pcie_reconfig_clk => shift_dprioout[5].CLK
avs_pcie_reconfig_clk => shift_dprioout[6].CLK
avs_pcie_reconfig_clk => shift_dprioout[7].CLK
avs_pcie_reconfig_clk => shift_dprioout[8].CLK
avs_pcie_reconfig_clk => shift_dprioout[9].CLK
avs_pcie_reconfig_clk => shift_dprioout[10].CLK
avs_pcie_reconfig_clk => shift_dprioout[11].CLK
avs_pcie_reconfig_clk => shift_dprioout[12].CLK
avs_pcie_reconfig_clk => shift_dprioout[13].CLK
avs_pcie_reconfig_clk => shift_dprioout[14].CLK
avs_pcie_reconfig_clk => shift_dprioout[15].CLK
avs_pcie_reconfig_clk => dprioin~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioin[0].CLK
avs_pcie_reconfig_clk => shift_dprioin[1].CLK
avs_pcie_reconfig_clk => shift_dprioin[2].CLK
avs_pcie_reconfig_clk => shift_dprioin[3].CLK
avs_pcie_reconfig_clk => shift_dprioin[4].CLK
avs_pcie_reconfig_clk => shift_dprioin[5].CLK
avs_pcie_reconfig_clk => shift_dprioin[6].CLK
avs_pcie_reconfig_clk => shift_dprioin[7].CLK
avs_pcie_reconfig_clk => shift_dprioin[8].CLK
avs_pcie_reconfig_clk => shift_dprioin[9].CLK
avs_pcie_reconfig_clk => shift_dprioin[10].CLK
avs_pcie_reconfig_clk => shift_dprioin[11].CLK
avs_pcie_reconfig_clk => shift_dprioin[12].CLK
avs_pcie_reconfig_clk => shift_dprioin[13].CLK
avs_pcie_reconfig_clk => shift_dprioin[14].CLK
avs_pcie_reconfig_clk => shift_dprioin[15].CLK
avs_pcie_reconfig_clk => shift_dprioin[16].CLK
avs_pcie_reconfig_clk => shift_dprioin[17].CLK
avs_pcie_reconfig_clk => shift_dprioin[18].CLK
avs_pcie_reconfig_clk => shift_dprioin[19].CLK
avs_pcie_reconfig_clk => shift_dprioin[20].CLK
avs_pcie_reconfig_clk => shift_dprioin[21].CLK
avs_pcie_reconfig_clk => shift_dprioin[22].CLK
avs_pcie_reconfig_clk => shift_dprioin[23].CLK
avs_pcie_reconfig_clk => shift_dprioin[24].CLK
avs_pcie_reconfig_clk => shift_dprioin[25].CLK
avs_pcie_reconfig_clk => shift_dprioin[26].CLK
avs_pcie_reconfig_clk => shift_dprioin[27].CLK
avs_pcie_reconfig_clk => shift_dprioin[28].CLK
avs_pcie_reconfig_clk => shift_dprioin[29].CLK
avs_pcie_reconfig_clk => shift_dprioin[30].CLK
avs_pcie_reconfig_clk => shift_dprioin[31].CLK
avs_pcie_reconfig_clk => count_mdio_st[0].CLK
avs_pcie_reconfig_clk => count_mdio_st[1].CLK
avs_pcie_reconfig_clk => count_mdio_st[2].CLK
avs_pcie_reconfig_clk => count_mdio_st[3].CLK
avs_pcie_reconfig_clk => count_mdio_st[4].CLK
avs_pcie_reconfig_clk => count_mdio_st[5].CLK
avs_pcie_reconfig_clk => count_mdio_st[6].CLK
avs_pcie_reconfig_clk => dpclk.DATAIN
avs_pcie_reconfig_clk => mdio_cycle~2.DATAIN
avs_pcie_reconfig_clk => cstate~1.DATAIN
avs_pcie_reconfig_rstn => shift_dprioin[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[15].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[16].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[17].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[18].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[19].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[20].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[21].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[22].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[23].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[24].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[25].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[26].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[27].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[28].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[29].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[30].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[31].ACLR
avs_pcie_reconfig_rstn => extended_dprio_access.ACLR
avs_pcie_reconfig_rstn => dprioload~reg0.ACLR
avs_pcie_reconfig_rstn => dpriodisable~reg0.PRESET
avs_pcie_reconfig_rstn => avs_pcie_reconfig_waitrequest~reg0.PRESET
avs_pcie_reconfig_rstn => dprioin~reg0.ACLR
avs_pcie_reconfig_rstn => count_mdio_st[0].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[1].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[2].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[3].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[4].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[5].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[6].ACLR
avs_pcie_reconfig_rstn => valid_addrreg.PRESET
avs_pcie_reconfig_rstn => shift_dprioout[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[15].ACLR
avs_pcie_reconfig_rstn => error_status[0].ACLR
avs_pcie_reconfig_rstn => error_status[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[5].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[6].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[7].ACLR
avs_pcie_reconfig_rstn => write_cycle.ACLR
avs_pcie_reconfig_rstn => read_cycle.ACLR
avs_pcie_reconfig_rstn => mdio_cycle~4.DATAIN
avs_pcie_reconfig_rstn => cstate~3.DATAIN
dpriodisable <= dpriodisable~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioin <= dprioin~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpclk <= avs_pcie_reconfig_clk.DB_MAX_OUTPUT_PORT_TYPE
dprioout => shift_dprioout[0].DATAIN


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan4.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => tx_cred[15].DATAIN
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan4.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => tx_cred[16].DATAIN
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan4.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => tx_cred[17].DATAIN
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan5.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => tx_cred[18].DATAIN
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan5.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => tx_cred[19].DATAIN
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan5.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => tx_cred[20].DATAIN
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= tx_cred_int[15].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= tx_cred_int[16].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= tx_cred_int[17].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= tx_cred_int[18].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= tx_cred_int[19].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= tx_cred_int[20].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan4.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => tx_cred[15].DATAIN
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan4.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => tx_cred[16].DATAIN
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan4.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => tx_cred[17].DATAIN
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan5.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => tx_cred[18].DATAIN
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan5.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => tx_cred[19].DATAIN
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan5.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => tx_cred[20].DATAIN
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= tx_cred_int[15].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= tx_cred_int[16].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= tx_cred_int[17].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= tx_cred_int[18].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= tx_cred_int[19].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= tx_cred_int[20].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst
clk => ctl_wr_rr.CLK
clk => ctl_wr_r.CLK
clk => sts_wr_rr.CLK
clk => sts_wr_r.CLK
clk => o_tl_cfg_sts_wr~reg0.CLK
clk => o_tl_cfg_sts[0]~reg0.CLK
clk => o_tl_cfg_sts[1]~reg0.CLK
clk => o_tl_cfg_sts[2]~reg0.CLK
clk => o_tl_cfg_sts[3]~reg0.CLK
clk => o_tl_cfg_sts[4]~reg0.CLK
clk => o_tl_cfg_sts[5]~reg0.CLK
clk => o_tl_cfg_sts[6]~reg0.CLK
clk => o_tl_cfg_sts[7]~reg0.CLK
clk => o_tl_cfg_sts[8]~reg0.CLK
clk => o_tl_cfg_sts[9]~reg0.CLK
clk => o_tl_cfg_sts[10]~reg0.CLK
clk => o_tl_cfg_sts[11]~reg0.CLK
clk => o_tl_cfg_sts[12]~reg0.CLK
clk => o_tl_cfg_sts[13]~reg0.CLK
clk => o_tl_cfg_sts[14]~reg0.CLK
clk => o_tl_cfg_sts[15]~reg0.CLK
clk => o_tl_cfg_sts[16]~reg0.CLK
clk => o_tl_cfg_sts[17]~reg0.CLK
clk => o_tl_cfg_sts[18]~reg0.CLK
clk => o_tl_cfg_sts[19]~reg0.CLK
clk => o_tl_cfg_sts[20]~reg0.CLK
clk => o_tl_cfg_sts[21]~reg0.CLK
clk => o_tl_cfg_sts[22]~reg0.CLK
clk => o_tl_cfg_sts[23]~reg0.CLK
clk => o_tl_cfg_sts[24]~reg0.CLK
clk => o_tl_cfg_sts[25]~reg0.CLK
clk => o_tl_cfg_sts[26]~reg0.CLK
clk => o_tl_cfg_sts[27]~reg0.CLK
clk => o_tl_cfg_sts[28]~reg0.CLK
clk => o_tl_cfg_sts[29]~reg0.CLK
clk => o_tl_cfg_sts[30]~reg0.CLK
clk => o_tl_cfg_sts[31]~reg0.CLK
clk => o_tl_cfg_sts[32]~reg0.CLK
clk => o_tl_cfg_sts[33]~reg0.CLK
clk => o_tl_cfg_sts[34]~reg0.CLK
clk => o_tl_cfg_sts[35]~reg0.CLK
clk => o_tl_cfg_sts[36]~reg0.CLK
clk => o_tl_cfg_sts[37]~reg0.CLK
clk => o_tl_cfg_sts[38]~reg0.CLK
clk => o_tl_cfg_sts[39]~reg0.CLK
clk => o_tl_cfg_sts[40]~reg0.CLK
clk => o_tl_cfg_sts[41]~reg0.CLK
clk => o_tl_cfg_sts[42]~reg0.CLK
clk => o_tl_cfg_sts[43]~reg0.CLK
clk => o_tl_cfg_sts[44]~reg0.CLK
clk => o_tl_cfg_sts[45]~reg0.CLK
clk => o_tl_cfg_sts[46]~reg0.CLK
clk => o_tl_cfg_sts[47]~reg0.CLK
clk => o_tl_cfg_sts[48]~reg0.CLK
clk => o_tl_cfg_sts[49]~reg0.CLK
clk => o_tl_cfg_sts[50]~reg0.CLK
clk => o_tl_cfg_sts[51]~reg0.CLK
clk => o_tl_cfg_sts[52]~reg0.CLK
clk => o_tl_cfg_ctl_wr~reg0.CLK
clk => o_tl_cfg_ctl[0]~reg0.CLK
clk => o_tl_cfg_ctl[1]~reg0.CLK
clk => o_tl_cfg_ctl[2]~reg0.CLK
clk => o_tl_cfg_ctl[3]~reg0.CLK
clk => o_tl_cfg_ctl[4]~reg0.CLK
clk => o_tl_cfg_ctl[5]~reg0.CLK
clk => o_tl_cfg_ctl[6]~reg0.CLK
clk => o_tl_cfg_ctl[7]~reg0.CLK
clk => o_tl_cfg_ctl[8]~reg0.CLK
clk => o_tl_cfg_ctl[9]~reg0.CLK
clk => o_tl_cfg_ctl[10]~reg0.CLK
clk => o_tl_cfg_ctl[11]~reg0.CLK
clk => o_tl_cfg_ctl[12]~reg0.CLK
clk => o_tl_cfg_ctl[13]~reg0.CLK
clk => o_tl_cfg_ctl[14]~reg0.CLK
clk => o_tl_cfg_ctl[15]~reg0.CLK
clk => o_tl_cfg_ctl[16]~reg0.CLK
clk => o_tl_cfg_ctl[17]~reg0.CLK
clk => o_tl_cfg_ctl[18]~reg0.CLK
clk => o_tl_cfg_ctl[19]~reg0.CLK
clk => o_tl_cfg_ctl[20]~reg0.CLK
clk => o_tl_cfg_ctl[21]~reg0.CLK
clk => o_tl_cfg_ctl[22]~reg0.CLK
clk => o_tl_cfg_ctl[23]~reg0.CLK
clk => o_tl_cfg_ctl[24]~reg0.CLK
clk => o_tl_cfg_ctl[25]~reg0.CLK
clk => o_tl_cfg_ctl[26]~reg0.CLK
clk => o_tl_cfg_ctl[27]~reg0.CLK
clk => o_tl_cfg_ctl[28]~reg0.CLK
clk => o_tl_cfg_ctl[29]~reg0.CLK
clk => o_tl_cfg_ctl[30]~reg0.CLK
clk => o_tl_cfg_ctl[31]~reg0.CLK
clk => o_tl_cfg_add[0]~reg0.CLK
clk => o_tl_cfg_add[1]~reg0.CLK
clk => o_tl_cfg_add[2]~reg0.CLK
clk => o_tl_cfg_add[3]~reg0.CLK
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl_wr.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts_wr.OUTPUTSELECT
srst => ctl_wr_rr.ENA
srst => ctl_wr_r.ENA
srst => sts_wr_rr.ENA
srst => sts_wr_r.ENA
o_tl_cfg_add[0] <= o_tl_cfg_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[1] <= o_tl_cfg_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[2] <= o_tl_cfg_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[3] <= o_tl_cfg_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[0] <= o_tl_cfg_ctl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[1] <= o_tl_cfg_ctl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[2] <= o_tl_cfg_ctl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[3] <= o_tl_cfg_ctl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[4] <= o_tl_cfg_ctl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[5] <= o_tl_cfg_ctl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[6] <= o_tl_cfg_ctl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[7] <= o_tl_cfg_ctl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[8] <= o_tl_cfg_ctl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[9] <= o_tl_cfg_ctl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[10] <= o_tl_cfg_ctl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[11] <= o_tl_cfg_ctl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[12] <= o_tl_cfg_ctl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[13] <= o_tl_cfg_ctl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[14] <= o_tl_cfg_ctl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[15] <= o_tl_cfg_ctl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[16] <= o_tl_cfg_ctl[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[17] <= o_tl_cfg_ctl[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[18] <= o_tl_cfg_ctl[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[19] <= o_tl_cfg_ctl[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[20] <= o_tl_cfg_ctl[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[21] <= o_tl_cfg_ctl[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[22] <= o_tl_cfg_ctl[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[23] <= o_tl_cfg_ctl[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[24] <= o_tl_cfg_ctl[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[25] <= o_tl_cfg_ctl[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[26] <= o_tl_cfg_ctl[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[27] <= o_tl_cfg_ctl[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[28] <= o_tl_cfg_ctl[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[29] <= o_tl_cfg_ctl[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[30] <= o_tl_cfg_ctl[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[31] <= o_tl_cfg_ctl[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl_wr <= o_tl_cfg_ctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[0] <= o_tl_cfg_sts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[1] <= o_tl_cfg_sts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[2] <= o_tl_cfg_sts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[3] <= o_tl_cfg_sts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[4] <= o_tl_cfg_sts[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[5] <= o_tl_cfg_sts[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[6] <= o_tl_cfg_sts[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[7] <= o_tl_cfg_sts[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[8] <= o_tl_cfg_sts[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[9] <= o_tl_cfg_sts[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[10] <= o_tl_cfg_sts[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[11] <= o_tl_cfg_sts[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[12] <= o_tl_cfg_sts[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[13] <= o_tl_cfg_sts[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[14] <= o_tl_cfg_sts[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[15] <= o_tl_cfg_sts[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[16] <= o_tl_cfg_sts[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[17] <= o_tl_cfg_sts[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[18] <= o_tl_cfg_sts[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[19] <= o_tl_cfg_sts[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[20] <= o_tl_cfg_sts[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[21] <= o_tl_cfg_sts[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[22] <= o_tl_cfg_sts[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[23] <= o_tl_cfg_sts[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[24] <= o_tl_cfg_sts[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[25] <= o_tl_cfg_sts[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[26] <= o_tl_cfg_sts[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[27] <= o_tl_cfg_sts[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[28] <= o_tl_cfg_sts[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[29] <= o_tl_cfg_sts[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[30] <= o_tl_cfg_sts[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[31] <= o_tl_cfg_sts[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[32] <= o_tl_cfg_sts[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[33] <= o_tl_cfg_sts[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[34] <= o_tl_cfg_sts[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[35] <= o_tl_cfg_sts[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[36] <= o_tl_cfg_sts[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[37] <= o_tl_cfg_sts[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[38] <= o_tl_cfg_sts[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[39] <= o_tl_cfg_sts[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[40] <= o_tl_cfg_sts[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[41] <= o_tl_cfg_sts[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[42] <= o_tl_cfg_sts[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[43] <= o_tl_cfg_sts[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[44] <= o_tl_cfg_sts[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[45] <= o_tl_cfg_sts[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[46] <= o_tl_cfg_sts[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[47] <= o_tl_cfg_sts[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[48] <= o_tl_cfg_sts[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[49] <= o_tl_cfg_sts[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[50] <= o_tl_cfg_sts[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[51] <= o_tl_cfg_sts[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[52] <= o_tl_cfg_sts[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts_wr <= o_tl_cfg_sts_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_tl_cfg_add[0] => o_tl_cfg_add.DATAB
i_tl_cfg_add[1] => o_tl_cfg_add.DATAB
i_tl_cfg_add[2] => o_tl_cfg_add.DATAB
i_tl_cfg_add[3] => o_tl_cfg_add.DATAB
i_tl_cfg_ctl[0] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[1] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[2] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[3] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[4] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[5] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[6] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[7] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[8] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[9] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[10] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[11] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[12] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[13] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[14] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[15] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[16] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[17] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[18] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[19] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[20] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[21] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[22] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[23] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[24] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[25] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[26] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[27] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[28] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[29] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[30] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[31] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl_wr => ctl_wr_r.DATAIN
i_tl_cfg_sts[0] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[1] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[2] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[3] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[4] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[5] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[6] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[7] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[8] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[9] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[10] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[11] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[12] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[13] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[14] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[15] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[16] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[17] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[18] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[19] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[20] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[21] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[22] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[23] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[24] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[25] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[26] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[27] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[28] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[29] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[30] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[31] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[32] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[33] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[34] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[35] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[36] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[37] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[38] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[39] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[40] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[41] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[42] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[43] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[44] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[45] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[46] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[47] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[48] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[49] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[50] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[51] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[52] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts_wr => sts_wr_r.DATAIN


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig
offset_cancellation_reset => offset_cancellation_reset.IN1
reconfig_clk => reconfig_clk.IN1
reconfig_fromgxb[0] => reconfig_fromgxb[0].IN1
reconfig_fromgxb[1] => reconfig_fromgxb[1].IN1
reconfig_fromgxb[2] => reconfig_fromgxb[2].IN1
reconfig_fromgxb[3] => reconfig_fromgxb[3].IN1
reconfig_fromgxb[4] => reconfig_fromgxb[4].IN1
busy <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.busy
reconfig_togxb[0] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb
reconfig_togxb[1] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb
reconfig_togxb[2] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb
reconfig_togxb[3] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component
busy <= alt_cal_c3gxb:calibration_c3gxb.busy
offset_cancellation_reset => comb.IN0
reconfig_clk => reconfig_clk.IN2
reconfig_fromgxb[0] => cal_dprioout_wire[0].IN1
reconfig_fromgxb[1] => cal_testbuses[0].IN1
reconfig_fromgxb[2] => cal_testbuses[1].IN1
reconfig_fromgxb[3] => cal_testbuses[2].IN1
reconfig_fromgxb[4] => cal_testbuses[3].IN1
reconfig_togxb[0] <= altpcie_reconfig_3cgx_alt_dprio_v5k:dprio.dprioin
reconfig_togxb[1] <= altpcie_reconfig_3cgx_alt_dprio_v5k:dprio.dpriodisable
reconfig_togxb[2] <= altpcie_reconfig_3cgx_alt_dprio_v5k:dprio.dprioload
reconfig_togxb[3] <= alt_cal_c3gxb:calibration_c3gxb.busy


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb
clock => done.CLK
clock => dprio_reuse.CLK
clock => dprio_save[0].CLK
clock => dprio_save[1].CLK
clock => dprio_save[2].CLK
clock => dprio_save[3].CLK
clock => dprio_save[4].CLK
clock => dprio_save[5].CLK
clock => dprio_save[6].CLK
clock => dprio_save[7].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => rx_inc.CLK
clock => rx_done.CLK
clock => cal_rx_lr_l[0].CLK
clock => cal_rx_lr_l[1].CLK
clock => cal_rx_lr_l[2].CLK
clock => cal_rx_lr_l[3].CLK
clock => cal_rx_lr_l[4].CLK
clock => cal_rx_lr[0].CLK
clock => cal_rx_lr[1].CLK
clock => cal_rx_lr[2].CLK
clock => cal_rx_lr[3].CLK
clock => cal_rx_lr[4].CLK
clock => cal_en.CLK
clock => channel[0].CLK
clock => channel[1].CLK
clock => channel[2].CLK
clock => channel[3].CLK
clock => channel[4].CLK
clock => channel[5].CLK
clock => channel[6].CLK
clock => channel[7].CLK
clock => channel[8].CLK
clock => channel[9].CLK
clock => did_dprio.CLK
clock => read.CLK
clock => write_reg.CLK
clock => dataout[0].CLK
clock => dataout[1].CLK
clock => dataout[2].CLK
clock => dataout[3].CLK
clock => dataout[4].CLK
clock => dataout[5].CLK
clock => dataout[6].CLK
clock => dataout[7].CLK
clock => dataout[8].CLK
clock => dataout[9].CLK
clock => dataout[10].CLK
clock => dataout[11].CLK
clock => dataout[12].CLK
clock => dataout[13].CLK
clock => dataout[14].CLK
clock => dataout[15].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => address[3].CLK
clock => address[4].CLK
clock => address[5].CLK
clock => address[6].CLK
clock => address[7].CLK
clock => address[8].CLK
clock => address[9].CLK
clock => address[10].CLK
clock => address[11].CLK
clock => busy~reg0.CLK
clock => p0addr.CLK
clock => ret_state~1.DATAIN
clock => state~7.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => busy.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => write_reg.OUTPUTSELECT
reset => read.OUTPUTSELECT
reset => did_dprio.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => cal_en.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_inc.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_reuse.OUTPUTSELECT
reset => done.ENA
start => always0.IN1
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[12] <= channel[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[13] <= channel[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[14] <= <GND>
dprio_addr[15] <= <GND>
quad_addr[0] <= channel[2].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[1] <= channel[3].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[2] <= channel[4].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[3] <= channel[5].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[4] <= channel[6].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[5] <= channel[7].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[6] <= channel[8].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[7] <= channel[9].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[8] <= <GND>
dprio_dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dprio_datain[0] => dprio_save.DATAB
dprio_datain[0] => Selector67.IN1
dprio_datain[1] => dprio_save.DATAB
dprio_datain[1] => Selector66.IN1
dprio_datain[2] => dprio_save.DATAB
dprio_datain[2] => Selector65.IN1
dprio_datain[2] => cal_en.OUTPUTSELECT
dprio_datain[2] => Selector21.IN4
dprio_datain[2] => Selector19.IN2
dprio_datain[3] => Selector64.IN1
dprio_datain[4] => Selector63.IN1
dprio_datain[5] => Selector62.IN1
dprio_datain[6] => ~NO_FANOUT~
dprio_datain[7] => Selector60.IN1
dprio_datain[8] => Selector59.IN1
dprio_datain[9] => Selector58.IN1
dprio_datain[10] => Selector57.IN1
dprio_datain[11] => dprio_save.DATAB
dprio_datain[11] => Selector56.IN1
dprio_datain[12] => dprio_save.DATAB
dprio_datain[12] => Selector55.IN1
dprio_datain[13] => dprio_save.DATAB
dprio_datain[13] => Selector54.IN1
dprio_datain[14] => dprio_save.DATAB
dprio_datain[14] => Selector53.IN1
dprio_datain[15] => dprio_save.DATAB
dprio_datain[15] => Selector52.IN1
dprio_wren <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
dprio_rden <= read.DB_MAX_OUTPUT_PORT_TYPE
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => read.OUTPUTSELECT
dprio_busy => did_dprio.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => write_reg.OUTPUTSELECT
retain_addr <= <GND>
remap_addr[0] => Equal0.IN11
remap_addr[1] => Equal0.IN10
remap_addr[2] => Equal0.IN9
remap_addr[3] => Equal0.IN8
remap_addr[4] => Equal0.IN7
remap_addr[5] => Equal0.IN6
remap_addr[6] => Equal0.IN5
remap_addr[7] => Equal0.IN4
remap_addr[8] => Equal0.IN3
remap_addr[9] => Equal0.IN2
remap_addr[10] => Equal0.IN1
remap_addr[11] => Equal0.IN0
testbuses[0] => testbuses[0].IN1
testbuses[1] => testbuses[1].IN1
testbuses[2] => testbuses[2].IN1
testbuses[3] => testbuses[3].IN1
cal_error[0] <= <GND>
cal_error[1] <= <GND>
cal_error[2] <= <GND>
cal_error[3] <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio
address[0] => addr_shift_reg.DATAB
address[1] => addr_shift_reg.DATAB
address[2] => addr_shift_reg.DATAB
address[3] => addr_shift_reg.DATAB
address[4] => addr_shift_reg.DATAB
address[5] => addr_shift_reg.DATAB
address[6] => addr_shift_reg.DATAB
address[7] => addr_shift_reg.DATAB
address[8] => addr_shift_reg.DATAB
address[9] => addr_shift_reg.DATAB
address[10] => addr_shift_reg.DATAB
address[11] => addr_shift_reg.DATAB
address[12] => addr_shift_reg.DATAB
address[13] => addr_shift_reg.DATAB
address[14] => addr_shift_reg.DATAB
address[15] => addr_shift_reg.DATAB
busy <= busy_state.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => wr_out_data_shift_reg.DATAB
datain[1] => wr_out_data_shift_reg.DATAB
datain[2] => wr_out_data_shift_reg.DATAB
datain[3] => wr_out_data_shift_reg.DATAB
datain[4] => wr_out_data_shift_reg.DATAB
datain[5] => wr_out_data_shift_reg.DATAB
datain[6] => wr_out_data_shift_reg.DATAB
datain[7] => wr_out_data_shift_reg.DATAB
datain[8] => wr_out_data_shift_reg.DATAB
datain[9] => wr_out_data_shift_reg.DATAB
datain[10] => wr_out_data_shift_reg.DATAB
datain[11] => wr_out_data_shift_reg.DATAB
datain[12] => wr_out_data_shift_reg.DATAB
datain[13] => wr_out_data_shift_reg.DATAB
datain[14] => wr_out_data_shift_reg.DATAB
datain[15] => wr_out_data_shift_reg.DATAB
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dpclk => dpclk.IN1
dpriodisable <= dpriodisable.DB_MAX_OUTPUT_PORT_TYPE
dprioin <= comb.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload.DB_MAX_OUTPUT_PORT_TYPE
dprioout => in_data_shift_reg[0].DATAIN
quad_address[0] => addr_shift_reg.DATAB
quad_address[0] => rd_out_data_shift_reg.DATAB
quad_address[0] => wr_out_data_shift_reg.DATAB
quad_address[1] => addr_shift_reg.DATAB
quad_address[1] => rd_out_data_shift_reg.DATAB
quad_address[1] => wr_out_data_shift_reg.DATAB
quad_address[2] => addr_shift_reg.DATAB
quad_address[2] => rd_out_data_shift_reg.DATAB
quad_address[2] => wr_out_data_shift_reg.DATAB
quad_address[3] => addr_shift_reg.DATAB
quad_address[3] => rd_out_data_shift_reg.DATAB
quad_address[3] => wr_out_data_shift_reg.DATAB
quad_address[4] => addr_shift_reg.DATAB
quad_address[4] => rd_out_data_shift_reg.DATAB
quad_address[4] => wr_out_data_shift_reg.DATAB
quad_address[5] => addr_shift_reg.DATAB
quad_address[5] => rd_out_data_shift_reg.DATAB
quad_address[5] => wr_out_data_shift_reg.DATAB
quad_address[6] => addr_shift_reg.DATAB
quad_address[6] => rd_out_data_shift_reg.DATAB
quad_address[6] => wr_out_data_shift_reg.DATAB
quad_address[7] => addr_shift_reg.DATAB
quad_address[7] => rd_out_data_shift_reg.DATAB
quad_address[7] => wr_out_data_shift_reg.DATAB
quad_address[8] => addr_shift_reg.DATAB
quad_address[8] => rd_out_data_shift_reg.DATAB
quad_address[8] => wr_out_data_shift_reg.DATAB
rden => wire_startup_cntr_ena.IN0
rden => s0_to_1.IN0
rden => s2_to_1.IN1
reset => reset.IN1
wren => wire_startup_cntr_ena.IN1
wren => s0_to_1.IN1
wren => s1_to_0.IN1
wren => s2_to_0.IN0
wren => s2_to_1.IN0
wren => s1_to_1.IN0
wren => s0_to_1.IN1
wren_data => s0_to_1.IN1
wren_data => s2_to_0.IN1
wren_data => s1_to_1.IN1
wren_data => s2_to_1.IN1


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr
dataa[0] => cmpr_87e:auto_generated.dataa[0]
dataa[1] => cmpr_87e:auto_generated.dataa[1]
dataa[2] => cmpr_87e:auto_generated.dataa[2]
dataa[3] => cmpr_87e:auto_generated.dataa[3]
dataa[4] => cmpr_87e:auto_generated.dataa[4]
dataa[5] => cmpr_87e:auto_generated.dataa[5]
datab[0] => cmpr_87e:auto_generated.datab[0]
datab[1] => cmpr_87e:auto_generated.datab[1]
datab[2] => cmpr_87e:auto_generated.datab[2]
datab[3] => cmpr_87e:auto_generated.datab[3]
datab[4] => cmpr_87e:auto_generated.datab[4]
datab[5] => cmpr_87e:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_87e:auto_generated.aeb
agb <= cmpr_87e:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN12
dataa[1] => _.IN0
dataa[1] => op_1.IN10
dataa[2] => _.IN0
dataa[2] => op_1.IN8
dataa[3] => _.IN0
dataa[3] => op_1.IN6
dataa[4] => _.IN0
dataa[4] => op_1.IN4
dataa[5] => _.IN0
dataa[5] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN11
datab[1] => _.IN1
datab[1] => op_1.IN9
datab[2] => _.IN1
datab[2] => op_1.IN7
datab[3] => _.IN1
datab[3] => op_1.IN5
datab[4] => _.IN1
datab[4] => op_1.IN3
datab[5] => _.IN1
datab[5] => op_1.IN1


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr
dataa[0] => cmpr_kae:auto_generated.dataa[0]
dataa[1] => cmpr_kae:auto_generated.dataa[1]
dataa[2] => cmpr_kae:auto_generated.dataa[2]
dataa[3] => cmpr_kae:auto_generated.dataa[3]
dataa[4] => cmpr_kae:auto_generated.dataa[4]
dataa[5] => cmpr_kae:auto_generated.dataa[5]
datab[0] => cmpr_kae:auto_generated.datab[0]
datab[1] => cmpr_kae:auto_generated.datab[1]
datab[2] => cmpr_kae:auto_generated.datab[2]
datab[3] => cmpr_kae:auto_generated.datab[3]
datab[4] => cmpr_kae:auto_generated.datab[4]
datab[5] => cmpr_kae:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_kae:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_kae:auto_generated.ageb


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr|cmpr_kae:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr
dataa[0] => cmpr_usd:auto_generated.dataa[0]
dataa[1] => cmpr_usd:auto_generated.dataa[1]
dataa[2] => cmpr_usd:auto_generated.dataa[2]
dataa[3] => cmpr_usd:auto_generated.dataa[3]
dataa[4] => cmpr_usd:auto_generated.dataa[4]
dataa[5] => cmpr_usd:auto_generated.dataa[5]
datab[0] => cmpr_usd:auto_generated.datab[0]
datab[1] => cmpr_usd:auto_generated.datab[1]
datab[2] => cmpr_usd:auto_generated.datab[2]
datab[3] => cmpr_usd:auto_generated.datab[3]
datab[4] => cmpr_usd:auto_generated.datab[4]
datab[5] => cmpr_usd:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_usd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_usd:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter
clock => cntr_29h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_29h:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_29h:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_29h:auto_generated.q[0]
q[1] <= cntr_29h:auto_generated.q[1]
q[2] <= cntr_29h:auto_generated.q[2]
q[3] <= cntr_29h:auto_generated.q[3]
q[4] <= cntr_29h:auto_generated.q[4]
q[5] <= cntr_29h:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode
data[0] => decode_8ff:auto_generated.data[0]
data[1] => decode_8ff:auto_generated.data[1]
data[2] => decode_8ff:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8ff:auto_generated.eq[0]
eq[1] <= decode_8ff:auto_generated.eq[1]
eq[2] <= decode_8ff:auto_generated.eq[2]
eq[3] <= decode_8ff:auto_generated.eq[3]
eq[4] <= decode_8ff:auto_generated.eq[4]
eq[5] <= decode_8ff:auto_generated.eq[5]
eq[6] <= decode_8ff:auto_generated.eq[6]
eq[7] <= decode_8ff:auto_generated.eq[7]


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode|decode_8ff:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip
dlup_exit => dlup_exit_r.DATAIN
hotrst_exit => hotrst_exit_r.DATAIN
l2_exit => l2_exit_r.DATAIN
ltssm[0] => dl_ltssm_r[0].DATAIN
ltssm[1] => dl_ltssm_r[1].DATAIN
ltssm[2] => dl_ltssm_r[2].DATAIN
ltssm[3] => dl_ltssm_r[3].DATAIN
ltssm[4] => dl_ltssm_r[4].DATAIN
npor => any_rstn_rr.ACLR
npor => any_rstn_r.ACLR
pld_clk => crst~reg0.CLK
pld_clk => srst~reg0.CLK
pld_clk => app_rstn~reg0.CLK
pld_clk => crst0.CLK
pld_clk => srst0.CLK
pld_clk => app_rstn0.CLK
pld_clk => rsnt_cntn[0].CLK
pld_clk => rsnt_cntn[1].CLK
pld_clk => rsnt_cntn[2].CLK
pld_clk => rsnt_cntn[3].CLK
pld_clk => rsnt_cntn[4].CLK
pld_clk => rsnt_cntn[5].CLK
pld_clk => rsnt_cntn[6].CLK
pld_clk => rsnt_cntn[7].CLK
pld_clk => rsnt_cntn[8].CLK
pld_clk => rsnt_cntn[9].CLK
pld_clk => rsnt_cntn[10].CLK
pld_clk => any_rstn_rr.CLK
pld_clk => any_rstn_r.CLK
pld_clk => dl_ltssm_r[0].CLK
pld_clk => dl_ltssm_r[1].CLK
pld_clk => dl_ltssm_r[2].CLK
pld_clk => dl_ltssm_r[3].CLK
pld_clk => dl_ltssm_r[4].CLK
pld_clk => exits_r.CLK
pld_clk => l2_exit_r.CLK
pld_clk => hotrst_exit_r.CLK
pld_clk => dlup_exit_r.CLK
test_sim => ~NO_FANOUT~
app_rstn <= app_rstn~reg0.DB_MAX_OUTPUT_PORT_TYPE
crst <= crst~reg0.DB_MAX_OUTPUT_PORT_TYPE
srst <= srst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins
user_led_w[0] <= <GND>
user_led_w[1] <= <GND>
user_led_w[2] <= <GND>
user_led_w[3] <= <GND>
user_mem_8_addr_w[0] <= <GND>
user_mem_8_addr_w[1] <= <GND>
user_mem_8_addr_w[2] <= <GND>
user_mem_8_addr_w[3] <= <GND>
user_mem_8_addr_w[4] <= <GND>
user_mem_8_addr_update_w <= <GND>
tx_cred0_w[0] => ~NO_FANOUT~
tx_cred0_w[1] => ~NO_FANOUT~
tx_cred0_w[2] => ~NO_FANOUT~
tx_cred0_w[3] => ~NO_FANOUT~
tx_cred0_w[4] => ~NO_FANOUT~
tx_cred0_w[5] => ~NO_FANOUT~
tx_cred0_w[6] => ~NO_FANOUT~
tx_cred0_w[7] => ~NO_FANOUT~
tx_cred0_w[8] => ~NO_FANOUT~
tx_cred0_w[9] => ~NO_FANOUT~
tx_cred0_w[10] => ~NO_FANOUT~
tx_cred0_w[11] => ~NO_FANOUT~
tx_cred0_w[12] => ~NO_FANOUT~
tx_cred0_w[13] => ~NO_FANOUT~
tx_cred0_w[14] => ~NO_FANOUT~
tx_cred0_w[15] => ~NO_FANOUT~
tx_cred0_w[16] => ~NO_FANOUT~
tx_cred0_w[17] => ~NO_FANOUT~
tx_cred0_w[18] => ~NO_FANOUT~
tx_cred0_w[19] => ~NO_FANOUT~
tx_cred0_w[20] => ~NO_FANOUT~
tx_cred0_w[21] => ~NO_FANOUT~
tx_cred0_w[22] => ~NO_FANOUT~
tx_cred0_w[23] => ~NO_FANOUT~
tx_cred0_w[24] => ~NO_FANOUT~
tx_cred0_w[25] => ~NO_FANOUT~
tx_cred0_w[26] => ~NO_FANOUT~
tx_cred0_w[27] => ~NO_FANOUT~
tx_cred0_w[28] => ~NO_FANOUT~
tx_cred0_w[29] => ~NO_FANOUT~
tx_cred0_w[30] => ~NO_FANOUT~
tx_cred0_w[31] => ~NO_FANOUT~
tx_cred0_w[32] => ~NO_FANOUT~
tx_cred0_w[33] => ~NO_FANOUT~
tx_cred0_w[34] => ~NO_FANOUT~
tx_cred0_w[35] => ~NO_FANOUT~
tx_fifo_empty0_w => ~NO_FANOUT~
tx_st_ready0_w => ~NO_FANOUT~
tx_st_data0_w[0] <= <GND>
tx_st_data0_w[1] <= <GND>
tx_st_data0_w[2] <= <GND>
tx_st_data0_w[3] <= <GND>
tx_st_data0_w[4] <= <GND>
tx_st_data0_w[5] <= <GND>
tx_st_data0_w[6] <= <GND>
tx_st_data0_w[7] <= <GND>
tx_st_data0_w[8] <= <GND>
tx_st_data0_w[9] <= <GND>
tx_st_data0_w[10] <= <GND>
tx_st_data0_w[11] <= <GND>
tx_st_data0_w[12] <= <GND>
tx_st_data0_w[13] <= <GND>
tx_st_data0_w[14] <= <GND>
tx_st_data0_w[15] <= <GND>
tx_st_data0_w[16] <= <GND>
tx_st_data0_w[17] <= <GND>
tx_st_data0_w[18] <= <GND>
tx_st_data0_w[19] <= <GND>
tx_st_data0_w[20] <= <GND>
tx_st_data0_w[21] <= <GND>
tx_st_data0_w[22] <= <GND>
tx_st_data0_w[23] <= <GND>
tx_st_data0_w[24] <= <GND>
tx_st_data0_w[25] <= <GND>
tx_st_data0_w[26] <= <GND>
tx_st_data0_w[27] <= <GND>
tx_st_data0_w[28] <= <GND>
tx_st_data0_w[29] <= <GND>
tx_st_data0_w[30] <= <GND>
tx_st_data0_w[31] <= <GND>
tx_st_data0_w[32] <= <GND>
tx_st_data0_w[33] <= <GND>
tx_st_data0_w[34] <= <GND>
tx_st_data0_w[35] <= <GND>
tx_st_data0_w[36] <= <GND>
tx_st_data0_w[37] <= <GND>
tx_st_data0_w[38] <= <GND>
tx_st_data0_w[39] <= <GND>
tx_st_data0_w[40] <= <GND>
tx_st_data0_w[41] <= <GND>
tx_st_data0_w[42] <= <GND>
tx_st_data0_w[43] <= <GND>
tx_st_data0_w[44] <= <GND>
tx_st_data0_w[45] <= <GND>
tx_st_data0_w[46] <= <GND>
tx_st_data0_w[47] <= <GND>
tx_st_data0_w[48] <= <GND>
tx_st_data0_w[49] <= <GND>
tx_st_data0_w[50] <= <GND>
tx_st_data0_w[51] <= <GND>
tx_st_data0_w[52] <= <GND>
tx_st_data0_w[53] <= <GND>
tx_st_data0_w[54] <= <GND>
tx_st_data0_w[55] <= <GND>
tx_st_data0_w[56] <= <GND>
tx_st_data0_w[57] <= <GND>
tx_st_data0_w[58] <= <GND>
tx_st_data0_w[59] <= <GND>
tx_st_data0_w[60] <= <GND>
tx_st_data0_w[61] <= <GND>
tx_st_data0_w[62] <= <GND>
tx_st_data0_w[63] <= <GND>
tx_st_eop0_w <= <GND>
tx_st_err0_w <= <GND>
tx_st_sop0_w <= <GND>
tx_st_valid0_w <= <GND>
rx_fifo_empty0_w => ~NO_FANOUT~
rx_st_bardec0_w[0] => ~NO_FANOUT~
rx_st_bardec0_w[1] => ~NO_FANOUT~
rx_st_bardec0_w[2] => ~NO_FANOUT~
rx_st_bardec0_w[3] => ~NO_FANOUT~
rx_st_bardec0_w[4] => ~NO_FANOUT~
rx_st_bardec0_w[5] => ~NO_FANOUT~
rx_st_bardec0_w[6] => ~NO_FANOUT~
rx_st_bardec0_w[7] => ~NO_FANOUT~
rx_st_be0_w[0] => ~NO_FANOUT~
rx_st_be0_w[1] => ~NO_FANOUT~
rx_st_be0_w[2] => ~NO_FANOUT~
rx_st_be0_w[3] => ~NO_FANOUT~
rx_st_be0_w[4] => ~NO_FANOUT~
rx_st_be0_w[5] => ~NO_FANOUT~
rx_st_be0_w[6] => ~NO_FANOUT~
rx_st_be0_w[7] => ~NO_FANOUT~
rx_st_data0_w[0] => ~NO_FANOUT~
rx_st_data0_w[1] => ~NO_FANOUT~
rx_st_data0_w[2] => ~NO_FANOUT~
rx_st_data0_w[3] => ~NO_FANOUT~
rx_st_data0_w[4] => ~NO_FANOUT~
rx_st_data0_w[5] => ~NO_FANOUT~
rx_st_data0_w[6] => ~NO_FANOUT~
rx_st_data0_w[7] => ~NO_FANOUT~
rx_st_data0_w[8] => ~NO_FANOUT~
rx_st_data0_w[9] => ~NO_FANOUT~
rx_st_data0_w[10] => ~NO_FANOUT~
rx_st_data0_w[11] => ~NO_FANOUT~
rx_st_data0_w[12] => ~NO_FANOUT~
rx_st_data0_w[13] => ~NO_FANOUT~
rx_st_data0_w[14] => ~NO_FANOUT~
rx_st_data0_w[15] => ~NO_FANOUT~
rx_st_data0_w[16] => ~NO_FANOUT~
rx_st_data0_w[17] => ~NO_FANOUT~
rx_st_data0_w[18] => ~NO_FANOUT~
rx_st_data0_w[19] => ~NO_FANOUT~
rx_st_data0_w[20] => ~NO_FANOUT~
rx_st_data0_w[21] => ~NO_FANOUT~
rx_st_data0_w[22] => ~NO_FANOUT~
rx_st_data0_w[23] => ~NO_FANOUT~
rx_st_data0_w[24] => ~NO_FANOUT~
rx_st_data0_w[25] => ~NO_FANOUT~
rx_st_data0_w[26] => ~NO_FANOUT~
rx_st_data0_w[27] => ~NO_FANOUT~
rx_st_data0_w[28] => ~NO_FANOUT~
rx_st_data0_w[29] => ~NO_FANOUT~
rx_st_data0_w[30] => ~NO_FANOUT~
rx_st_data0_w[31] => ~NO_FANOUT~
rx_st_data0_w[32] => ~NO_FANOUT~
rx_st_data0_w[33] => ~NO_FANOUT~
rx_st_data0_w[34] => ~NO_FANOUT~
rx_st_data0_w[35] => ~NO_FANOUT~
rx_st_data0_w[36] => ~NO_FANOUT~
rx_st_data0_w[37] => ~NO_FANOUT~
rx_st_data0_w[38] => ~NO_FANOUT~
rx_st_data0_w[39] => ~NO_FANOUT~
rx_st_data0_w[40] => ~NO_FANOUT~
rx_st_data0_w[41] => ~NO_FANOUT~
rx_st_data0_w[42] => ~NO_FANOUT~
rx_st_data0_w[43] => ~NO_FANOUT~
rx_st_data0_w[44] => ~NO_FANOUT~
rx_st_data0_w[45] => ~NO_FANOUT~
rx_st_data0_w[46] => ~NO_FANOUT~
rx_st_data0_w[47] => ~NO_FANOUT~
rx_st_data0_w[48] => ~NO_FANOUT~
rx_st_data0_w[49] => ~NO_FANOUT~
rx_st_data0_w[50] => ~NO_FANOUT~
rx_st_data0_w[51] => ~NO_FANOUT~
rx_st_data0_w[52] => ~NO_FANOUT~
rx_st_data0_w[53] => ~NO_FANOUT~
rx_st_data0_w[54] => ~NO_FANOUT~
rx_st_data0_w[55] => ~NO_FANOUT~
rx_st_data0_w[56] => ~NO_FANOUT~
rx_st_data0_w[57] => ~NO_FANOUT~
rx_st_data0_w[58] => ~NO_FANOUT~
rx_st_data0_w[59] => ~NO_FANOUT~
rx_st_data0_w[60] => ~NO_FANOUT~
rx_st_data0_w[61] => ~NO_FANOUT~
rx_st_data0_w[62] => ~NO_FANOUT~
rx_st_data0_w[63] => ~NO_FANOUT~
rx_st_eop0_w => ~NO_FANOUT~
rx_st_err0_w => ~NO_FANOUT~
rx_st_sop0_w => ~NO_FANOUT~
rx_st_valid0_w => ~NO_FANOUT~
rx_st_ready0_w <= <GND>
rx_st_mask0_w <= <GND>
tx_fifo_rdptr0_w[0] => ~NO_FANOUT~
tx_fifo_rdptr0_w[1] => ~NO_FANOUT~
tx_fifo_rdptr0_w[2] => ~NO_FANOUT~
tx_fifo_rdptr0_w[3] => ~NO_FANOUT~
tx_fifo_wrptr0_w[0] => ~NO_FANOUT~
tx_fifo_wrptr0_w[1] => ~NO_FANOUT~
tx_fifo_wrptr0_w[2] => ~NO_FANOUT~
tx_fifo_wrptr0_w[3] => ~NO_FANOUT~
trn_terr_drop_n_w => ~NO_FANOUT~
app_msi_ack_w => ~NO_FANOUT~
app_msi_req_w <= <GND>
tl_cfg_add_w[0] => ~NO_FANOUT~
tl_cfg_add_w[1] => ~NO_FANOUT~
tl_cfg_add_w[2] => ~NO_FANOUT~
tl_cfg_add_w[3] => ~NO_FANOUT~
tl_cfg_ctl_w[0] => ~NO_FANOUT~
tl_cfg_ctl_w[1] => ~NO_FANOUT~
tl_cfg_ctl_w[2] => ~NO_FANOUT~
tl_cfg_ctl_w[3] => ~NO_FANOUT~
tl_cfg_ctl_w[4] => ~NO_FANOUT~
tl_cfg_ctl_w[5] => ~NO_FANOUT~
tl_cfg_ctl_w[6] => ~NO_FANOUT~
tl_cfg_ctl_w[7] => ~NO_FANOUT~
tl_cfg_ctl_w[8] => ~NO_FANOUT~
tl_cfg_ctl_w[9] => ~NO_FANOUT~
tl_cfg_ctl_w[10] => ~NO_FANOUT~
tl_cfg_ctl_w[11] => ~NO_FANOUT~
tl_cfg_ctl_w[12] => ~NO_FANOUT~
tl_cfg_ctl_w[13] => ~NO_FANOUT~
tl_cfg_ctl_w[14] => ~NO_FANOUT~
tl_cfg_ctl_w[15] => ~NO_FANOUT~
tl_cfg_ctl_w[16] => ~NO_FANOUT~
tl_cfg_ctl_w[17] => ~NO_FANOUT~
tl_cfg_ctl_w[18] => ~NO_FANOUT~
tl_cfg_ctl_w[19] => ~NO_FANOUT~
tl_cfg_ctl_w[20] => ~NO_FANOUT~
tl_cfg_ctl_w[21] => ~NO_FANOUT~
tl_cfg_ctl_w[22] => ~NO_FANOUT~
tl_cfg_ctl_w[23] => ~NO_FANOUT~
tl_cfg_ctl_w[24] => ~NO_FANOUT~
tl_cfg_ctl_w[25] => ~NO_FANOUT~
tl_cfg_ctl_w[26] => ~NO_FANOUT~
tl_cfg_ctl_w[27] => ~NO_FANOUT~
tl_cfg_ctl_w[28] => ~NO_FANOUT~
tl_cfg_ctl_w[29] => ~NO_FANOUT~
tl_cfg_ctl_w[30] => ~NO_FANOUT~
tl_cfg_ctl_w[31] => ~NO_FANOUT~
tl_cfg_ctl_wr_w => ~NO_FANOUT~
tl_cfg_sts_w[0] => ~NO_FANOUT~
tl_cfg_sts_w[1] => ~NO_FANOUT~
tl_cfg_sts_w[2] => ~NO_FANOUT~
tl_cfg_sts_w[3] => ~NO_FANOUT~
tl_cfg_sts_w[4] => ~NO_FANOUT~
tl_cfg_sts_w[5] => ~NO_FANOUT~
tl_cfg_sts_w[6] => ~NO_FANOUT~
tl_cfg_sts_w[7] => ~NO_FANOUT~
tl_cfg_sts_w[8] => ~NO_FANOUT~
tl_cfg_sts_w[9] => ~NO_FANOUT~
tl_cfg_sts_w[10] => ~NO_FANOUT~
tl_cfg_sts_w[11] => ~NO_FANOUT~
tl_cfg_sts_w[12] => ~NO_FANOUT~
tl_cfg_sts_w[13] => ~NO_FANOUT~
tl_cfg_sts_w[14] => ~NO_FANOUT~
tl_cfg_sts_w[15] => ~NO_FANOUT~
tl_cfg_sts_w[16] => ~NO_FANOUT~
tl_cfg_sts_w[17] => ~NO_FANOUT~
tl_cfg_sts_w[18] => ~NO_FANOUT~
tl_cfg_sts_w[19] => ~NO_FANOUT~
tl_cfg_sts_w[20] => ~NO_FANOUT~
tl_cfg_sts_w[21] => ~NO_FANOUT~
tl_cfg_sts_w[22] => ~NO_FANOUT~
tl_cfg_sts_w[23] => ~NO_FANOUT~
tl_cfg_sts_w[24] => ~NO_FANOUT~
tl_cfg_sts_w[25] => ~NO_FANOUT~
tl_cfg_sts_w[26] => ~NO_FANOUT~
tl_cfg_sts_w[27] => ~NO_FANOUT~
tl_cfg_sts_w[28] => ~NO_FANOUT~
tl_cfg_sts_w[29] => ~NO_FANOUT~
tl_cfg_sts_w[30] => ~NO_FANOUT~
tl_cfg_sts_w[31] => ~NO_FANOUT~
tl_cfg_sts_w[32] => ~NO_FANOUT~
tl_cfg_sts_w[33] => ~NO_FANOUT~
tl_cfg_sts_w[34] => ~NO_FANOUT~
tl_cfg_sts_w[35] => ~NO_FANOUT~
tl_cfg_sts_w[36] => ~NO_FANOUT~
tl_cfg_sts_w[37] => ~NO_FANOUT~
tl_cfg_sts_w[38] => ~NO_FANOUT~
tl_cfg_sts_w[39] => ~NO_FANOUT~
tl_cfg_sts_w[40] => ~NO_FANOUT~
tl_cfg_sts_w[41] => ~NO_FANOUT~
tl_cfg_sts_w[42] => ~NO_FANOUT~
tl_cfg_sts_w[43] => ~NO_FANOUT~
tl_cfg_sts_w[44] => ~NO_FANOUT~
tl_cfg_sts_w[45] => ~NO_FANOUT~
tl_cfg_sts_w[46] => ~NO_FANOUT~
tl_cfg_sts_w[47] => ~NO_FANOUT~
tl_cfg_sts_w[48] => ~NO_FANOUT~
tl_cfg_sts_w[49] => ~NO_FANOUT~
tl_cfg_sts_w[50] => ~NO_FANOUT~
tl_cfg_sts_w[51] => ~NO_FANOUT~
tl_cfg_sts_w[52] => ~NO_FANOUT~
tl_cfg_sts_wr_w => ~NO_FANOUT~
recv_dma_idle_w <= <GND>
pcie_perstn_w => ~NO_FANOUT~
user_r_read_32_rden_w <= <GND>
user_r_read_32_data_w[0] => ~NO_FANOUT~
user_r_read_32_data_w[1] => ~NO_FANOUT~
user_r_read_32_data_w[2] => ~NO_FANOUT~
user_r_read_32_data_w[3] => ~NO_FANOUT~
user_r_read_32_data_w[4] => ~NO_FANOUT~
user_r_read_32_data_w[5] => ~NO_FANOUT~
user_r_read_32_data_w[6] => ~NO_FANOUT~
user_r_read_32_data_w[7] => ~NO_FANOUT~
user_r_read_32_data_w[8] => ~NO_FANOUT~
user_r_read_32_data_w[9] => ~NO_FANOUT~
user_r_read_32_data_w[10] => ~NO_FANOUT~
user_r_read_32_data_w[11] => ~NO_FANOUT~
user_r_read_32_data_w[12] => ~NO_FANOUT~
user_r_read_32_data_w[13] => ~NO_FANOUT~
user_r_read_32_data_w[14] => ~NO_FANOUT~
user_r_read_32_data_w[15] => ~NO_FANOUT~
user_r_read_32_data_w[16] => ~NO_FANOUT~
user_r_read_32_data_w[17] => ~NO_FANOUT~
user_r_read_32_data_w[18] => ~NO_FANOUT~
user_r_read_32_data_w[19] => ~NO_FANOUT~
user_r_read_32_data_w[20] => ~NO_FANOUT~
user_r_read_32_data_w[21] => ~NO_FANOUT~
user_r_read_32_data_w[22] => ~NO_FANOUT~
user_r_read_32_data_w[23] => ~NO_FANOUT~
user_r_read_32_data_w[24] => ~NO_FANOUT~
user_r_read_32_data_w[25] => ~NO_FANOUT~
user_r_read_32_data_w[26] => ~NO_FANOUT~
user_r_read_32_data_w[27] => ~NO_FANOUT~
user_r_read_32_data_w[28] => ~NO_FANOUT~
user_r_read_32_data_w[29] => ~NO_FANOUT~
user_r_read_32_data_w[30] => ~NO_FANOUT~
user_r_read_32_data_w[31] => ~NO_FANOUT~
user_r_read_32_empty_w => ~NO_FANOUT~
user_r_read_32_eof_w => ~NO_FANOUT~
user_r_read_32_open_w <= <GND>
user_w_write_32_wren_w <= <GND>
user_w_write_32_data_w[0] <= <GND>
user_w_write_32_data_w[1] <= <GND>
user_w_write_32_data_w[2] <= <GND>
user_w_write_32_data_w[3] <= <GND>
user_w_write_32_data_w[4] <= <GND>
user_w_write_32_data_w[5] <= <GND>
user_w_write_32_data_w[6] <= <GND>
user_w_write_32_data_w[7] <= <GND>
user_w_write_32_data_w[8] <= <GND>
user_w_write_32_data_w[9] <= <GND>
user_w_write_32_data_w[10] <= <GND>
user_w_write_32_data_w[11] <= <GND>
user_w_write_32_data_w[12] <= <GND>
user_w_write_32_data_w[13] <= <GND>
user_w_write_32_data_w[14] <= <GND>
user_w_write_32_data_w[15] <= <GND>
user_w_write_32_data_w[16] <= <GND>
user_w_write_32_data_w[17] <= <GND>
user_w_write_32_data_w[18] <= <GND>
user_w_write_32_data_w[19] <= <GND>
user_w_write_32_data_w[20] <= <GND>
user_w_write_32_data_w[21] <= <GND>
user_w_write_32_data_w[22] <= <GND>
user_w_write_32_data_w[23] <= <GND>
user_w_write_32_data_w[24] <= <GND>
user_w_write_32_data_w[25] <= <GND>
user_w_write_32_data_w[26] <= <GND>
user_w_write_32_data_w[27] <= <GND>
user_w_write_32_data_w[28] <= <GND>
user_w_write_32_data_w[29] <= <GND>
user_w_write_32_data_w[30] <= <GND>
user_w_write_32_data_w[31] <= <GND>
user_w_write_32_full_w => ~NO_FANOUT~
user_w_write_32_open_w <= <GND>
user_r_read_8_rden_w <= <GND>
user_r_read_8_data_w[0] => ~NO_FANOUT~
user_r_read_8_data_w[1] => ~NO_FANOUT~
user_r_read_8_data_w[2] => ~NO_FANOUT~
user_r_read_8_data_w[3] => ~NO_FANOUT~
user_r_read_8_data_w[4] => ~NO_FANOUT~
user_r_read_8_data_w[5] => ~NO_FANOUT~
user_r_read_8_data_w[6] => ~NO_FANOUT~
user_r_read_8_data_w[7] => ~NO_FANOUT~
user_r_read_8_empty_w => ~NO_FANOUT~
user_r_read_8_eof_w => ~NO_FANOUT~
user_r_read_8_open_w <= <GND>
bus_clk_w => ~NO_FANOUT~
user_w_write_8_wren_w <= <GND>
user_w_write_8_data_w[0] <= <GND>
user_w_write_8_data_w[1] <= <GND>
user_w_write_8_data_w[2] <= <GND>
user_w_write_8_data_w[3] <= <GND>
user_w_write_8_data_w[4] <= <GND>
user_w_write_8_data_w[5] <= <GND>
user_w_write_8_data_w[6] <= <GND>
user_w_write_8_data_w[7] <= <GND>
user_w_write_8_full_w => ~NO_FANOUT~
user_w_write_8_open_w <= <GND>
user_r_mem_8_rden_w <= <GND>
quiesce_w <= <GND>
user_r_mem_8_data_w[0] => ~NO_FANOUT~
user_r_mem_8_data_w[1] => ~NO_FANOUT~
user_r_mem_8_data_w[2] => ~NO_FANOUT~
user_r_mem_8_data_w[3] => ~NO_FANOUT~
user_r_mem_8_data_w[4] => ~NO_FANOUT~
user_r_mem_8_data_w[5] => ~NO_FANOUT~
user_r_mem_8_data_w[6] => ~NO_FANOUT~
user_r_mem_8_data_w[7] => ~NO_FANOUT~
user_r_mem_8_empty_w => ~NO_FANOUT~
user_r_mem_8_eof_w => ~NO_FANOUT~
user_r_mem_8_open_w <= <GND>
user_w_mem_8_wren_w <= <GND>
user_w_mem_8_data_w[0] <= <GND>
user_w_mem_8_data_w[1] <= <GND>
user_w_mem_8_data_w[2] <= <GND>
user_w_mem_8_data_w[3] <= <GND>
user_w_mem_8_data_w[4] <= <GND>
user_w_mem_8_data_w[5] <= <GND>
user_w_mem_8_data_w[6] <= <GND>
user_w_mem_8_data_w[7] <= <GND>
user_w_mem_8_full_w => ~NO_FANOUT~
user_w_mem_8_open_w <= <GND>


|xillydemo|debouncer:d1
pressed <= pressed.DB_MAX_OUTPUT_PORT_TYPE
held <= button_debounced.DB_MAX_OUTPUT_PORT_TYPE
button => always0.IN1
button => button_sample.DATAB
button => button_debounced.DATAA
clk => button_debounced_d.CLK
clk => button_debounced.CLK
clk => button_sample.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => button_sample.OUTPUTSELECT
reset => button_debounced.OUTPUTSELECT
reset => button_debounced_d.ENA


|xillydemo|debouncer:d2
pressed <= pressed.DB_MAX_OUTPUT_PORT_TYPE
held <= button_debounced.DB_MAX_OUTPUT_PORT_TYPE
button => always0.IN1
button => button_sample.DATAB
button => button_debounced.DATAA
clk => button_debounced_d.CLK
clk => button_debounced.CLK
clk => button_sample.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => button_sample.OUTPUTSELECT
reset => button_debounced.OUTPUTSELECT
reset => button_debounced_d.ENA


|xillydemo|i2c_master_top:i2c_master
wb_clk_i => wb_clk_i.IN1
wb_rst_i => wb_rst_i.IN1
arst_i => rst_i.IN1
wb_adr_i[0] => Mux0.IN3
wb_adr_i[0] => Mux1.IN3
wb_adr_i[0] => Mux2.IN3
wb_adr_i[0] => Mux3.IN4
wb_adr_i[0] => Mux4.IN4
wb_adr_i[0] => Mux5.IN4
wb_adr_i[0] => Mux6.IN3
wb_adr_i[0] => Mux7.IN3
wb_adr_i[0] => Decoder0.IN2
wb_adr_i[0] => Equal0.IN2
wb_adr_i[1] => Mux0.IN2
wb_adr_i[1] => Mux1.IN2
wb_adr_i[1] => Mux2.IN2
wb_adr_i[1] => Mux3.IN3
wb_adr_i[1] => Mux4.IN3
wb_adr_i[1] => Mux5.IN3
wb_adr_i[1] => Mux6.IN2
wb_adr_i[1] => Mux7.IN2
wb_adr_i[1] => Decoder0.IN1
wb_adr_i[1] => Equal0.IN1
wb_adr_i[2] => Mux0.IN1
wb_adr_i[2] => Mux1.IN1
wb_adr_i[2] => Mux2.IN1
wb_adr_i[2] => Mux3.IN2
wb_adr_i[2] => Mux4.IN2
wb_adr_i[2] => Mux5.IN2
wb_adr_i[2] => Mux6.IN1
wb_adr_i[2] => Mux7.IN1
wb_adr_i[2] => Decoder0.IN0
wb_adr_i[2] => Equal0.IN0
wb_dat_i[0] => txr.DATAB
wb_dat_i[0] => ctr.DATAB
wb_dat_i[0] => prer.DATAB
wb_dat_i[0] => prer.DATAB
wb_dat_i[0] => cr.DATAB
wb_dat_i[1] => txr.DATAB
wb_dat_i[1] => ctr.DATAB
wb_dat_i[1] => prer.DATAB
wb_dat_i[1] => prer.DATAB
wb_dat_i[1] => cr.DATAB
wb_dat_i[2] => txr.DATAB
wb_dat_i[2] => ctr.DATAB
wb_dat_i[2] => prer.DATAB
wb_dat_i[2] => prer.DATAB
wb_dat_i[2] => cr.DATAB
wb_dat_i[3] => txr.DATAB
wb_dat_i[3] => ctr.DATAB
wb_dat_i[3] => prer.DATAB
wb_dat_i[3] => prer.DATAB
wb_dat_i[3] => cr.DATAB
wb_dat_i[4] => txr.DATAB
wb_dat_i[4] => ctr.DATAB
wb_dat_i[4] => prer.DATAB
wb_dat_i[4] => prer.DATAB
wb_dat_i[4] => cr.DATAB
wb_dat_i[5] => txr.DATAB
wb_dat_i[5] => ctr.DATAB
wb_dat_i[5] => prer.DATAB
wb_dat_i[5] => prer.DATAB
wb_dat_i[5] => cr.DATAB
wb_dat_i[6] => txr.DATAB
wb_dat_i[6] => ctr.DATAB
wb_dat_i[6] => prer.DATAB
wb_dat_i[6] => prer.DATAB
wb_dat_i[6] => cr.DATAB
wb_dat_i[7] => txr.DATAB
wb_dat_i[7] => ctr.DATAB
wb_dat_i[7] => prer.DATAB
wb_dat_i[7] => prer.DATAB
wb_dat_i[7] => cr.DATAB
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_we_i => wb_wacc.IN1
wb_stb_i => wb_ack_o.IN0
wb_cyc_i => wb_ack_o.IN1
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_inta_o <= wb_inta_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_pad_i => scl_pad_i.IN1
scl_pad_o <= i2c_master_byte_ctrl:byte_controller.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_controller.scl_oen
sda_pad_i => sda_pad_i.IN1
sda_pad_o <= i2c_master_byte_ctrl:byte_controller.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_controller.sda_oen


|xillydemo|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller
clk => clk.IN1
rst => rst.IN1
nReset => nReset.IN1
ena => ena.IN1
clk_cnt[0] => clk_cnt[0].IN1
clk_cnt[1] => clk_cnt[1].IN1
clk_cnt[2] => clk_cnt[2].IN1
clk_cnt[3] => clk_cnt[3].IN1
clk_cnt[4] => clk_cnt[4].IN1
clk_cnt[5] => clk_cnt[5].IN1
clk_cnt[6] => clk_cnt[6].IN1
clk_cnt[7] => clk_cnt[7].IN1
clk_cnt[8] => clk_cnt[8].IN1
clk_cnt[9] => clk_cnt[9].IN1
clk_cnt[10] => clk_cnt[10].IN1
clk_cnt[11] => clk_cnt[11].IN1
clk_cnt[12] => clk_cnt[12].IN1
clk_cnt[13] => clk_cnt[13].IN1
clk_cnt[14] => clk_cnt[14].IN1
clk_cnt[15] => clk_cnt[15].IN1
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => cmd_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_controller.busy
i2c_al <= i2c_master_bit_ctrl:bit_controller.al
scl_i => scl_i.IN1
scl_o <= i2c_master_bit_ctrl:bit_controller.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_controller.scl_oen
sda_i => sda_i.IN1
sda_o <= i2c_master_bit_ctrl:bit_controller.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_controller.sda_oen


|xillydemo|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
clk => sda_chk.CLK
clk => sda_oen~reg0.CLK
clk => scl_oen~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => c_state[0].CLK
clk => c_state[1].CLK
clk => c_state[2].CLK
clk => c_state[3].CLK
clk => c_state[4].CLK
clk => c_state[5].CLK
clk => c_state[6].CLK
clk => c_state[7].CLK
clk => c_state[8].CLK
clk => c_state[9].CLK
clk => c_state[10].CLK
clk => c_state[11].CLK
clk => c_state[12].CLK
clk => c_state[13].CLK
clk => c_state[14].CLK
clk => c_state[15].CLK
clk => c_state[16].CLK
clk => c_state[17].CLK
clk => dout~reg0.CLK
clk => al~reg0.CLK
clk => cmd_stop.CLK
clk => busy~reg0.CLK
clk => sto_condition.CLK
clk => sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => fSDA[0].CLK
clk => fSDA[1].CLK
clk => fSDA[2].CLK
clk => fSCL[0].CLK
clk => fSCL[1].CLK
clk => fSCL[2].CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => cSDA[0].CLK
clk => cSDA[1].CLK
clk => cSCL[0].CLK
clk => cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
rst => always2.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => always4.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => busy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => al.OUTPUTSELECT
rst => always12.IN1
nReset => sda_chk.ACLR
nReset => sda_oen~reg0.PRESET
nReset => scl_oen~reg0.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => c_state[0].ACLR
nReset => c_state[1].ACLR
nReset => c_state[2].ACLR
nReset => c_state[3].ACLR
nReset => c_state[4].ACLR
nReset => c_state[5].ACLR
nReset => c_state[6].ACLR
nReset => c_state[7].ACLR
nReset => c_state[8].ACLR
nReset => c_state[9].ACLR
nReset => c_state[10].ACLR
nReset => c_state[11].ACLR
nReset => c_state[12].ACLR
nReset => c_state[13].ACLR
nReset => c_state[14].ACLR
nReset => c_state[15].ACLR
nReset => c_state[16].ACLR
nReset => c_state[17].ACLR
nReset => busy~reg0.ACLR
nReset => al~reg0.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => cSDA[0].ACLR
nReset => cSDA[1].ACLR
nReset => cSCL[0].ACLR
nReset => cSCL[1].ACLR
nReset => filter_cnt[0].ACLR
nReset => filter_cnt[1].ACLR
nReset => filter_cnt[2].ACLR
nReset => filter_cnt[3].ACLR
nReset => filter_cnt[4].ACLR
nReset => filter_cnt[5].ACLR
nReset => filter_cnt[6].ACLR
nReset => filter_cnt[7].ACLR
nReset => filter_cnt[8].ACLR
nReset => filter_cnt[9].ACLR
nReset => filter_cnt[10].ACLR
nReset => filter_cnt[11].ACLR
nReset => filter_cnt[12].ACLR
nReset => filter_cnt[13].ACLR
nReset => fSDA[0].PRESET
nReset => fSDA[1].PRESET
nReset => fSDA[2].PRESET
nReset => fSCL[0].PRESET
nReset => fSCL[1].PRESET
nReset => fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => sto_condition.ACLR
nReset => sta_condition.ACLR
nReset => cmd_stop.ACLR
ena => always2.IN1
ena => always4.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Decoder0.IN3
cmd[0] => Equal0.IN3
cmd[1] => Decoder0.IN2
cmd[1] => Equal0.IN0
cmd[2] => Decoder0.IN1
cmd[2] => Equal0.IN2
cmd[3] => Decoder0.IN0
cmd[3] => Equal0.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
al <= al~reg0.DB_MAX_OUTPUT_PORT_TYPE
din => Selector1.IN6
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= scl_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= sda_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI
svr_pixel[0] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[1] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[2] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[3] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[4] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[5] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[6] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[7] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[8] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel[9] <= SVRWXaIp:SVRYyaRh.svr_pixel
svr_pixel_valid <= SVRWXaIp:SVRYyaRh.svr_pixel_valid
svr_channel_id[0] <= SVRWXaIp:SVRYyaRh.SVRgDTYn
svr_channel_id[1] <= SVRWXaIp:SVRYyaRh.SVRgDTYn
svr_fs <= SVRWXaIp:SVRYyaRh.svr_fs
svr_fe <= SVRWXaIp:SVRYyaRh.svr_fe
svr_ls <= SVRWXaIp:SVRYyaRh.svr_ls
svr_le <= SVRWXaIp:SVRYyaRh.svr_le
svr_data_type[0] <= SVRWXaIp:SVRYyaRh.svr_data_type
svr_data_type[1] <= SVRWXaIp:SVRYyaRh.svr_data_type
svr_data_type[2] <= SVRWXaIp:SVRYyaRh.svr_data_type
svr_data_type[3] <= SVRWXaIp:SVRYyaRh.svr_data_type
svr_data_type[4] <= SVRWXaIp:SVRYyaRh.svr_data_type
svr_data_type[5] <= SVRWXaIp:SVRYyaRh.svr_data_type
svr_cpu_int <= SVRWXaIp:SVRYyaRh.svr_cpu_int
readdata[0] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[1] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[2] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[3] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[4] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[5] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[6] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[7] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[8] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[9] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[10] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[11] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[12] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[13] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[14] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[15] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[16] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[17] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[18] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[19] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[20] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[21] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[22] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[23] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[24] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[25] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[26] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[27] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[28] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[29] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[30] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
readdata[31] <= SVRWXaIp:SVRYyaRh.SVRTVbtZ
fclk => fclk.IN2
pclk => pclk.IN3
reset_n => reset_n.IN5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
write => write.IN1
read => comb.IN0
lpck_p => lpck_p.IN1
lpck_n => lpck_n.IN1
lpd1_p => lpd1_p.IN1
lpd1_n => lpd1_n.IN1
hs_clk => hs_clk.IN2
hs_d1 => hs_d1.IN1
hs_d2 => hs_d2.IN1
lpd2_p => lpd2_p.IN1
lpd2_n => lpd2_n.IN1


|xillydemo|svr_lt2:CSI|SVReJdvh:SVRCRBKD
SVRaPJKf => SVRCvxUQ[0].CLK
SVRaPJKf => SVRCvxUQ[1].CLK
reset_n => SVRCvxUQ[0].ACLR
reset_n => SVRCvxUQ[1].ACLR
SVRnXiwb => SVRCvxUQ[0].DATAIN
SVRSrADr <= SVRCvxUQ[1].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVReJdvh:SVRmPjKv
SVRaPJKf => SVRCvxUQ[0].CLK
SVRaPJKf => SVRCvxUQ[1].CLK
reset_n => SVRCvxUQ[0].ACLR
reset_n => SVRCvxUQ[1].ACLR
SVRnXiwb => SVRCvxUQ[0].DATAIN
SVRSrADr <= SVRCvxUQ[1].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVReJdvh:SVRGUeSk
SVRaPJKf => SVRCvxUQ[0].CLK
SVRaPJKf => SVRCvxUQ[1].CLK
reset_n => SVRCvxUQ[0].ACLR
reset_n => SVRCvxUQ[1].ACLR
SVRnXiwb => SVRCvxUQ[0].DATAIN
SVRSrADr <= SVRCvxUQ[1].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRAbIZo:SVRZTmsY
SVRlqCbq => SVRHYuWd[0]~reg0.CLK
SVRlqCbq => SVRHYuWd[1]~reg0.CLK
SVRlqCbq => SVRHYuWd[2]~reg0.CLK
SVRlqCbq => SVRHYuWd[3]~reg0.CLK
SVRlqCbq => SVRHYuWd[4]~reg0.CLK
SVRlqCbq => SVRHYuWd[5]~reg0.CLK
SVRlqCbq => SVRHYuWd[6]~reg0.CLK
SVRlqCbq => SVRHYuWd[7]~reg0.CLK
SVRlqCbq => SVRmpKxU[0].CLK
SVRlqCbq => SVRmpKxU[1].CLK
SVRlqCbq => SVRmpKxU[2].CLK
SVRlqCbq => SVRmpKxU[3].CLK
SVRlqCbq => SVRmpKxU[4].CLK
SVRlqCbq => SVRmpKxU[5].CLK
SVRlqCbq => SVRmpKxU[6].CLK
SVRlqCbq => SVRmpKxU[7].CLK
SVRlqCbq => SVRyEuVO[0].CLK
SVRlqCbq => SVRyEuVO[1].CLK
SVRlqCbq => SVRyEuVO[2].CLK
SVRlqCbq => SVRyEuVO[3].CLK
SVRlqCbq => SVRSaoeO[0].CLK
SVRlqCbq => SVRSaoeO[1].CLK
SVRlqCbq => SVRITCUK.CLK
SVRlqCbq => SVRzwXfW[0].CLK
SVRlqCbq => SVRzwXfW[1].CLK
SVRlqCbq => SVRzwXfW[2].CLK
SVRlqCbq => SVRzwXfW[3].CLK
SVRlqCbq => SVRRwoxs.CLK
SVRfiOaI => SVRSaoeO[0].ACLR
SVRfiOaI => SVRSaoeO[1].ACLR
SVRoXPSh => SVRRwoxs.DATAIN
SVRoXPSh => SVRITCUK.DATAIN
SVRHYuWd[0] <= SVRHYuWd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[1] <= SVRHYuWd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[2] <= SVRHYuWd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[3] <= SVRHYuWd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[4] <= SVRHYuWd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[5] <= SVRHYuWd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[6] <= SVRHYuWd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[7] <= SVRHYuWd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRqzkYb <= SVRSaoeO[1].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRAbIZo:SVRImfZA
SVRlqCbq => SVRHYuWd[0]~reg0.CLK
SVRlqCbq => SVRHYuWd[1]~reg0.CLK
SVRlqCbq => SVRHYuWd[2]~reg0.CLK
SVRlqCbq => SVRHYuWd[3]~reg0.CLK
SVRlqCbq => SVRHYuWd[4]~reg0.CLK
SVRlqCbq => SVRHYuWd[5]~reg0.CLK
SVRlqCbq => SVRHYuWd[6]~reg0.CLK
SVRlqCbq => SVRHYuWd[7]~reg0.CLK
SVRlqCbq => SVRmpKxU[0].CLK
SVRlqCbq => SVRmpKxU[1].CLK
SVRlqCbq => SVRmpKxU[2].CLK
SVRlqCbq => SVRmpKxU[3].CLK
SVRlqCbq => SVRmpKxU[4].CLK
SVRlqCbq => SVRmpKxU[5].CLK
SVRlqCbq => SVRmpKxU[6].CLK
SVRlqCbq => SVRmpKxU[7].CLK
SVRlqCbq => SVRyEuVO[0].CLK
SVRlqCbq => SVRyEuVO[1].CLK
SVRlqCbq => SVRyEuVO[2].CLK
SVRlqCbq => SVRyEuVO[3].CLK
SVRlqCbq => SVRSaoeO[0].CLK
SVRlqCbq => SVRSaoeO[1].CLK
SVRlqCbq => SVRITCUK.CLK
SVRlqCbq => SVRzwXfW[0].CLK
SVRlqCbq => SVRzwXfW[1].CLK
SVRlqCbq => SVRzwXfW[2].CLK
SVRlqCbq => SVRzwXfW[3].CLK
SVRlqCbq => SVRRwoxs.CLK
SVRfiOaI => SVRSaoeO[0].ACLR
SVRfiOaI => SVRSaoeO[1].ACLR
SVRoXPSh => SVRRwoxs.DATAIN
SVRoXPSh => SVRITCUK.DATAIN
SVRHYuWd[0] <= SVRHYuWd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[1] <= SVRHYuWd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[2] <= SVRHYuWd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[3] <= SVRHYuWd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[4] <= SVRHYuWd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[5] <= SVRHYuWd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[6] <= SVRHYuWd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[7] <= SVRHYuWd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRqzkYb <= SVRSaoeO[1].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh
svr_pixel[0] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[1] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[2] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[3] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[4] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[5] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[6] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[7] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[8] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[9] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[10] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[11] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[12] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[13] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[14] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[15] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[16] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[17] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[18] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[19] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[20] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[21] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[22] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel[23] <= SVRDWPuG:SVRoYukQ.svr_pixel
svr_pixel_valid <= SVRDWPuG:SVRoYukQ.svr_pixel_valid
SVRgDTYn[0] <= SVRDWPuG:SVRoYukQ.SVRgDTYn
SVRgDTYn[1] <= SVRDWPuG:SVRoYukQ.SVRgDTYn
svr_fs <= SVRDWPuG:SVRoYukQ.svr_fs
svr_fe <= SVRDWPuG:SVRoYukQ.svr_fe
svr_ls <= SVRDWPuG:SVRoYukQ.svr_ls
svr_le <= SVRDWPuG:SVRoYukQ.svr_le
svr_data_type[0] <= SVRDWPuG:SVRoYukQ.svr_data_type
svr_data_type[1] <= SVRDWPuG:SVRoYukQ.svr_data_type
svr_data_type[2] <= SVRDWPuG:SVRoYukQ.svr_data_type
svr_data_type[3] <= SVRDWPuG:SVRoYukQ.svr_data_type
svr_data_type[4] <= SVRDWPuG:SVRoYukQ.svr_data_type
svr_data_type[5] <= SVRDWPuG:SVRoYukQ.svr_data_type
svr_cpu_int <= SVRDWPuG:SVRoYukQ.svr_cpu_int
SVRTVbtZ[0] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[1] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[2] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[3] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[4] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[5] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[6] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[7] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[8] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[9] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[10] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[11] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[12] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[13] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[14] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[15] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[16] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[17] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[18] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[19] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[20] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[21] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[22] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[23] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[24] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[25] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[26] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[27] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[28] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[29] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[30] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRTVbtZ[31] <= SVRDWPuG:SVRoYukQ.SVRTVbtZ
SVRCqyoW <= SVRCqyoW.DB_MAX_OUTPUT_PORT_TYPE
fclk => fclk.IN8
pclk => pclk.IN1
SVRrGCzn => SVRrGCzn.IN1
SVRzMTVm => SVRzMTVm.IN1
SVRWiNOI => SVRWiNOI.IN1
SVRyEtuR => SVRyEtuR.IN2
SVRyMsqX[0] => SVRyMsqX[0].IN1
SVRyMsqX[1] => SVRyMsqX[1].IN1
SVRyMsqX[2] => SVRyMsqX[2].IN1
SVRyMsqX[3] => SVRyMsqX[3].IN1
SVRyMsqX[4] => SVRyMsqX[4].IN1
SVRyMsqX[5] => SVRyMsqX[5].IN1
SVRmtjIy[0] => SVRmtjIy[0].IN1
SVRmtjIy[1] => SVRmtjIy[1].IN1
SVRmtjIy[2] => SVRmtjIy[2].IN1
SVRmtjIy[3] => SVRmtjIy[3].IN1
SVRmtjIy[4] => SVRmtjIy[4].IN1
SVRmtjIy[5] => SVRmtjIy[5].IN1
SVRmtjIy[6] => SVRmtjIy[6].IN1
SVRmtjIy[7] => SVRmtjIy[7].IN1
SVRmtjIy[8] => SVRmtjIy[8].IN1
SVRmtjIy[9] => SVRmtjIy[9].IN1
SVRmtjIy[10] => SVRmtjIy[10].IN1
SVRmtjIy[11] => SVRmtjIy[11].IN1
SVRmtjIy[12] => SVRmtjIy[12].IN1
SVRmtjIy[13] => SVRmtjIy[13].IN1
SVRmtjIy[14] => SVRmtjIy[14].IN1
SVRmtjIy[15] => SVRmtjIy[15].IN1
SVRmtjIy[16] => SVRmtjIy[16].IN1
SVRmtjIy[17] => SVRmtjIy[17].IN1
SVRmtjIy[18] => SVRmtjIy[18].IN1
SVRmtjIy[19] => SVRmtjIy[19].IN1
SVRmtjIy[20] => SVRmtjIy[20].IN1
SVRmtjIy[21] => SVRmtjIy[21].IN1
SVRmtjIy[22] => SVRmtjIy[22].IN1
SVRmtjIy[23] => SVRmtjIy[23].IN1
SVRmtjIy[24] => SVRmtjIy[24].IN1
SVRmtjIy[25] => SVRmtjIy[25].IN1
SVRmtjIy[26] => SVRmtjIy[26].IN1
SVRmtjIy[27] => SVRmtjIy[27].IN1
SVRmtjIy[28] => SVRmtjIy[28].IN1
SVRmtjIy[29] => SVRmtjIy[29].IN1
SVRmtjIy[30] => SVRmtjIy[30].IN1
SVRmtjIy[31] => SVRmtjIy[31].IN1
SVRSCAjD => SVRSCAjD.IN1
SVRIhjxF => SVRIhjxF.IN1
SVRdxaEg => SVRdxaEg.IN1
SVRBlapD => SVRBlapD.IN1
SVRZYVzf => SVRZYVzf.IN1
SVRdxsDk => SVRdxsDk.IN1
SVRrpMRA[0] => SVRrpMRA[0].IN1
SVRrpMRA[1] => SVRrpMRA[1].IN1
SVRrpMRA[2] => SVRrpMRA[2].IN1
SVRrpMRA[3] => SVRrpMRA[3].IN1
SVRrpMRA[4] => SVRrpMRA[4].IN1
SVRrpMRA[5] => SVRrpMRA[5].IN1
SVRrpMRA[6] => SVRrpMRA[6].IN1
SVRrpMRA[7] => SVRrpMRA[7].IN1
SVRzZXMc => SVRzZXMc.IN1
SVRYSUlS => SVRYSUlS.IN1
SVRBlJoF => SVRBlJoF.IN1
SVRIhTvN[0] => SVRIhTvN[0].IN1
SVRIhTvN[1] => SVRIhTvN[1].IN1
SVRIhTvN[2] => SVRIhTvN[2].IN1
SVRIhTvN[3] => SVRIhTvN[3].IN1
SVRIhTvN[4] => SVRIhTvN[4].IN1
SVRIhTvN[5] => SVRIhTvN[5].IN1
SVRIhTvN[6] => SVRIhTvN[6].IN1
SVRIhTvN[7] => SVRIhTvN[7].IN1
SVRZyNzG <= SVRZyNzG.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRDQMvn
SVRaPJKf => SVRaPJKf.IN3
SVRAopDX => SVRAopDX.IN1
SVRnHHOy <= SVRVoBcb.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRDQMvn|SVRRWXII:SVRvYyrr
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRDQMvn|SVRRWXII:SVRkzMIi
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRDQMvn|SVRRWXII:SVRRfPjV
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRSJMmd
SVRaPJKf => SVRaPJKf.IN3
SVRAopDX => SVRAopDX.IN1
SVRnHHOy <= SVRVoBcb.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRSJMmd|SVRRWXII:SVRvYyrr
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRSJMmd|SVRRWXII:SVRkzMIi
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRSJMmd|SVRRWXII:SVRRfPjV
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS
SVRaPJKf => SVRaPJKf.IN3
SVRAopDX => SVRAopDX.IN1
SVRnHHOy <= SVRVoBcb.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRRWXII:SVRvYyrr
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRRWXII:SVRkzMIi
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRRWXII:SVRRfPjV
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw
SVRaPJKf => SVRaPJKf.IN3
SVRAopDX => SVRAopDX.IN1
SVRnHHOy <= SVRVoBcb.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRRWXII:SVRvYyrr
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRRWXII:SVRkzMIi
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRRWXII:SVRRfPjV
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb
SVRaPJKf => SVRaPJKf.IN3
SVRAopDX => SVRAopDX.IN1
SVRnHHOy <= SVRVoBcb.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRRWXII:SVRvYyrr
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRRWXII:SVRkzMIi
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRRWXII:SVRRfPjV
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR
SVRaPJKf => SVRaPJKf.IN3
SVRAopDX => SVRAopDX.IN1
SVRnHHOy <= SVRVoBcb.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRRWXII:SVRvYyrr
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRRWXII:SVRkzMIi
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRRWXII:SVRRfPjV
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ
SVRcstsC => SVRzUTNy.IN8
SVRfSoOm <= SVRUtdgF[0].DB_MAX_OUTPUT_PORT_TYPE
fclk => fclk.IN12
pclk => pclk.IN3
SVRrGCzn => SVRrGCzn.IN3
SVRzMTVm => SVRzMTVm.IN2
SVRWiNOI => SVRWiNOI.IN3
SVRyEtuR => SVRyEtuR.IN11
SVRyMsqX[0] => SVRyMsqX[0].IN3
SVRyMsqX[1] => SVRyMsqX[1].IN3
SVRyMsqX[2] => SVRyMsqX[2].IN3
SVRyMsqX[3] => SVRyMsqX[3].IN3
SVRyMsqX[4] => SVRyMsqX[4].IN3
SVRyMsqX[5] => SVRyMsqX[5].IN3
SVRmtjIy[0] => SVRmtjIy[0].IN1
SVRmtjIy[1] => SVRmtjIy[1].IN1
SVRmtjIy[2] => SVRmtjIy[2].IN1
SVRmtjIy[3] => SVRmtjIy[3].IN1
SVRmtjIy[4] => SVRmtjIy[4].IN1
SVRmtjIy[5] => SVRmtjIy[5].IN1
SVRmtjIy[6] => SVRmtjIy[6].IN1
SVRmtjIy[7] => SVRmtjIy[7].IN1
SVRmtjIy[8] => SVRmtjIy[8].IN1
SVRmtjIy[9] => SVRmtjIy[9].IN1
SVRmtjIy[10] => SVRmtjIy[10].IN1
SVRmtjIy[11] => SVRmtjIy[11].IN1
SVRmtjIy[12] => SVRmtjIy[12].IN1
SVRmtjIy[13] => SVRmtjIy[13].IN1
SVRmtjIy[14] => SVRmtjIy[14].IN1
SVRmtjIy[15] => SVRmtjIy[15].IN1
SVRmtjIy[16] => SVRmtjIy[16].IN1
SVRmtjIy[17] => SVRmtjIy[17].IN1
SVRmtjIy[18] => SVRmtjIy[18].IN1
SVRmtjIy[19] => SVRmtjIy[19].IN1
SVRmtjIy[20] => SVRmtjIy[20].IN1
SVRmtjIy[21] => SVRmtjIy[21].IN1
SVRmtjIy[22] => SVRmtjIy[22].IN1
SVRmtjIy[23] => SVRmtjIy[23].IN1
SVRmtjIy[24] => SVRmtjIy[24].IN1
SVRmtjIy[25] => SVRmtjIy[25].IN1
SVRmtjIy[26] => SVRmtjIy[26].IN1
SVRmtjIy[27] => SVRmtjIy[27].IN1
SVRmtjIy[28] => SVRmtjIy[28].IN1
SVRmtjIy[29] => SVRmtjIy[29].IN1
SVRmtjIy[30] => SVRmtjIy[30].IN1
SVRmtjIy[31] => SVRmtjIy[31].IN1
SVRSCAjD => SVRSCAjD.IN3
SVRhzkfv[0] => SVRhzkfv[0].IN1
SVRhzkfv[1] => SVRhzkfv[1].IN1
SVRhzkfv[2] => SVRhzkfv[2].IN1
SVRhzkfv[3] => SVRhzkfv[3].IN1
SVRhzkfv[4] => SVRhzkfv[4].IN1
SVRhzkfv[5] => SVRhzkfv[5].IN1
SVRhzkfv[6] => SVRhzkfv[6].IN1
SVRhzkfv[7] => SVRhzkfv[7].IN1
SVRuPKrP => SVRuPKrP.IN1
SVRYgHNS => SVRjDxvg[1].IN3
SVRWnoBL => SVRjDxvg[0].IN1
SVRLwmmN => SVRLwmmN.IN1
SVRVYyIN => SVRjDxvg[5].IN1
SVRJsIJK => SVRjDxvg[6].IN2
SVRopDmx => SVRopDmx.IN2
SVROEvJE => SVROEvJE.IN1
SVRnCFbF => SVRnCFbF.IN1
svr_pixel[0] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[1] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[2] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[3] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[4] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[5] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[6] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[7] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[8] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[9] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[10] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[11] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[12] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[13] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[14] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[15] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[16] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[17] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[18] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[19] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[20] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[21] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[22] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel[23] <= SVRwuuAu:SVRlkknk.SVRdlnUs
svr_pixel_valid <= SVRwuuAu:SVRlkknk.SVRBFgxj
SVRgDTYn[0] <= SVRkYKaD:SVRfzsAo.SVRgDTYn
SVRgDTYn[1] <= SVRkYKaD:SVRfzsAo.SVRgDTYn
svr_fs <= svr_fs.DB_MAX_OUTPUT_PORT_TYPE
svr_fe <= SVRkYKaD:SVRfzsAo.svr_fe
svr_ls <= svr_ls.DB_MAX_OUTPUT_PORT_TYPE
svr_le <= SVRkYKaD:SVRfzsAo.svr_le
svr_data_type[0] <= SVRkYKaD:SVRfzsAo.svr_data_type
svr_data_type[1] <= SVRkYKaD:SVRfzsAo.svr_data_type
svr_data_type[2] <= SVRkYKaD:SVRfzsAo.svr_data_type
svr_data_type[3] <= SVRkYKaD:SVRfzsAo.svr_data_type
svr_data_type[4] <= SVRkYKaD:SVRfzsAo.svr_data_type
svr_data_type[5] <= SVRkYKaD:SVRfzsAo.svr_data_type
svr_cpu_int <= SVRURDuX:SVRjPKCp.svr_cpu_int
SVRTVbtZ[0] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[1] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[2] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[3] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[4] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[5] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[6] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[7] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[8] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[9] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[10] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[11] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[12] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[13] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[14] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[15] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[16] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[17] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[18] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[19] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[20] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[21] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[22] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[23] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[24] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[25] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[26] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[27] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[28] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[29] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[30] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRTVbtZ[31] <= SVRkYKaD:SVRfzsAo.SVRTVbtZ
SVRHXUZw[0] <= SVRHXUZw[0].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[1] <= SVRHXUZw[1].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[2] <= SVRHXUZw[2].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[3] <= SVRHXUZw[3].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[4] <= SVRHXUZw[4].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[5] <= SVRHXUZw[5].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[6] <= SVRHXUZw[6].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[7] <= SVRHXUZw[7].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[8] <= SVRHXUZw[8].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[9] <= SVRHXUZw[9].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[10] <= SVRHXUZw[10].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[11] <= SVRHXUZw[11].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[12] <= SVRHXUZw[12].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[13] <= SVRHXUZw[13].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[14] <= SVRHXUZw[14].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[15] <= SVRHXUZw[15].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[16] <= SVRHXUZw[16].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[17] <= SVRHXUZw[17].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[18] <= SVRHXUZw[18].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[19] <= SVRHXUZw[19].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[20] <= SVRHXUZw[20].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[21] <= SVRHXUZw[21].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[22] <= SVRHXUZw[22].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[23] <= SVRHXUZw[23].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[24] <= SVRHXUZw[24].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[25] <= SVRHXUZw[25].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[26] <= SVRHXUZw[26].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[27] <= SVRHXUZw[27].DB_MAX_OUTPUT_PORT_TYPE
SVRZyNzG <= SVRLljSa.DB_MAX_OUTPUT_PORT_TYPE
SVRCqyoW <= SVRCqyoW.DB_MAX_OUTPUT_PORT_TYPE
SVRDmFCK[0] => SVRDmFCK[0].IN1
SVRDmFCK[1] => SVRDmFCK[1].IN1
SVRDmFCK[2] => SVRDmFCK[2].IN1
SVRDmFCK[3] => SVRDmFCK[3].IN1
SVRDmFCK[4] => SVRDmFCK[4].IN1
SVRDmFCK[5] => SVRDmFCK[5].IN1
SVRDmFCK[6] => SVRDmFCK[6].IN1
SVRDmFCK[7] => SVRDmFCK[7].IN1
SVRjFeTQ => SVRjFeTQ.IN1
SVRIgOeF => SVRjDxvg[2].IN1
SVRQiYom => SVRjDxvg[7].IN2
SVRTAKyC => SVRTAKyC.IN2
SVRUxrba => SVRUxrba.IN1


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW
fclk => fclk.IN2
pclk => pclk.IN2
SVRJROZz => ~NO_FANOUT~
SVRgdBWO => comb.IN0
SVRDBnyu => comb.IN1
SVRSCAjD => comb.IN1
SVRmtjIy[0] => SVRCdWQP[0]~reg0.DATAIN
SVRmtjIy[1] => SVRCdWQP[1]~reg0.DATAIN
SVRmtjIy[2] => SVRCdWQP[2]~reg0.DATAIN
SVRmtjIy[3] => SVRCdWQP[3]~reg0.DATAIN
SVRmtjIy[4] => SVRCdWQP[4]~reg0.DATAIN
SVRmtjIy[5] => SVRCdWQP[5]~reg0.DATAIN
SVRmtjIy[6] => SVRCdWQP[6]~reg0.DATAIN
SVRmtjIy[7] => SVRCdWQP[7]~reg0.DATAIN
SVRmtjIy[8] => SVRCdWQP[8]~reg0.DATAIN
SVRmtjIy[9] => SVRCdWQP[9]~reg0.DATAIN
SVRmtjIy[10] => SVRCdWQP[10]~reg0.DATAIN
SVRmtjIy[11] => SVRCdWQP[11]~reg0.DATAIN
SVRmtjIy[12] => SVRCdWQP[12]~reg0.DATAIN
SVRmtjIy[13] => SVRCdWQP[13]~reg0.DATAIN
SVRmtjIy[14] => SVRCdWQP[14]~reg0.DATAIN
SVRmtjIy[15] => SVRCdWQP[15]~reg0.DATAIN
SVRmtjIy[16] => SVRCdWQP[16]~reg0.DATAIN
SVRmtjIy[17] => SVRCdWQP[17]~reg0.DATAIN
SVRmtjIy[18] => SVRCdWQP[18]~reg0.DATAIN
SVRmtjIy[19] => SVRCdWQP[19]~reg0.DATAIN
SVRmtjIy[20] => SVRCdWQP[20]~reg0.DATAIN
SVRmtjIy[21] => SVRCdWQP[21]~reg0.DATAIN
SVRmtjIy[22] => SVRCdWQP[22]~reg0.DATAIN
SVRmtjIy[23] => SVRCdWQP[23]~reg0.DATAIN
SVRmtjIy[24] => SVRCdWQP[24]~reg0.DATAIN
SVRmtjIy[25] => SVRCdWQP[25]~reg0.DATAIN
SVRmtjIy[26] => SVRCdWQP[26]~reg0.DATAIN
SVRmtjIy[27] => SVRCdWQP[27]~reg0.DATAIN
SVRmtjIy[28] => SVRCdWQP[28]~reg0.DATAIN
SVRmtjIy[29] => SVRCdWQP[29]~reg0.DATAIN
SVRmtjIy[30] => SVRCdWQP[30]~reg0.DATAIN
SVRmtjIy[31] => SVRCdWQP[31]~reg0.DATAIN
address[0] => SVRaVTNl[0]~reg0.DATAIN
address[1] => SVRaVTNl[1]~reg0.DATAIN
address[2] => SVRaVTNl[2]~reg0.DATAIN
address[3] => SVRaVTNl[3]~reg0.DATAIN
address[4] => SVRaVTNl[4]~reg0.DATAIN
address[5] => SVRaVTNl[5]~reg0.DATAIN
SVRaVTNl[0] <= SVRaVTNl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRaVTNl[1] <= SVRaVTNl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRaVTNl[2] <= SVRaVTNl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRaVTNl[3] <= SVRaVTNl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRaVTNl[4] <= SVRaVTNl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRaVTNl[5] <= SVRaVTNl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[0] <= SVRCdWQP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[1] <= SVRCdWQP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[2] <= SVRCdWQP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[3] <= SVRCdWQP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[4] <= SVRCdWQP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[5] <= SVRCdWQP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[6] <= SVRCdWQP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[7] <= SVRCdWQP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[8] <= SVRCdWQP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[9] <= SVRCdWQP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[10] <= SVRCdWQP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[11] <= SVRCdWQP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[12] <= SVRCdWQP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[13] <= SVRCdWQP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[14] <= SVRCdWQP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[15] <= SVRCdWQP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[16] <= SVRCdWQP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[17] <= SVRCdWQP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[18] <= SVRCdWQP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[19] <= SVRCdWQP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[20] <= SVRCdWQP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[21] <= SVRCdWQP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[22] <= SVRCdWQP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[23] <= SVRCdWQP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[24] <= SVRCdWQP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[25] <= SVRCdWQP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[26] <= SVRCdWQP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[27] <= SVRCdWQP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[28] <= SVRCdWQP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[29] <= SVRCdWQP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[30] <= SVRCdWQP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCdWQP[31] <= SVRCdWQP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRehSHF <= SVRehSHF.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRRWXII:SVRCAbko
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRRWXII:SVRoNafH
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRRWXII:SVRxWHKF
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRRWXII:SVRxRMKG
SVRSrADr <= SVRSrADr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnXiwb => SVRSrADr~reg0.DATAIN
SVRlqCbq => SVRSrADr~reg0.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk
SVRJROZz => SVRYhvLf[0].ACLR
SVRJROZz => SVRYhvLf[1].ACLR
SVRJROZz => SVRYhvLf[2].ACLR
SVRJROZz => SVRYhvLf[3].ACLR
SVRJROZz => SVRYhvLf[4].ACLR
SVRJROZz => SVRYhvLf[5].ACLR
SVRJROZz => SVRYhvLf[6].ACLR
SVRJROZz => SVRYhvLf[7].ACLR
SVRJROZz => SVRYhvLf[8].ACLR
SVRJROZz => SVRYhvLf[9].ACLR
SVRJROZz => SVRYhvLf[10].ACLR
SVRJROZz => SVRYhvLf[11].ACLR
SVRJROZz => SVRYhvLf[12].ACLR
SVRJROZz => SVRYhvLf[13].ACLR
SVRJROZz => SVRYhvLf[14].ACLR
SVRJROZz => SVRYhvLf[15].ACLR
SVRJROZz => SVRXpQwl[0].ACLR
SVRJROZz => SVRXpQwl[1].ACLR
SVRJROZz => SVRXpQwl[2].ACLR
SVRJROZz => SVRXpQwl[3].ACLR
SVRJROZz => SVRXpQwl[4].ACLR
SVRJROZz => SVRXpQwl[5].ACLR
SVRJROZz => SVRXpQwl[6].ACLR
SVRJROZz => SVRXpQwl[7].PRESET
SVRJROZz => SVRXpQwl[8].ACLR
SVRJROZz => SVRXpQwl[9].PRESET
SVRJROZz => SVRXpQwl[10].ACLR
SVRJROZz => SVRXpQwl[11].ACLR
SVRJROZz => SVRXpQwl[12].ACLR
SVRJROZz => SVRXpQwl[13].ACLR
SVRJROZz => SVRXpQwl[14].ACLR
SVRJROZz => SVRXpQwl[15].ACLR
SVRJROZz => SVRdlnUs[0]~reg0.ACLR
SVRJROZz => SVRdlnUs[1]~reg0.ACLR
SVRJROZz => SVRdlnUs[2]~reg0.ACLR
SVRJROZz => SVRdlnUs[3]~reg0.ACLR
SVRJROZz => SVRdlnUs[4]~reg0.ACLR
SVRJROZz => SVRdlnUs[5]~reg0.ACLR
SVRJROZz => SVRdlnUs[6]~reg0.ACLR
SVRJROZz => SVRdlnUs[7]~reg0.ACLR
SVRJROZz => SVRdlnUs[8]~reg0.ACLR
SVRJROZz => SVRdlnUs[9]~reg0.ACLR
SVRJROZz => SVRdlnUs[10]~reg0.ACLR
SVRJROZz => SVRdlnUs[11]~reg0.ACLR
SVRJROZz => SVRdlnUs[12]~reg0.ACLR
SVRJROZz => SVRdlnUs[13]~reg0.ACLR
SVRJROZz => SVRdlnUs[14]~reg0.ACLR
SVRJROZz => SVRdlnUs[15]~reg0.ACLR
SVRJROZz => SVRdlnUs[16]~reg0.ACLR
SVRJROZz => SVRdlnUs[17]~reg0.ACLR
SVRJROZz => SVRdlnUs[18]~reg0.ACLR
SVRJROZz => SVRdlnUs[19]~reg0.ACLR
SVRJROZz => SVRdlnUs[20]~reg0.ACLR
SVRJROZz => SVRdlnUs[21]~reg0.ACLR
SVRJROZz => SVRdlnUs[22]~reg0.ACLR
SVRJROZz => SVRdlnUs[23]~reg0.ACLR
SVRJROZz => SVRBFgxj~reg0.ACLR
SVRJROZz => SVRlxgLT[0].ACLR
SVRJROZz => SVRlxgLT[1].ACLR
SVRJROZz => SVRlxgLT[2].ACLR
SVRJROZz => SVRlxgLT[3].ACLR
SVRJROZz => SVRlxgLT[4].ACLR
SVRJROZz => SVRlxgLT[5].ACLR
SVRJROZz => SVRlxgLT[6].ACLR
SVRJROZz => SVRlxgLT[7].ACLR
SVRJROZz => SVRlxgLT[8].ACLR
SVRJROZz => SVRlxgLT[9].ACLR
SVRJROZz => SVRlxgLT[10].ACLR
SVRJROZz => SVRlxgLT[11].ACLR
SVRJROZz => SVRlxgLT[12].ACLR
SVRJROZz => SVRlxgLT[13].ACLR
SVRJROZz => SVRlxgLT[14].ACLR
SVRJROZz => SVRlxgLT[15].ACLR
fclk => SVRdlnUs[0]~reg0.CLK
fclk => SVRdlnUs[1]~reg0.CLK
fclk => SVRdlnUs[2]~reg0.CLK
fclk => SVRdlnUs[3]~reg0.CLK
fclk => SVRdlnUs[4]~reg0.CLK
fclk => SVRdlnUs[5]~reg0.CLK
fclk => SVRdlnUs[6]~reg0.CLK
fclk => SVRdlnUs[7]~reg0.CLK
fclk => SVRdlnUs[8]~reg0.CLK
fclk => SVRdlnUs[9]~reg0.CLK
fclk => SVRdlnUs[10]~reg0.CLK
fclk => SVRdlnUs[11]~reg0.CLK
fclk => SVRdlnUs[12]~reg0.CLK
fclk => SVRdlnUs[13]~reg0.CLK
fclk => SVRdlnUs[14]~reg0.CLK
fclk => SVRdlnUs[15]~reg0.CLK
fclk => SVRdlnUs[16]~reg0.CLK
fclk => SVRdlnUs[17]~reg0.CLK
fclk => SVRdlnUs[18]~reg0.CLK
fclk => SVRdlnUs[19]~reg0.CLK
fclk => SVRdlnUs[20]~reg0.CLK
fclk => SVRdlnUs[21]~reg0.CLK
fclk => SVRdlnUs[22]~reg0.CLK
fclk => SVRdlnUs[23]~reg0.CLK
fclk => SVRBFgxj~reg0.CLK
fclk => SVRlxgLT[0].CLK
fclk => SVRlxgLT[1].CLK
fclk => SVRlxgLT[2].CLK
fclk => SVRlxgLT[3].CLK
fclk => SVRlxgLT[4].CLK
fclk => SVRlxgLT[5].CLK
fclk => SVRlxgLT[6].CLK
fclk => SVRlxgLT[7].CLK
fclk => SVRlxgLT[8].CLK
fclk => SVRlxgLT[9].CLK
fclk => SVRlxgLT[10].CLK
fclk => SVRlxgLT[11].CLK
fclk => SVRlxgLT[12].CLK
fclk => SVRlxgLT[13].CLK
fclk => SVRlxgLT[14].CLK
fclk => SVRlxgLT[15].CLK
fclk => SVRYhvLf[0].CLK
fclk => SVRYhvLf[1].CLK
fclk => SVRYhvLf[2].CLK
fclk => SVRYhvLf[3].CLK
fclk => SVRYhvLf[4].CLK
fclk => SVRYhvLf[5].CLK
fclk => SVRYhvLf[6].CLK
fclk => SVRYhvLf[7].CLK
fclk => SVRYhvLf[8].CLK
fclk => SVRYhvLf[9].CLK
fclk => SVRYhvLf[10].CLK
fclk => SVRYhvLf[11].CLK
fclk => SVRYhvLf[12].CLK
fclk => SVRYhvLf[13].CLK
fclk => SVRYhvLf[14].CLK
fclk => SVRYhvLf[15].CLK
fclk => SVRXpQwl[0].CLK
fclk => SVRXpQwl[1].CLK
fclk => SVRXpQwl[2].CLK
fclk => SVRXpQwl[3].CLK
fclk => SVRXpQwl[4].CLK
fclk => SVRXpQwl[5].CLK
fclk => SVRXpQwl[6].CLK
fclk => SVRXpQwl[7].CLK
fclk => SVRXpQwl[8].CLK
fclk => SVRXpQwl[9].CLK
fclk => SVRXpQwl[10].CLK
fclk => SVRXpQwl[11].CLK
fclk => SVRXpQwl[12].CLK
fclk => SVRXpQwl[13].CLK
fclk => SVRXpQwl[14].CLK
fclk => SVRXpQwl[15].CLK
SVRrYaZV[0] => SVRdlnUs.DATAB
SVRrYaZV[1] => SVRdlnUs.DATAB
SVRrYaZV[2] => SVRdlnUs.DATAB
SVRrYaZV[3] => SVRdlnUs.DATAB
SVRrYaZV[4] => SVRdlnUs.DATAB
SVRrYaZV[5] => SVRdlnUs.DATAB
SVRrYaZV[6] => SVRdlnUs.DATAB
SVRrYaZV[7] => SVRdlnUs.DATAB
SVRrYaZV[8] => SVRdlnUs.DATAB
SVRrYaZV[9] => SVRdlnUs.DATAB
SVRrYaZV[10] => SVRdlnUs.DATAB
SVRrYaZV[11] => SVRdlnUs.DATAB
SVRrYaZV[12] => SVRdlnUs.DATAB
SVRrYaZV[13] => SVRdlnUs.DATAB
SVRrYaZV[14] => SVRdlnUs.DATAB
SVRrYaZV[15] => SVRdlnUs.DATAB
SVRrYaZV[16] => SVRdlnUs.DATAB
SVRrYaZV[17] => SVRdlnUs.DATAB
SVRrYaZV[18] => SVRdlnUs.DATAB
SVRrYaZV[19] => SVRdlnUs.DATAB
SVRrYaZV[20] => SVRdlnUs.DATAB
SVRrYaZV[21] => SVRdlnUs.DATAB
SVRrYaZV[22] => SVRdlnUs.DATAB
SVRrYaZV[23] => SVRdlnUs.DATAB
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRYhvLf.OUTPUTSELECT
SVRizAZX => SVRBFgxj~reg0.DATAIN
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRYhvLf.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRlxgLT.OUTPUTSELECT
SVRQfjSP => SVRXpQwl[15].ENA
SVRQfjSP => SVRXpQwl[14].ENA
SVRQfjSP => SVRXpQwl[13].ENA
SVRQfjSP => SVRXpQwl[12].ENA
SVRQfjSP => SVRXpQwl[11].ENA
SVRQfjSP => SVRXpQwl[10].ENA
SVRQfjSP => SVRXpQwl[9].ENA
SVRQfjSP => SVRXpQwl[8].ENA
SVRQfjSP => SVRXpQwl[7].ENA
SVRQfjSP => SVRXpQwl[6].ENA
SVRQfjSP => SVRXpQwl[5].ENA
SVRQfjSP => SVRXpQwl[4].ENA
SVRQfjSP => SVRXpQwl[3].ENA
SVRQfjSP => SVRXpQwl[2].ENA
SVRQfjSP => SVRXpQwl[1].ENA
SVRQfjSP => SVRXpQwl[0].ENA
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRhwAOL => SVRlxgLT.OUTPUTSELECT
SVRdlnUs[0] <= SVRdlnUs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[1] <= SVRdlnUs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[2] <= SVRdlnUs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[3] <= SVRdlnUs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[4] <= SVRdlnUs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[5] <= SVRdlnUs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[6] <= SVRdlnUs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[7] <= SVRdlnUs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[8] <= SVRdlnUs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[9] <= SVRdlnUs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[10] <= SVRdlnUs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[11] <= SVRdlnUs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[12] <= SVRdlnUs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[13] <= SVRdlnUs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[14] <= SVRdlnUs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[15] <= SVRdlnUs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[16] <= SVRdlnUs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[17] <= SVRdlnUs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[18] <= SVRdlnUs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[19] <= SVRdlnUs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[20] <= SVRdlnUs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[21] <= SVRdlnUs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[22] <= SVRdlnUs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRdlnUs[23] <= SVRdlnUs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBFgxj <= SVRBFgxj~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx
fclk => fclk.IN2
SVRJROZz => SVRJROZz.IN2
SVRzUTNy => SVRzUTNy.IN2
SVRLwmmN => SVRiBDIb.OUTPUTSELECT
SVRLwmmN => SVRiBDIb.OUTPUTSELECT
SVRLwmmN => SVRiBDIb.OUTPUTSELECT
SVRLwmmN => SVRbndoE.OUTPUTSELECT
SVRLwmmN => SVRxCrFk.OUTPUTSELECT
SVRhzkfv[0] => SVRhzkfv[0].IN1
SVRhzkfv[1] => SVRhzkfv[1].IN1
SVRhzkfv[2] => SVRhzkfv[2].IN1
SVRhzkfv[3] => SVRhzkfv[3].IN1
SVRhzkfv[4] => SVRhzkfv[4].IN1
SVRhzkfv[5] => SVRhzkfv[5].IN1
SVRhzkfv[6] => SVRhzkfv[6].IN1
SVRhzkfv[7] => SVRhzkfv[7].IN1
SVRuPKrP => SVRuPKrP.IN1
SVRJsIJK => comb.OUTPUTSELECT
SVRnckQL[0] <= SVRLvATy[0].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[1] <= SVRLvATy[1].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[2] <= SVRLvATy[2].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[3] <= SVRLvATy[3].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[4] <= SVRLvATy[4].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[5] <= SVRLvATy[5].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[6] <= SVRLvATy[6].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[7] <= SVRLvATy[7].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[8] <= SVRLvATy[8].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[9] <= SVRLvATy[9].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[10] <= SVRLvATy[10].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[11] <= SVRLvATy[11].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[12] <= SVRLvATy[12].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[13] <= SVRLvATy[13].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[14] <= SVRLvATy[14].DB_MAX_OUTPUT_PORT_TYPE
SVRnckQL[15] <= SVRLvATy[15].DB_MAX_OUTPUT_PORT_TYPE
SVRsUANj <= SVRSkNwM.DB_MAX_OUTPUT_PORT_TYPE
SVRvqjMV <= comb.DB_MAX_OUTPUT_PORT_TYPE
SVRCqyoW => comb.IN0
SVRCqyoW => SVRMzxZF.OUTPUTSELECT
SVRCqyoW => SVRXRTcS.OUTPUTSELECT
SVRCqyoW => SVRENoRA.OUTPUTSELECT
SVRCqyoW => SVRENoRA.OUTPUTSELECT
SVRCqyoW => Equal4.IN0
SVRCqyoW => Equal6.IN3
SVRDmFCK[0] => SVRDmFCK[0].IN1
SVRDmFCK[1] => SVRDmFCK[1].IN1
SVRDmFCK[2] => SVRDmFCK[2].IN1
SVRDmFCK[3] => SVRDmFCK[3].IN1
SVRDmFCK[4] => SVRDmFCK[4].IN1
SVRDmFCK[5] => SVRDmFCK[5].IN1
SVRDmFCK[6] => SVRDmFCK[6].IN1
SVRDmFCK[7] => SVRDmFCK[7].IN1
SVRjFeTQ => SVRjFeTQ.IN1
SVRQiYom => comb.IN1


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN
fclk => SVRehbgg[0]~reg0.CLK
fclk => SVRehbgg[1]~reg0.CLK
fclk => SVRkwqfq[0].CLK
fclk => SVRkwqfq[1].CLK
fclk => SVRkwqfq[2].CLK
fclk => SVRkwqfq[3].CLK
fclk => SVRkwqfq[4].CLK
fclk => SVRkwqfq[5].CLK
fclk => SVRkwqfq[6].CLK
fclk => SVRkwqfq[7].CLK
fclk => SVRuSGkG[0].CLK
fclk => SVRuSGkG[1].CLK
fclk => SVRuSGkG[2].CLK
fclk => SVRuSGkG[3].CLK
fclk => SVRuSGkG[4].CLK
fclk => SVRuSGkG[5].CLK
fclk => SVRuSGkG[6].CLK
fclk => SVRuSGkG[7].CLK
fclk => SVRfAYpj.CLK
SVRJROZz => SVRuSGkG[0].ACLR
SVRJROZz => SVRuSGkG[1].ACLR
SVRJROZz => SVRuSGkG[2].ACLR
SVRJROZz => SVRuSGkG[3].ACLR
SVRJROZz => SVRuSGkG[4].ACLR
SVRJROZz => SVRuSGkG[5].ACLR
SVRJROZz => SVRuSGkG[6].ACLR
SVRJROZz => SVRuSGkG[7].ACLR
SVRJROZz => SVRehbgg[0]~reg0.ACLR
SVRJROZz => SVRehbgg[1]~reg0.ACLR
SVRJROZz => SVRfAYpj.ACLR
SVRJROZz => SVRkwqfq[0].ACLR
SVRJROZz => SVRkwqfq[1].ACLR
SVRJROZz => SVRkwqfq[2].ACLR
SVRJROZz => SVRkwqfq[3].ACLR
SVRJROZz => SVRkwqfq[4].ACLR
SVRJROZz => SVRkwqfq[5].ACLR
SVRJROZz => SVRkwqfq[6].ACLR
SVRJROZz => SVRkwqfq[7].ACLR
SVRzUTNy => SVRfAYpj.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRehbgg.OUTPUTSELECT
SVRzUTNy => SVRehbgg.OUTPUTSELECT
SVRvuYtK[0] => SVRuSGkG.DATAB
SVRvuYtK[0] => SVRkwqfq.DATAB
SVRvuYtK[0] => SVRHYuWd.DATAB
SVRvuYtK[1] => SVRuSGkG.DATAB
SVRvuYtK[1] => SVRkwqfq.DATAB
SVRvuYtK[1] => SVRHYuWd.DATAB
SVRvuYtK[2] => SVRuSGkG.DATAB
SVRvuYtK[2] => SVRkwqfq.DATAB
SVRvuYtK[2] => SVRHYuWd.DATAB
SVRvuYtK[3] => SVRuSGkG.DATAB
SVRvuYtK[3] => SVRkwqfq.DATAB
SVRvuYtK[3] => SVRHYuWd.DATAB
SVRvuYtK[4] => SVRuSGkG.DATAB
SVRvuYtK[4] => SVRkwqfq.DATAB
SVRvuYtK[4] => SVRHYuWd.DATAB
SVRvuYtK[5] => SVRuSGkG.DATAB
SVRvuYtK[5] => SVRkwqfq.DATAB
SVRvuYtK[5] => SVRHYuWd.DATAB
SVRvuYtK[6] => SVRuSGkG.DATAB
SVRvuYtK[6] => SVRkwqfq.DATAB
SVRvuYtK[6] => SVRHYuWd.DATAB
SVRvuYtK[7] => SVRuSGkG.DATAB
SVRvuYtK[7] => SVRkwqfq.DATAB
SVRvuYtK[7] => SVRHYuWd.DATAB
SVRwdvcj => SVRfAYpj.OUTPUTSELECT
SVRwdvcj => always1.IN1
SVRwdvcj => always2.IN1
SVRwdvcj => always3.IN0
SVRwdvcj => always3.IN0
read => always3.IN1
read => always3.IN1
SVRhTMHu => SVRfAYpj.OUTPUTSELECT
SVRhTMHu => SVRehbgg.OUTPUTSELECT
SVRhTMHu => SVRehbgg.OUTPUTSELECT
SVRHYuWd[0] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[1] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[2] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[3] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[4] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[5] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[6] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[7] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRehbgg[0] <= SVRehbgg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRehbgg[1] <= SVRehbgg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd
fclk => SVRehbgg[0]~reg0.CLK
fclk => SVRehbgg[1]~reg0.CLK
fclk => SVRkwqfq[0].CLK
fclk => SVRkwqfq[1].CLK
fclk => SVRkwqfq[2].CLK
fclk => SVRkwqfq[3].CLK
fclk => SVRkwqfq[4].CLK
fclk => SVRkwqfq[5].CLK
fclk => SVRkwqfq[6].CLK
fclk => SVRkwqfq[7].CLK
fclk => SVRuSGkG[0].CLK
fclk => SVRuSGkG[1].CLK
fclk => SVRuSGkG[2].CLK
fclk => SVRuSGkG[3].CLK
fclk => SVRuSGkG[4].CLK
fclk => SVRuSGkG[5].CLK
fclk => SVRuSGkG[6].CLK
fclk => SVRuSGkG[7].CLK
fclk => SVRfAYpj.CLK
SVRJROZz => SVRuSGkG[0].ACLR
SVRJROZz => SVRuSGkG[1].ACLR
SVRJROZz => SVRuSGkG[2].ACLR
SVRJROZz => SVRuSGkG[3].ACLR
SVRJROZz => SVRuSGkG[4].ACLR
SVRJROZz => SVRuSGkG[5].ACLR
SVRJROZz => SVRuSGkG[6].ACLR
SVRJROZz => SVRuSGkG[7].ACLR
SVRJROZz => SVRehbgg[0]~reg0.ACLR
SVRJROZz => SVRehbgg[1]~reg0.ACLR
SVRJROZz => SVRfAYpj.ACLR
SVRJROZz => SVRkwqfq[0].ACLR
SVRJROZz => SVRkwqfq[1].ACLR
SVRJROZz => SVRkwqfq[2].ACLR
SVRJROZz => SVRkwqfq[3].ACLR
SVRJROZz => SVRkwqfq[4].ACLR
SVRJROZz => SVRkwqfq[5].ACLR
SVRJROZz => SVRkwqfq[6].ACLR
SVRJROZz => SVRkwqfq[7].ACLR
SVRzUTNy => SVRfAYpj.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRehbgg.OUTPUTSELECT
SVRzUTNy => SVRehbgg.OUTPUTSELECT
SVRvuYtK[0] => SVRuSGkG.DATAB
SVRvuYtK[0] => SVRkwqfq.DATAB
SVRvuYtK[0] => SVRHYuWd.DATAB
SVRvuYtK[1] => SVRuSGkG.DATAB
SVRvuYtK[1] => SVRkwqfq.DATAB
SVRvuYtK[1] => SVRHYuWd.DATAB
SVRvuYtK[2] => SVRuSGkG.DATAB
SVRvuYtK[2] => SVRkwqfq.DATAB
SVRvuYtK[2] => SVRHYuWd.DATAB
SVRvuYtK[3] => SVRuSGkG.DATAB
SVRvuYtK[3] => SVRkwqfq.DATAB
SVRvuYtK[3] => SVRHYuWd.DATAB
SVRvuYtK[4] => SVRuSGkG.DATAB
SVRvuYtK[4] => SVRkwqfq.DATAB
SVRvuYtK[4] => SVRHYuWd.DATAB
SVRvuYtK[5] => SVRuSGkG.DATAB
SVRvuYtK[5] => SVRkwqfq.DATAB
SVRvuYtK[5] => SVRHYuWd.DATAB
SVRvuYtK[6] => SVRuSGkG.DATAB
SVRvuYtK[6] => SVRkwqfq.DATAB
SVRvuYtK[6] => SVRHYuWd.DATAB
SVRvuYtK[7] => SVRuSGkG.DATAB
SVRvuYtK[7] => SVRkwqfq.DATAB
SVRvuYtK[7] => SVRHYuWd.DATAB
SVRwdvcj => SVRfAYpj.OUTPUTSELECT
SVRwdvcj => always1.IN1
SVRwdvcj => always2.IN1
SVRwdvcj => always3.IN0
SVRwdvcj => always3.IN0
read => always3.IN1
read => always3.IN1
SVRhTMHu => SVRfAYpj.OUTPUTSELECT
SVRhTMHu => SVRehbgg.OUTPUTSELECT
SVRhTMHu => SVRehbgg.OUTPUTSELECT
SVRHYuWd[0] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[1] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[2] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[3] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[4] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[5] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[6] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRHYuWd[7] <= SVRHYuWd.DB_MAX_OUTPUT_PORT_TYPE
SVRehbgg[0] <= SVRehbgg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRehbgg[1] <= SVRehbgg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA
fclk => SVRFfTGh~reg0.CLK
fclk => SVRnAsZu~reg0.CLK
fclk => SVRBaLYP[0]~reg0.CLK
fclk => SVRBaLYP[1]~reg0.CLK
fclk => SVRBaLYP[2]~reg0.CLK
fclk => SVRBaLYP[3]~reg0.CLK
fclk => SVRBaLYP[4]~reg0.CLK
fclk => SVRBaLYP[5]~reg0.CLK
fclk => SVRBaLYP[6]~reg0.CLK
fclk => SVRBaLYP[7]~reg0.CLK
fclk => SVRBaLYP[8]~reg0.CLK
fclk => SVRBaLYP[9]~reg0.CLK
fclk => SVRBaLYP[10]~reg0.CLK
fclk => SVRBaLYP[11]~reg0.CLK
fclk => SVRBaLYP[12]~reg0.CLK
fclk => SVRBaLYP[13]~reg0.CLK
fclk => SVRBaLYP[14]~reg0.CLK
fclk => SVRBaLYP[15]~reg0.CLK
fclk => SVRCAbmZ~reg0.CLK
fclk => SVRGolNq~reg0.CLK
fclk => SVRPQEPZ~reg0.CLK
fclk => SVRflIci[0].CLK
fclk => SVRflIci[1].CLK
fclk => SVRflIci[2].CLK
fclk => SVRflIci[3].CLK
fclk => SVRflIci[4].CLK
fclk => SVRflIci[5].CLK
fclk => SVRflIci[6].CLK
fclk => SVRflIci[7].CLK
fclk => SVRFwiNq[0].CLK
fclk => SVRFwiNq[1].CLK
fclk => SVRFwiNq[2].CLK
fclk => SVRFwiNq[3].CLK
fclk => SVRFwiNq[4].CLK
fclk => SVRFwiNq[5].CLK
fclk => SVRFwiNq[6].CLK
fclk => SVRFwiNq[7].CLK
fclk => SVRkwqfq[0].CLK
fclk => SVRkwqfq[1].CLK
fclk => SVRkwqfq[2].CLK
fclk => SVRkwqfq[3].CLK
fclk => SVRkwqfq[4].CLK
fclk => SVRkwqfq[5].CLK
fclk => SVRkwqfq[6].CLK
fclk => SVRkwqfq[7].CLK
fclk => SVRlTqAH[0].CLK
fclk => SVRlTqAH[1].CLK
fclk => SVRlTqAH[2].CLK
fclk => SVRlTqAH[3].CLK
fclk => SVRlTqAH[4].CLK
fclk => SVRlTqAH[5].CLK
fclk => SVRlTqAH[6].CLK
fclk => SVRlTqAH[7].CLK
fclk => SVRuSGkG[0].CLK
fclk => SVRuSGkG[1].CLK
fclk => SVRuSGkG[2].CLK
fclk => SVRuSGkG[3].CLK
fclk => SVRuSGkG[4].CLK
fclk => SVRuSGkG[5].CLK
fclk => SVRuSGkG[6].CLK
fclk => SVRuSGkG[7].CLK
fclk => SVRuzTwK[0].CLK
fclk => SVRuzTwK[1].CLK
fclk => SVRklMnp[0]~reg0.CLK
fclk => SVRklMnp[1]~reg0.CLK
fclk => SVRklMnp[2]~reg0.CLK
fclk => SVRklMnp[3]~reg0.CLK
fclk => SVRklMnp[4]~reg0.CLK
fclk => SVRklMnp[5]~reg0.CLK
fclk => SVRklMnp[6]~reg0.CLK
fclk => SVRklMnp[7]~reg0.CLK
fclk => SVRqYvKE[0].CLK
fclk => SVRqYvKE[1].CLK
fclk => SVRqYvKE[2].CLK
fclk => SVRqYvKE[3].CLK
fclk => SVRqYvKE[4].CLK
fclk => SVRqYvKE[5].CLK
fclk => SVRqYvKE[6].CLK
fclk => SVRqYvKE[7].CLK
fclk => SVRMxYWr~reg0.CLK
fclk => SVRWFSdJ[0].CLK
fclk => SVRWFSdJ[1].CLK
SVRJROZz => SVRFwiNq[0].ACLR
SVRJROZz => SVRFwiNq[1].ACLR
SVRJROZz => SVRFwiNq[2].ACLR
SVRJROZz => SVRFwiNq[3].ACLR
SVRJROZz => SVRFwiNq[4].ACLR
SVRJROZz => SVRFwiNq[5].ACLR
SVRJROZz => SVRFwiNq[6].ACLR
SVRJROZz => SVRFwiNq[7].ACLR
SVRJROZz => SVRCAbmZ~reg0.ACLR
SVRJROZz => SVRGolNq~reg0.ACLR
SVRJROZz => SVRPQEPZ~reg0.ACLR
SVRJROZz => SVRlTqAH[0].ACLR
SVRJROZz => SVRlTqAH[1].ACLR
SVRJROZz => SVRlTqAH[2].ACLR
SVRJROZz => SVRlTqAH[3].ACLR
SVRJROZz => SVRlTqAH[4].ACLR
SVRJROZz => SVRlTqAH[5].ACLR
SVRJROZz => SVRlTqAH[6].ACLR
SVRJROZz => SVRlTqAH[7].ACLR
SVRJROZz => SVRklMnp[0]~reg0.ACLR
SVRJROZz => SVRklMnp[1]~reg0.ACLR
SVRJROZz => SVRklMnp[2]~reg0.ACLR
SVRJROZz => SVRklMnp[3]~reg0.ACLR
SVRJROZz => SVRklMnp[4]~reg0.ACLR
SVRJROZz => SVRklMnp[5]~reg0.ACLR
SVRJROZz => SVRklMnp[6]~reg0.ACLR
SVRJROZz => SVRklMnp[7]~reg0.ACLR
SVRJROZz => SVRFfTGh~reg0.ACLR
SVRJROZz => SVRnAsZu~reg0.ACLR
SVRJROZz => SVRBaLYP[0]~reg0.ACLR
SVRJROZz => SVRBaLYP[1]~reg0.ACLR
SVRJROZz => SVRBaLYP[2]~reg0.ACLR
SVRJROZz => SVRBaLYP[3]~reg0.ACLR
SVRJROZz => SVRBaLYP[4]~reg0.ACLR
SVRJROZz => SVRBaLYP[5]~reg0.ACLR
SVRJROZz => SVRBaLYP[6]~reg0.ACLR
SVRJROZz => SVRBaLYP[7]~reg0.ACLR
SVRJROZz => SVRBaLYP[8]~reg0.ACLR
SVRJROZz => SVRBaLYP[9]~reg0.ACLR
SVRJROZz => SVRBaLYP[10]~reg0.ACLR
SVRJROZz => SVRBaLYP[11]~reg0.ACLR
SVRJROZz => SVRBaLYP[12]~reg0.ACLR
SVRJROZz => SVRBaLYP[13]~reg0.ACLR
SVRJROZz => SVRBaLYP[14]~reg0.ACLR
SVRJROZz => SVRBaLYP[15]~reg0.ACLR
SVRJROZz => SVRMxYWr~reg0.ACLR
SVRJROZz => SVRWFSdJ[0].ACLR
SVRJROZz => SVRWFSdJ[1].ACLR
SVRJROZz => SVRqYvKE[0].ACLR
SVRJROZz => SVRqYvKE[1].ACLR
SVRJROZz => SVRqYvKE[2].ACLR
SVRJROZz => SVRqYvKE[3].ACLR
SVRJROZz => SVRqYvKE[4].ACLR
SVRJROZz => SVRqYvKE[5].ACLR
SVRJROZz => SVRqYvKE[6].ACLR
SVRJROZz => SVRqYvKE[7].ACLR
SVRJROZz => SVRuzTwK[0].ACLR
SVRJROZz => SVRuzTwK[1].ACLR
SVRJROZz => SVRuSGkG[0].ACLR
SVRJROZz => SVRuSGkG[1].ACLR
SVRJROZz => SVRuSGkG[2].ACLR
SVRJROZz => SVRuSGkG[3].ACLR
SVRJROZz => SVRuSGkG[4].ACLR
SVRJROZz => SVRuSGkG[5].ACLR
SVRJROZz => SVRuSGkG[6].ACLR
SVRJROZz => SVRuSGkG[7].ACLR
SVRJROZz => SVRkwqfq[0].ACLR
SVRJROZz => SVRkwqfq[1].ACLR
SVRJROZz => SVRkwqfq[2].ACLR
SVRJROZz => SVRkwqfq[3].ACLR
SVRJROZz => SVRkwqfq[4].ACLR
SVRJROZz => SVRkwqfq[5].ACLR
SVRJROZz => SVRkwqfq[6].ACLR
SVRJROZz => SVRkwqfq[7].ACLR
SVRJROZz => SVRflIci[0].ACLR
SVRJROZz => SVRflIci[1].PRESET
SVRJROZz => SVRflIci[2].ACLR
SVRJROZz => SVRflIci[3].PRESET
SVRJROZz => SVRflIci[4].ACLR
SVRJROZz => SVRflIci[5].PRESET
SVRJROZz => SVRflIci[6].ACLR
SVRJROZz => SVRflIci[7].PRESET
SVRzUTNy => SVRWFSdJ.OUTPUTSELECT
SVRzUTNy => SVRWFSdJ.OUTPUTSELECT
SVRzUTNy => SVRMxYWr.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRqYvKE.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRklMnp.OUTPUTSELECT
SVRzUTNy => SVRuzTwK.OUTPUTSELECT
SVRzUTNy => SVRuzTwK.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRuSGkG.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRlTqAH.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRkwqfq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRFwiNq.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => SVRflIci.OUTPUTSELECT
SVRzUTNy => always10.IN0
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRBaLYP.OUTPUTSELECT
SVRzUTNy => SVRnAsZu.OUTPUTSELECT
SVRzUTNy => SVRFfTGh.OUTPUTSELECT
SVRGpakE[0] => comb.IN1
SVRGpakE[0] => comb.IN1
SVRGpakE[0] => comb.IN1
SVRGpakE[0] => comb.IN1
SVRGpakE[0] => comb.IN1
SVRGpakE[0] => comb.IN1
SVRGpakE[0] => SVRqYvKE.DATAB
SVRGpakE[0] => SVRkwqfq.DATAB
SVRGpakE[0] => SVRBaLYP.DATAA
SVRGpakE[1] => comb.IN1
SVRGpakE[1] => comb.IN1
SVRGpakE[1] => comb.IN1
SVRGpakE[1] => comb.IN1
SVRGpakE[1] => comb.IN1
SVRGpakE[1] => comb.IN1
SVRGpakE[1] => SVRqYvKE.DATAB
SVRGpakE[1] => SVRkwqfq.DATAB
SVRGpakE[1] => SVRBaLYP.DATAA
SVRGpakE[2] => comb.IN1
SVRGpakE[2] => comb.IN1
SVRGpakE[2] => comb.IN1
SVRGpakE[2] => comb.IN1
SVRGpakE[2] => comb.IN1
SVRGpakE[2] => comb.IN1
SVRGpakE[2] => SVRqYvKE.DATAB
SVRGpakE[2] => SVRkwqfq.DATAB
SVRGpakE[2] => SVRBaLYP.DATAA
SVRGpakE[3] => comb.IN0
SVRGpakE[3] => comb.IN1
SVRGpakE[3] => comb.IN1
SVRGpakE[3] => comb.IN1
SVRGpakE[3] => comb.IN1
SVRGpakE[3] => comb.IN1
SVRGpakE[3] => SVRqYvKE.DATAB
SVRGpakE[3] => SVRkwqfq.DATAB
SVRGpakE[3] => SVRBaLYP.DATAA
SVRGpakE[4] => comb.IN1
SVRGpakE[4] => comb.IN0
SVRGpakE[4] => comb.IN1
SVRGpakE[4] => comb.IN1
SVRGpakE[4] => comb.IN1
SVRGpakE[4] => SVRqYvKE.DATAB
SVRGpakE[4] => SVRkwqfq.DATAB
SVRGpakE[4] => SVRBaLYP.DATAA
SVRGpakE[5] => comb.IN1
SVRGpakE[5] => comb.IN0
SVRGpakE[5] => comb.IN0
SVRGpakE[5] => SVRqYvKE.DATAB
SVRGpakE[5] => SVRkwqfq.DATAB
SVRGpakE[5] => SVRBaLYP.DATAA
SVRGpakE[6] => comb.IN1
SVRGpakE[6] => comb.IN0
SVRGpakE[6] => comb.IN1
SVRGpakE[6] => SVRqYvKE.DATAB
SVRGpakE[6] => SVRkwqfq.DATAB
SVRGpakE[6] => SVRBaLYP.DATAA
SVRGpakE[7] => comb.IN1
SVRGpakE[7] => comb.IN1
SVRGpakE[7] => comb.IN1
SVRGpakE[7] => SVRqYvKE.DATAB
SVRGpakE[7] => SVRkwqfq.DATAB
SVRGpakE[7] => SVRBaLYP.DATAA
SVRGpakE[8] => comb.IN0
SVRGpakE[8] => comb.IN1
SVRGpakE[8] => comb.IN1
SVRGpakE[8] => comb.IN1
SVRGpakE[8] => SVRuSGkG.DATAB
SVRGpakE[8] => SVRBaLYP.DATAA
SVRGpakE[9] => comb.IN1
SVRGpakE[9] => comb.IN1
SVRGpakE[9] => comb.IN1
SVRGpakE[9] => comb.IN1
SVRGpakE[9] => SVRuSGkG.DATAB
SVRGpakE[9] => SVRBaLYP.DATAA
SVRGpakE[10] => comb.IN1
SVRGpakE[10] => comb.IN1
SVRGpakE[10] => comb.IN1
SVRGpakE[10] => comb.IN1
SVRGpakE[10] => SVRuSGkG.DATAB
SVRGpakE[10] => SVRBaLYP.DATAA
SVRGpakE[11] => comb.IN1
SVRGpakE[11] => comb.IN1
SVRGpakE[11] => comb.IN0
SVRGpakE[11] => comb.IN1
SVRGpakE[11] => SVRuSGkG.DATAB
SVRGpakE[11] => SVRBaLYP.DATAA
SVRGpakE[12] => comb.IN1
SVRGpakE[12] => comb.IN0
SVRGpakE[12] => comb.IN0
SVRGpakE[12] => comb.IN1
SVRGpakE[12] => SVRuSGkG.DATAB
SVRGpakE[12] => SVRBaLYP.DATAA
SVRGpakE[13] => comb.IN1
SVRGpakE[13] => comb.IN1
SVRGpakE[13] => comb.IN1
SVRGpakE[13] => SVRuSGkG.DATAB
SVRGpakE[13] => SVRBaLYP.DATAA
SVRGpakE[14] => comb.IN0
SVRGpakE[14] => comb.IN1
SVRGpakE[14] => comb.DATAB
SVRGpakE[14] => SVRuSGkG.DATAB
SVRGpakE[14] => SVRBaLYP.DATAA
SVRGpakE[15] => comb.IN1
SVRGpakE[15] => comb.IN1
SVRGpakE[15] => comb.DATAB
SVRGpakE[15] => SVRuSGkG.DATAB
SVRGpakE[15] => SVRBaLYP.DATAA
SVRcbwXF => always0.IN1
SVRcbwXF => always1.IN1
SVRcbwXF => always2.IN1
SVRcbwXF => always7.IN1
SVRcbwXF => always9.IN1
SVRcbwXF => always9.IN1
SVRcbwXF => SVRnAsZu.DATAA
SVRsgfsB => SVRWFSdJ.OUTPUTSELECT
SVRsgfsB => SVRWFSdJ.OUTPUTSELECT
SVRsgfsB => SVRFfTGh.DATAA
SVRvwyBE => SVRxMHap[26].OUTPUTSELECT
SVRvwyBE => SVRxMHap[25].OUTPUTSELECT
SVRvwyBE => SVRxMHap[24].OUTPUTSELECT
SVRvwyBE => SVRxMHap[23].OUTPUTSELECT
SVRvwyBE => SVRxMHap[22].OUTPUTSELECT
SVRvwyBE => SVRxMHap[21].OUTPUTSELECT
SVRvwyBE => SVRxMHap[20].OUTPUTSELECT
SVRvwyBE => SVRxMHap[19].OUTPUTSELECT
SVRvwyBE => SVRxMHap[18].OUTPUTSELECT
SVRvwyBE => SVRxMHap[17].OUTPUTSELECT
SVRvwyBE => SVRxMHap[16].OUTPUTSELECT
SVRvwyBE => SVRxMHap[15].OUTPUTSELECT
SVRvwyBE => SVRxMHap[14].OUTPUTSELECT
SVRvwyBE => SVRxMHap[13].OUTPUTSELECT
SVRvwyBE => SVRxMHap[12].OUTPUTSELECT
SVRvwyBE => SVRxMHap[11].OUTPUTSELECT
SVRvwyBE => SVRxMHap[10].OUTPUTSELECT
SVRvwyBE => SVRxMHap[9].OUTPUTSELECT
SVRvwyBE => SVRxMHap[8].OUTPUTSELECT
SVRvwyBE => SVRxMHap[7].OUTPUTSELECT
SVRvwyBE => SVRxMHap[6].OUTPUTSELECT
SVRvwyBE => SVRxMHap[5].OUTPUTSELECT
SVRvwyBE => SVRxMHap[4].OUTPUTSELECT
SVRvwyBE => SVRxMHap[3].OUTPUTSELECT
SVRvwyBE => SVRxMHap[2].OUTPUTSELECT
SVRvwyBE => SVRxMHap[1].OUTPUTSELECT
SVRvwyBE => SVRxMHap[0].OUTPUTSELECT
SVRvwyBE => always10.IN1
SVRvwyBE => SVRVypbE[7].OUTPUTSELECT
SVRvwyBE => SVRVypbE[6].OUTPUTSELECT
SVRvwyBE => SVRVypbE[5].OUTPUTSELECT
SVRvwyBE => SVRVypbE[4].OUTPUTSELECT
SVRvwyBE => SVRVypbE[3].OUTPUTSELECT
SVRvwyBE => SVRVypbE[2].OUTPUTSELECT
SVRvwyBE => SVRVypbE[1].OUTPUTSELECT
SVRvwyBE => SVRVypbE[0].OUTPUTSELECT
SVRPQEPZ <= SVRPQEPZ~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGolNq <= SVRGolNq~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRCAbmZ <= SVRCAbmZ~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[0] <= SVRlTqAH[0].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[1] <= SVRlTqAH[1].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[2] <= SVRlTqAH[2].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[3] <= SVRlTqAH[3].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[4] <= SVRlTqAH[4].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[5] <= SVRlTqAH[5].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[6] <= SVRlTqAH[6].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[7] <= SVRlTqAH[7].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[8] <= SVRFwiNq[0].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[9] <= SVRFwiNq[1].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[10] <= SVRFwiNq[2].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[11] <= SVRFwiNq[3].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[12] <= SVRFwiNq[4].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[13] <= SVRFwiNq[5].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[14] <= SVRFwiNq[6].DB_MAX_OUTPUT_PORT_TYPE
SVRhVrUr[15] <= SVRFwiNq[7].DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[0] <= SVRklMnp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[1] <= SVRklMnp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[2] <= SVRklMnp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[3] <= SVRklMnp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[4] <= SVRklMnp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[5] <= SVRklMnp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[6] <= SVRklMnp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRklMnp[7] <= SVRklMnp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[0] <= SVRBaLYP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[1] <= SVRBaLYP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[2] <= SVRBaLYP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[3] <= SVRBaLYP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[4] <= SVRBaLYP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[5] <= SVRBaLYP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[6] <= SVRBaLYP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[7] <= SVRBaLYP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[8] <= SVRBaLYP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[9] <= SVRBaLYP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[10] <= SVRBaLYP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[11] <= SVRBaLYP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[12] <= SVRBaLYP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[13] <= SVRBaLYP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[14] <= SVRBaLYP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[15] <= SVRBaLYP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnAsZu <= SVRnAsZu~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRFfTGh <= SVRFfTGh~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMxYWr <= SVRMxYWr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbwSIu <= Equal35.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ
fclk => SVRlPezP[0].CLK
fclk => SVRlPezP[1].CLK
fclk => SVRlPezP[2].CLK
fclk => SVRlPezP[3].CLK
fclk => SVRlPezP[4].CLK
fclk => SVRlPezP[5].CLK
fclk => SVRlPezP[6].CLK
fclk => SVRlPezP[7].CLK
fclk => SVRlPezP[8].CLK
fclk => SVRlPezP[9].CLK
fclk => SVRlPezP[10].CLK
fclk => SVRlPezP[11].CLK
fclk => SVRlPezP[12].CLK
fclk => SVRlPezP[13].CLK
fclk => SVRlPezP[14].CLK
fclk => SVRlPezP[15].CLK
fclk => SVRlPezP[16].CLK
fclk => SVRlPezP[17].CLK
fclk => SVRlPezP[18].CLK
fclk => SVRlPezP[19].CLK
fclk => SVRlPezP[20].CLK
fclk => SVRlPezP[21].CLK
fclk => SVRlPezP[22].CLK
fclk => SVRlPezP[23].CLK
fclk => SVRlPezP[24].CLK
fclk => SVRlPezP[25].CLK
fclk => SVRlPezP[26].CLK
fclk => SVRlPezP[27].CLK
fclk => SVRlPezP[28].CLK
fclk => SVRlPezP[29].CLK
fclk => SVRlPezP[30].CLK
fclk => SVRlPezP[31].CLK
fclk => SVROsYVm[0].CLK
fclk => SVROsYVm[1].CLK
fclk => SVRfZehS[0].CLK
fclk => SVRfZehS[1].CLK
fclk => SVRkYjoK[0].CLK
fclk => SVRkYjoK[1].CLK
fclk => SVRBAlYr~reg0.CLK
fclk => SVRqgWth[0].CLK
fclk => SVRqgWth[1].CLK
fclk => SVRqgWth[2].CLK
fclk => SVRqgWth[3].CLK
fclk => SVRqgWth[4].CLK
fclk => SVRqgWth[5].CLK
fclk => SVRqgWth[6].CLK
fclk => SVRqgWth[7].CLK
fclk => SVRqgWth[8].CLK
fclk => SVRqgWth[9].CLK
fclk => SVRqgWth[10].CLK
fclk => SVRqgWth[11].CLK
fclk => SVRqgWth[12].CLK
fclk => SVRqgWth[13].CLK
fclk => SVRqgWth[14].CLK
fclk => SVRqgWth[15].CLK
fclk => SVRbmDsz[0].CLK
fclk => SVRbmDsz[1].CLK
fclk => SVRbmDsz[2].CLK
fclk => SVRbmDsz[3].CLK
fclk => SVRbmDsz[4].CLK
fclk => SVRbmDsz[5].CLK
fclk => SVRbmDsz[6].CLK
fclk => SVRbmDsz[7].CLK
fclk => SVRbmDsz[8].CLK
fclk => SVRbmDsz[9].CLK
fclk => SVRbmDsz[10].CLK
fclk => SVRbmDsz[11].CLK
fclk => SVRbmDsz[12].CLK
fclk => SVRbmDsz[13].CLK
fclk => SVRbmDsz[14].CLK
fclk => SVRbmDsz[15].CLK
fclk => SVRFuCMU.CLK
fclk => SVRhWcSo~reg0.CLK
fclk => SVRFLoar.CLK
fclk => SVRoAAnA.CLK
fclk => SVRkxDaI.CLK
fclk => SVRvUgbq.CLK
fclk => SVRxmmsd[0]~reg0.CLK
fclk => SVRxmmsd[1]~reg0.CLK
fclk => SVRxmmsd[2]~reg0.CLK
fclk => SVRxmmsd[3]~reg0.CLK
fclk => SVRxmmsd[4]~reg0.CLK
fclk => SVRxmmsd[5]~reg0.CLK
fclk => SVRxmmsd[6]~reg0.CLK
fclk => SVRxmmsd[7]~reg0.CLK
fclk => SVRxmmsd[8]~reg0.CLK
fclk => SVRxmmsd[9]~reg0.CLK
fclk => SVRxmmsd[10]~reg0.CLK
fclk => SVRxmmsd[11]~reg0.CLK
fclk => SVRxmmsd[12]~reg0.CLK
fclk => SVRxmmsd[13]~reg0.CLK
fclk => SVRxmmsd[14]~reg0.CLK
fclk => SVRxmmsd[15]~reg0.CLK
fclk => SVRnsaYo.CLK
fclk => SVRcYilW[0].CLK
fclk => SVRcYilW[1].CLK
fclk => SVRcYilW[2].CLK
fclk => SVRcYilW[3].CLK
fclk => SVRcYilW[4].CLK
fclk => SVRcYilW[5].CLK
fclk => SVRcYilW[6].CLK
fclk => SVRcYilW[7].CLK
fclk => SVRcYilW[8].CLK
fclk => SVRcYilW[9].CLK
fclk => SVRcYilW[10].CLK
fclk => SVRcYilW[11].CLK
fclk => SVRcYilW[12].CLK
fclk => SVRcYilW[13].CLK
fclk => SVRcYilW[14].CLK
fclk => SVRGKeQn[0]~reg0.CLK
fclk => SVRGKeQn[1]~reg0.CLK
fclk => SVRGKeQn[2]~reg0.CLK
fclk => SVRGKeQn[3]~reg0.CLK
fclk => SVRGKeQn[4]~reg0.CLK
fclk => SVRGKeQn[5]~reg0.CLK
fclk => SVRhirjM~reg0.CLK
fclk => SVRnAsZu~reg0.CLK
fclk => SVRBaLYP[0]~reg0.CLK
fclk => SVRBaLYP[1]~reg0.CLK
fclk => SVRBaLYP[2]~reg0.CLK
fclk => SVRBaLYP[3]~reg0.CLK
fclk => SVRBaLYP[4]~reg0.CLK
fclk => SVRBaLYP[5]~reg0.CLK
fclk => SVRBaLYP[6]~reg0.CLK
fclk => SVRBaLYP[7]~reg0.CLK
fclk => SVRBaLYP[8]~reg0.CLK
fclk => SVRBaLYP[9]~reg0.CLK
fclk => SVRBaLYP[10]~reg0.CLK
fclk => SVRBaLYP[11]~reg0.CLK
fclk => SVRBaLYP[12]~reg0.CLK
fclk => SVRBaLYP[13]~reg0.CLK
fclk => SVRBaLYP[14]~reg0.CLK
fclk => SVRBaLYP[15]~reg0.CLK
fclk => SVRpqIsy~reg0.CLK
fclk => SVRgUyap[0]~reg0.CLK
fclk => SVRgUyap[1]~reg0.CLK
fclk => SVRgUyap[2]~reg0.CLK
fclk => SVRgUyap[3]~reg0.CLK
fclk => SVRgUyap[4]~reg0.CLK
fclk => SVRgUyap[5]~reg0.CLK
fclk => SVRgUyap[6]~reg0.CLK
fclk => SVRgUyap[7]~reg0.CLK
fclk => SVRpkotX~3.DATAIN
SVRJROZz => SVRlPezP[0].ACLR
SVRJROZz => SVRlPezP[1].ACLR
SVRJROZz => SVRlPezP[2].ACLR
SVRJROZz => SVRlPezP[3].ACLR
SVRJROZz => SVRlPezP[4].ACLR
SVRJROZz => SVRlPezP[5].ACLR
SVRJROZz => SVRlPezP[6].ACLR
SVRJROZz => SVRlPezP[7].ACLR
SVRJROZz => SVRlPezP[8].ACLR
SVRJROZz => SVRlPezP[9].ACLR
SVRJROZz => SVRlPezP[10].ACLR
SVRJROZz => SVRlPezP[11].ACLR
SVRJROZz => SVRlPezP[12].ACLR
SVRJROZz => SVRlPezP[13].ACLR
SVRJROZz => SVRlPezP[14].ACLR
SVRJROZz => SVRlPezP[15].ACLR
SVRJROZz => SVRlPezP[16].ACLR
SVRJROZz => SVRlPezP[17].ACLR
SVRJROZz => SVRlPezP[18].ACLR
SVRJROZz => SVRlPezP[19].ACLR
SVRJROZz => SVRlPezP[20].ACLR
SVRJROZz => SVRlPezP[21].ACLR
SVRJROZz => SVRlPezP[22].ACLR
SVRJROZz => SVRlPezP[23].ACLR
SVRJROZz => SVRlPezP[24].ACLR
SVRJROZz => SVRlPezP[25].ACLR
SVRJROZz => SVRlPezP[26].ACLR
SVRJROZz => SVRlPezP[27].ACLR
SVRJROZz => SVRlPezP[28].ACLR
SVRJROZz => SVRlPezP[29].ACLR
SVRJROZz => SVRlPezP[30].ACLR
SVRJROZz => SVRlPezP[31].ACLR
SVRJROZz => SVRhirjM~reg0.ACLR
SVRJROZz => SVRnAsZu~reg0.ACLR
SVRJROZz => SVRBaLYP[0]~reg0.ACLR
SVRJROZz => SVRBaLYP[1]~reg0.ACLR
SVRJROZz => SVRBaLYP[2]~reg0.ACLR
SVRJROZz => SVRBaLYP[3]~reg0.ACLR
SVRJROZz => SVRBaLYP[4]~reg0.ACLR
SVRJROZz => SVRBaLYP[5]~reg0.ACLR
SVRJROZz => SVRBaLYP[6]~reg0.ACLR
SVRJROZz => SVRBaLYP[7]~reg0.ACLR
SVRJROZz => SVRBaLYP[8]~reg0.ACLR
SVRJROZz => SVRBaLYP[9]~reg0.ACLR
SVRJROZz => SVRBaLYP[10]~reg0.ACLR
SVRJROZz => SVRBaLYP[11]~reg0.ACLR
SVRJROZz => SVRBaLYP[12]~reg0.ACLR
SVRJROZz => SVRBaLYP[13]~reg0.ACLR
SVRJROZz => SVRBaLYP[14]~reg0.ACLR
SVRJROZz => SVRBaLYP[15]~reg0.ACLR
SVRJROZz => SVRpqIsy~reg0.ACLR
SVRJROZz => SVRgUyap[0]~reg0.ACLR
SVRJROZz => SVRgUyap[1]~reg0.ACLR
SVRJROZz => SVRgUyap[2]~reg0.ACLR
SVRJROZz => SVRgUyap[3]~reg0.ACLR
SVRJROZz => SVRgUyap[4]~reg0.ACLR
SVRJROZz => SVRgUyap[5]~reg0.ACLR
SVRJROZz => SVRgUyap[6]~reg0.ACLR
SVRJROZz => SVRgUyap[7]~reg0.ACLR
SVRJROZz => SVRkYjoK[0].ACLR
SVRJROZz => SVRkYjoK[1].ACLR
SVRJROZz => SVRhWcSo~reg0.ACLR
SVRJROZz => SVRxmmsd[0]~reg0.ACLR
SVRJROZz => SVRxmmsd[1]~reg0.ACLR
SVRJROZz => SVRxmmsd[2]~reg0.ACLR
SVRJROZz => SVRxmmsd[3]~reg0.ACLR
SVRJROZz => SVRxmmsd[4]~reg0.ACLR
SVRJROZz => SVRxmmsd[5]~reg0.ACLR
SVRJROZz => SVRxmmsd[6]~reg0.ACLR
SVRJROZz => SVRxmmsd[7]~reg0.ACLR
SVRJROZz => SVRxmmsd[8]~reg0.ACLR
SVRJROZz => SVRxmmsd[9]~reg0.ACLR
SVRJROZz => SVRxmmsd[10]~reg0.ACLR
SVRJROZz => SVRxmmsd[11]~reg0.ACLR
SVRJROZz => SVRxmmsd[12]~reg0.ACLR
SVRJROZz => SVRxmmsd[13]~reg0.ACLR
SVRJROZz => SVRxmmsd[14]~reg0.ACLR
SVRJROZz => SVRxmmsd[15]~reg0.ACLR
SVRJROZz => SVRGKeQn[0]~reg0.ACLR
SVRJROZz => SVRGKeQn[1]~reg0.ACLR
SVRJROZz => SVRGKeQn[2]~reg0.ACLR
SVRJROZz => SVRGKeQn[3]~reg0.ACLR
SVRJROZz => SVRGKeQn[4]~reg0.ACLR
SVRJROZz => SVRGKeQn[5]~reg0.ACLR
SVRJROZz => SVRBAlYr~reg0.ACLR
SVRJROZz => SVRcYilW[0].ACLR
SVRJROZz => SVRcYilW[1].ACLR
SVRJROZz => SVRcYilW[2].ACLR
SVRJROZz => SVRcYilW[3].ACLR
SVRJROZz => SVRcYilW[4].ACLR
SVRJROZz => SVRcYilW[5].ACLR
SVRJROZz => SVRcYilW[6].ACLR
SVRJROZz => SVRcYilW[7].ACLR
SVRJROZz => SVRcYilW[8].ACLR
SVRJROZz => SVRcYilW[9].ACLR
SVRJROZz => SVRcYilW[10].ACLR
SVRJROZz => SVRcYilW[11].ACLR
SVRJROZz => SVRcYilW[12].ACLR
SVRJROZz => SVRcYilW[13].ACLR
SVRJROZz => SVRcYilW[14].ACLR
SVRJROZz => SVRnsaYo.ACLR
SVRJROZz => SVRvUgbq.ACLR
SVRJROZz => SVRkxDaI.ACLR
SVRJROZz => SVRoAAnA.ACLR
SVRJROZz => SVRFLoar.ACLR
SVRJROZz => SVRFuCMU.ACLR
SVRJROZz => SVRbmDsz[0].ACLR
SVRJROZz => SVRbmDsz[1].ACLR
SVRJROZz => SVRbmDsz[2].ACLR
SVRJROZz => SVRbmDsz[3].ACLR
SVRJROZz => SVRbmDsz[4].ACLR
SVRJROZz => SVRbmDsz[5].ACLR
SVRJROZz => SVRbmDsz[6].ACLR
SVRJROZz => SVRbmDsz[7].ACLR
SVRJROZz => SVRbmDsz[8].ACLR
SVRJROZz => SVRbmDsz[9].ACLR
SVRJROZz => SVRbmDsz[10].ACLR
SVRJROZz => SVRbmDsz[11].ACLR
SVRJROZz => SVRbmDsz[12].ACLR
SVRJROZz => SVRbmDsz[13].ACLR
SVRJROZz => SVRbmDsz[14].ACLR
SVRJROZz => SVRbmDsz[15].ACLR
SVRJROZz => SVRqgWth[0].ACLR
SVRJROZz => SVRqgWth[1].ACLR
SVRJROZz => SVRqgWth[2].ACLR
SVRJROZz => SVRqgWth[3].ACLR
SVRJROZz => SVRqgWth[4].ACLR
SVRJROZz => SVRqgWth[5].ACLR
SVRJROZz => SVRqgWth[6].ACLR
SVRJROZz => SVRqgWth[7].ACLR
SVRJROZz => SVRqgWth[8].ACLR
SVRJROZz => SVRqgWth[9].ACLR
SVRJROZz => SVRqgWth[10].ACLR
SVRJROZz => SVRqgWth[11].ACLR
SVRJROZz => SVRqgWth[12].ACLR
SVRJROZz => SVRqgWth[13].ACLR
SVRJROZz => SVRqgWth[14].ACLR
SVRJROZz => SVRqgWth[15].ACLR
SVRJROZz => SVROsYVm[0].ACLR
SVRJROZz => SVROsYVm[1].ACLR
SVRJROZz => SVRfZehS[0].ACLR
SVRJROZz => SVRfZehS[1].ACLR
SVRJROZz => SVRpkotX~5.DATAIN
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRcYilW.OUTPUTSELECT
SVRzUTNy => SVRnsaYo.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRxmmsd.OUTPUTSELECT
SVRzUTNy => SVRvUgbq.OUTPUTSELECT
SVRzUTNy => SVRkxDaI.OUTPUTSELECT
SVRzUTNy => SVRoAAnA.OUTPUTSELECT
SVRzUTNy => SVRFLoar.OUTPUTSELECT
SVRzUTNy => SVRhWcSo.OUTPUTSELECT
SVRzUTNy => SVRFuCMU.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRbmDsz.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRqgWth.OUTPUTSELECT
SVRzUTNy => SVRkYjoK.OUTPUTSELECT
SVRzUTNy => SVRkYjoK.OUTPUTSELECT
SVRzUTNy => SVRfZehS.OUTPUTSELECT
SVRzUTNy => SVRfZehS.OUTPUTSELECT
SVRzUTNy => SVROsYVm.OUTPUTSELECT
SVRzUTNy => SVROsYVm.OUTPUTSELECT
SVRzUTNy => SVRpkotX.OUTPUTSELECT
SVRzUTNy => SVRpkotX.OUTPUTSELECT
SVRzUTNy => SVRpkotX.OUTPUTSELECT
SVRzUTNy => SVRpkotX.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRzUTNy => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRkxDaI.OUTPUTSELECT
SVRFoFlc => SVRkYjoK.OUTPUTSELECT
SVRFoFlc => SVRkYjoK.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRFoFlc => SVRlPezP.OUTPUTSELECT
SVRehSHF => always14.IN1
SVRehSHF => always17.IN1
SVRyMsqX[2] => Equal4.IN1
SVRyMsqX[2] => Equal7.IN5
SVRyMsqX[3] => Equal4.IN5
SVRyMsqX[3] => Equal7.IN1
SVRyMsqX[4] => Equal4.IN4
SVRyMsqX[4] => Equal7.IN4
SVRyMsqX[5] => Equal4.IN3
SVRyMsqX[5] => Equal7.IN3
SVRyMsqX[6] => Equal4.IN2
SVRyMsqX[6] => Equal7.IN2
SVRyMsqX[7] => Equal4.IN0
SVRyMsqX[7] => Equal7.IN0
SVRmtjIy[0] => SVRkYjoK.DATAB
SVRmtjIy[0] => SVRlPezP.DATAB
SVRmtjIy[1] => SVRkYjoK.DATAB
SVRmtjIy[1] => SVRlPezP.DATAB
SVRmtjIy[2] => SVRlPezP.DATAB
SVRmtjIy[3] => SVRlPezP.DATAB
SVRmtjIy[4] => SVRlPezP.DATAB
SVRmtjIy[5] => SVRlPezP.DATAB
SVRmtjIy[6] => SVRlPezP.DATAB
SVRmtjIy[7] => SVRlPezP.DATAB
SVRmtjIy[8] => SVRkxDaI.DATAB
SVRmtjIy[8] => SVRlPezP.DATAB
SVRmtjIy[9] => SVRlPezP.DATAB
SVRmtjIy[10] => SVRlPezP.DATAB
SVRmtjIy[11] => SVRlPezP.DATAB
SVRmtjIy[12] => SVRlPezP.DATAB
SVRmtjIy[13] => SVRlPezP.DATAB
SVRmtjIy[14] => SVRlPezP.DATAB
SVRmtjIy[15] => SVRlPezP.DATAB
SVRmtjIy[16] => SVRlPezP.DATAB
SVRmtjIy[17] => SVRlPezP.DATAB
SVRmtjIy[18] => SVRlPezP.DATAB
SVRmtjIy[19] => SVRlPezP.DATAB
SVRmtjIy[20] => SVRlPezP.DATAB
SVRmtjIy[21] => SVRlPezP.DATAB
SVRmtjIy[22] => SVRlPezP.DATAB
SVRmtjIy[23] => SVRlPezP.DATAB
SVRmtjIy[24] => SVRlPezP.DATAB
SVRmtjIy[25] => SVRlPezP.DATAB
SVRmtjIy[26] => SVRlPezP.DATAB
SVRmtjIy[27] => SVRlPezP.DATAB
SVRmtjIy[28] => SVRlPezP.DATAB
SVRmtjIy[29] => SVRlPezP.DATAB
SVRmtjIy[30] => SVRlPezP.DATAB
SVRmtjIy[31] => SVRlPezP.DATAB
SVRUtdgF[5] => ~NO_FANOUT~
SVRUtdgF[6] => ~NO_FANOUT~
SVRUtdgF[7] => ~NO_FANOUT~
SVRUtdgF[8] => ~NO_FANOUT~
SVRUtdgF[9] => ~NO_FANOUT~
SVRUtdgF[10] => ~NO_FANOUT~
SVRUtdgF[11] => ~NO_FANOUT~
SVRUtdgF[12] => ~NO_FANOUT~
SVRUtdgF[13] => ~NO_FANOUT~
SVRUtdgF[14] => ~NO_FANOUT~
SVRUtdgF[15] => ~NO_FANOUT~
SVRUtdgF[16] => ~NO_FANOUT~
SVRGolNq => SVRkxDaI.DATAB
SVRGolNq => always14.IN1
SVRGolNq => SVRhnNgN.IN1
SVRCAbmZ => always14.IN0
SVRhVrUr[0] => LessThan0.IN17
SVRhVrUr[0] => LessThan1.IN17
SVRhVrUr[0] => SVRxmmsd.DATAB
SVRhVrUr[0] => LessThan2.IN17
SVRhVrUr[0] => SVRBcWQp.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[0] => comb.OUTPUTSELECT
SVRhVrUr[1] => Add1.IN30
SVRhVrUr[1] => SVRxmmsd.DATAB
SVRhVrUr[1] => LessThan2.IN16
SVRhVrUr[2] => Add1.IN29
SVRhVrUr[2] => SVRxmmsd.DATAB
SVRhVrUr[2] => LessThan2.IN15
SVRhVrUr[3] => Add1.IN28
SVRhVrUr[3] => SVRxmmsd.DATAB
SVRhVrUr[3] => LessThan2.IN14
SVRhVrUr[4] => Add1.IN27
SVRhVrUr[4] => SVRxmmsd.DATAB
SVRhVrUr[4] => LessThan2.IN13
SVRhVrUr[5] => Add1.IN26
SVRhVrUr[5] => SVRxmmsd.DATAB
SVRhVrUr[5] => LessThan2.IN12
SVRhVrUr[6] => Add1.IN25
SVRhVrUr[6] => SVRxmmsd.DATAB
SVRhVrUr[6] => LessThan2.IN11
SVRhVrUr[7] => Add1.IN24
SVRhVrUr[7] => SVRxmmsd.DATAB
SVRhVrUr[7] => LessThan2.IN10
SVRhVrUr[8] => Add1.IN23
SVRhVrUr[8] => SVRxmmsd.DATAB
SVRhVrUr[8] => LessThan2.IN9
SVRhVrUr[9] => Add1.IN22
SVRhVrUr[9] => SVRxmmsd.DATAB
SVRhVrUr[9] => LessThan2.IN8
SVRhVrUr[10] => Add1.IN21
SVRhVrUr[10] => SVRxmmsd.DATAB
SVRhVrUr[10] => LessThan2.IN7
SVRhVrUr[11] => Add1.IN20
SVRhVrUr[11] => SVRxmmsd.DATAB
SVRhVrUr[11] => LessThan2.IN6
SVRhVrUr[12] => Add1.IN19
SVRhVrUr[12] => SVRxmmsd.DATAB
SVRhVrUr[12] => LessThan2.IN5
SVRhVrUr[13] => Add1.IN18
SVRhVrUr[13] => SVRxmmsd.DATAB
SVRhVrUr[13] => LessThan2.IN4
SVRhVrUr[14] => Add1.IN17
SVRhVrUr[14] => SVRxmmsd.DATAB
SVRhVrUr[14] => LessThan2.IN3
SVRhVrUr[15] => Add1.IN16
SVRhVrUr[15] => SVRxmmsd.DATAB
SVRhVrUr[15] => LessThan2.IN2
SVRFsZsI[0] => SVRlPezP.DATAB
SVRFsZsI[0] => SVRgUyap[0]~reg0.DATAIN
SVRFsZsI[0] => Equal2.IN5
SVRFsZsI[0] => SVRGKeQn[0]~reg0.DATAIN
SVRFsZsI[1] => SVRlPezP.DATAB
SVRFsZsI[1] => SVRgUyap[1]~reg0.DATAIN
SVRFsZsI[1] => Equal2.IN4
SVRFsZsI[1] => SVRGKeQn[1]~reg0.DATAIN
SVRFsZsI[2] => SVRlPezP.DATAB
SVRFsZsI[2] => SVRgUyap[2]~reg0.DATAIN
SVRFsZsI[2] => Equal2.IN3
SVRFsZsI[2] => SVRGKeQn[2]~reg0.DATAIN
SVRFsZsI[3] => SVRlPezP.DATAB
SVRFsZsI[3] => SVRgUyap[3]~reg0.DATAIN
SVRFsZsI[3] => Equal2.IN2
SVRFsZsI[3] => Equal5.IN2
SVRFsZsI[3] => Equal8.IN2
SVRFsZsI[3] => SVRGKeQn[3]~reg0.DATAIN
SVRFsZsI[4] => SVRlPezP.DATAB
SVRFsZsI[4] => SVRgUyap[4]~reg0.DATAIN
SVRFsZsI[4] => Equal0.IN1
SVRFsZsI[4] => Equal2.IN1
SVRFsZsI[4] => Equal5.IN1
SVRFsZsI[4] => Equal8.IN1
SVRFsZsI[4] => SVRGKeQn[4]~reg0.DATAIN
SVRFsZsI[5] => SVRlPezP.DATAB
SVRFsZsI[5] => SVRgUyap[5]~reg0.DATAIN
SVRFsZsI[5] => Equal0.IN0
SVRFsZsI[5] => Equal2.IN0
SVRFsZsI[5] => Equal5.IN0
SVRFsZsI[5] => Equal8.IN0
SVRFsZsI[5] => SVRGKeQn[5]~reg0.DATAIN
SVRFsZsI[6] => SVRlPezP.DATAB
SVRFsZsI[6] => SVRgUyap[6]~reg0.DATAIN
SVRFsZsI[7] => SVRlPezP.DATAB
SVRFsZsI[7] => SVRgUyap[7]~reg0.DATAIN
SVRBCVbi => always6.IN1
SVRBCVbi => SVRpqIsy~reg0.DATAIN
SVRBCVbi => SVRGKeQn[5]~reg0.ENA
SVRBCVbi => SVRGKeQn[4]~reg0.ENA
SVRBCVbi => SVRGKeQn[3]~reg0.ENA
SVRBCVbi => SVRGKeQn[2]~reg0.ENA
SVRBCVbi => SVRGKeQn[1]~reg0.ENA
SVRBCVbi => SVRGKeQn[0]~reg0.ENA
SVRnOXaE[0] => SVRqgWth.IN0
SVRnOXaE[0] => SVRqgWth.IN0
SVRnOXaE[0] => SVRqgWth.IN0
SVRnOXaE[0] => SVRqgWth.IN0
SVRnOXaE[0] => SVRBaLYP[0]~reg0.DATAIN
SVRnOXaE[1] => SVRqgWth.IN1
SVRnOXaE[1] => SVRqgWth.IN0
SVRnOXaE[1] => SVRBaLYP[1]~reg0.DATAIN
SVRnOXaE[2] => SVRqgWth.IN1
SVRnOXaE[2] => SVRqgWth.IN1
SVRnOXaE[2] => SVRqgWth.IN1
SVRnOXaE[2] => SVRqgWth.IN0
SVRnOXaE[2] => SVRBaLYP[2]~reg0.DATAIN
SVRnOXaE[3] => SVRqgWth.IN1
SVRnOXaE[3] => SVRqgWth.IN1
SVRnOXaE[3] => SVRqgWth.IN1
SVRnOXaE[3] => SVRqgWth.IN1
SVRnOXaE[3] => SVRqgWth.IN1
SVRnOXaE[3] => SVRqgWth.IN0
SVRnOXaE[3] => SVRBaLYP[3]~reg0.DATAIN
SVRnOXaE[4] => SVRqgWth.IN0
SVRnOXaE[4] => SVRqgWth.IN1
SVRnOXaE[4] => SVRqgWth.IN1
SVRnOXaE[4] => SVRqgWth.IN1
SVRnOXaE[4] => SVRqgWth.IN1
SVRnOXaE[4] => SVRqgWth.IN1
SVRnOXaE[4] => SVRBaLYP[4]~reg0.DATAIN
SVRnOXaE[5] => SVRqgWth.IN1
SVRnOXaE[5] => SVRqgWth.IN0
SVRnOXaE[5] => SVRqgWth.IN1
SVRnOXaE[5] => SVRqgWth.IN1
SVRnOXaE[5] => SVRqgWth.IN1
SVRnOXaE[5] => SVRqgWth.IN1
SVRnOXaE[5] => SVRBaLYP[5]~reg0.DATAIN
SVRnOXaE[6] => SVRqgWth.IN1
SVRnOXaE[6] => SVRqgWth.IN0
SVRnOXaE[6] => SVRqgWth.IN1
SVRnOXaE[6] => SVRqgWth.IN1
SVRnOXaE[6] => SVRqgWth.IN1
SVRnOXaE[6] => SVRqgWth.IN1
SVRnOXaE[6] => SVRqgWth.IN1
SVRnOXaE[6] => SVRBaLYP[6]~reg0.DATAIN
SVRnOXaE[7] => SVRqgWth.IN1
SVRnOXaE[7] => SVRqgWth.IN1
SVRnOXaE[7] => SVRqgWth.IN1
SVRnOXaE[7] => SVRqgWth.IN1
SVRnOXaE[7] => SVRqgWth.IN1
SVRnOXaE[7] => SVRqgWth.IN1
SVRnOXaE[7] => SVRqgWth.IN1
SVRnOXaE[7] => SVRBaLYP[7]~reg0.DATAIN
SVRnOXaE[8] => comb.DATAB
SVRnOXaE[8] => SVRGmSNo[8].DATAB
SVRnOXaE[8] => SVRBaLYP[8]~reg0.DATAIN
SVRnOXaE[9] => comb.DATAB
SVRnOXaE[9] => SVRGmSNo[9].DATAB
SVRnOXaE[9] => SVRBaLYP[9]~reg0.DATAIN
SVRnOXaE[10] => comb.DATAB
SVRnOXaE[10] => SVRGmSNo[10].DATAB
SVRnOXaE[10] => SVRBaLYP[10]~reg0.DATAIN
SVRnOXaE[11] => comb.DATAB
SVRnOXaE[11] => SVRGmSNo[11].DATAB
SVRnOXaE[11] => SVRBaLYP[11]~reg0.DATAIN
SVRnOXaE[12] => comb.DATAB
SVRnOXaE[12] => SVRGmSNo[12].DATAB
SVRnOXaE[12] => SVRBaLYP[12]~reg0.DATAIN
SVRnOXaE[13] => comb.DATAB
SVRnOXaE[13] => SVRGmSNo[13].DATAB
SVRnOXaE[13] => SVRBaLYP[13]~reg0.DATAIN
SVRnOXaE[14] => comb.DATAB
SVRnOXaE[14] => SVRGmSNo[14].DATAB
SVRnOXaE[14] => SVRBaLYP[14]~reg0.DATAIN
SVRnOXaE[15] => comb.DATAB
SVRnOXaE[15] => SVRGmSNo[15].DATAB
SVRnOXaE[15] => SVRBaLYP[15]~reg0.DATAIN
SVRcbwXF => SVRnAsZu.IN1
SVRcbwXF => always2.IN1
SVRcbwXF => comb.IN1
SVRsgfsB => SVRvUgbq.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRbmDsz.OUTPUTSELECT
SVRsgfsB => SVRBAlYr.OUTPUTSELECT
SVRMxYWr => SVRZfWeB.IN1
SVRMxYWr => always5.IN1
SVRgUyap[0] <= SVRgUyap[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgUyap[1] <= SVRgUyap[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgUyap[2] <= SVRgUyap[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgUyap[3] <= SVRgUyap[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgUyap[4] <= SVRgUyap[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgUyap[5] <= SVRgUyap[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgUyap[6] <= SVRgUyap[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgUyap[7] <= SVRgUyap[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRpqIsy <= SVRpqIsy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[0] <= SVRBaLYP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[1] <= SVRBaLYP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[2] <= SVRBaLYP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[3] <= SVRBaLYP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[4] <= SVRBaLYP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[5] <= SVRBaLYP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[6] <= SVRBaLYP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[7] <= SVRBaLYP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[8] <= SVRBaLYP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[9] <= SVRBaLYP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[10] <= SVRBaLYP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[11] <= SVRBaLYP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[12] <= SVRBaLYP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[13] <= SVRBaLYP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[14] <= SVRBaLYP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBaLYP[15] <= SVRBaLYP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnAsZu <= SVRnAsZu~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRhirjM <= SVRhirjM~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRvwyBE => always14.IN1
SVRvwyBE => always14.IN1
SVRpxeXJ => SVRvUgbq.OUTPUTSELECT
SVRpxeXJ => SVRoAAnA.OUTPUTSELECT
SVRpxeXJ => SVRhWcSo.OUTPUTSELECT
SVRpxeXJ => always8.IN1
SVRHlCYR => SVRkYjoK.OUTPUTSELECT
SVRHlCYR => SVRkYjoK.OUTPUTSELECT
SVRHlCYR => SVRhnNgN.IN1
SVRQfoZV => always14.IN1
SVREOLkD[0] <= SVRkYjoK[0].DB_MAX_OUTPUT_PORT_TYPE
SVREOLkD[1] <= SVRkYjoK[1].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[0] <= SVRlPezP[0].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[1] <= SVRlPezP[1].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[2] <= SVRlPezP[2].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[3] <= SVRlPezP[3].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[4] <= SVRlPezP[4].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[5] <= SVRlPezP[5].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[6] <= SVRlPezP[6].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[7] <= SVRlPezP[7].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[8] <= SVRlPezP[8].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[9] <= SVRlPezP[9].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[10] <= SVRlPezP[10].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[11] <= SVRlPezP[11].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[12] <= SVRlPezP[12].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[13] <= SVRlPezP[13].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[14] <= SVRlPezP[14].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[15] <= SVRlPezP[15].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[16] <= SVRlPezP[16].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[17] <= SVRlPezP[17].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[18] <= SVRlPezP[18].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[19] <= SVRlPezP[19].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[20] <= SVRlPezP[20].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[21] <= SVRlPezP[21].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[22] <= SVRlPezP[22].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[23] <= SVRlPezP[23].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[24] <= SVRlPezP[24].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[25] <= SVRlPezP[25].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[26] <= SVRlPezP[26].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[27] <= SVRlPezP[27].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[28] <= SVRlPezP[28].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[29] <= SVRlPezP[29].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[30] <= SVRlPezP[30].DB_MAX_OUTPUT_PORT_TYPE
SVRBNOxF[31] <= SVRlPezP[31].DB_MAX_OUTPUT_PORT_TYPE
SVRhWcSo <= SVRhWcSo~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[0] <= SVRxmmsd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[1] <= SVRxmmsd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[2] <= SVRxmmsd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[3] <= SVRxmmsd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[4] <= SVRxmmsd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[5] <= SVRxmmsd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[6] <= SVRxmmsd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[7] <= SVRxmmsd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[8] <= SVRxmmsd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[9] <= SVRxmmsd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[10] <= SVRxmmsd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[11] <= SVRxmmsd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[12] <= SVRxmmsd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[13] <= SVRxmmsd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[14] <= SVRxmmsd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRxmmsd[15] <= SVRxmmsd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBcWQp <= SVRBcWQp.DB_MAX_OUTPUT_PORT_TYPE
SVRDGtDt <= always17.DB_MAX_OUTPUT_PORT_TYPE
SVRhnNgN <= SVRhnNgN.DB_MAX_OUTPUT_PORT_TYPE
SVRGKeQn[0] <= SVRGKeQn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGKeQn[1] <= SVRGKeQn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGKeQn[2] <= SVRGKeQn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGKeQn[3] <= SVRGKeQn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGKeQn[4] <= SVRGKeQn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGKeQn[5] <= SVRGKeQn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRBAlYr <= SVRBAlYr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB
fclk => SVRxgbpl~reg0.CLK
fclk => SVRdlnUs[0].CLK
fclk => SVRdlnUs[1].CLK
fclk => SVRdlnUs[2].CLK
fclk => SVRdlnUs[3].CLK
fclk => SVRdlnUs[4].CLK
fclk => SVRdlnUs[5].CLK
fclk => SVRdlnUs[6].CLK
fclk => SVRdlnUs[7].CLK
fclk => SVRdlnUs[8].CLK
fclk => SVRdlnUs[9].CLK
fclk => SVRdlnUs[10].CLK
fclk => SVRdlnUs[11].CLK
fclk => SVRdlnUs[12].CLK
fclk => SVRdlnUs[13].CLK
fclk => SVRdlnUs[14].CLK
fclk => SVRdlnUs[15].CLK
fclk => SVRdlnUs[16].CLK
fclk => SVRdlnUs[17].CLK
fclk => SVRdlnUs[18].CLK
fclk => SVRdlnUs[19].CLK
fclk => SVRdlnUs[20].CLK
fclk => SVRdlnUs[21].CLK
fclk => SVRdlnUs[22].CLK
fclk => SVRdlnUs[23].CLK
fclk => SVRFuQLl[0].CLK
fclk => SVRFuQLl[1].CLK
fclk => SVRFuQLl[2].CLK
fclk => SVRFuQLl[3].CLK
fclk => SVRMcPMP[0].CLK
fclk => SVRMcPMP[1].CLK
fclk => SVRMcPMP[2].CLK
fclk => SVRMcPMP[3].CLK
fclk => SVRMcPMP[4].CLK
fclk => SVRMcPMP[5].CLK
fclk => SVRMcPMP[6].CLK
fclk => SVRMcPMP[7].CLK
fclk => SVRMcPMP[8].CLK
fclk => SVRMcPMP[9].CLK
fclk => SVRMcPMP[10].CLK
fclk => SVRMcPMP[11].CLK
fclk => SVRMcPMP[12].CLK
fclk => SVRMcPMP[13].CLK
fclk => SVRMcPMP[14].CLK
fclk => SVRMcPMP[15].CLK
fclk => SVRMcPMP[16].CLK
fclk => SVRMcPMP[17].CLK
fclk => SVRMcPMP[18].CLK
fclk => SVRMcPMP[19].CLK
fclk => SVRMcPMP[20].CLK
fclk => SVRMcPMP[21].CLK
fclk => SVRMcPMP[22].CLK
fclk => SVRMcPMP[23].CLK
fclk => SVRMcPMP[24].CLK
fclk => SVRMcPMP[25].CLK
fclk => SVRMcPMP[26].CLK
fclk => SVRMcPMP[27].CLK
fclk => SVRMcPMP[28].CLK
fclk => SVRMcPMP[29].CLK
fclk => SVRMcPMP[30].CLK
fclk => SVRMcPMP[31].CLK
fclk => SVRMcPMP[32].CLK
fclk => SVRMcPMP[33].CLK
fclk => SVRMcPMP[34].CLK
fclk => SVRMcPMP[35].CLK
fclk => SVRMcPMP[36].CLK
fclk => SVRMcPMP[37].CLK
fclk => SVRMcPMP[38].CLK
fclk => SVRMcPMP[39].CLK
fclk => SVRMcPMP[40].CLK
fclk => SVRMcPMP[41].CLK
fclk => SVRMcPMP[42].CLK
fclk => SVRMcPMP[43].CLK
fclk => SVRMcPMP[44].CLK
fclk => SVRMcPMP[45].CLK
fclk => SVRMcPMP[46].CLK
fclk => SVRMcPMP[47].CLK
fclk => SVRMcPMP[48].CLK
fclk => SVRMcPMP[49].CLK
fclk => SVRMcPMP[50].CLK
fclk => SVRMcPMP[51].CLK
fclk => SVRMcPMP[52].CLK
fclk => SVRMcPMP[53].CLK
fclk => SVRMcPMP[54].CLK
fclk => SVRMcPMP[55].CLK
fclk => SVRMcPMP[56].CLK
fclk => SVRMcPMP[57].CLK
fclk => SVRMcPMP[58].CLK
fclk => SVRMcPMP[59].CLK
fclk => SVRMcPMP[60].CLK
fclk => SVRMcPMP[61].CLK
fclk => SVRMcPMP[62].CLK
fclk => SVRMcPMP[63].CLK
fclk => SVRMcPMP[64].CLK
fclk => SVRMcPMP[65].CLK
fclk => SVRMcPMP[66].CLK
fclk => SVRMcPMP[67].CLK
fclk => SVRMcPMP[68].CLK
fclk => SVRMcPMP[69].CLK
fclk => SVRMcPMP[70].CLK
fclk => SVRMcPMP[71].CLK
fclk => SVRignKZ[0].CLK
fclk => SVRignKZ[1].CLK
fclk => SVRignKZ[2].CLK
fclk => SVRignKZ[3].CLK
fclk => SVRfidSV[0].CLK
fclk => SVRfidSV[1].CLK
fclk => SVRfidSV[2].CLK
fclk => SVRfidSV[3].CLK
fclk => SVRfidSV[4].CLK
fclk => SVRfidSV[5].CLK
fclk => SVRfidSV[6].CLK
fclk => SVRfidSV[7].CLK
fclk => SVRfidSV[8].CLK
fclk => SVRfidSV[9].CLK
fclk => SVRqmAuZ[0].CLK
fclk => SVRqmAuZ[1].CLK
fclk => SVRqmAuZ[2].CLK
fclk => SVRGyaPY[0][0].CLK
fclk => SVRGyaPY[0][1].CLK
fclk => SVRGyaPY[0][2].CLK
fclk => SVRGyaPY[0][3].CLK
fclk => SVRGyaPY[0][4].CLK
fclk => SVRGyaPY[0][5].CLK
fclk => SVRGyaPY[0][6].CLK
fclk => SVRGyaPY[0][7].CLK
fclk => SVRGyaPY[0][8].CLK
fclk => SVRGyaPY[0][9].CLK
fclk => SVRGyaPY[0][10].CLK
fclk => SVRGyaPY[0][11].CLK
fclk => SVRGyaPY[0][12].CLK
fclk => SVRGyaPY[0][13].CLK
fclk => SVRGyaPY[0][14].CLK
fclk => SVRGyaPY[0][15].CLK
fclk => SVRGyaPY[1][0].CLK
fclk => SVRGyaPY[1][1].CLK
fclk => SVRGyaPY[1][2].CLK
fclk => SVRGyaPY[1][3].CLK
fclk => SVRGyaPY[1][4].CLK
fclk => SVRGyaPY[1][5].CLK
fclk => SVRGyaPY[1][6].CLK
fclk => SVRGyaPY[1][7].CLK
fclk => SVRGyaPY[1][8].CLK
fclk => SVRGyaPY[1][9].CLK
fclk => SVRGyaPY[1][10].CLK
fclk => SVRGyaPY[1][11].CLK
fclk => SVRGyaPY[1][12].CLK
fclk => SVRGyaPY[1][13].CLK
fclk => SVRGyaPY[1][14].CLK
fclk => SVRGyaPY[1][15].CLK
fclk => SVRGyaPY[2][0].CLK
fclk => SVRGyaPY[2][1].CLK
fclk => SVRGyaPY[2][2].CLK
fclk => SVRGyaPY[2][3].CLK
fclk => SVRGyaPY[2][4].CLK
fclk => SVRGyaPY[2][5].CLK
fclk => SVRGyaPY[2][6].CLK
fclk => SVRGyaPY[2][7].CLK
fclk => SVRGyaPY[2][8].CLK
fclk => SVRGyaPY[2][9].CLK
fclk => SVRGyaPY[2][10].CLK
fclk => SVRGyaPY[2][11].CLK
fclk => SVRGyaPY[2][12].CLK
fclk => SVRGyaPY[2][13].CLK
fclk => SVRGyaPY[2][14].CLK
fclk => SVRGyaPY[2][15].CLK
fclk => SVRGyaPY[3][0].CLK
fclk => SVRGyaPY[3][1].CLK
fclk => SVRGyaPY[3][2].CLK
fclk => SVRGyaPY[3][3].CLK
fclk => SVRGyaPY[3][4].CLK
fclk => SVRGyaPY[3][5].CLK
fclk => SVRGyaPY[3][6].CLK
fclk => SVRGyaPY[3][7].CLK
fclk => SVRGyaPY[3][8].CLK
fclk => SVRGyaPY[3][9].CLK
fclk => SVRGyaPY[3][10].CLK
fclk => SVRGyaPY[3][11].CLK
fclk => SVRGyaPY[3][12].CLK
fclk => SVRGyaPY[3][13].CLK
fclk => SVRGyaPY[3][14].CLK
fclk => SVRGyaPY[3][15].CLK
fclk => SVRGyaPY[4][0].CLK
fclk => SVRGyaPY[4][1].CLK
fclk => SVRGyaPY[4][2].CLK
fclk => SVRGyaPY[4][3].CLK
fclk => SVRGyaPY[4][4].CLK
fclk => SVRGyaPY[4][5].CLK
fclk => SVRGyaPY[4][6].CLK
fclk => SVRGyaPY[4][7].CLK
fclk => SVRGyaPY[4][8].CLK
fclk => SVRGyaPY[4][9].CLK
fclk => SVRGyaPY[4][10].CLK
fclk => SVRGyaPY[4][11].CLK
fclk => SVRGyaPY[4][12].CLK
fclk => SVRGyaPY[4][13].CLK
fclk => SVRGyaPY[4][14].CLK
fclk => SVRGyaPY[4][15].CLK
fclk => SVReDgSz.CLK
fclk => SVRWiSLk~1.DATAIN
SVRJROZz => SVRGyaPY[0][0].ACLR
SVRJROZz => SVRGyaPY[0][1].ACLR
SVRJROZz => SVRGyaPY[0][2].ACLR
SVRJROZz => SVRGyaPY[0][3].ACLR
SVRJROZz => SVRGyaPY[0][4].ACLR
SVRJROZz => SVRGyaPY[0][5].ACLR
SVRJROZz => SVRGyaPY[0][6].ACLR
SVRJROZz => SVRGyaPY[0][7].ACLR
SVRJROZz => SVRGyaPY[0][8].ACLR
SVRJROZz => SVRGyaPY[0][9].ACLR
SVRJROZz => SVRGyaPY[0][10].ACLR
SVRJROZz => SVRGyaPY[0][11].ACLR
SVRJROZz => SVRGyaPY[0][12].ACLR
SVRJROZz => SVRGyaPY[0][13].ACLR
SVRJROZz => SVRGyaPY[0][14].ACLR
SVRJROZz => SVRGyaPY[0][15].ACLR
SVRJROZz => SVRGyaPY[1][0].ACLR
SVRJROZz => SVRGyaPY[1][1].ACLR
SVRJROZz => SVRGyaPY[1][2].ACLR
SVRJROZz => SVRGyaPY[1][3].ACLR
SVRJROZz => SVRGyaPY[1][4].ACLR
SVRJROZz => SVRGyaPY[1][5].ACLR
SVRJROZz => SVRGyaPY[1][6].ACLR
SVRJROZz => SVRGyaPY[1][7].ACLR
SVRJROZz => SVRGyaPY[1][8].ACLR
SVRJROZz => SVRGyaPY[1][9].ACLR
SVRJROZz => SVRGyaPY[1][10].ACLR
SVRJROZz => SVRGyaPY[1][11].ACLR
SVRJROZz => SVRGyaPY[1][12].ACLR
SVRJROZz => SVRGyaPY[1][13].ACLR
SVRJROZz => SVRGyaPY[1][14].ACLR
SVRJROZz => SVRGyaPY[1][15].ACLR
SVRJROZz => SVRGyaPY[2][0].ACLR
SVRJROZz => SVRGyaPY[2][1].ACLR
SVRJROZz => SVRGyaPY[2][2].ACLR
SVRJROZz => SVRGyaPY[2][3].ACLR
SVRJROZz => SVRGyaPY[2][4].ACLR
SVRJROZz => SVRGyaPY[2][5].ACLR
SVRJROZz => SVRGyaPY[2][6].ACLR
SVRJROZz => SVRGyaPY[2][7].ACLR
SVRJROZz => SVRGyaPY[2][8].ACLR
SVRJROZz => SVRGyaPY[2][9].ACLR
SVRJROZz => SVRGyaPY[2][10].ACLR
SVRJROZz => SVRGyaPY[2][11].ACLR
SVRJROZz => SVRGyaPY[2][12].ACLR
SVRJROZz => SVRGyaPY[2][13].ACLR
SVRJROZz => SVRGyaPY[2][14].ACLR
SVRJROZz => SVRGyaPY[2][15].ACLR
SVRJROZz => SVRGyaPY[3][0].ACLR
SVRJROZz => SVRGyaPY[3][1].ACLR
SVRJROZz => SVRGyaPY[3][2].ACLR
SVRJROZz => SVRGyaPY[3][3].ACLR
SVRJROZz => SVRGyaPY[3][4].ACLR
SVRJROZz => SVRGyaPY[3][5].ACLR
SVRJROZz => SVRGyaPY[3][6].ACLR
SVRJROZz => SVRGyaPY[3][7].ACLR
SVRJROZz => SVRGyaPY[3][8].ACLR
SVRJROZz => SVRGyaPY[3][9].ACLR
SVRJROZz => SVRGyaPY[3][10].ACLR
SVRJROZz => SVRGyaPY[3][11].ACLR
SVRJROZz => SVRGyaPY[3][12].ACLR
SVRJROZz => SVRGyaPY[3][13].ACLR
SVRJROZz => SVRGyaPY[3][14].ACLR
SVRJROZz => SVRGyaPY[3][15].ACLR
SVRJROZz => SVRGyaPY[4][0].ACLR
SVRJROZz => SVRGyaPY[4][1].ACLR
SVRJROZz => SVRGyaPY[4][2].ACLR
SVRJROZz => SVRGyaPY[4][3].ACLR
SVRJROZz => SVRGyaPY[4][4].ACLR
SVRJROZz => SVRGyaPY[4][5].ACLR
SVRJROZz => SVRGyaPY[4][6].ACLR
SVRJROZz => SVRGyaPY[4][7].ACLR
SVRJROZz => SVRGyaPY[4][8].ACLR
SVRJROZz => SVRGyaPY[4][9].ACLR
SVRJROZz => SVRGyaPY[4][10].ACLR
SVRJROZz => SVRGyaPY[4][11].ACLR
SVRJROZz => SVRGyaPY[4][12].ACLR
SVRJROZz => SVRGyaPY[4][13].ACLR
SVRJROZz => SVRGyaPY[4][14].ACLR
SVRJROZz => SVRGyaPY[4][15].ACLR
SVRJROZz => SVRdlnUs[0].ACLR
SVRJROZz => SVRdlnUs[1].ACLR
SVRJROZz => SVRdlnUs[2].ACLR
SVRJROZz => SVRdlnUs[3].ACLR
SVRJROZz => SVRdlnUs[4].ACLR
SVRJROZz => SVRdlnUs[5].ACLR
SVRJROZz => SVRdlnUs[6].ACLR
SVRJROZz => SVRdlnUs[7].ACLR
SVRJROZz => SVRdlnUs[8].ACLR
SVRJROZz => SVRdlnUs[9].ACLR
SVRJROZz => SVRdlnUs[10].ACLR
SVRJROZz => SVRdlnUs[11].ACLR
SVRJROZz => SVRdlnUs[12].ACLR
SVRJROZz => SVRdlnUs[13].ACLR
SVRJROZz => SVRdlnUs[14].ACLR
SVRJROZz => SVRdlnUs[15].ACLR
SVRJROZz => SVRdlnUs[16].ACLR
SVRJROZz => SVRdlnUs[17].ACLR
SVRJROZz => SVRdlnUs[18].ACLR
SVRJROZz => SVRdlnUs[19].ACLR
SVRJROZz => SVRdlnUs[20].ACLR
SVRJROZz => SVRdlnUs[21].ACLR
SVRJROZz => SVRdlnUs[22].ACLR
SVRJROZz => SVRdlnUs[23].ACLR
SVRJROZz => SVRxgbpl~reg0.ACLR
SVRJROZz => SVReDgSz.ACLR
SVRJROZz => SVRqmAuZ[0].ACLR
SVRJROZz => SVRqmAuZ[1].ACLR
SVRJROZz => SVRqmAuZ[2].ACLR
SVRJROZz => SVRfidSV[0].ACLR
SVRJROZz => SVRfidSV[1].ACLR
SVRJROZz => SVRfidSV[2].ACLR
SVRJROZz => SVRfidSV[3].ACLR
SVRJROZz => SVRfidSV[4].ACLR
SVRJROZz => SVRfidSV[5].ACLR
SVRJROZz => SVRfidSV[6].ACLR
SVRJROZz => SVRfidSV[7].ACLR
SVRJROZz => SVRfidSV[8].ACLR
SVRJROZz => SVRfidSV[9].ACLR
SVRJROZz => SVRignKZ[0].ACLR
SVRJROZz => SVRignKZ[1].ACLR
SVRJROZz => SVRignKZ[2].ACLR
SVRJROZz => SVRignKZ[3].ACLR
SVRJROZz => SVRMcPMP[0].ACLR
SVRJROZz => SVRMcPMP[1].ACLR
SVRJROZz => SVRMcPMP[2].ACLR
SVRJROZz => SVRMcPMP[3].ACLR
SVRJROZz => SVRMcPMP[4].ACLR
SVRJROZz => SVRMcPMP[5].ACLR
SVRJROZz => SVRMcPMP[6].ACLR
SVRJROZz => SVRMcPMP[7].ACLR
SVRJROZz => SVRMcPMP[8].ACLR
SVRJROZz => SVRMcPMP[9].ACLR
SVRJROZz => SVRMcPMP[10].ACLR
SVRJROZz => SVRMcPMP[11].ACLR
SVRJROZz => SVRMcPMP[12].ACLR
SVRJROZz => SVRMcPMP[13].ACLR
SVRJROZz => SVRMcPMP[14].ACLR
SVRJROZz => SVRMcPMP[15].ACLR
SVRJROZz => SVRMcPMP[16].ACLR
SVRJROZz => SVRMcPMP[17].ACLR
SVRJROZz => SVRMcPMP[18].ACLR
SVRJROZz => SVRMcPMP[19].ACLR
SVRJROZz => SVRMcPMP[20].ACLR
SVRJROZz => SVRMcPMP[21].ACLR
SVRJROZz => SVRMcPMP[22].ACLR
SVRJROZz => SVRMcPMP[23].ACLR
SVRJROZz => SVRMcPMP[24].ACLR
SVRJROZz => SVRMcPMP[25].ACLR
SVRJROZz => SVRMcPMP[26].ACLR
SVRJROZz => SVRMcPMP[27].ACLR
SVRJROZz => SVRMcPMP[28].ACLR
SVRJROZz => SVRMcPMP[29].ACLR
SVRJROZz => SVRMcPMP[30].ACLR
SVRJROZz => SVRMcPMP[31].ACLR
SVRJROZz => SVRMcPMP[32].ACLR
SVRJROZz => SVRMcPMP[33].ACLR
SVRJROZz => SVRMcPMP[34].ACLR
SVRJROZz => SVRMcPMP[35].ACLR
SVRJROZz => SVRMcPMP[36].ACLR
SVRJROZz => SVRMcPMP[37].ACLR
SVRJROZz => SVRMcPMP[38].ACLR
SVRJROZz => SVRMcPMP[39].ACLR
SVRJROZz => SVRMcPMP[40].ACLR
SVRJROZz => SVRMcPMP[41].ACLR
SVRJROZz => SVRMcPMP[42].ACLR
SVRJROZz => SVRMcPMP[43].ACLR
SVRJROZz => SVRMcPMP[44].ACLR
SVRJROZz => SVRMcPMP[45].ACLR
SVRJROZz => SVRMcPMP[46].ACLR
SVRJROZz => SVRMcPMP[47].ACLR
SVRJROZz => SVRMcPMP[48].ACLR
SVRJROZz => SVRMcPMP[49].ACLR
SVRJROZz => SVRMcPMP[50].ACLR
SVRJROZz => SVRMcPMP[51].ACLR
SVRJROZz => SVRMcPMP[52].ACLR
SVRJROZz => SVRMcPMP[53].ACLR
SVRJROZz => SVRMcPMP[54].ACLR
SVRJROZz => SVRMcPMP[55].ACLR
SVRJROZz => SVRMcPMP[56].ACLR
SVRJROZz => SVRMcPMP[57].ACLR
SVRJROZz => SVRMcPMP[58].ACLR
SVRJROZz => SVRMcPMP[59].ACLR
SVRJROZz => SVRMcPMP[60].ACLR
SVRJROZz => SVRMcPMP[61].ACLR
SVRJROZz => SVRMcPMP[62].ACLR
SVRJROZz => SVRMcPMP[63].ACLR
SVRJROZz => SVRMcPMP[64].ACLR
SVRJROZz => SVRMcPMP[65].ACLR
SVRJROZz => SVRMcPMP[66].ACLR
SVRJROZz => SVRMcPMP[67].ACLR
SVRJROZz => SVRMcPMP[68].ACLR
SVRJROZz => SVRMcPMP[69].ACLR
SVRJROZz => SVRMcPMP[70].ACLR
SVRJROZz => SVRMcPMP[71].ACLR
SVRJROZz => SVRFuQLl[0].ACLR
SVRJROZz => SVRFuQLl[1].ACLR
SVRJROZz => SVRFuQLl[2].ACLR
SVRJROZz => SVRFuQLl[3].ACLR
SVRJROZz => SVRWiSLk~3.DATAIN
SVRzUTNy => SVReDgSz.OUTPUTSELECT
SVRzUTNy => SVRignKZ.OUTPUTSELECT
SVRzUTNy => SVRignKZ.OUTPUTSELECT
SVRzUTNy => SVRignKZ.OUTPUTSELECT
SVRzUTNy => SVRignKZ.OUTPUTSELECT
SVRzUTNy => SVRFuQLl.OUTPUTSELECT
SVRzUTNy => SVRFuQLl.OUTPUTSELECT
SVRzUTNy => SVRFuQLl.OUTPUTSELECT
SVRzUTNy => SVRFuQLl.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRdlnUs.OUTPUTSELECT
SVRzUTNy => SVRxgbpl.OUTPUTSELECT
SVRzUTNy => SVRWiSLk.OUTPUTSELECT
SVRzUTNy => SVRWiSLk.OUTPUTSELECT
SVRzUTNy => SVRWiSLk.OUTPUTSELECT
SVRzUTNy => SVRWiSLk.OUTPUTSELECT
SVRknrFe[0] => SVRGyaPY.DATAB
SVRknrFe[0] => SVRGyaPY.DATAB
SVRknrFe[0] => SVRGyaPY.DATAB
SVRknrFe[0] => SVRGyaPY.DATAB
SVRknrFe[0] => SVRGyaPY.DATAB
SVRknrFe[1] => SVRGyaPY.DATAB
SVRknrFe[1] => SVRGyaPY.DATAB
SVRknrFe[1] => SVRGyaPY.DATAB
SVRknrFe[1] => SVRGyaPY.DATAB
SVRknrFe[1] => SVRGyaPY.DATAB
SVRknrFe[2] => SVRGyaPY.DATAB
SVRknrFe[2] => SVRGyaPY.DATAB
SVRknrFe[2] => SVRGyaPY.DATAB
SVRknrFe[2] => SVRGyaPY.DATAB
SVRknrFe[2] => SVRGyaPY.DATAB
SVRknrFe[3] => SVRGyaPY.DATAB
SVRknrFe[3] => SVRGyaPY.DATAB
SVRknrFe[3] => SVRGyaPY.DATAB
SVRknrFe[3] => SVRGyaPY.DATAB
SVRknrFe[3] => SVRGyaPY.DATAB
SVRknrFe[4] => SVRGyaPY.DATAB
SVRknrFe[4] => SVRGyaPY.DATAB
SVRknrFe[4] => SVRGyaPY.DATAB
SVRknrFe[4] => SVRGyaPY.DATAB
SVRknrFe[4] => SVRGyaPY.DATAB
SVRknrFe[5] => SVRGyaPY.DATAB
SVRknrFe[5] => SVRGyaPY.DATAB
SVRknrFe[5] => SVRGyaPY.DATAB
SVRknrFe[5] => SVRGyaPY.DATAB
SVRknrFe[5] => SVRGyaPY.DATAB
SVRknrFe[6] => SVRGyaPY.DATAB
SVRknrFe[6] => SVRGyaPY.DATAB
SVRknrFe[6] => SVRGyaPY.DATAB
SVRknrFe[6] => SVRGyaPY.DATAB
SVRknrFe[6] => SVRGyaPY.DATAB
SVRknrFe[7] => SVRGyaPY.DATAB
SVRknrFe[7] => SVRGyaPY.DATAB
SVRknrFe[7] => SVRGyaPY.DATAB
SVRknrFe[7] => SVRGyaPY.DATAB
SVRknrFe[7] => SVRGyaPY.DATAB
SVRknrFe[8] => SVRGyaPY.DATAB
SVRknrFe[8] => SVRGyaPY.DATAB
SVRknrFe[8] => SVRGyaPY.DATAB
SVRknrFe[8] => SVRGyaPY.DATAB
SVRknrFe[8] => SVRGyaPY.DATAB
SVRknrFe[9] => SVRGyaPY.DATAB
SVRknrFe[9] => SVRGyaPY.DATAB
SVRknrFe[9] => SVRGyaPY.DATAB
SVRknrFe[9] => SVRGyaPY.DATAB
SVRknrFe[9] => SVRGyaPY.DATAB
SVRknrFe[10] => SVRGyaPY.DATAB
SVRknrFe[10] => SVRGyaPY.DATAB
SVRknrFe[10] => SVRGyaPY.DATAB
SVRknrFe[10] => SVRGyaPY.DATAB
SVRknrFe[10] => SVRGyaPY.DATAB
SVRknrFe[11] => SVRGyaPY.DATAB
SVRknrFe[11] => SVRGyaPY.DATAB
SVRknrFe[11] => SVRGyaPY.DATAB
SVRknrFe[11] => SVRGyaPY.DATAB
SVRknrFe[11] => SVRGyaPY.DATAB
SVRknrFe[12] => SVRGyaPY.DATAB
SVRknrFe[12] => SVRGyaPY.DATAB
SVRknrFe[12] => SVRGyaPY.DATAB
SVRknrFe[12] => SVRGyaPY.DATAB
SVRknrFe[12] => SVRGyaPY.DATAB
SVRknrFe[13] => SVRGyaPY.DATAB
SVRknrFe[13] => SVRGyaPY.DATAB
SVRknrFe[13] => SVRGyaPY.DATAB
SVRknrFe[13] => SVRGyaPY.DATAB
SVRknrFe[13] => SVRGyaPY.DATAB
SVRknrFe[14] => SVRGyaPY.DATAB
SVRknrFe[14] => SVRGyaPY.DATAB
SVRknrFe[14] => SVRGyaPY.DATAB
SVRknrFe[14] => SVRGyaPY.DATAB
SVRknrFe[14] => SVRGyaPY.DATAB
SVRknrFe[15] => SVRGyaPY.DATAB
SVRknrFe[15] => SVRGyaPY.DATAB
SVRknrFe[15] => SVRGyaPY.DATAB
SVRknrFe[15] => SVRGyaPY.DATAB
SVRknrFe[15] => SVRGyaPY.DATAB
SVRsUANj => always2.IN1
SVRsUANj => SVRqmAuZ.OUTPUTSELECT
SVRsUANj => SVRqmAuZ.OUTPUTSELECT
SVRsUANj => SVRqmAuZ.OUTPUTSELECT
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRfidSV.IN1
SVRsUANj => SVRGyaPY[4][15].ENA
SVRsUANj => SVRGyaPY[4][14].ENA
SVRsUANj => SVRGyaPY[4][13].ENA
SVRsUANj => SVRGyaPY[4][12].ENA
SVRsUANj => SVRGyaPY[4][11].ENA
SVRsUANj => SVRGyaPY[4][10].ENA
SVRsUANj => SVRGyaPY[4][9].ENA
SVRsUANj => SVRGyaPY[4][8].ENA
SVRsUANj => SVRGyaPY[4][7].ENA
SVRsUANj => SVRGyaPY[4][6].ENA
SVRsUANj => SVRGyaPY[4][5].ENA
SVRsUANj => SVRGyaPY[4][4].ENA
SVRsUANj => SVRGyaPY[4][3].ENA
SVRsUANj => SVRGyaPY[4][2].ENA
SVRsUANj => SVRGyaPY[4][1].ENA
SVRsUANj => SVRGyaPY[4][0].ENA
SVRsUANj => SVRGyaPY[3][15].ENA
SVRsUANj => SVRGyaPY[3][14].ENA
SVRsUANj => SVRGyaPY[3][13].ENA
SVRsUANj => SVRGyaPY[3][12].ENA
SVRsUANj => SVRGyaPY[3][11].ENA
SVRsUANj => SVRGyaPY[3][10].ENA
SVRsUANj => SVRGyaPY[3][9].ENA
SVRsUANj => SVRGyaPY[3][8].ENA
SVRsUANj => SVRGyaPY[3][7].ENA
SVRsUANj => SVRGyaPY[3][6].ENA
SVRsUANj => SVRGyaPY[3][5].ENA
SVRsUANj => SVRGyaPY[3][4].ENA
SVRsUANj => SVRGyaPY[3][3].ENA
SVRsUANj => SVRGyaPY[3][2].ENA
SVRsUANj => SVRGyaPY[3][1].ENA
SVRsUANj => SVRGyaPY[3][0].ENA
SVRsUANj => SVRGyaPY[2][15].ENA
SVRsUANj => SVRGyaPY[2][14].ENA
SVRsUANj => SVRGyaPY[2][13].ENA
SVRsUANj => SVRGyaPY[2][12].ENA
SVRsUANj => SVRGyaPY[2][11].ENA
SVRsUANj => SVRGyaPY[2][10].ENA
SVRsUANj => SVRGyaPY[2][9].ENA
SVRsUANj => SVRGyaPY[2][8].ENA
SVRsUANj => SVRGyaPY[2][7].ENA
SVRsUANj => SVRGyaPY[2][6].ENA
SVRsUANj => SVRGyaPY[2][5].ENA
SVRsUANj => SVRGyaPY[2][4].ENA
SVRsUANj => SVRGyaPY[2][3].ENA
SVRsUANj => SVRGyaPY[2][2].ENA
SVRsUANj => SVRGyaPY[2][1].ENA
SVRsUANj => SVRGyaPY[2][0].ENA
SVRsUANj => SVRGyaPY[1][15].ENA
SVRsUANj => SVRGyaPY[1][14].ENA
SVRsUANj => SVRGyaPY[1][13].ENA
SVRsUANj => SVRGyaPY[1][12].ENA
SVRsUANj => SVRGyaPY[1][11].ENA
SVRsUANj => SVRGyaPY[1][10].ENA
SVRsUANj => SVRGyaPY[1][9].ENA
SVRsUANj => SVRGyaPY[1][8].ENA
SVRsUANj => SVRGyaPY[1][7].ENA
SVRsUANj => SVRGyaPY[1][6].ENA
SVRsUANj => SVRGyaPY[1][5].ENA
SVRsUANj => SVRGyaPY[1][4].ENA
SVRsUANj => SVRGyaPY[1][3].ENA
SVRsUANj => SVRGyaPY[1][2].ENA
SVRsUANj => SVRGyaPY[1][1].ENA
SVRsUANj => SVRGyaPY[1][0].ENA
SVRsUANj => SVRGyaPY[0][15].ENA
SVRsUANj => SVRGyaPY[0][14].ENA
SVRsUANj => SVRGyaPY[0][13].ENA
SVRsUANj => SVRGyaPY[0][12].ENA
SVRsUANj => SVRGyaPY[0][11].ENA
SVRsUANj => SVRGyaPY[0][10].ENA
SVRsUANj => SVRGyaPY[0][9].ENA
SVRsUANj => SVRGyaPY[0][8].ENA
SVRsUANj => SVRGyaPY[0][7].ENA
SVRsUANj => SVRGyaPY[0][6].ENA
SVRsUANj => SVRGyaPY[0][5].ENA
SVRsUANj => SVRGyaPY[0][4].ENA
SVRsUANj => SVRGyaPY[0][3].ENA
SVRsUANj => SVRGyaPY[0][2].ENA
SVRsUANj => SVRGyaPY[0][1].ENA
SVRsUANj => SVRGyaPY[0][0].ENA
SVRoAAnA => always0.IN1
SVRoAAnA => SVROhzOd.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => SVRfidSV.IN1
SVRoAAnA => Selector1.IN2
SVRoAAnA => Selector0.IN2
SVRoAAnA => always0.IN1
SVRoAAnA => Selector2.IN1
SVRVmcEw[0] <= SVRdlnUs[0].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[1] <= SVRdlnUs[1].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[2] <= SVRdlnUs[2].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[3] <= SVRdlnUs[3].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[4] <= SVRdlnUs[4].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[5] <= SVRdlnUs[5].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[6] <= SVRdlnUs[6].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[7] <= SVRdlnUs[7].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[8] <= SVRdlnUs[8].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[9] <= SVRdlnUs[9].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[10] <= SVRdlnUs[10].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[11] <= SVRdlnUs[11].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[12] <= SVRdlnUs[12].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[13] <= SVRdlnUs[13].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[14] <= SVRdlnUs[14].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[15] <= SVRdlnUs[15].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[16] <= SVRdlnUs[16].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[17] <= SVRdlnUs[17].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[18] <= SVRdlnUs[18].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[19] <= SVRdlnUs[19].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[20] <= SVRdlnUs[20].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[21] <= SVRdlnUs[21].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[22] <= SVRdlnUs[22].DB_MAX_OUTPUT_PORT_TYPE
SVRVmcEw[23] <= SVRdlnUs[23].DB_MAX_OUTPUT_PORT_TYPE
SVRGKeQn[0] => Equal0.IN4
SVRGKeQn[0] => Equal2.IN2
SVRGKeQn[0] => Equal3.IN3
SVRGKeQn[0] => Equal4.IN2
SVRGKeQn[0] => Equal5.IN1
SVRGKeQn[0] => Equal6.IN2
SVRGKeQn[0] => Equal7.IN3
SVRGKeQn[0] => Equal8.IN5
SVRGKeQn[0] => Equal9.IN2
SVRGKeQn[0] => Equal10.IN5
SVRGKeQn[0] => Equal11.IN5
SVRGKeQn[0] => Equal12.IN5
SVRGKeQn[0] => Equal13.IN4
SVRGKeQn[0] => Equal14.IN5
SVRGKeQn[0] => Equal15.IN3
SVRGKeQn[0] => Equal16.IN5
SVRGKeQn[0] => Equal17.IN3
SVRGKeQn[0] => Equal18.IN3
SVRGKeQn[0] => Equal19.IN5
SVRGKeQn[0] => Equal20.IN5
SVRGKeQn[1] => Equal0.IN3
SVRGKeQn[1] => Equal2.IN5
SVRGKeQn[1] => Equal3.IN2
SVRGKeQn[1] => Equal4.IN1
SVRGKeQn[1] => Equal5.IN5
SVRGKeQn[1] => Equal6.IN5
SVRGKeQn[1] => Equal7.IN2
SVRGKeQn[1] => Equal8.IN4
SVRGKeQn[1] => Equal9.IN1
SVRGKeQn[1] => Equal10.IN4
SVRGKeQn[1] => Equal11.IN2
SVRGKeQn[1] => Equal12.IN1
SVRGKeQn[1] => Equal13.IN3
SVRGKeQn[1] => Equal14.IN3
SVRGKeQn[1] => Equal15.IN5
SVRGKeQn[1] => Equal16.IN4
SVRGKeQn[1] => Equal17.IN2
SVRGKeQn[1] => Equal18.IN2
SVRGKeQn[1] => Equal19.IN2
SVRGKeQn[1] => Equal20.IN1
SVRGKeQn[2] => Equal0.IN2
SVRGKeQn[2] => Equal2.IN1
SVRGKeQn[2] => Equal3.IN1
SVRGKeQn[2] => Equal4.IN5
SVRGKeQn[2] => Equal5.IN4
SVRGKeQn[2] => Equal6.IN1
SVRGKeQn[2] => Equal7.IN1
SVRGKeQn[2] => Equal8.IN1
SVRGKeQn[2] => Equal9.IN5
SVRGKeQn[2] => Equal10.IN3
SVRGKeQn[2] => Equal11.IN1
SVRGKeQn[2] => Equal12.IN4
SVRGKeQn[2] => Equal13.IN2
SVRGKeQn[2] => Equal14.IN2
SVRGKeQn[2] => Equal15.IN2
SVRGKeQn[2] => Equal16.IN2
SVRGKeQn[2] => Equal17.IN5
SVRGKeQn[2] => Equal18.IN1
SVRGKeQn[2] => Equal19.IN1
SVRGKeQn[2] => Equal20.IN4
SVRGKeQn[3] => Equal0.IN1
SVRGKeQn[3] => Equal1.IN1
SVRGKeQn[3] => Equal2.IN4
SVRGKeQn[3] => Equal3.IN5
SVRGKeQn[3] => Equal4.IN4
SVRGKeQn[3] => Equal5.IN3
SVRGKeQn[3] => Equal6.IN4
SVRGKeQn[3] => Equal7.IN0
SVRGKeQn[3] => Equal8.IN3
SVRGKeQn[3] => Equal9.IN4
SVRGKeQn[3] => Equal10.IN2
SVRGKeQn[3] => Equal11.IN4
SVRGKeQn[3] => Equal12.IN3
SVRGKeQn[3] => Equal13.IN1
SVRGKeQn[3] => Equal14.IN1
SVRGKeQn[3] => Equal15.IN1
SVRGKeQn[3] => Equal16.IN1
SVRGKeQn[3] => Equal17.IN1
SVRGKeQn[3] => Equal18.IN5
SVRGKeQn[3] => Equal19.IN4
SVRGKeQn[3] => Equal20.IN3
SVRGKeQn[4] => Equal0.IN5
SVRGKeQn[4] => Equal1.IN2
SVRGKeQn[4] => Equal2.IN3
SVRGKeQn[4] => Equal3.IN4
SVRGKeQn[4] => Equal4.IN3
SVRGKeQn[4] => Equal5.IN2
SVRGKeQn[4] => Equal6.IN0
SVRGKeQn[4] => Equal7.IN5
SVRGKeQn[4] => Equal8.IN0
SVRGKeQn[4] => Equal9.IN0
SVRGKeQn[4] => Equal10.IN1
SVRGKeQn[4] => Equal11.IN3
SVRGKeQn[4] => Equal12.IN2
SVRGKeQn[4] => Equal13.IN0
SVRGKeQn[4] => Equal14.IN0
SVRGKeQn[4] => Equal15.IN0
SVRGKeQn[4] => Equal16.IN0
SVRGKeQn[4] => Equal17.IN0
SVRGKeQn[4] => Equal18.IN0
SVRGKeQn[4] => Equal19.IN0
SVRGKeQn[4] => Equal20.IN0
SVRGKeQn[5] => Equal0.IN0
SVRGKeQn[5] => Equal1.IN0
SVRGKeQn[5] => Equal2.IN0
SVRGKeQn[5] => Equal3.IN0
SVRGKeQn[5] => Equal4.IN0
SVRGKeQn[5] => Equal5.IN0
SVRGKeQn[5] => Equal6.IN3
SVRGKeQn[5] => Equal7.IN4
SVRGKeQn[5] => Equal8.IN2
SVRGKeQn[5] => Equal9.IN3
SVRGKeQn[5] => Equal10.IN0
SVRGKeQn[5] => Equal11.IN0
SVRGKeQn[5] => Equal12.IN0
SVRGKeQn[5] => Equal13.IN5
SVRGKeQn[5] => Equal14.IN4
SVRGKeQn[5] => Equal15.IN4
SVRGKeQn[5] => Equal16.IN3
SVRGKeQn[5] => Equal17.IN4
SVRGKeQn[5] => Equal18.IN4
SVRGKeQn[5] => Equal19.IN3
SVRGKeQn[5] => Equal20.IN2
SVRxgbpl <= SVRxgbpl~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRoQJOJ <= SVRoQJOJ.DB_MAX_OUTPUT_PORT_TYPE
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1
SVRBcWQp => comb.IN1


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq
fclk => SVRKtpgZ[15].CLK
fclk => SVRKtpgZ[16].CLK
fclk => SVRKtpgZ[17].CLK
fclk => SVRKtpgZ[18].CLK
fclk => SVRKtpgZ[19].CLK
fclk => SVRKtpgZ[20].CLK
fclk => SVRKtpgZ[21].CLK
fclk => SVRKtpgZ[22].CLK
fclk => SVRKtpgZ[23].CLK
fclk => SVRKtpgZ[24].CLK
fclk => SVRKtpgZ[25].CLK
fclk => SVRKtpgZ[26].CLK
fclk => SVRKtpgZ[27].CLK
fclk => SVRKtpgZ[28].CLK
fclk => SVRdTWrD.CLK
SVRJROZz => SVRKtpgZ[15].ACLR
SVRJROZz => SVRKtpgZ[16].ACLR
SVRJROZz => SVRKtpgZ[17].ACLR
SVRJROZz => SVRKtpgZ[18].ACLR
SVRJROZz => SVRKtpgZ[19].ACLR
SVRJROZz => SVRKtpgZ[20].ACLR
SVRJROZz => SVRKtpgZ[21].ACLR
SVRJROZz => SVRKtpgZ[22].ACLR
SVRJROZz => SVRKtpgZ[23].ACLR
SVRJROZz => SVRKtpgZ[24].ACLR
SVRJROZz => SVRKtpgZ[25].ACLR
SVRJROZz => SVRKtpgZ[26].ACLR
SVRJROZz => SVRKtpgZ[27].ACLR
SVRJROZz => SVRKtpgZ[28].ACLR
SVRJROZz => SVRdTWrD.ACLR
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRFoFlc => SVRKtpgZ.OUTPUTSELECT
SVRehSHF => always1.IN1
SVRyMsqX[2] => Equal0.IN5
SVRyMsqX[3] => Equal0.IN4
SVRyMsqX[4] => Equal0.IN3
SVRyMsqX[5] => Equal0.IN2
SVRyMsqX[6] => Equal0.IN1
SVRyMsqX[7] => Equal0.IN0
SVRmtjIy[15] => SVRKtpgZ.DATAB
SVRmtjIy[16] => SVRKtpgZ.DATAB
SVRmtjIy[17] => SVRKtpgZ.DATAB
SVRmtjIy[18] => SVRKtpgZ.DATAB
SVRmtjIy[19] => SVRKtpgZ.DATAB
SVRmtjIy[20] => SVRKtpgZ.DATAB
SVRmtjIy[21] => SVRKtpgZ.DATAB
SVRmtjIy[22] => SVRKtpgZ.DATAB
SVRmtjIy[23] => SVRKtpgZ.DATAB
SVRmtjIy[24] => SVRKtpgZ.DATAB
SVRmtjIy[25] => SVRKtpgZ.DATAB
SVRmtjIy[26] => SVRKtpgZ.DATAB
SVRmtjIy[27] => SVRKtpgZ.DATAB
SVRmtjIy[28] => SVRKtpgZ.DATAB
SVRmqigi => SVRSJhDz.IN0
SVRLljSa => comb.IN1
SVRLljSa => comb.IN0
SVRLljSa => comb.IN1
SVRYgHNS => SVRdTWrD.DATAIN
SVRYgHNS => SVRNpuBf.OUTPUTSELECT
SVRopDmx => SVRSJhDz.IN1
SVROEvJE => SVRSJhDz.IN1
SVRCqyoW => comb.IN1
SVRTAKyC => SVRSJhDz.IN1
SVRUxrba => SVRSJhDz.IN1
SVRnCFbF => SVRSJhDz.IN1
SVRjDxvg[15] <= SVRKtpgZ[15].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[16] <= SVRKtpgZ[16].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[17] <= SVRKtpgZ[17].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[18] <= SVRKtpgZ[18].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[19] <= SVRKtpgZ[19].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[20] <= SVRKtpgZ[20].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[21] <= SVRKtpgZ[21].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[22] <= SVRKtpgZ[22].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[23] <= SVRKtpgZ[23].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[24] <= SVRKtpgZ[24].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[25] <= SVRKtpgZ[25].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[26] <= SVRKtpgZ[26].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[27] <= SVRKtpgZ[27].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[28] <= SVRKtpgZ[28].DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
SVRjDxvg[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX
fclk => SVRitXGk.CLK
fclk => SVRSZcDN.CLK
fclk => SVRvjWqR[0].CLK
fclk => SVRvjWqR[1].CLK
fclk => SVRvjWqR[2].CLK
fclk => SVRvjWqR[3].CLK
fclk => SVRvjWqR[4].CLK
fclk => SVRvjWqR[5].CLK
fclk => SVRvjWqR[6].CLK
fclk => SVRvjWqR[7].CLK
fclk => SVRvjWqR[8].CLK
fclk => SVRvjWqR[9].CLK
fclk => SVRvjWqR[10].CLK
fclk => SVRvjWqR[11].CLK
fclk => SVRvjWqR[12].CLK
fclk => SVRvjWqR[13].CLK
fclk => SVRvjWqR[14].CLK
fclk => SVRKZfgB[0].CLK
fclk => SVRKZfgB[1].CLK
fclk => SVRXmuBu[0].CLK
fclk => SVRXmuBu[1].CLK
fclk => SVRxNWrh[0].CLK
fclk => SVRxNWrh[1].CLK
fclk => SVRxObZG[0].CLK
fclk => SVRxObZG[1].CLK
fclk => SVRqPfym[0].CLK
fclk => SVRqPfym[1].CLK
fclk => SVRqPfym[2].CLK
fclk => SVRqPfym[3].CLK
fclk => SVRqPfym[4].CLK
fclk => SVRqPfym[5].CLK
fclk => SVRqPfym[6].CLK
fclk => SVRqPfym[7].CLK
fclk => SVRqPfym[8].CLK
fclk => SVRcbgtj.CLK
fclk => SVRfcmMs.CLK
fclk => SVRleyyL.CLK
fclk => SVRwQlnG.CLK
fclk => SVRuUFPE.CLK
SVRJROZz => SVRvjWqR[0].ACLR
SVRJROZz => SVRvjWqR[1].ACLR
SVRJROZz => SVRvjWqR[2].ACLR
SVRJROZz => SVRvjWqR[3].ACLR
SVRJROZz => SVRvjWqR[4].ACLR
SVRJROZz => SVRvjWqR[5].ACLR
SVRJROZz => SVRvjWqR[6].ACLR
SVRJROZz => SVRvjWqR[7].ACLR
SVRJROZz => SVRvjWqR[8].ACLR
SVRJROZz => SVRvjWqR[9].ACLR
SVRJROZz => SVRvjWqR[10].ACLR
SVRJROZz => SVRvjWqR[11].ACLR
SVRJROZz => SVRvjWqR[12].ACLR
SVRJROZz => SVRvjWqR[13].ACLR
SVRJROZz => SVRvjWqR[14].ACLR
SVRJROZz => SVRqPfym[0].ACLR
SVRJROZz => SVRqPfym[1].ACLR
SVRJROZz => SVRqPfym[2].ACLR
SVRJROZz => SVRqPfym[3].ACLR
SVRJROZz => SVRqPfym[4].ACLR
SVRJROZz => SVRqPfym[5].ACLR
SVRJROZz => SVRqPfym[6].ACLR
SVRJROZz => SVRqPfym[7].ACLR
SVRJROZz => SVRqPfym[8].ACLR
SVRJROZz => SVRKZfgB[0].ACLR
SVRJROZz => SVRKZfgB[1].ACLR
SVRJROZz => SVRXmuBu[0].ACLR
SVRJROZz => SVRXmuBu[1].ACLR
SVRJROZz => SVRxNWrh[0].ACLR
SVRJROZz => SVRxNWrh[1].ACLR
SVRJROZz => SVRxObZG[0].ACLR
SVRJROZz => SVRxObZG[1].ACLR
SVRJROZz => SVRwQlnG.ACLR
SVRJROZz => SVRuUFPE.ACLR
SVRJROZz => SVRcbgtj.ACLR
SVRJROZz => SVRfcmMs.ACLR
SVRJROZz => SVRleyyL.ACLR
SVRJROZz => SVRitXGk.ACLR
SVRJROZz => SVRSZcDN.ACLR
SVRzUTNy => SVRuUFPE.OUTPUTSELECT
SVRzUTNy => SVRwQlnG.OUTPUTSELECT
SVRzUTNy => SVRleyyL.OUTPUTSELECT
SVRzUTNy => SVRfcmMs.OUTPUTSELECT
SVRzUTNy => SVRcbgtj.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRqPfym.OUTPUTSELECT
SVRzUTNy => SVRxObZG.OUTPUTSELECT
SVRzUTNy => SVRxObZG.OUTPUTSELECT
SVRzUTNy => SVRxNWrh.OUTPUTSELECT
SVRzUTNy => SVRxNWrh.OUTPUTSELECT
SVRzUTNy => SVRXmuBu.OUTPUTSELECT
SVRzUTNy => SVRXmuBu.OUTPUTSELECT
SVRzUTNy => SVRKZfgB.OUTPUTSELECT
SVRzUTNy => SVRKZfgB.OUTPUTSELECT
SVRzUTNy => SVRSZcDN.OUTPUTSELECT
SVRzUTNy => SVRitXGk.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRzUTNy => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRsgqBY.IN1
SVRFoFlc => always3.IN1
SVRFoFlc => SVRxObZG.OUTPUTSELECT
SVRFoFlc => SVRxObZG.OUTPUTSELECT
SVRFoFlc => SVRxNWrh.OUTPUTSELECT
SVRFoFlc => SVRxNWrh.OUTPUTSELECT
SVRFoFlc => SVRXmuBu.OUTPUTSELECT
SVRFoFlc => SVRXmuBu.OUTPUTSELECT
SVRFoFlc => SVRKZfgB.OUTPUTSELECT
SVRFoFlc => SVRKZfgB.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRFoFlc => SVRvjWqR.OUTPUTSELECT
SVRehSHF => always8.IN1
SVRyMsqX[2] => Equal13.IN5
SVRyMsqX[3] => Equal13.IN4
SVRyMsqX[4] => Equal13.IN1
SVRyMsqX[5] => Equal13.IN3
SVRyMsqX[6] => Equal13.IN2
SVRyMsqX[7] => Equal13.IN0
SVRDtpEP[17] => SVRvjWqR.DATAB
SVRDtpEP[18] => SVRvjWqR.DATAB
SVRDtpEP[19] => SVRvjWqR.DATAB
SVRDtpEP[20] => SVRvjWqR.DATAB
SVRDtpEP[21] => SVRvjWqR.DATAB
SVRDtpEP[22] => SVRvjWqR.DATAB
SVRDtpEP[23] => SVRvjWqR.DATAB
SVRDtpEP[24] => SVRvjWqR.DATAB
SVRDtpEP[25] => SVRvjWqR.DATAB
SVRDtpEP[26] => SVRvjWqR.DATAB
SVRDtpEP[27] => SVRvjWqR.DATAB
SVRDtpEP[28] => SVRvjWqR.DATAB
SVRDtpEP[29] => SVRvjWqR.DATAB
SVRDtpEP[30] => SVRvjWqR.DATAB
SVRDtpEP[31] => SVRvjWqR.DATAB
SVROJhPU[0] => SVRxObZG.DATAB
SVROJhPU[1] => SVRxObZG.DATAB
SVROJhPU[2] => SVRxNWrh.DATAB
SVROJhPU[3] => SVRxNWrh.DATAB
SVROJhPU[4] => SVRXmuBu.DATAB
SVROJhPU[5] => SVRXmuBu.DATAB
SVROJhPU[6] => SVRKZfgB.DATAB
SVROJhPU[7] => SVRKZfgB.DATAB
SVREOLkD[0] => Equal3.IN1
SVREOLkD[1] => Equal3.IN0
SVRBNOxF[29] => SVRvWdgq.IN0
SVRBNOxF[29] => comb.IN1
SVRBNOxF[30] => comb.IN1
SVRBNOxF[30] => comb.IN1
SVRBNOxF[30] => SVRvWdgq.IN1
SVRklMnp[0] => SVRqPfym.DATAB
SVRklMnp[0] => Equal2.IN5
SVRklMnp[0] => Equal4.IN0
SVRklMnp[1] => SVRqPfym.DATAB
SVRklMnp[1] => Equal2.IN4
SVRklMnp[1] => Equal4.IN5
SVRklMnp[2] => SVRqPfym.DATAB
SVRklMnp[2] => Equal2.IN3
SVRklMnp[2] => Equal4.IN4
SVRklMnp[3] => SVRqPfym.DATAB
SVRklMnp[3] => Equal2.IN2
SVRklMnp[3] => Equal4.IN3
SVRklMnp[4] => SVRqPfym.DATAB
SVRklMnp[4] => Equal1.IN1
SVRklMnp[4] => Equal2.IN1
SVRklMnp[4] => Equal4.IN2
SVRklMnp[5] => SVRqPfym.DATAB
SVRklMnp[5] => Equal1.IN0
SVRklMnp[5] => Equal2.IN0
SVRklMnp[5] => Equal4.IN1
SVRklMnp[6] => SVRvjWqR.DATAB
SVRklMnp[6] => SVRvjWqR.DATAB
SVRklMnp[6] => SVRqPfym.DATAB
SVRklMnp[6] => Equal5.IN3
SVRklMnp[6] => Equal6.IN0
SVRklMnp[6] => Equal7.IN3
SVRklMnp[6] => Equal8.IN1
SVRklMnp[7] => SVRvjWqR.DATAB
SVRklMnp[7] => SVRvjWqR.DATAB
SVRklMnp[7] => SVRqPfym.DATAB
SVRklMnp[7] => Equal5.IN2
SVRklMnp[7] => Equal6.IN3
SVRklMnp[7] => Equal7.IN0
SVRklMnp[7] => Equal8.IN0
SVRbwSIu => always2.IN1
SVRbwSIu => SVRLVLxz.IN1
SVRbwSIu => SVRIUcmg.IN1
SVRvwyBE => SVRleyyL.OUTPUTSELECT
SVRvwyBE => SVRfcmMs.OUTPUTSELECT
SVRvwyBE => SVRcbgtj.OUTPUTSELECT
SVRPQEPZ => SVRleyyL.DATAA
SVRGolNq => SVRfcmMs.DATAA
SVRGolNq => SVRqPfym.DATAB
SVRGolNq => SVRViYxO.DATAA
SVRGolNq => SVRxeZlU.DATAA
SVRCAbmZ => SVRcbgtj.DATAA
SVRZmqEG[0] <= SVRxObZG[0].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[1] <= SVRxObZG[1].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[2] <= SVRxNWrh[0].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[3] <= SVRxNWrh[1].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[4] <= SVRXmuBu[0].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[5] <= SVRXmuBu[1].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[6] <= SVRKZfgB[0].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[7] <= SVRKZfgB[1].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[8] <= SVRqPfym[0].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[9] <= SVRqPfym[1].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[10] <= SVRqPfym[2].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[11] <= SVRqPfym[3].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[12] <= SVRqPfym[4].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[13] <= SVRqPfym[5].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[14] <= SVRqPfym[6].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[15] <= SVRqPfym[7].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[16] <= SVRqPfym[8].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[17] <= SVRvjWqR[0].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[18] <= SVRvjWqR[1].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[19] <= SVRvjWqR[2].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[20] <= SVRvjWqR[3].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[21] <= SVRvjWqR[4].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[22] <= SVRvjWqR[5].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[23] <= SVRvjWqR[6].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[24] <= SVRvjWqR[7].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[25] <= SVRvjWqR[8].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[26] <= SVRvjWqR[9].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[27] <= SVRvjWqR[10].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[28] <= SVRvjWqR[11].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[29] <= SVRvjWqR[12].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[30] <= SVRvjWqR[13].DB_MAX_OUTPUT_PORT_TYPE
SVRZmqEG[31] <= SVRvjWqR[14].DB_MAX_OUTPUT_PORT_TYPE
SVRDGtDt => SVRuUFPE.DATAA
SVRhnNgN => SVRwQlnG.DATAA


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp
fclk => fclk.IN2
pclk => pclk.IN2
SVRyEtuR => SVRzEAqG[0].ACLR
SVRyEtuR => SVRzEAqG[1].ACLR
SVRyEtuR => SVRzEAqG[2].ACLR
SVRyEtuR => SVRzEAqG[3].ACLR
SVRyEtuR => SVRzEAqG[4].ACLR
SVRyEtuR => SVRzEAqG[5].ACLR
SVRyEtuR => SVRzEAqG[6].ACLR
SVRyEtuR => SVRzEAqG[7].ACLR
SVRyEtuR => SVRzEAqG[8].ACLR
SVRyEtuR => SVRzEAqG[9].ACLR
SVRyEtuR => SVRzEAqG[10].ACLR
SVRyEtuR => SVRzEAqG[11].ACLR
SVRyEtuR => SVRzEAqG[12].ACLR
SVRyEtuR => SVRzEAqG[13].ACLR
SVRyEtuR => SVRzEAqG[14].ACLR
SVRyEtuR => SVRzEAqG[15].ACLR
SVRyEtuR => SVRYibHm[0].ACLR
SVRyEtuR => SVRYibHm[1].ACLR
SVRyEtuR => SVRYibHm[2].ACLR
SVRyEtuR => SVRYibHm[3].ACLR
SVRyEtuR => SVRYibHm[4].ACLR
SVRyEtuR => SVRYibHm[5].ACLR
SVRyEtuR => SVRYibHm[6].ACLR
SVRyEtuR => SVRYibHm[7].ACLR
SVRyEtuR => SVRzFkDR[0].ACLR
SVRyEtuR => SVRzFkDR[1].ACLR
SVRyEtuR => SVRzFkDR[2].ACLR
SVRyEtuR => SVRzFkDR[3].ACLR
SVRyEtuR => SVRzFkDR[4].ACLR
SVRyEtuR => SVRzFkDR[5].ACLR
SVRyEtuR => SVRzFkDR[6].ACLR
SVRyEtuR => SVRzFkDR[7].ACLR
SVRyEtuR => SVRAyDvb[0].ACLR
SVRyEtuR => SVRAyDvb[1].ACLR
SVRyEtuR => SVRAyDvb[2].ACLR
SVRyEtuR => SVRAyDvb[3].PRESET
SVRyEtuR => SVRAyDvb[4].PRESET
SVRyEtuR => SVRAyDvb[5].PRESET
SVRyEtuR => SVRAyDvb[6].PRESET
SVRyEtuR => SVRAyDvb[7].PRESET
SVRyEtuR => SVRvIBfT.ACLR
SVRyEtuR => SVRKixaj[0].ACLR
SVRyEtuR => SVRKixaj[1].ACLR
SVRWiNOI => SVRBwOFa.ACLR
SVRWiNOI => SVRzeqir.ACLR
SVRzUTNy => SVRKixaj.OUTPUTSELECT
SVRzUTNy => SVRKixaj.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRzFkDR.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRYibHm.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRzUTNy => SVRzEAqG.OUTPUTSELECT
SVRrGCzn => always1.IN0
SVRzMTVm => always1.IN1
SVRehSHF => always0.IN1
SVRehSHF => SVRsElAe.OUTPUTSELECT
SVREusOH[2] => Equal0.IN5
SVREusOH[2] => Equal8.IN1
SVREusOH[3] => Equal0.IN1
SVREusOH[3] => Equal8.IN5
SVREusOH[4] => Equal0.IN4
SVREusOH[4] => Equal8.IN4
SVREusOH[5] => Equal0.IN0
SVREusOH[5] => Equal8.IN0
SVREusOH[6] => Equal0.IN3
SVREusOH[6] => Equal8.IN3
SVREusOH[7] => Equal0.IN2
SVREusOH[7] => Equal8.IN2
SVRBdFMH[2] => Equal6.IN1
SVRBdFMH[2] => Equal7.IN5
SVRBdFMH[3] => Equal6.IN5
SVRBdFMH[3] => Equal7.IN4
SVRBdFMH[4] => Equal6.IN4
SVRBdFMH[4] => Equal7.IN1
SVRBdFMH[5] => Equal6.IN0
SVRBdFMH[5] => Equal7.IN0
SVRBdFMH[6] => Equal6.IN3
SVRBdFMH[6] => Equal7.IN3
SVRBdFMH[7] => Equal6.IN2
SVRBdFMH[7] => Equal7.IN2
SVRmtjIy[0] => SVRKixaj.DATAB
SVRmtjIy[0] => SVRzFkDR.DATAB
SVRmtjIy[0] => SVRAyDvb[0].DATAIN
SVRmtjIy[1] => SVRzFkDR.DATAB
SVRmtjIy[1] => SVRAyDvb[1].DATAIN
SVRmtjIy[2] => SVRzFkDR.DATAB
SVRmtjIy[2] => SVRAyDvb[2].DATAIN
SVRmtjIy[3] => SVRzFkDR.DATAB
SVRmtjIy[3] => SVRAyDvb[3].DATAIN
SVRmtjIy[4] => SVRzFkDR.DATAB
SVRmtjIy[4] => SVRAyDvb[4].DATAIN
SVRmtjIy[5] => SVRzFkDR.DATAB
SVRmtjIy[5] => SVRAyDvb[5].DATAIN
SVRmtjIy[6] => SVRzFkDR.DATAB
SVRmtjIy[6] => SVRAyDvb[6].DATAIN
SVRmtjIy[7] => SVRzFkDR.DATAB
SVRmtjIy[7] => SVRAyDvb[7].DATAIN
SVRmtjIy[8] => SVRYibHm.DATAB
SVRmtjIy[9] => SVRYibHm.DATAB
SVRmtjIy[10] => SVRYibHm.DATAB
SVRmtjIy[11] => SVRYibHm.DATAB
SVRmtjIy[12] => SVRYibHm.DATAB
SVRmtjIy[13] => SVRYibHm.DATAB
SVRmtjIy[14] => SVRYibHm.DATAB
SVRmtjIy[15] => SVRYibHm.DATAB
SVRmtjIy[16] => SVRzEAqG.DATAB
SVRmtjIy[17] => SVRzEAqG.DATAB
SVRmtjIy[18] => SVRzEAqG.DATAB
SVRmtjIy[19] => SVRzEAqG.DATAB
SVRmtjIy[20] => SVRzEAqG.DATAB
SVRmtjIy[21] => SVRzEAqG.DATAB
SVRmtjIy[22] => SVRzEAqG.DATAB
SVRmtjIy[23] => SVRzEAqG.DATAB
SVRmtjIy[24] => SVRzEAqG.DATAB
SVRmtjIy[25] => SVRzEAqG.DATAB
SVRmtjIy[26] => SVRzEAqG.DATAB
SVRmtjIy[27] => SVRzEAqG.DATAB
SVRmtjIy[28] => SVRzEAqG.DATAB
SVRmtjIy[29] => SVRzEAqG.DATAB
SVRmtjIy[30] => SVRzEAqG.DATAB
SVRmtjIy[31] => SVRzEAqG.DATAB
SVRSCAjD => always1.IN1
SVRklMnp[0] => SVRYibHm.DATAA
SVRklMnp[0] => Equal1.IN0
SVRklMnp[1] => SVRYibHm.DATAA
SVRklMnp[1] => Equal1.IN5
SVRklMnp[2] => SVRYibHm.DATAA
SVRklMnp[2] => Equal1.IN4
SVRklMnp[3] => SVRYibHm.DATAA
SVRklMnp[3] => Equal1.IN3
SVRklMnp[4] => SVRYibHm.DATAA
SVRklMnp[4] => Equal1.IN2
SVRklMnp[4] => Equal2.IN1
SVRklMnp[5] => SVRYibHm.DATAA
SVRklMnp[5] => Equal1.IN1
SVRklMnp[5] => Equal2.IN0
SVRklMnp[6] => SVRYibHm.DATAA
SVRklMnp[7] => SVRYibHm.DATAA
SVRjDxvg[29] => SVRMLtjx.OUTPUTSELECT
SVRjDxvg[30] => comb.DATAA
SVREOLkD[0] => Equal3.IN1
SVREOLkD[0] => Equal5.IN1
SVREOLkD[1] => Equal3.IN0
SVREOLkD[1] => Equal5.IN0
SVRZmqEG[28] => comb.DATAA
SVRZmqEG[29] => Equal4.IN1
SVRZmqEG[30] => Equal4.IN0
SVRBNOxF[29] => comb.OUTPUTSELECT
SVRBNOxF[30] => SVRfMfxc.OUTPUTSELECT
SVRxmmsd[0] => SVRzEAqG.DATAA
SVRxmmsd[1] => SVRzEAqG.DATAA
SVRxmmsd[2] => SVRzEAqG.DATAA
SVRxmmsd[3] => SVRzEAqG.DATAA
SVRxmmsd[4] => SVRzEAqG.DATAA
SVRxmmsd[5] => SVRzEAqG.DATAA
SVRxmmsd[6] => SVRzEAqG.DATAA
SVRxmmsd[7] => SVRzEAqG.DATAA
SVRxmmsd[8] => SVRzEAqG.DATAA
SVRxmmsd[9] => SVRzEAqG.DATAA
SVRxmmsd[10] => SVRzEAqG.DATAA
SVRxmmsd[11] => SVRzEAqG.DATAA
SVRxmmsd[12] => SVRzEAqG.DATAA
SVRxmmsd[13] => SVRzEAqG.DATAA
SVRxmmsd[14] => SVRzEAqG.DATAA
SVRxmmsd[15] => SVRzEAqG.DATAA
SVRbwSIu => SVRyiJah.OUTPUTSELECT
SVRbwSIu => SVRyxNsU.OUTPUTSELECT
SVRxZBBs[0] <= SVRAyDvb[0].DB_MAX_OUTPUT_PORT_TYPE
SVRxZBBs[1] <= SVRAyDvb[1].DB_MAX_OUTPUT_PORT_TYPE
SVRxZBBs[2] <= SVRAyDvb[2].DB_MAX_OUTPUT_PORT_TYPE
SVRxZBBs[3] <= SVRAyDvb[3].DB_MAX_OUTPUT_PORT_TYPE
SVRxZBBs[4] <= SVRAyDvb[4].DB_MAX_OUTPUT_PORT_TYPE
SVRxZBBs[5] <= SVRAyDvb[5].DB_MAX_OUTPUT_PORT_TYPE
SVRxZBBs[6] <= SVRAyDvb[6].DB_MAX_OUTPUT_PORT_TYPE
SVRxZBBs[7] <= SVRAyDvb[7].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[0] <= SVRzFkDR[0].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[1] <= SVRzFkDR[1].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[2] <= SVRzFkDR[2].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[3] <= SVRzFkDR[3].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[4] <= SVRzFkDR[4].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[5] <= SVRzFkDR[5].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[6] <= SVRzFkDR[6].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[7] <= SVRzFkDR[7].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[8] <= SVRYibHm[0].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[9] <= SVRYibHm[1].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[10] <= SVRYibHm[2].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[11] <= SVRYibHm[3].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[12] <= SVRYibHm[4].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[13] <= SVRYibHm[5].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[14] <= SVRYibHm[6].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[15] <= SVRYibHm[7].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[16] <= SVRzEAqG[0].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[17] <= SVRzEAqG[1].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[18] <= SVRzEAqG[2].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[19] <= SVRzEAqG[3].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[20] <= SVRzEAqG[4].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[21] <= SVRzEAqG[5].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[22] <= SVRzEAqG[6].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[23] <= SVRzEAqG[7].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[24] <= SVRzEAqG[8].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[25] <= SVRzEAqG[9].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[26] <= SVRzEAqG[10].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[27] <= SVRzEAqG[11].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[28] <= SVRzEAqG[12].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[29] <= SVRzEAqG[13].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[30] <= SVRzEAqG[14].DB_MAX_OUTPUT_PORT_TYPE
SVRXSjgA[31] <= SVRzEAqG[15].DB_MAX_OUTPUT_PORT_TYPE
SVRFoFlc <= comb.DB_MAX_OUTPUT_PORT_TYPE
svr_cpu_int <= SVRvIBfT.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRPTXzm:SVRUWYmG
fclk => SVRLMuhd.CLK
fclk => SVRxzPog.CLK
fclk => SVRFVtoY.CLK
SVRkRNCW => SVRUYEDm.CLK
SVRkRNCW => SVRPXjhz.CLK
SVRnXiwb => SVRFVtoY.OUTPUTSELECT
SVRSrADr <= SVRUYEDm.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRPTXzm:SVRJrVYG
fclk => SVRLMuhd.CLK
fclk => SVRxzPog.CLK
fclk => SVRFVtoY.CLK
SVRkRNCW => SVRUYEDm.CLK
SVRkRNCW => SVRPXjhz.CLK
SVRnXiwb => SVRFVtoY.OUTPUTSELECT
SVRSrADr <= SVRUYEDm.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh
fclk => SVRKujri[0].CLK
fclk => SVRKujri[1].CLK
fclk => SVRKujri[2].CLK
fclk => SVRKujri[3].CLK
fclk => SVRKujri[4].CLK
fclk => SVRKujri[5].CLK
fclk => SVRKujri[6].CLK
fclk => SVRKujri[7].CLK
fclk => SVRKujri[8].CLK
fclk => SVRKujri[9].CLK
fclk => SVRKujri[10].CLK
fclk => SVRKujri[11].CLK
fclk => SVRKujri[12].CLK
fclk => SVRKujri[13].CLK
fclk => SVRKujri[14].CLK
fclk => SVRKujri[15].CLK
fclk => SVRKujri[16].CLK
fclk => SVRKujri[17].CLK
fclk => SVRKujri[18].CLK
fclk => SVRKujri[19].CLK
fclk => SVRKujri[20].CLK
fclk => SVRKujri[21].CLK
fclk => SVRKujri[22].CLK
fclk => SVRKujri[23].CLK
fclk => SVRKujri[24].CLK
fclk => SVRKujri[25].CLK
fclk => SVRKujri[26].CLK
fclk => SVRKujri[27].CLK
fclk => SVRKujri[28].CLK
fclk => SVRKujri[29].CLK
fclk => SVRKujri[30].CLK
fclk => SVRKujri[31].CLK
fclk => SVRvPsIq[0].CLK
fclk => SVRvPsIq[1].CLK
fclk => SVRvPsIq[2].CLK
fclk => SVRvPsIq[3].CLK
fclk => SVRvPsIq[4].CLK
fclk => SVRvPsIq[5].CLK
fclk => SVRvPsIq[6].CLK
fclk => SVRvPsIq[7].CLK
fclk => SVRvPsIq[8].CLK
fclk => SVRvPsIq[9].CLK
fclk => SVRvPsIq[10].CLK
fclk => SVRvPsIq[11].CLK
fclk => SVRvPsIq[12].CLK
fclk => SVRvPsIq[13].CLK
fclk => SVRvPsIq[14].CLK
fclk => SVRvPsIq[15].CLK
fclk => SVRvPsIq[16].CLK
fclk => SVRvPsIq[17].CLK
fclk => SVRvPsIq[18].CLK
fclk => SVRvPsIq[19].CLK
fclk => SVRvPsIq[20].CLK
fclk => SVRvPsIq[21].CLK
fclk => SVRvPsIq[22].CLK
fclk => SVRvPsIq[23].CLK
fclk => SVRvPsIq[24].CLK
fclk => SVRvPsIq[25].CLK
fclk => SVRvPsIq[26].CLK
fclk => SVRvPsIq[27].CLK
fclk => SVRvPsIq[28].CLK
fclk => SVRvPsIq[29].CLK
fclk => SVRvPsIq[30].CLK
fclk => SVRvPsIq[31].CLK
fclk => SVRQELqH[0].CLK
fclk => SVRQELqH[1].CLK
fclk => SVRQELqH[2].CLK
fclk => SVRQELqH[3].CLK
fclk => SVRQELqH[4].CLK
fclk => SVRQELqH[5].CLK
fclk => SVRQELqH[6].CLK
fclk => SVRQELqH[7].CLK
fclk => SVRQELqH[8].CLK
fclk => SVRQELqH[9].CLK
fclk => SVRQELqH[10].CLK
fclk => SVRQELqH[11].CLK
fclk => SVRQELqH[12].CLK
fclk => SVRQELqH[13].CLK
fclk => SVRQELqH[14].CLK
fclk => SVRQELqH[15].CLK
fclk => SVRQELqH[16].CLK
fclk => SVRQELqH[17].CLK
fclk => SVRQELqH[18].CLK
fclk => SVRQELqH[19].CLK
fclk => SVRQELqH[20].CLK
fclk => SVRQELqH[21].CLK
fclk => SVRQELqH[22].CLK
fclk => SVRQELqH[23].CLK
fclk => SVRQELqH[24].CLK
fclk => SVRQELqH[25].CLK
fclk => SVRQELqH[26].CLK
fclk => SVRQELqH[27].CLK
fclk => SVRQELqH[28].CLK
fclk => SVRQELqH[29].CLK
fclk => SVRQELqH[30].CLK
fclk => SVRQELqH[31].CLK
fclk => SVRGjxHo[0].CLK
fclk => SVRGjxHo[1].CLK
fclk => SVRGjxHo[2].CLK
fclk => SVRGjxHo[3].CLK
fclk => SVRGjxHo[4].CLK
fclk => SVRGjxHo[5].CLK
fclk => SVRGjxHo[6].CLK
fclk => SVRGjxHo[7].CLK
fclk => SVRGjxHo[8].CLK
fclk => SVRGjxHo[9].CLK
fclk => SVRGjxHo[10].CLK
fclk => SVRGjxHo[11].CLK
fclk => SVRGjxHo[12].CLK
fclk => SVRGjxHo[13].CLK
fclk => SVRGjxHo[14].CLK
fclk => SVRGjxHo[15].CLK
fclk => SVRGjxHo[16].CLK
fclk => SVRGjxHo[17].CLK
fclk => SVRGjxHo[18].CLK
fclk => SVRGjxHo[19].CLK
fclk => SVRGjxHo[20].CLK
fclk => SVRGjxHo[21].CLK
fclk => SVRGjxHo[22].CLK
fclk => SVRGjxHo[23].CLK
fclk => SVRGjxHo[24].CLK
fclk => SVRGjxHo[25].CLK
fclk => SVRGjxHo[26].CLK
fclk => SVRGjxHo[27].CLK
fclk => SVRntUoD[0].CLK
fclk => SVRntUoD[1].CLK
fclk => SVRntUoD[2].CLK
fclk => SVRntUoD[3].CLK
fclk => SVRntUoD[4].CLK
fclk => SVRntUoD[5].CLK
fclk => SVRntUoD[6].CLK
fclk => SVRntUoD[7].CLK
fclk => SVRntUoD[8].CLK
fclk => SVRntUoD[9].CLK
fclk => SVRntUoD[10].CLK
fclk => SVRntUoD[11].CLK
fclk => SVRntUoD[12].CLK
fclk => SVRntUoD[13].CLK
fclk => SVRntUoD[14].CLK
fclk => SVRntUoD[15].CLK
fclk => SVRntUoD[16].CLK
fclk => SVRntUoD[17].CLK
fclk => SVRntUoD[18].CLK
fclk => SVRntUoD[19].CLK
fclk => SVRntUoD[20].CLK
fclk => SVRntUoD[21].CLK
fclk => SVRntUoD[22].CLK
fclk => SVRntUoD[23].CLK
fclk => SVRntUoD[24].CLK
fclk => SVRntUoD[25].CLK
fclk => SVRntUoD[26].CLK
fclk => SVRntUoD[27].CLK
SVRJROZz => SVRntUoD[0].PRESET
SVRJROZz => SVRntUoD[1].PRESET
SVRJROZz => SVRntUoD[2].ACLR
SVRJROZz => SVRntUoD[3].PRESET
SVRJROZz => SVRntUoD[4].ACLR
SVRJROZz => SVRntUoD[5].ACLR
SVRJROZz => SVRntUoD[6].ACLR
SVRJROZz => SVRntUoD[7].ACLR
SVRJROZz => SVRntUoD[8].ACLR
SVRJROZz => SVRntUoD[9].ACLR
SVRJROZz => SVRntUoD[10].ACLR
SVRJROZz => SVRntUoD[11].ACLR
SVRJROZz => SVRntUoD[12].ACLR
SVRJROZz => SVRntUoD[13].ACLR
SVRJROZz => SVRntUoD[14].ACLR
SVRJROZz => SVRntUoD[15].ACLR
SVRJROZz => SVRntUoD[16].ACLR
SVRJROZz => SVRntUoD[17].ACLR
SVRJROZz => SVRntUoD[18].ACLR
SVRJROZz => SVRntUoD[19].ACLR
SVRJROZz => SVRntUoD[20].ACLR
SVRJROZz => SVRntUoD[21].ACLR
SVRJROZz => SVRntUoD[22].ACLR
SVRJROZz => SVRntUoD[23].ACLR
SVRJROZz => SVRntUoD[24].ACLR
SVRJROZz => SVRntUoD[25].ACLR
SVRJROZz => SVRntUoD[26].ACLR
SVRJROZz => SVRntUoD[27].ACLR
SVRJROZz => SVRGjxHo[0].ACLR
SVRJROZz => SVRGjxHo[1].ACLR
SVRJROZz => SVRGjxHo[2].ACLR
SVRJROZz => SVRGjxHo[3].ACLR
SVRJROZz => SVRGjxHo[4].ACLR
SVRJROZz => SVRGjxHo[5].ACLR
SVRJROZz => SVRGjxHo[6].ACLR
SVRJROZz => SVRGjxHo[7].ACLR
SVRJROZz => SVRGjxHo[8].ACLR
SVRJROZz => SVRGjxHo[9].ACLR
SVRJROZz => SVRGjxHo[10].ACLR
SVRJROZz => SVRGjxHo[11].ACLR
SVRJROZz => SVRGjxHo[12].ACLR
SVRJROZz => SVRGjxHo[13].ACLR
SVRJROZz => SVRGjxHo[14].ACLR
SVRJROZz => SVRGjxHo[15].ACLR
SVRJROZz => SVRGjxHo[16].ACLR
SVRJROZz => SVRGjxHo[17].ACLR
SVRJROZz => SVRGjxHo[18].ACLR
SVRJROZz => SVRGjxHo[19].ACLR
SVRJROZz => SVRGjxHo[20].ACLR
SVRJROZz => SVRGjxHo[21].ACLR
SVRJROZz => SVRGjxHo[22].ACLR
SVRJROZz => SVRGjxHo[23].ACLR
SVRJROZz => SVRGjxHo[24].ACLR
SVRJROZz => SVRGjxHo[25].ACLR
SVRJROZz => SVRGjxHo[26].ACLR
SVRJROZz => SVRGjxHo[27].ACLR
SVRehSHF => always0.IN1
SVRehSHF => always1.IN1
SVRehSHF => always2.IN1
SVRehSHF => always3.IN1
SVRehSHF => always4.IN1
SVRyMsqX[2] => Equal0.IN0
SVRyMsqX[2] => Equal1.IN5
SVRyMsqX[2] => Equal2.IN5
SVRyMsqX[2] => Equal3.IN3
SVRyMsqX[2] => Equal4.IN5
SVRyMsqX[3] => Equal0.IN5
SVRyMsqX[3] => Equal1.IN0
SVRyMsqX[3] => Equal2.IN4
SVRyMsqX[3] => Equal3.IN5
SVRyMsqX[3] => Equal4.IN3
SVRyMsqX[4] => Equal0.IN4
SVRyMsqX[4] => Equal1.IN4
SVRyMsqX[4] => Equal2.IN3
SVRyMsqX[4] => Equal3.IN4
SVRyMsqX[4] => Equal4.IN4
SVRyMsqX[5] => Equal0.IN3
SVRyMsqX[5] => Equal1.IN3
SVRyMsqX[5] => Equal2.IN2
SVRyMsqX[5] => Equal3.IN2
SVRyMsqX[5] => Equal4.IN2
SVRyMsqX[6] => Equal0.IN2
SVRyMsqX[6] => Equal1.IN2
SVRyMsqX[6] => Equal2.IN1
SVRyMsqX[6] => Equal3.IN1
SVRyMsqX[6] => Equal4.IN1
SVRyMsqX[7] => Equal0.IN1
SVRyMsqX[7] => Equal1.IN1
SVRyMsqX[7] => Equal2.IN0
SVRyMsqX[7] => Equal3.IN0
SVRyMsqX[7] => Equal4.IN0
SVRmtjIy[0] => SVRntUoD[0].DATAIN
SVRmtjIy[0] => SVRGjxHo[0].DATAIN
SVRmtjIy[0] => SVRQELqH[0].DATAIN
SVRmtjIy[0] => SVRKujri[0].DATAIN
SVRmtjIy[0] => SVRvPsIq[0].DATAIN
SVRmtjIy[1] => SVRntUoD[1].DATAIN
SVRmtjIy[1] => SVRGjxHo[1].DATAIN
SVRmtjIy[1] => SVRKujri[1].DATAIN
SVRmtjIy[1] => SVRvPsIq[1].DATAIN
SVRmtjIy[1] => SVRQELqH[1].DATAIN
SVRmtjIy[2] => SVRntUoD[2].DATAIN
SVRmtjIy[2] => SVRGjxHo[2].DATAIN
SVRmtjIy[2] => SVRKujri[2].DATAIN
SVRmtjIy[2] => SVRvPsIq[2].DATAIN
SVRmtjIy[2] => SVRQELqH[2].DATAIN
SVRmtjIy[3] => SVRKujri[3].DATAIN
SVRmtjIy[3] => SVRntUoD[3].DATAIN
SVRmtjIy[3] => SVRGjxHo[3].DATAIN
SVRmtjIy[3] => SVRvPsIq[3].DATAIN
SVRmtjIy[3] => SVRQELqH[3].DATAIN
SVRmtjIy[4] => SVRntUoD[4].DATAIN
SVRmtjIy[4] => SVRGjxHo[4].DATAIN
SVRmtjIy[4] => SVRKujri[4].DATAIN
SVRmtjIy[4] => SVRvPsIq[4].DATAIN
SVRmtjIy[4] => SVRQELqH[4].DATAIN
SVRmtjIy[5] => SVRntUoD[5].DATAIN
SVRmtjIy[5] => SVRGjxHo[5].DATAIN
SVRmtjIy[5] => SVRKujri[5].DATAIN
SVRmtjIy[5] => SVRvPsIq[5].DATAIN
SVRmtjIy[5] => SVRQELqH[5].DATAIN
SVRmtjIy[6] => SVRntUoD[6].DATAIN
SVRmtjIy[6] => SVRGjxHo[6].DATAIN
SVRmtjIy[6] => SVRKujri[6].DATAIN
SVRmtjIy[6] => SVRvPsIq[6].DATAIN
SVRmtjIy[6] => SVRQELqH[6].DATAIN
SVRmtjIy[7] => SVRntUoD[7].DATAIN
SVRmtjIy[7] => SVRGjxHo[7].DATAIN
SVRmtjIy[7] => SVRKujri[7].DATAIN
SVRmtjIy[7] => SVRvPsIq[7].DATAIN
SVRmtjIy[7] => SVRQELqH[7].DATAIN
SVRmtjIy[8] => SVRntUoD[8].DATAIN
SVRmtjIy[8] => SVRGjxHo[8].DATAIN
SVRmtjIy[8] => SVRKujri[8].DATAIN
SVRmtjIy[8] => SVRvPsIq[8].DATAIN
SVRmtjIy[8] => SVRQELqH[8].DATAIN
SVRmtjIy[9] => SVRntUoD[9].DATAIN
SVRmtjIy[9] => SVRGjxHo[9].DATAIN
SVRmtjIy[9] => SVRKujri[9].DATAIN
SVRmtjIy[9] => SVRvPsIq[9].DATAIN
SVRmtjIy[9] => SVRQELqH[9].DATAIN
SVRmtjIy[10] => SVRntUoD[10].DATAIN
SVRmtjIy[10] => SVRGjxHo[10].DATAIN
SVRmtjIy[10] => SVRKujri[10].DATAIN
SVRmtjIy[10] => SVRvPsIq[10].DATAIN
SVRmtjIy[10] => SVRQELqH[10].DATAIN
SVRmtjIy[11] => SVRntUoD[11].DATAIN
SVRmtjIy[11] => SVRGjxHo[11].DATAIN
SVRmtjIy[11] => SVRKujri[11].DATAIN
SVRmtjIy[11] => SVRvPsIq[11].DATAIN
SVRmtjIy[11] => SVRQELqH[11].DATAIN
SVRmtjIy[12] => SVRntUoD[12].DATAIN
SVRmtjIy[12] => SVRGjxHo[12].DATAIN
SVRmtjIy[12] => SVRKujri[12].DATAIN
SVRmtjIy[12] => SVRvPsIq[12].DATAIN
SVRmtjIy[12] => SVRQELqH[12].DATAIN
SVRmtjIy[13] => SVRntUoD[13].DATAIN
SVRmtjIy[13] => SVRGjxHo[13].DATAIN
SVRmtjIy[13] => SVRKujri[13].DATAIN
SVRmtjIy[13] => SVRvPsIq[13].DATAIN
SVRmtjIy[13] => SVRQELqH[13].DATAIN
SVRmtjIy[14] => SVRntUoD[14].DATAIN
SVRmtjIy[14] => SVRGjxHo[14].DATAIN
SVRmtjIy[14] => SVRKujri[14].DATAIN
SVRmtjIy[14] => SVRvPsIq[14].DATAIN
SVRmtjIy[14] => SVRQELqH[14].DATAIN
SVRmtjIy[15] => SVRntUoD[15].DATAIN
SVRmtjIy[15] => SVRGjxHo[15].DATAIN
SVRmtjIy[15] => SVRKujri[15].DATAIN
SVRmtjIy[15] => SVRvPsIq[15].DATAIN
SVRmtjIy[15] => SVRQELqH[15].DATAIN
SVRmtjIy[16] => SVRntUoD[16].DATAIN
SVRmtjIy[16] => SVRGjxHo[16].DATAIN
SVRmtjIy[16] => SVRKujri[16].DATAIN
SVRmtjIy[16] => SVRvPsIq[16].DATAIN
SVRmtjIy[16] => SVRQELqH[16].DATAIN
SVRmtjIy[17] => SVRntUoD[17].DATAIN
SVRmtjIy[17] => SVRGjxHo[17].DATAIN
SVRmtjIy[17] => SVRKujri[17].DATAIN
SVRmtjIy[17] => SVRvPsIq[17].DATAIN
SVRmtjIy[17] => SVRQELqH[17].DATAIN
SVRmtjIy[18] => SVRntUoD[18].DATAIN
SVRmtjIy[18] => SVRGjxHo[18].DATAIN
SVRmtjIy[18] => SVRKujri[18].DATAIN
SVRmtjIy[18] => SVRvPsIq[18].DATAIN
SVRmtjIy[18] => SVRQELqH[18].DATAIN
SVRmtjIy[19] => SVRntUoD[19].DATAIN
SVRmtjIy[19] => SVRGjxHo[19].DATAIN
SVRmtjIy[19] => SVRKujri[19].DATAIN
SVRmtjIy[19] => SVRvPsIq[19].DATAIN
SVRmtjIy[19] => SVRQELqH[19].DATAIN
SVRmtjIy[20] => SVRntUoD[20].DATAIN
SVRmtjIy[20] => SVRGjxHo[20].DATAIN
SVRmtjIy[20] => SVRKujri[20].DATAIN
SVRmtjIy[20] => SVRvPsIq[20].DATAIN
SVRmtjIy[20] => SVRQELqH[20].DATAIN
SVRmtjIy[21] => SVRntUoD[21].DATAIN
SVRmtjIy[21] => SVRGjxHo[21].DATAIN
SVRmtjIy[21] => SVRKujri[21].DATAIN
SVRmtjIy[21] => SVRvPsIq[21].DATAIN
SVRmtjIy[21] => SVRQELqH[21].DATAIN
SVRmtjIy[22] => SVRntUoD[22].DATAIN
SVRmtjIy[22] => SVRGjxHo[22].DATAIN
SVRmtjIy[22] => SVRKujri[22].DATAIN
SVRmtjIy[22] => SVRvPsIq[22].DATAIN
SVRmtjIy[22] => SVRQELqH[22].DATAIN
SVRmtjIy[23] => SVRntUoD[23].DATAIN
SVRmtjIy[23] => SVRGjxHo[23].DATAIN
SVRmtjIy[23] => SVRKujri[23].DATAIN
SVRmtjIy[23] => SVRvPsIq[23].DATAIN
SVRmtjIy[23] => SVRQELqH[23].DATAIN
SVRmtjIy[24] => SVRntUoD[24].DATAIN
SVRmtjIy[24] => SVRGjxHo[24].DATAIN
SVRmtjIy[24] => SVRKujri[24].DATAIN
SVRmtjIy[24] => SVRvPsIq[24].DATAIN
SVRmtjIy[24] => SVRQELqH[24].DATAIN
SVRmtjIy[25] => SVRntUoD[25].DATAIN
SVRmtjIy[25] => SVRGjxHo[25].DATAIN
SVRmtjIy[25] => SVRKujri[25].DATAIN
SVRmtjIy[25] => SVRvPsIq[25].DATAIN
SVRmtjIy[25] => SVRQELqH[25].DATAIN
SVRmtjIy[26] => SVRntUoD[26].DATAIN
SVRmtjIy[26] => SVRGjxHo[26].DATAIN
SVRmtjIy[26] => SVRKujri[26].DATAIN
SVRmtjIy[26] => SVRvPsIq[26].DATAIN
SVRmtjIy[26] => SVRQELqH[26].DATAIN
SVRmtjIy[27] => SVRntUoD[27].DATAIN
SVRmtjIy[27] => SVRGjxHo[27].DATAIN
SVRmtjIy[27] => SVRKujri[27].DATAIN
SVRmtjIy[27] => SVRvPsIq[27].DATAIN
SVRmtjIy[27] => SVRQELqH[27].DATAIN
SVRmtjIy[28] => SVRKujri[28].DATAIN
SVRmtjIy[28] => SVRvPsIq[28].DATAIN
SVRmtjIy[28] => SVRQELqH[28].DATAIN
SVRmtjIy[29] => SVRKujri[29].DATAIN
SVRmtjIy[29] => SVRvPsIq[29].DATAIN
SVRmtjIy[29] => SVRQELqH[29].DATAIN
SVRmtjIy[30] => SVRKujri[30].DATAIN
SVRmtjIy[30] => SVRvPsIq[30].DATAIN
SVRmtjIy[30] => SVRQELqH[30].DATAIN
SVRmtjIy[31] => SVRKujri[31].DATAIN
SVRmtjIy[31] => SVRvPsIq[31].DATAIN
SVRmtjIy[31] => SVRQELqH[31].DATAIN
SVRUtdgF[0] <= SVRntUoD[0].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[1] <= SVRntUoD[1].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[2] <= SVRntUoD[2].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[3] <= SVRntUoD[3].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[4] <= SVRntUoD[4].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[5] <= SVRntUoD[5].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[6] <= SVRntUoD[6].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[7] <= SVRntUoD[7].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[8] <= SVRntUoD[8].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[9] <= SVRntUoD[9].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[10] <= SVRntUoD[10].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[11] <= SVRntUoD[11].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[12] <= SVRntUoD[12].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[13] <= SVRntUoD[13].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[14] <= SVRntUoD[14].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[15] <= SVRntUoD[15].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[16] <= SVRntUoD[16].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[17] <= SVRntUoD[17].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[18] <= SVRntUoD[18].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[19] <= SVRntUoD[19].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[20] <= SVRntUoD[20].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[21] <= SVRntUoD[21].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[22] <= SVRntUoD[22].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[23] <= SVRntUoD[23].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[24] <= SVRntUoD[24].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[25] <= SVRntUoD[25].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[26] <= SVRntUoD[26].DB_MAX_OUTPUT_PORT_TYPE
SVRUtdgF[27] <= SVRntUoD[27].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[0] <= SVRGjxHo[0].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[1] <= SVRGjxHo[1].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[2] <= SVRGjxHo[2].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[3] <= SVRGjxHo[3].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[4] <= SVRGjxHo[4].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[5] <= SVRGjxHo[5].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[6] <= SVRGjxHo[6].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[7] <= SVRGjxHo[7].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[8] <= SVRGjxHo[8].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[9] <= SVRGjxHo[9].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[10] <= SVRGjxHo[10].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[11] <= SVRGjxHo[11].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[12] <= SVRGjxHo[12].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[13] <= SVRGjxHo[13].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[14] <= SVRGjxHo[14].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[15] <= SVRGjxHo[15].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[16] <= SVRGjxHo[16].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[17] <= SVRGjxHo[17].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[18] <= SVRGjxHo[18].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[19] <= SVRGjxHo[19].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[20] <= SVRGjxHo[20].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[21] <= SVRGjxHo[21].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[22] <= SVRGjxHo[22].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[23] <= SVRGjxHo[23].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[24] <= SVRGjxHo[24].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[25] <= SVRGjxHo[25].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[26] <= SVRGjxHo[26].DB_MAX_OUTPUT_PORT_TYPE
SVRHXUZw[27] <= SVRGjxHo[27].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[0] <= SVRQELqH[0].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[1] <= SVRQELqH[1].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[2] <= SVRQELqH[2].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[3] <= SVRQELqH[3].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[4] <= SVRQELqH[4].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[5] <= SVRQELqH[5].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[6] <= SVRQELqH[6].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[7] <= SVRQELqH[7].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[8] <= SVRQELqH[8].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[9] <= SVRQELqH[9].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[10] <= SVRQELqH[10].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[11] <= SVRQELqH[11].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[12] <= SVRQELqH[12].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[13] <= SVRQELqH[13].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[14] <= SVRQELqH[14].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[15] <= SVRQELqH[15].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[16] <= SVRQELqH[16].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[17] <= SVRQELqH[17].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[18] <= SVRQELqH[18].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[19] <= SVRQELqH[19].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[20] <= SVRQELqH[20].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[21] <= SVRQELqH[21].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[22] <= SVRQELqH[22].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[23] <= SVRQELqH[23].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[24] <= SVRQELqH[24].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[25] <= SVRQELqH[25].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[26] <= SVRQELqH[26].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[27] <= SVRQELqH[27].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[28] <= SVRQELqH[28].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[29] <= SVRQELqH[29].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[30] <= SVRQELqH[30].DB_MAX_OUTPUT_PORT_TYPE
SVRSoHSD[31] <= SVRQELqH[31].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[0] <= SVRvPsIq[0].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[1] <= SVRvPsIq[1].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[2] <= SVRvPsIq[2].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[3] <= SVRvPsIq[3].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[4] <= SVRvPsIq[4].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[5] <= SVRvPsIq[5].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[6] <= SVRvPsIq[6].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[7] <= SVRvPsIq[7].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[8] <= SVRvPsIq[8].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[9] <= SVRvPsIq[9].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[10] <= SVRvPsIq[10].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[11] <= SVRvPsIq[11].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[12] <= SVRvPsIq[12].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[13] <= SVRvPsIq[13].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[14] <= SVRvPsIq[14].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[15] <= SVRvPsIq[15].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[16] <= SVRvPsIq[16].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[17] <= SVRvPsIq[17].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[18] <= SVRvPsIq[18].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[19] <= SVRvPsIq[19].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[20] <= SVRvPsIq[20].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[21] <= SVRvPsIq[21].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[22] <= SVRvPsIq[22].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[23] <= SVRvPsIq[23].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[24] <= SVRvPsIq[24].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[25] <= SVRvPsIq[25].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[26] <= SVRvPsIq[26].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[27] <= SVRvPsIq[27].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[28] <= SVRvPsIq[28].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[29] <= SVRvPsIq[29].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[30] <= SVRvPsIq[30].DB_MAX_OUTPUT_PORT_TYPE
SVRwHqWo[31] <= SVRvPsIq[31].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[0] <= SVRKujri[0].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[1] <= SVRKujri[1].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[2] <= SVRKujri[2].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[3] <= SVRKujri[3].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[4] <= SVRKujri[4].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[5] <= SVRKujri[5].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[6] <= SVRKujri[6].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[7] <= SVRKujri[7].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[8] <= SVRKujri[8].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[9] <= SVRKujri[9].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[10] <= SVRKujri[10].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[11] <= SVRKujri[11].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[12] <= SVRKujri[12].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[13] <= SVRKujri[13].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[14] <= SVRKujri[14].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[15] <= SVRKujri[15].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[16] <= SVRKujri[16].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[17] <= SVRKujri[17].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[18] <= SVRKujri[18].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[19] <= SVRKujri[19].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[20] <= SVRKujri[20].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[21] <= SVRKujri[21].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[22] <= SVRKujri[22].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[23] <= SVRKujri[23].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[24] <= SVRKujri[24].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[25] <= SVRKujri[25].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[26] <= SVRKujri[26].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[27] <= SVRKujri[27].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[28] <= SVRKujri[28].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[29] <= SVRKujri[29].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[30] <= SVRKujri[30].DB_MAX_OUTPUT_PORT_TYPE
SVRXjEqy[31] <= SVRKujri[31].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo
fclk => svr_data_type[0]~reg0.CLK
fclk => svr_data_type[1]~reg0.CLK
fclk => svr_data_type[2]~reg0.CLK
fclk => svr_data_type[3]~reg0.CLK
fclk => svr_data_type[4]~reg0.CLK
fclk => svr_data_type[5]~reg0.CLK
fclk => SVRgDTYn[0]~reg0.CLK
fclk => SVRgDTYn[1]~reg0.CLK
fclk => SVRYrDeq.CLK
fclk => SVRXJgjG[0].CLK
fclk => SVRXJgjG[1].CLK
fclk => SVRwHvHE.CLK
fclk => SVRvCZDB.CLK
fclk => svr_fs~reg0.CLK
fclk => SVRlxgFy.CLK
pclk => SVRTVbtZ[0]~reg0.CLK
pclk => SVRTVbtZ[1]~reg0.CLK
pclk => SVRTVbtZ[2]~reg0.CLK
pclk => SVRTVbtZ[3]~reg0.CLK
pclk => SVRTVbtZ[4]~reg0.CLK
pclk => SVRTVbtZ[5]~reg0.CLK
pclk => SVRTVbtZ[6]~reg0.CLK
pclk => SVRTVbtZ[7]~reg0.CLK
pclk => SVRTVbtZ[8]~reg0.CLK
pclk => SVRTVbtZ[9]~reg0.CLK
pclk => SVRTVbtZ[10]~reg0.CLK
pclk => SVRTVbtZ[11]~reg0.CLK
pclk => SVRTVbtZ[12]~reg0.CLK
pclk => SVRTVbtZ[13]~reg0.CLK
pclk => SVRTVbtZ[14]~reg0.CLK
pclk => SVRTVbtZ[15]~reg0.CLK
pclk => SVRTVbtZ[16]~reg0.CLK
pclk => SVRTVbtZ[17]~reg0.CLK
pclk => SVRTVbtZ[18]~reg0.CLK
pclk => SVRTVbtZ[19]~reg0.CLK
pclk => SVRTVbtZ[20]~reg0.CLK
pclk => SVRTVbtZ[21]~reg0.CLK
pclk => SVRTVbtZ[22]~reg0.CLK
pclk => SVRTVbtZ[23]~reg0.CLK
pclk => SVRTVbtZ[24]~reg0.CLK
pclk => SVRTVbtZ[25]~reg0.CLK
pclk => SVRTVbtZ[26]~reg0.CLK
pclk => SVRTVbtZ[27]~reg0.CLK
pclk => SVRTVbtZ[28]~reg0.CLK
pclk => SVRTVbtZ[29]~reg0.CLK
pclk => SVRTVbtZ[30]~reg0.CLK
pclk => SVRTVbtZ[31]~reg0.CLK
SVRyEtuR => SVRlxgFy.ACLR
SVRyEtuR => SVRgDTYn[0]~reg0.ACLR
SVRyEtuR => SVRgDTYn[1]~reg0.ACLR
SVRyEtuR => svr_fs~reg0.ACLR
SVRyEtuR => SVRvCZDB.ACLR
SVRyEtuR => svr_data_type[0]~reg0.ACLR
SVRyEtuR => svr_data_type[1]~reg0.ACLR
SVRyEtuR => svr_data_type[2]~reg0.ACLR
SVRyEtuR => svr_data_type[3]~reg0.ACLR
SVRyEtuR => svr_data_type[4]~reg0.ACLR
SVRyEtuR => svr_data_type[5]~reg0.ACLR
SVRyEtuR => SVRwHvHE.ACLR
SVRyEtuR => SVRXJgjG[0].ACLR
SVRyEtuR => SVRXJgjG[1].ACLR
SVRyEtuR => SVRYrDeq.ACLR
SVRWiNOI => SVRTVbtZ[0]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[1]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[2]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[3]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[4]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[5]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[6]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[7]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[8]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[9]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[10]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[11]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[12]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[13]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[14]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[15]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[16]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[17]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[18]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[19]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[20]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[21]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[22]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[23]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[24]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[25]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[26]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[27]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[28]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[29]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[30]~reg0.ACLR
SVRWiNOI => SVRTVbtZ[31]~reg0.ACLR
SVRzUTNy => svr_fs.OUTPUTSELECT
SVRzUTNy => SVRvCZDB.OUTPUTSELECT
SVRzUTNy => SVRwHvHE.OUTPUTSELECT
SVRzUTNy => SVRgDTYn.OUTPUTSELECT
SVRzUTNy => SVRgDTYn.OUTPUTSELECT
SVRzUTNy => svr_data_type.OUTPUTSELECT
SVRzUTNy => svr_data_type.OUTPUTSELECT
SVRzUTNy => svr_data_type.OUTPUTSELECT
SVRzUTNy => svr_data_type.OUTPUTSELECT
SVRzUTNy => svr_data_type.OUTPUTSELECT
SVRzUTNy => svr_data_type.OUTPUTSELECT
SVRrGCzn => always1.IN0
SVRrGCzn => always1.IN1
SVRehSHF => always0.IN1
SVREusOH[2] => Equal0.IN5
SVREusOH[3] => Equal0.IN4
SVREusOH[4] => Equal0.IN3
SVREusOH[5] => Equal0.IN2
SVREusOH[6] => Equal0.IN1
SVREusOH[7] => Equal0.IN0
SVRBdFMH[2] => Equal1.IN5
SVRBdFMH[2] => Equal2.IN0
SVRBdFMH[2] => Equal3.IN5
SVRBdFMH[2] => Equal4.IN5
SVRBdFMH[2] => Equal5.IN1
SVRBdFMH[2] => Equal6.IN5
SVRBdFMH[2] => Equal7.IN5
SVRBdFMH[2] => Equal8.IN1
SVRBdFMH[2] => Equal9.IN5
SVRBdFMH[2] => Equal10.IN5
SVRBdFMH[2] => Equal11.IN5
SVRBdFMH[2] => Equal12.IN1
SVRBdFMH[2] => Equal13.IN5
SVRBdFMH[2] => Equal14.IN2
SVRBdFMH[2] => Equal15.IN5
SVRBdFMH[2] => Equal16.IN3
SVRBdFMH[2] => Equal17.IN5
SVRBdFMH[2] => Equal18.IN5
SVRBdFMH[2] => Equal19.IN5
SVRBdFMH[2] => Equal20.IN4
SVRBdFMH[3] => Equal1.IN4
SVRBdFMH[3] => Equal2.IN5
SVRBdFMH[3] => Equal3.IN0
SVRBdFMH[3] => Equal4.IN1
SVRBdFMH[3] => Equal5.IN5
SVRBdFMH[3] => Equal6.IN4
SVRBdFMH[3] => Equal7.IN4
SVRBdFMH[3] => Equal8.IN5
SVRBdFMH[3] => Equal9.IN1
SVRBdFMH[3] => Equal10.IN4
SVRBdFMH[3] => Equal11.IN4
SVRBdFMH[3] => Equal12.IN5
SVRBdFMH[3] => Equal13.IN1
SVRBdFMH[3] => Equal14.IN5
SVRBdFMH[3] => Equal15.IN2
SVRBdFMH[3] => Equal16.IN2
SVRBdFMH[3] => Equal17.IN4
SVRBdFMH[3] => Equal18.IN4
SVRBdFMH[3] => Equal19.IN4
SVRBdFMH[3] => Equal20.IN5
SVRBdFMH[4] => Equal1.IN3
SVRBdFMH[4] => Equal2.IN4
SVRBdFMH[4] => Equal3.IN4
SVRBdFMH[4] => Equal4.IN4
SVRBdFMH[4] => Equal5.IN4
SVRBdFMH[4] => Equal6.IN1
SVRBdFMH[4] => Equal7.IN3
SVRBdFMH[4] => Equal8.IN4
SVRBdFMH[4] => Equal9.IN4
SVRBdFMH[4] => Equal10.IN1
SVRBdFMH[4] => Equal11.IN3
SVRBdFMH[4] => Equal12.IN4
SVRBdFMH[4] => Equal13.IN4
SVRBdFMH[4] => Equal14.IN1
SVRBdFMH[4] => Equal15.IN1
SVRBdFMH[4] => Equal16.IN1
SVRBdFMH[4] => Equal17.IN3
SVRBdFMH[4] => Equal18.IN3
SVRBdFMH[4] => Equal19.IN3
SVRBdFMH[4] => Equal20.IN3
SVRBdFMH[5] => Equal1.IN2
SVRBdFMH[5] => Equal2.IN3
SVRBdFMH[5] => Equal3.IN3
SVRBdFMH[5] => Equal4.IN0
SVRBdFMH[5] => Equal5.IN0
SVRBdFMH[5] => Equal6.IN0
SVRBdFMH[5] => Equal7.IN2
SVRBdFMH[5] => Equal8.IN3
SVRBdFMH[5] => Equal9.IN3
SVRBdFMH[5] => Equal10.IN3
SVRBdFMH[5] => Equal11.IN2
SVRBdFMH[5] => Equal12.IN3
SVRBdFMH[5] => Equal13.IN3
SVRBdFMH[5] => Equal14.IN4
SVRBdFMH[5] => Equal15.IN4
SVRBdFMH[5] => Equal16.IN5
SVRBdFMH[5] => Equal17.IN2
SVRBdFMH[5] => Equal18.IN2
SVRBdFMH[5] => Equal19.IN2
SVRBdFMH[5] => Equal20.IN2
SVRBdFMH[6] => Equal1.IN1
SVRBdFMH[6] => Equal2.IN2
SVRBdFMH[6] => Equal3.IN2
SVRBdFMH[6] => Equal4.IN3
SVRBdFMH[6] => Equal5.IN3
SVRBdFMH[6] => Equal6.IN3
SVRBdFMH[6] => Equal7.IN1
SVRBdFMH[6] => Equal8.IN2
SVRBdFMH[6] => Equal9.IN2
SVRBdFMH[6] => Equal10.IN2
SVRBdFMH[6] => Equal11.IN0
SVRBdFMH[6] => Equal12.IN0
SVRBdFMH[6] => Equal13.IN0
SVRBdFMH[6] => Equal14.IN0
SVRBdFMH[6] => Equal15.IN0
SVRBdFMH[6] => Equal16.IN0
SVRBdFMH[6] => Equal17.IN1
SVRBdFMH[6] => Equal18.IN1
SVRBdFMH[6] => Equal19.IN1
SVRBdFMH[6] => Equal20.IN1
SVRBdFMH[7] => Equal1.IN0
SVRBdFMH[7] => Equal2.IN1
SVRBdFMH[7] => Equal3.IN1
SVRBdFMH[7] => Equal4.IN2
SVRBdFMH[7] => Equal5.IN2
SVRBdFMH[7] => Equal6.IN2
SVRBdFMH[7] => Equal7.IN0
SVRBdFMH[7] => Equal8.IN0
SVRBdFMH[7] => Equal9.IN0
SVRBdFMH[7] => Equal10.IN0
SVRBdFMH[7] => Equal11.IN1
SVRBdFMH[7] => Equal12.IN2
SVRBdFMH[7] => Equal13.IN2
SVRBdFMH[7] => Equal14.IN3
SVRBdFMH[7] => Equal15.IN3
SVRBdFMH[7] => Equal16.IN4
SVRBdFMH[7] => Equal17.IN0
SVRBdFMH[7] => Equal18.IN0
SVRBdFMH[7] => Equal19.IN0
SVRBdFMH[7] => Equal20.IN0
SVRCmjnh => SVRlxgFy.DATAIN
SVRSCAjD => always1.IN1
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRgVTxt => comb.OUTPUTSELECT
SVRUtdgF[0] => comb.DATAB
SVRUtdgF[1] => comb.DATAB
SVRUtdgF[2] => comb.DATAB
SVRUtdgF[3] => comb.DATAB
SVRUtdgF[4] => comb.DATAB
SVRUtdgF[5] => comb.DATAB
SVRUtdgF[6] => comb.DATAB
SVRUtdgF[7] => comb.DATAB
SVRUtdgF[8] => comb.DATAB
SVRUtdgF[9] => comb.DATAB
SVRUtdgF[10] => comb.DATAB
SVRUtdgF[11] => comb.DATAB
SVRUtdgF[12] => comb.DATAB
SVRUtdgF[13] => comb.DATAB
SVRUtdgF[14] => comb.DATAB
SVRUtdgF[15] => comb.DATAB
SVRUtdgF[16] => comb.DATAB
SVRUtdgF[17] => comb.DATAB
SVRUtdgF[18] => comb.DATAB
SVRUtdgF[19] => comb.DATAB
SVRUtdgF[20] => comb.DATAB
SVRUtdgF[21] => comb.DATAB
SVRUtdgF[22] => comb.DATAB
SVRUtdgF[23] => comb.DATAB
SVRUtdgF[24] => comb.DATAB
SVRUtdgF[25] => comb.DATAB
SVRUtdgF[26] => comb.DATAB
SVRUtdgF[27] => comb.DATAB
SVRHXUZw[0] => comb.DATAB
SVRHXUZw[1] => comb.DATAB
SVRHXUZw[2] => comb.DATAB
SVRHXUZw[3] => comb.DATAB
SVRHXUZw[4] => comb.DATAB
SVRHXUZw[5] => comb.DATAB
SVRHXUZw[6] => comb.DATAB
SVRHXUZw[7] => comb.DATAB
SVRHXUZw[8] => comb.DATAB
SVRHXUZw[9] => comb.DATAB
SVRHXUZw[10] => comb.DATAB
SVRHXUZw[11] => comb.DATAB
SVRHXUZw[12] => comb.DATAB
SVRHXUZw[13] => comb.DATAB
SVRHXUZw[14] => comb.DATAB
SVRHXUZw[15] => comb.DATAB
SVRHXUZw[16] => comb.DATAB
SVRHXUZw[17] => comb.DATAB
SVRHXUZw[18] => comb.DATAB
SVRHXUZw[19] => comb.DATAB
SVRHXUZw[20] => comb.DATAB
SVRHXUZw[21] => comb.DATAB
SVRHXUZw[22] => comb.DATAB
SVRHXUZw[23] => comb.DATAB
SVRHXUZw[24] => comb.DATAB
SVRHXUZw[25] => comb.DATAB
SVRHXUZw[26] => comb.DATAB
SVRHXUZw[27] => comb.DATAB
SVRxZBBs[0] => comb.DATAB
SVRxZBBs[1] => comb.DATAB
SVRxZBBs[2] => comb.DATAB
SVRxZBBs[3] => comb.DATAB
SVRxZBBs[4] => comb.DATAB
SVRxZBBs[5] => comb.DATAB
SVRxZBBs[6] => comb.DATAB
SVRxZBBs[7] => comb.DATAB
SVRXSjgA[0] => comb.DATAB
SVRXSjgA[0] => comb.DATAB
SVRXSjgA[1] => comb.DATAB
SVRXSjgA[1] => comb.DATAB
SVRXSjgA[2] => comb.DATAB
SVRXSjgA[2] => comb.DATAB
SVRXSjgA[3] => comb.DATAB
SVRXSjgA[3] => comb.DATAB
SVRXSjgA[4] => comb.DATAB
SVRXSjgA[4] => comb.DATAB
SVRXSjgA[5] => comb.DATAB
SVRXSjgA[5] => comb.DATAB
SVRXSjgA[6] => comb.DATAB
SVRXSjgA[6] => comb.DATAB
SVRXSjgA[7] => comb.DATAB
SVRXSjgA[7] => comb.DATAB
SVRXSjgA[8] => comb.DATAB
SVRXSjgA[8] => comb.DATAB
SVRXSjgA[9] => comb.DATAB
SVRXSjgA[9] => comb.DATAB
SVRXSjgA[10] => comb.DATAB
SVRXSjgA[10] => comb.DATAB
SVRXSjgA[11] => comb.DATAB
SVRXSjgA[11] => comb.DATAB
SVRXSjgA[12] => comb.DATAB
SVRXSjgA[12] => comb.DATAB
SVRXSjgA[13] => comb.DATAB
SVRXSjgA[13] => comb.DATAB
SVRXSjgA[14] => comb.DATAB
SVRXSjgA[14] => comb.DATAB
SVRXSjgA[15] => comb.DATAB
SVRXSjgA[15] => comb.DATAB
SVRXSjgA[16] => comb.DATAB
SVRXSjgA[16] => comb.DATAB
SVRXSjgA[17] => comb.DATAB
SVRXSjgA[17] => comb.DATAB
SVRXSjgA[18] => comb.DATAB
SVRXSjgA[18] => comb.DATAB
SVRXSjgA[19] => comb.DATAB
SVRXSjgA[19] => comb.DATAB
SVRXSjgA[20] => comb.DATAB
SVRXSjgA[20] => comb.DATAB
SVRXSjgA[21] => comb.DATAB
SVRXSjgA[21] => comb.DATAB
SVRXSjgA[22] => comb.DATAB
SVRXSjgA[22] => comb.DATAB
SVRXSjgA[23] => comb.DATAB
SVRXSjgA[23] => comb.DATAB
SVRXSjgA[24] => comb.DATAB
SVRXSjgA[24] => comb.DATAB
SVRXSjgA[25] => comb.DATAB
SVRXSjgA[25] => comb.DATAB
SVRXSjgA[26] => comb.DATAB
SVRXSjgA[26] => comb.DATAB
SVRXSjgA[27] => comb.DATAB
SVRXSjgA[27] => comb.DATAB
SVRXSjgA[28] => comb.DATAB
SVRXSjgA[28] => comb.DATAB
SVRXSjgA[29] => comb.DATAB
SVRXSjgA[29] => comb.DATAB
SVRXSjgA[30] => comb.DATAB
SVRXSjgA[30] => comb.DATAB
SVRXSjgA[31] => comb.DATAB
SVRXSjgA[31] => comb.DATAB
SVRjDxvg[0] => comb.DATAB
SVRjDxvg[1] => comb.DATAB
SVRjDxvg[2] => comb.DATAB
SVRjDxvg[3] => comb.DATAB
SVRjDxvg[4] => comb.DATAB
SVRjDxvg[5] => comb.DATAB
SVRjDxvg[6] => comb.DATAB
SVRjDxvg[7] => comb.DATAB
SVRjDxvg[8] => comb.DATAB
SVRjDxvg[9] => comb.DATAB
SVRjDxvg[10] => comb.DATAB
SVRjDxvg[11] => comb.DATAB
SVRjDxvg[12] => comb.DATAB
SVRjDxvg[13] => comb.DATAB
SVRjDxvg[14] => comb.DATAB
SVRjDxvg[15] => comb.DATAB
SVRjDxvg[16] => comb.DATAB
SVRjDxvg[17] => comb.DATAB
SVRjDxvg[18] => comb.DATAB
SVRjDxvg[19] => comb.DATAB
SVRjDxvg[20] => comb.DATAB
SVRjDxvg[21] => comb.DATAB
SVRjDxvg[22] => comb.DATAB
SVRjDxvg[23] => comb.DATAB
SVRjDxvg[24] => comb.DATAB
SVRjDxvg[25] => comb.DATAB
SVRjDxvg[26] => comb.DATAB
SVRjDxvg[27] => comb.DATAB
SVRjDxvg[28] => comb.DATAB
SVRjDxvg[29] => comb.DATAB
SVRjDxvg[30] => comb.DATAB
SVRjDxvg[31] => comb.DATAB
SVREOLkD[0] => comb.DATAB
SVREOLkD[1] => comb.DATAB
SVRBNOxF[0] => comb.DATAB
SVRBNOxF[1] => comb.DATAB
SVRBNOxF[2] => comb.DATAB
SVRBNOxF[3] => comb.DATAB
SVRBNOxF[4] => comb.DATAB
SVRBNOxF[5] => comb.DATAB
SVRBNOxF[6] => comb.DATAB
SVRBNOxF[7] => comb.DATAB
SVRBNOxF[8] => comb.DATAB
SVRBNOxF[9] => comb.DATAB
SVRBNOxF[10] => comb.DATAB
SVRBNOxF[11] => comb.DATAB
SVRBNOxF[12] => comb.DATAB
SVRBNOxF[13] => comb.DATAB
SVRBNOxF[14] => comb.DATAB
SVRBNOxF[15] => comb.DATAB
SVRBNOxF[16] => comb.DATAB
SVRBNOxF[17] => comb.DATAB
SVRBNOxF[18] => comb.DATAB
SVRBNOxF[19] => comb.DATAB
SVRBNOxF[20] => comb.DATAB
SVRBNOxF[21] => comb.DATAB
SVRBNOxF[22] => comb.DATAB
SVRBNOxF[23] => comb.DATAB
SVRBNOxF[24] => comb.DATAB
SVRBNOxF[25] => comb.DATAB
SVRBNOxF[26] => comb.DATAB
SVRBNOxF[27] => comb.DATAB
SVRBNOxF[28] => comb.DATAB
SVRBNOxF[29] => comb.DATAB
SVRBNOxF[30] => comb.DATAB
SVRBNOxF[31] => comb.DATAB
SVRZmqEG[0] => comb.DATAB
SVRZmqEG[1] => comb.DATAB
SVRZmqEG[2] => comb.DATAB
SVRZmqEG[3] => comb.DATAB
SVRZmqEG[4] => comb.DATAB
SVRZmqEG[5] => comb.DATAB
SVRZmqEG[6] => comb.DATAB
SVRZmqEG[7] => comb.DATAB
SVRZmqEG[8] => comb.DATAB
SVRZmqEG[9] => comb.DATAB
SVRZmqEG[10] => comb.DATAB
SVRZmqEG[11] => comb.DATAB
SVRZmqEG[12] => comb.DATAB
SVRZmqEG[13] => comb.DATAB
SVRZmqEG[14] => comb.DATAB
SVRZmqEG[15] => comb.DATAB
SVRZmqEG[16] => comb.DATAB
SVRZmqEG[17] => comb.DATAB
SVRZmqEG[18] => comb.DATAB
SVRZmqEG[19] => comb.DATAB
SVRZmqEG[20] => comb.DATAB
SVRZmqEG[21] => comb.DATAB
SVRZmqEG[22] => comb.DATAB
SVRZmqEG[23] => comb.DATAB
SVRZmqEG[24] => comb.DATAB
SVRZmqEG[25] => comb.DATAB
SVRZmqEG[26] => comb.DATAB
SVRZmqEG[27] => comb.DATAB
SVRZmqEG[28] => comb.DATAB
SVRZmqEG[29] => comb.DATAB
SVRZmqEG[30] => comb.DATAB
SVRZmqEG[31] => comb.DATAB
SVRoQJOJ => SVRYrDeq.DATAIN
SVRoQJOJ => svr_le.DATAA
SVRAzazu => ~NO_FANOUT~
SVRklMnp[0] => svr_data_type.DATAB
SVRklMnp[0] => Equal21.IN5
SVRklMnp[0] => Equal22.IN0
SVRklMnp[1] => svr_data_type.DATAB
SVRklMnp[1] => Equal21.IN4
SVRklMnp[1] => Equal22.IN5
SVRklMnp[2] => svr_data_type.DATAB
SVRklMnp[2] => Equal21.IN3
SVRklMnp[2] => Equal22.IN4
SVRklMnp[3] => svr_data_type.DATAB
SVRklMnp[3] => Equal21.IN2
SVRklMnp[3] => Equal22.IN3
SVRklMnp[4] => svr_data_type.DATAB
SVRklMnp[4] => Equal21.IN1
SVRklMnp[4] => Equal22.IN2
SVRklMnp[5] => svr_data_type.DATAB
SVRklMnp[5] => Equal21.IN0
SVRklMnp[5] => Equal22.IN1
SVRklMnp[6] => SVRgDTYn.DATAA
SVRklMnp[7] => SVRgDTYn.DATAA
SVRbwSIu => always2.IN1
SVRbwSIu => always3.IN1
SVRbwSIu => svr_data_type.OUTPUTSELECT
SVRbwSIu => svr_data_type.OUTPUTSELECT
SVRbwSIu => svr_data_type.OUTPUTSELECT
SVRbwSIu => svr_data_type.OUTPUTSELECT
SVRbwSIu => svr_data_type.OUTPUTSELECT
SVRbwSIu => svr_data_type.OUTPUTSELECT
SVRZfWeB => SVRXJgjG.OUTPUTSELECT
SVRZfWeB => SVRXJgjG[0].DATAIN
SVRTVbtZ[0] <= SVRTVbtZ[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[1] <= SVRTVbtZ[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[2] <= SVRTVbtZ[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[3] <= SVRTVbtZ[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[4] <= SVRTVbtZ[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[5] <= SVRTVbtZ[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[6] <= SVRTVbtZ[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[7] <= SVRTVbtZ[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[8] <= SVRTVbtZ[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[9] <= SVRTVbtZ[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[10] <= SVRTVbtZ[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[11] <= SVRTVbtZ[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[12] <= SVRTVbtZ[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[13] <= SVRTVbtZ[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[14] <= SVRTVbtZ[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[15] <= SVRTVbtZ[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[16] <= SVRTVbtZ[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[17] <= SVRTVbtZ[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[18] <= SVRTVbtZ[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[19] <= SVRTVbtZ[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[20] <= SVRTVbtZ[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[21] <= SVRTVbtZ[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[22] <= SVRTVbtZ[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[23] <= SVRTVbtZ[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[24] <= SVRTVbtZ[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[25] <= SVRTVbtZ[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[26] <= SVRTVbtZ[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[27] <= SVRTVbtZ[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[28] <= SVRTVbtZ[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[29] <= SVRTVbtZ[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[30] <= SVRTVbtZ[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRTVbtZ[31] <= SVRTVbtZ[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRZyNzG <= SVRlxgFy.DB_MAX_OUTPUT_PORT_TYPE
SVRgDTYn[0] <= SVRgDTYn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRgDTYn[1] <= SVRgDTYn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svr_fs <= svr_fs~reg0.DB_MAX_OUTPUT_PORT_TYPE
svr_fe <= SVRvCZDB.DB_MAX_OUTPUT_PORT_TYPE
svr_ls <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
svr_le <= svr_le.DB_MAX_OUTPUT_PORT_TYPE
svr_data_type[0] <= svr_data_type[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svr_data_type[1] <= svr_data_type[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svr_data_type[2] <= svr_data_type[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svr_data_type[3] <= svr_data_type[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svr_data_type[4] <= svr_data_type[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svr_data_type[5] <= svr_data_type[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[0] => comb.DATAB
SVRoNaGz[1] => comb.DATAB
SVRoNaGz[2] => comb.DATAB
SVRoNaGz[3] => comb.DATAB
SVRoNaGz[4] => comb.DATAB
SVRoNaGz[5] => comb.DATAB
SVRoNaGz[6] => comb.DATAB
SVRoNaGz[7] => comb.DATAB
SVRoNaGz[8] => comb.DATAB
SVRoNaGz[9] => comb.DATAB
SVRoNaGz[10] => comb.DATAB
SVRoNaGz[11] => comb.DATAB
SVRoNaGz[12] => comb.DATAB
SVRoNaGz[13] => comb.DATAB
SVRoNaGz[14] => comb.DATAB
SVRoNaGz[15] => comb.DATAB
SVRoNaGz[16] => comb.DATAB
SVRoNaGz[17] => comb.DATAB
SVRoNaGz[18] => comb.DATAB
SVRoNaGz[19] => comb.DATAB
SVRoNaGz[20] => comb.DATAB
SVRoNaGz[21] => comb.DATAB
SVRoNaGz[22] => comb.DATAB
SVRoNaGz[23] => comb.DATAB
SVRoNaGz[24] => comb.DATAB
SVRoNaGz[25] => comb.DATAB
SVRoNaGz[26] => comb.DATAB
SVRoNaGz[27] => comb.DATAB
SVRoNaGz[28] => comb.DATAB
SVRoNaGz[29] => comb.DATAB
SVRoNaGz[30] => comb.DATAB
SVRoNaGz[31] => comb.DATAB
SVRTmwId[0] => comb.DATAB
SVRTmwId[1] => comb.DATAB
SVRTmwId[2] => comb.DATAB
SVRTmwId[3] => comb.DATAB
SVRTmwId[4] => comb.DATAB
SVRTmwId[5] => comb.DATAB
SVRTmwId[6] => comb.DATAB
SVRTmwId[7] => comb.DATAB
SVRTmwId[8] => comb.DATAB
SVRTmwId[9] => comb.DATAB
SVRTmwId[10] => comb.DATAB
SVRTmwId[11] => comb.DATAB
SVRTmwId[12] => comb.DATAB
SVRTmwId[13] => comb.DATAB
SVRTmwId[14] => comb.DATAB
SVRTmwId[15] => comb.DATAB
SVRTmwId[16] => comb.DATAB
SVRTmwId[17] => comb.DATAB
SVRTmwId[18] => comb.DATAB
SVRTmwId[19] => comb.DATAB
SVRTmwId[20] => comb.DATAB
SVRTmwId[21] => comb.DATAB
SVRTmwId[22] => comb.DATAB
SVRTmwId[23] => comb.DATAB
SVRTmwId[24] => comb.DATAB
SVRTmwId[25] => comb.DATAB
SVRTmwId[26] => comb.DATAB
SVRTmwId[27] => comb.DATAB
SVRTmwId[28] => comb.DATAB
SVRTmwId[29] => comb.DATAB
SVRTmwId[30] => comb.DATAB
SVRTmwId[31] => comb.DATAB
SVRwglRb[0] => comb.DATAB
SVRwglRb[1] => comb.DATAB
SVRwglRb[2] => comb.DATAB
SVRwglRb[3] => comb.DATAB
SVRwglRb[4] => comb.DATAB
SVRwglRb[5] => comb.DATAB
SVRwglRb[6] => comb.DATAB
SVRwglRb[7] => comb.DATAB
SVRwglRb[8] => comb.DATAB
SVRwglRb[9] => comb.DATAB
SVRwglRb[10] => comb.DATAB
SVRwglRb[11] => comb.DATAB
SVRwglRb[12] => comb.DATAB
SVRwglRb[13] => comb.DATAB
SVRwglRb[14] => comb.DATAB
SVRwglRb[15] => comb.DATAB
SVRwglRb[16] => comb.DATAB
SVRwglRb[17] => comb.DATAB
SVRwglRb[18] => comb.DATAB
SVRwglRb[19] => comb.DATAB
SVRwglRb[20] => comb.DATAB
SVRwglRb[21] => comb.DATAB
SVRwglRb[22] => comb.DATAB
SVRwglRb[23] => comb.DATAB
SVRwglRb[24] => comb.DATAB
SVRwglRb[25] => comb.DATAB
SVRwglRb[26] => comb.DATAB
SVRwglRb[27] => comb.DATAB
SVRwglRb[28] => comb.DATAB
SVRwglRb[29] => comb.DATAB
SVRwglRb[30] => comb.DATAB
SVRwglRb[31] => comb.DATAB
SVRxwbOR[0] => comb.DATAB
SVRxwbOR[1] => comb.DATAB
SVRxwbOR[2] => comb.DATAB
SVRxwbOR[3] => comb.DATAB
SVRxwbOR[4] => comb.DATAB
SVRxwbOR[5] => comb.DATAB
SVRxwbOR[6] => comb.DATAB
SVRxwbOR[7] => comb.DATAB
SVRxwbOR[8] => comb.DATAB
SVRxwbOR[9] => comb.DATAB
SVRxwbOR[10] => comb.DATAB
SVRxwbOR[11] => comb.DATAB
SVRxwbOR[12] => comb.DATAB
SVRxwbOR[13] => comb.DATAB
SVRxwbOR[14] => comb.DATAB
SVRxwbOR[15] => comb.DATAB
SVRxwbOR[16] => comb.DATAB
SVRxwbOR[17] => comb.DATAB
SVRxwbOR[18] => comb.DATAB
SVRxwbOR[19] => comb.DATAB
SVRxwbOR[20] => comb.DATAB
SVRxwbOR[21] => comb.DATAB
SVRxwbOR[22] => comb.DATAB
SVRxwbOR[23] => comb.DATAB
SVRxwbOR[24] => comb.DATAB
SVRxwbOR[25] => comb.DATAB
SVRxwbOR[26] => comb.DATAB
SVRxwbOR[27] => comb.DATAB
SVRxwbOR[28] => comb.DATAB
SVRxwbOR[29] => comb.DATAB
SVRxwbOR[30] => comb.DATAB
SVRxwbOR[31] => comb.DATAB
SVRlLaUV[0] => comb.DATAB
SVRlLaUV[1] => comb.DATAB
SVRlLaUV[2] => comb.DATAB
SVRlLaUV[3] => comb.DATAB
SVRlLaUV[4] => comb.DATAB
SVRlLaUV[5] => comb.DATAB
SVRlLaUV[6] => comb.DATAB
SVRlLaUV[7] => comb.DATAB
SVRlLaUV[8] => comb.DATAB
SVRlLaUV[9] => comb.DATAB
SVRlLaUV[10] => comb.DATAB
SVRlLaUV[11] => comb.DATAB
SVRlLaUV[12] => comb.DATAB
SVRlLaUV[13] => comb.DATAB
SVRlLaUV[14] => comb.DATAB
SVRlLaUV[15] => comb.DATAB
SVRlLaUV[16] => comb.DATAB
SVRlLaUV[17] => comb.DATAB
SVRlLaUV[18] => comb.DATAB
SVRlLaUV[19] => comb.DATAB
SVRlLaUV[20] => comb.DATAB
SVRlLaUV[21] => comb.DATAB
SVRlLaUV[22] => comb.DATAB
SVRlLaUV[23] => comb.DATAB
SVRlLaUV[24] => comb.DATAB
SVRlLaUV[25] => comb.DATAB
SVRlLaUV[26] => comb.DATAB
SVRlLaUV[27] => comb.DATAB
SVRlLaUV[28] => comb.DATAB
SVRlLaUV[29] => comb.DATAB
SVRlLaUV[30] => comb.DATAB
SVRlLaUV[31] => comb.DATAB
SVRFsaXX[0] => comb.DATAB
SVRFsaXX[1] => comb.DATAB
SVRFsaXX[2] => comb.DATAB
SVRFsaXX[3] => comb.DATAB
SVRFsaXX[4] => comb.DATAB
SVRFsaXX[5] => comb.DATAB
SVRFsaXX[6] => comb.DATAB
SVRFsaXX[7] => comb.DATAB
SVRFsaXX[8] => comb.DATAB
SVRFsaXX[9] => comb.DATAB
SVRFsaXX[10] => comb.DATAB
SVRFsaXX[11] => comb.DATAB
SVRFsaXX[12] => comb.DATAB
SVRFsaXX[13] => comb.DATAB
SVRFsaXX[14] => comb.DATAB
SVRFsaXX[15] => comb.DATAB
SVRFsaXX[16] => comb.DATAB
SVRFsaXX[17] => comb.DATAB
SVRFsaXX[18] => comb.DATAB
SVRFsaXX[19] => comb.DATAB
SVRFsaXX[20] => comb.DATAB
SVRFsaXX[21] => comb.DATAB
SVRFsaXX[22] => comb.DATAB
SVRFsaXX[23] => comb.DATAB
SVRFsaXX[24] => comb.DATAB
SVRFsaXX[25] => comb.DATAB
SVRFsaXX[26] => comb.DATAB
SVRFsaXX[27] => comb.DATAB
SVRFsaXX[28] => comb.DATAB
SVRFsaXX[29] => comb.DATAB
SVRFsaXX[30] => comb.DATAB
SVRFsaXX[31] => comb.DATAB


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRlWTue:SVRfYwkC
fclk => SVRBmffQ[0].CLK
fclk => SVRBmffQ[1].CLK
fclk => SVRBmffQ[2].CLK
fclk => SVRBmffQ[3].CLK
fclk => SVRBmffQ[4].CLK
fclk => SVRBmffQ[5].CLK
fclk => SVRBmffQ[6].CLK
fclk => SVRBmffQ[7].CLK
fclk => SVRBmffQ[8].CLK
fclk => SVRBmffQ[9].CLK
fclk => SVRBmffQ[10].CLK
fclk => SVRBmffQ[11].CLK
fclk => SVRBmffQ[12].CLK
fclk => SVRBmffQ[13].CLK
fclk => SVRBmffQ[14].CLK
fclk => SVRBmffQ[15].CLK
fclk => SVRBmffQ[16].CLK
fclk => SVRBmffQ[17].CLK
fclk => SVRBmffQ[18].CLK
fclk => SVRBmffQ[19].CLK
fclk => SVRBmffQ[20].CLK
fclk => SVRBmffQ[21].CLK
fclk => SVRBmffQ[22].CLK
fclk => SVRBmffQ[23].CLK
fclk => SVRBmffQ[24].CLK
fclk => SVRBmffQ[25].CLK
fclk => SVRBmffQ[26].CLK
fclk => SVRBmffQ[27].CLK
fclk => SVRBmffQ[28].CLK
fclk => SVRBmffQ[29].CLK
fclk => SVRBmffQ[30].CLK
fclk => SVRBmffQ[31].CLK
fclk => SVRczkkG[0].CLK
fclk => SVRczkkG[1].CLK
fclk => SVRczkkG[2].CLK
fclk => SVRczkkG[3].CLK
fclk => SVRczkkG[4].CLK
fclk => SVRczkkG[5].CLK
fclk => SVRczkkG[6].CLK
fclk => SVRczkkG[7].CLK
fclk => SVRczkkG[8].CLK
fclk => SVRczkkG[9].CLK
fclk => SVRczkkG[10].CLK
fclk => SVRczkkG[11].CLK
fclk => SVRczkkG[12].CLK
fclk => SVRczkkG[13].CLK
fclk => SVRczkkG[14].CLK
fclk => SVRczkkG[15].CLK
fclk => SVRczkkG[16].CLK
fclk => SVRczkkG[17].CLK
fclk => SVRczkkG[18].CLK
fclk => SVRczkkG[19].CLK
fclk => SVRczkkG[20].CLK
fclk => SVRczkkG[21].CLK
fclk => SVRczkkG[22].CLK
fclk => SVRczkkG[23].CLK
fclk => SVRczkkG[24].CLK
fclk => SVRczkkG[25].CLK
fclk => SVRczkkG[26].CLK
fclk => SVRczkkG[27].CLK
fclk => SVRczkkG[28].CLK
fclk => SVRczkkG[29].CLK
fclk => SVRczkkG[30].CLK
fclk => SVRczkkG[31].CLK
fclk => SVRGlDJE[0].CLK
fclk => SVRGlDJE[1].CLK
fclk => SVRGlDJE[2].CLK
fclk => SVRGlDJE[3].CLK
fclk => SVRGlDJE[4].CLK
fclk => SVRGlDJE[5].CLK
fclk => SVRGlDJE[6].CLK
fclk => SVRGlDJE[7].CLK
fclk => SVRGlDJE[8].CLK
fclk => SVRGlDJE[9].CLK
fclk => SVRGlDJE[10].CLK
fclk => SVRGlDJE[11].CLK
fclk => SVRGlDJE[12].CLK
fclk => SVRGlDJE[13].CLK
fclk => SVRGlDJE[14].CLK
fclk => SVRGlDJE[15].CLK
fclk => SVRGlDJE[16].CLK
fclk => SVRGlDJE[17].CLK
fclk => SVRGlDJE[18].CLK
fclk => SVRGlDJE[19].CLK
fclk => SVRGlDJE[20].CLK
fclk => SVRGlDJE[21].CLK
fclk => SVRGlDJE[22].CLK
fclk => SVRGlDJE[23].CLK
fclk => SVRGlDJE[24].CLK
fclk => SVRGlDJE[25].CLK
fclk => SVRGlDJE[26].CLK
fclk => SVRGlDJE[27].CLK
fclk => SVRGlDJE[28].CLK
fclk => SVRGlDJE[29].CLK
fclk => SVRGlDJE[30].CLK
fclk => SVRGlDJE[31].CLK
fclk => SVROKoIB[0].CLK
fclk => SVROKoIB[1].CLK
fclk => SVROKoIB[2].CLK
fclk => SVROKoIB[3].CLK
fclk => SVROKoIB[4].CLK
fclk => SVROKoIB[5].CLK
fclk => SVROKoIB[6].CLK
fclk => SVROKoIB[7].CLK
fclk => SVROKoIB[8].CLK
fclk => SVROKoIB[9].CLK
fclk => SVROKoIB[10].CLK
fclk => SVROKoIB[11].CLK
fclk => SVROKoIB[12].CLK
fclk => SVROKoIB[13].CLK
fclk => SVROKoIB[14].CLK
fclk => SVROKoIB[15].CLK
fclk => SVROKoIB[16].CLK
fclk => SVROKoIB[17].CLK
fclk => SVROKoIB[18].CLK
fclk => SVROKoIB[19].CLK
fclk => SVROKoIB[20].CLK
fclk => SVROKoIB[21].CLK
fclk => SVROKoIB[22].CLK
fclk => SVROKoIB[23].CLK
fclk => SVROKoIB[24].CLK
fclk => SVROKoIB[25].CLK
fclk => SVROKoIB[26].CLK
fclk => SVROKoIB[27].CLK
fclk => SVROKoIB[28].CLK
fclk => SVROKoIB[29].CLK
fclk => SVROKoIB[30].CLK
fclk => SVROKoIB[31].CLK
fclk => SVRfJLFv[0].CLK
fclk => SVRfJLFv[1].CLK
fclk => SVRfJLFv[2].CLK
fclk => SVRfJLFv[3].CLK
fclk => SVRfJLFv[4].CLK
fclk => SVRfJLFv[5].CLK
fclk => SVRfJLFv[6].CLK
fclk => SVRfJLFv[7].CLK
fclk => SVRfJLFv[8].CLK
fclk => SVRfJLFv[9].CLK
fclk => SVRfJLFv[10].CLK
fclk => SVRfJLFv[11].CLK
fclk => SVRfJLFv[12].CLK
fclk => SVRfJLFv[13].CLK
fclk => SVRfJLFv[14].CLK
fclk => SVRfJLFv[15].CLK
fclk => SVRfJLFv[16].CLK
fclk => SVRfJLFv[17].CLK
fclk => SVRfJLFv[18].CLK
fclk => SVRfJLFv[19].CLK
fclk => SVRfJLFv[20].CLK
fclk => SVRfJLFv[21].CLK
fclk => SVRfJLFv[22].CLK
fclk => SVRfJLFv[23].CLK
fclk => SVRfJLFv[24].CLK
fclk => SVRfJLFv[25].CLK
fclk => SVRfJLFv[26].CLK
fclk => SVRfJLFv[27].CLK
fclk => SVRfJLFv[28].CLK
fclk => SVRfJLFv[29].CLK
fclk => SVRfJLFv[30].CLK
fclk => SVRfJLFv[31].CLK
fclk => SVRwTOiP.CLK
fclk => SVRSMDrE.CLK
fclk => SVRmNpYA.CLK
fclk => SVRbONlu.CLK
fclk => SVRFPJMg.CLK
fclk => SVRNSBOF.CLK
fclk => SVRcZlSD.CLK
fclk => SVRGlGZz.CLK
fclk => SVRnxmZZ.CLK
fclk => SVRdiHns.CLK
fclk => SVRnGCcv.CLK
fclk => SVRVyyGw[0].CLK
fclk => SVRVyyGw[1].CLK
fclk => SVRVyyGw[2].CLK
fclk => SVRVyyGw[3].CLK
fclk => SVRVyyGw[4].CLK
fclk => SVRVyyGw[5].CLK
fclk => SVRVyyGw[6].CLK
fclk => SVRVyyGw[7].CLK
fclk => SVRVyyGw[8].CLK
fclk => SVRVyyGw[9].CLK
fclk => SVRVyyGw[10].CLK
fclk => SVRVyyGw[11].CLK
fclk => SVRVyyGw[12].CLK
fclk => SVRVyyGw[13].CLK
fclk => SVRVyyGw[14].CLK
fclk => SVRVyyGw[15].CLK
fclk => SVRVyyGw[16].CLK
fclk => SVRVyyGw[17].CLK
fclk => SVRVyyGw[18].CLK
fclk => SVRVyyGw[19].CLK
fclk => SVRVyyGw[20].CLK
fclk => SVRVyyGw[21].CLK
fclk => SVRVyyGw[22].CLK
fclk => SVRVyyGw[23].CLK
fclk => SVRVyyGw[24].CLK
fclk => SVRVyyGw[25].CLK
fclk => SVRVyyGw[26].CLK
fclk => SVRVyyGw[27].CLK
fclk => SVRVyyGw[28].CLK
fclk => SVRVyyGw[29].CLK
fclk => SVRVyyGw[30].CLK
fclk => SVRVyyGw[31].CLK
fclk => SVRgqoBK[0].CLK
fclk => SVRgqoBK[1].CLK
fclk => SVRgqoBK[2].CLK
fclk => SVRgqoBK[3].CLK
fclk => SVRgqoBK[4].CLK
fclk => SVRgqoBK[5].CLK
fclk => SVRgqoBK[6].CLK
fclk => SVRgqoBK[7].CLK
fclk => SVRgqoBK[8].CLK
fclk => SVRgqoBK[9].CLK
SVRJROZz => SVRVyyGw[0].ACLR
SVRJROZz => SVRVyyGw[1].ACLR
SVRJROZz => SVRVyyGw[2].ACLR
SVRJROZz => SVRVyyGw[3].ACLR
SVRJROZz => SVRVyyGw[4].ACLR
SVRJROZz => SVRVyyGw[5].ACLR
SVRJROZz => SVRVyyGw[6].ACLR
SVRJROZz => SVRVyyGw[7].ACLR
SVRJROZz => SVRVyyGw[8].ACLR
SVRJROZz => SVRVyyGw[9].ACLR
SVRJROZz => SVRVyyGw[10].ACLR
SVRJROZz => SVRVyyGw[11].ACLR
SVRJROZz => SVRVyyGw[12].ACLR
SVRJROZz => SVRVyyGw[13].ACLR
SVRJROZz => SVRVyyGw[14].ACLR
SVRJROZz => SVRVyyGw[15].ACLR
SVRJROZz => SVRVyyGw[16].ACLR
SVRJROZz => SVRVyyGw[17].ACLR
SVRJROZz => SVRVyyGw[18].ACLR
SVRJROZz => SVRVyyGw[19].ACLR
SVRJROZz => SVRVyyGw[20].ACLR
SVRJROZz => SVRVyyGw[21].ACLR
SVRJROZz => SVRVyyGw[22].ACLR
SVRJROZz => SVRVyyGw[23].ACLR
SVRJROZz => SVRVyyGw[24].ACLR
SVRJROZz => SVRVyyGw[25].ACLR
SVRJROZz => SVRVyyGw[26].ACLR
SVRJROZz => SVRVyyGw[27].ACLR
SVRJROZz => SVRVyyGw[28].ACLR
SVRJROZz => SVRVyyGw[29].ACLR
SVRJROZz => SVRVyyGw[30].ACLR
SVRJROZz => SVRVyyGw[31].ACLR
SVRJROZz => SVRfJLFv[0].ACLR
SVRJROZz => SVRfJLFv[1].ACLR
SVRJROZz => SVRfJLFv[2].ACLR
SVRJROZz => SVRfJLFv[3].ACLR
SVRJROZz => SVRfJLFv[4].ACLR
SVRJROZz => SVRfJLFv[5].ACLR
SVRJROZz => SVRfJLFv[6].ACLR
SVRJROZz => SVRfJLFv[7].ACLR
SVRJROZz => SVRfJLFv[8].ACLR
SVRJROZz => SVRfJLFv[9].ACLR
SVRJROZz => SVRfJLFv[10].ACLR
SVRJROZz => SVRfJLFv[11].ACLR
SVRJROZz => SVRfJLFv[12].ACLR
SVRJROZz => SVRfJLFv[13].ACLR
SVRJROZz => SVRfJLFv[14].ACLR
SVRJROZz => SVRfJLFv[15].ACLR
SVRJROZz => SVRfJLFv[16].ACLR
SVRJROZz => SVRfJLFv[17].ACLR
SVRJROZz => SVRfJLFv[18].ACLR
SVRJROZz => SVRfJLFv[19].ACLR
SVRJROZz => SVRfJLFv[20].ACLR
SVRJROZz => SVRfJLFv[21].ACLR
SVRJROZz => SVRfJLFv[22].ACLR
SVRJROZz => SVRfJLFv[23].ACLR
SVRJROZz => SVRfJLFv[24].ACLR
SVRJROZz => SVRfJLFv[25].ACLR
SVRJROZz => SVRfJLFv[26].ACLR
SVRJROZz => SVRfJLFv[27].ACLR
SVRJROZz => SVRfJLFv[28].ACLR
SVRJROZz => SVRfJLFv[29].ACLR
SVRJROZz => SVRfJLFv[30].ACLR
SVRJROZz => SVRfJLFv[31].ACLR
SVRJROZz => SVROKoIB[0].ACLR
SVRJROZz => SVROKoIB[1].ACLR
SVRJROZz => SVROKoIB[2].ACLR
SVRJROZz => SVROKoIB[3].ACLR
SVRJROZz => SVROKoIB[4].ACLR
SVRJROZz => SVROKoIB[5].ACLR
SVRJROZz => SVROKoIB[6].ACLR
SVRJROZz => SVROKoIB[7].ACLR
SVRJROZz => SVROKoIB[8].ACLR
SVRJROZz => SVROKoIB[9].ACLR
SVRJROZz => SVROKoIB[10].ACLR
SVRJROZz => SVROKoIB[11].ACLR
SVRJROZz => SVROKoIB[12].ACLR
SVRJROZz => SVROKoIB[13].ACLR
SVRJROZz => SVROKoIB[14].ACLR
SVRJROZz => SVROKoIB[15].ACLR
SVRJROZz => SVROKoIB[16].ACLR
SVRJROZz => SVROKoIB[17].ACLR
SVRJROZz => SVROKoIB[18].ACLR
SVRJROZz => SVROKoIB[19].ACLR
SVRJROZz => SVROKoIB[20].ACLR
SVRJROZz => SVROKoIB[21].ACLR
SVRJROZz => SVROKoIB[22].ACLR
SVRJROZz => SVROKoIB[23].ACLR
SVRJROZz => SVROKoIB[24].ACLR
SVRJROZz => SVROKoIB[25].ACLR
SVRJROZz => SVROKoIB[26].ACLR
SVRJROZz => SVROKoIB[27].ACLR
SVRJROZz => SVROKoIB[28].ACLR
SVRJROZz => SVROKoIB[29].ACLR
SVRJROZz => SVROKoIB[30].ACLR
SVRJROZz => SVROKoIB[31].ACLR
SVRJROZz => SVRGlDJE[0].ACLR
SVRJROZz => SVRGlDJE[1].ACLR
SVRJROZz => SVRGlDJE[2].ACLR
SVRJROZz => SVRGlDJE[3].ACLR
SVRJROZz => SVRGlDJE[4].ACLR
SVRJROZz => SVRGlDJE[5].ACLR
SVRJROZz => SVRGlDJE[6].ACLR
SVRJROZz => SVRGlDJE[7].ACLR
SVRJROZz => SVRGlDJE[8].ACLR
SVRJROZz => SVRGlDJE[9].ACLR
SVRJROZz => SVRGlDJE[10].ACLR
SVRJROZz => SVRGlDJE[11].ACLR
SVRJROZz => SVRGlDJE[12].ACLR
SVRJROZz => SVRGlDJE[13].ACLR
SVRJROZz => SVRGlDJE[14].ACLR
SVRJROZz => SVRGlDJE[15].ACLR
SVRJROZz => SVRGlDJE[16].ACLR
SVRJROZz => SVRGlDJE[17].ACLR
SVRJROZz => SVRGlDJE[18].ACLR
SVRJROZz => SVRGlDJE[19].ACLR
SVRJROZz => SVRGlDJE[20].ACLR
SVRJROZz => SVRGlDJE[21].ACLR
SVRJROZz => SVRGlDJE[22].ACLR
SVRJROZz => SVRGlDJE[23].ACLR
SVRJROZz => SVRGlDJE[24].ACLR
SVRJROZz => SVRGlDJE[25].ACLR
SVRJROZz => SVRGlDJE[26].ACLR
SVRJROZz => SVRGlDJE[27].ACLR
SVRJROZz => SVRGlDJE[28].ACLR
SVRJROZz => SVRGlDJE[29].ACLR
SVRJROZz => SVRGlDJE[30].ACLR
SVRJROZz => SVRGlDJE[31].ACLR
SVRJROZz => SVRczkkG[0].ACLR
SVRJROZz => SVRczkkG[1].ACLR
SVRJROZz => SVRczkkG[2].ACLR
SVRJROZz => SVRczkkG[3].ACLR
SVRJROZz => SVRczkkG[4].ACLR
SVRJROZz => SVRczkkG[5].ACLR
SVRJROZz => SVRczkkG[6].ACLR
SVRJROZz => SVRczkkG[7].ACLR
SVRJROZz => SVRczkkG[8].ACLR
SVRJROZz => SVRczkkG[9].ACLR
SVRJROZz => SVRczkkG[10].ACLR
SVRJROZz => SVRczkkG[11].ACLR
SVRJROZz => SVRczkkG[12].ACLR
SVRJROZz => SVRczkkG[13].ACLR
SVRJROZz => SVRczkkG[14].ACLR
SVRJROZz => SVRczkkG[15].ACLR
SVRJROZz => SVRczkkG[16].ACLR
SVRJROZz => SVRczkkG[17].ACLR
SVRJROZz => SVRczkkG[18].ACLR
SVRJROZz => SVRczkkG[19].ACLR
SVRJROZz => SVRczkkG[20].ACLR
SVRJROZz => SVRczkkG[21].ACLR
SVRJROZz => SVRczkkG[22].ACLR
SVRJROZz => SVRczkkG[23].ACLR
SVRJROZz => SVRczkkG[24].ACLR
SVRJROZz => SVRczkkG[25].ACLR
SVRJROZz => SVRczkkG[26].ACLR
SVRJROZz => SVRczkkG[27].ACLR
SVRJROZz => SVRczkkG[28].ACLR
SVRJROZz => SVRczkkG[29].ACLR
SVRJROZz => SVRczkkG[30].ACLR
SVRJROZz => SVRczkkG[31].ACLR
SVRJROZz => SVRBmffQ[0].ACLR
SVRJROZz => SVRBmffQ[1].ACLR
SVRJROZz => SVRBmffQ[2].ACLR
SVRJROZz => SVRBmffQ[3].ACLR
SVRJROZz => SVRBmffQ[4].ACLR
SVRJROZz => SVRBmffQ[5].ACLR
SVRJROZz => SVRBmffQ[6].ACLR
SVRJROZz => SVRBmffQ[7].ACLR
SVRJROZz => SVRBmffQ[8].ACLR
SVRJROZz => SVRBmffQ[9].ACLR
SVRJROZz => SVRBmffQ[10].ACLR
SVRJROZz => SVRBmffQ[11].ACLR
SVRJROZz => SVRBmffQ[12].ACLR
SVRJROZz => SVRBmffQ[13].ACLR
SVRJROZz => SVRBmffQ[14].ACLR
SVRJROZz => SVRBmffQ[15].ACLR
SVRJROZz => SVRBmffQ[16].ACLR
SVRJROZz => SVRBmffQ[17].ACLR
SVRJROZz => SVRBmffQ[18].ACLR
SVRJROZz => SVRBmffQ[19].ACLR
SVRJROZz => SVRBmffQ[20].ACLR
SVRJROZz => SVRBmffQ[21].ACLR
SVRJROZz => SVRBmffQ[22].ACLR
SVRJROZz => SVRBmffQ[23].ACLR
SVRJROZz => SVRBmffQ[24].ACLR
SVRJROZz => SVRBmffQ[25].ACLR
SVRJROZz => SVRBmffQ[26].ACLR
SVRJROZz => SVRBmffQ[27].ACLR
SVRJROZz => SVRBmffQ[28].ACLR
SVRJROZz => SVRBmffQ[29].ACLR
SVRJROZz => SVRBmffQ[30].ACLR
SVRJROZz => SVRBmffQ[31].ACLR
SVRJROZz => SVRgqoBK[0].ACLR
SVRJROZz => SVRgqoBK[1].ACLR
SVRJROZz => SVRgqoBK[2].ACLR
SVRJROZz => SVRgqoBK[3].ACLR
SVRJROZz => SVRgqoBK[4].ACLR
SVRJROZz => SVRgqoBK[5].ACLR
SVRJROZz => SVRgqoBK[6].ACLR
SVRJROZz => SVRgqoBK[7].ACLR
SVRJROZz => SVRgqoBK[8].ACLR
SVRJROZz => SVRgqoBK[9].ACLR
SVRJROZz => SVRnGCcv.ACLR
SVRJROZz => SVRdiHns.ACLR
SVRJROZz => SVRnxmZZ.ACLR
SVRJROZz => SVRGlGZz.ACLR
SVRJROZz => SVRcZlSD.ACLR
SVRJROZz => SVRNSBOF.ACLR
SVRJROZz => SVRFPJMg.ACLR
SVRJROZz => SVRbONlu.ACLR
SVRJROZz => SVRmNpYA.ACLR
SVRJROZz => SVRSMDrE.ACLR
SVRJROZz => SVRwTOiP.ACLR
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRgqoBK.OUTPUTSELECT
SVRzUTNy => SVRnGCcv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVRfJLFv.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVROKoIB.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRGlDJE.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRczkkG.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => SVRBmffQ.OUTPUTSELECT
SVRzUTNy => always1.IN1
SVRehSHF => always1.IN1
SVRehSHF => always13.IN1
SVRehSHF => always14.IN1
SVRehSHF => always15.IN1
SVRehSHF => always16.IN1
SVRehSHF => always17.IN1
SVRyMsqX[2] => Equal0.IN5
SVRyMsqX[2] => Equal3.IN1
SVRyMsqX[2] => Equal5.IN5
SVRyMsqX[2] => Equal7.IN2
SVRyMsqX[2] => Equal9.IN5
SVRyMsqX[2] => Equal11.IN3
SVRyMsqX[3] => Equal0.IN4
SVRyMsqX[3] => Equal3.IN5
SVRyMsqX[3] => Equal5.IN1
SVRyMsqX[3] => Equal7.IN5
SVRyMsqX[3] => Equal9.IN2
SVRyMsqX[3] => Equal11.IN2
SVRyMsqX[4] => Equal0.IN3
SVRyMsqX[4] => Equal3.IN4
SVRyMsqX[4] => Equal5.IN4
SVRyMsqX[4] => Equal7.IN1
SVRyMsqX[4] => Equal9.IN1
SVRyMsqX[4] => Equal11.IN1
SVRyMsqX[5] => Equal0.IN2
SVRyMsqX[5] => Equal3.IN3
SVRyMsqX[5] => Equal5.IN3
SVRyMsqX[5] => Equal7.IN4
SVRyMsqX[5] => Equal9.IN4
SVRyMsqX[5] => Equal11.IN5
SVRyMsqX[6] => Equal0.IN0
SVRyMsqX[6] => Equal3.IN0
SVRyMsqX[6] => Equal5.IN0
SVRyMsqX[6] => Equal7.IN0
SVRyMsqX[6] => Equal9.IN0
SVRyMsqX[6] => Equal11.IN0
SVRyMsqX[7] => Equal0.IN1
SVRyMsqX[7] => Equal3.IN2
SVRyMsqX[7] => Equal5.IN2
SVRyMsqX[7] => Equal7.IN3
SVRyMsqX[7] => Equal9.IN3
SVRyMsqX[7] => Equal11.IN4
SVRmtjIy[0] => SVRVyyGw.DATAB
SVRmtjIy[0] => SVRfJLFv.DATAB
SVRmtjIy[0] => SVROKoIB.DATAB
SVRmtjIy[0] => SVRGlDJE.DATAB
SVRmtjIy[0] => SVRczkkG.DATAB
SVRmtjIy[0] => SVRBmffQ.DATAB
SVRmtjIy[1] => SVRVyyGw.DATAB
SVRmtjIy[1] => SVRfJLFv.DATAB
SVRmtjIy[1] => SVROKoIB.DATAB
SVRmtjIy[1] => SVRGlDJE.DATAB
SVRmtjIy[1] => SVRczkkG.DATAB
SVRmtjIy[1] => SVRBmffQ.DATAB
SVRmtjIy[2] => SVRVyyGw.DATAB
SVRmtjIy[2] => SVRfJLFv.DATAB
SVRmtjIy[2] => SVROKoIB.DATAB
SVRmtjIy[2] => SVRGlDJE.DATAB
SVRmtjIy[2] => SVRczkkG.DATAB
SVRmtjIy[2] => SVRBmffQ.DATAB
SVRmtjIy[3] => SVRVyyGw.DATAB
SVRmtjIy[3] => SVRfJLFv.DATAB
SVRmtjIy[3] => SVROKoIB.DATAB
SVRmtjIy[3] => SVRGlDJE.DATAB
SVRmtjIy[3] => SVRczkkG.DATAB
SVRmtjIy[3] => SVRBmffQ.DATAB
SVRmtjIy[4] => SVRVyyGw.DATAB
SVRmtjIy[4] => SVRfJLFv.DATAB
SVRmtjIy[4] => SVROKoIB.DATAB
SVRmtjIy[4] => SVRGlDJE.DATAB
SVRmtjIy[4] => SVRczkkG.DATAB
SVRmtjIy[4] => SVRBmffQ.DATAB
SVRmtjIy[5] => SVRVyyGw.DATAB
SVRmtjIy[5] => SVRfJLFv.DATAB
SVRmtjIy[5] => SVROKoIB.DATAB
SVRmtjIy[5] => SVRGlDJE.DATAB
SVRmtjIy[5] => SVRczkkG.DATAB
SVRmtjIy[5] => SVRBmffQ.DATAB
SVRmtjIy[6] => SVRVyyGw.DATAB
SVRmtjIy[6] => SVRfJLFv.DATAB
SVRmtjIy[6] => SVROKoIB.DATAB
SVRmtjIy[6] => SVRGlDJE.DATAB
SVRmtjIy[6] => SVRczkkG.DATAB
SVRmtjIy[6] => SVRBmffQ.DATAB
SVRmtjIy[7] => SVRVyyGw.DATAB
SVRmtjIy[7] => SVRfJLFv.DATAB
SVRmtjIy[7] => SVROKoIB.DATAB
SVRmtjIy[7] => SVRGlDJE.DATAB
SVRmtjIy[7] => SVRczkkG.DATAB
SVRmtjIy[7] => SVRBmffQ.DATAB
SVRmtjIy[8] => SVRVyyGw.DATAB
SVRmtjIy[8] => SVRfJLFv.DATAB
SVRmtjIy[8] => SVROKoIB.DATAB
SVRmtjIy[8] => SVRGlDJE.DATAB
SVRmtjIy[8] => SVRczkkG.DATAB
SVRmtjIy[8] => SVRBmffQ.DATAB
SVRmtjIy[9] => SVRVyyGw.DATAB
SVRmtjIy[9] => SVRfJLFv.DATAB
SVRmtjIy[9] => SVROKoIB.DATAB
SVRmtjIy[9] => SVRGlDJE.DATAB
SVRmtjIy[9] => SVRczkkG.DATAB
SVRmtjIy[9] => SVRBmffQ.DATAB
SVRmtjIy[10] => SVRVyyGw.DATAB
SVRmtjIy[10] => SVRfJLFv.DATAB
SVRmtjIy[10] => SVROKoIB.DATAB
SVRmtjIy[10] => SVRGlDJE.DATAB
SVRmtjIy[10] => SVRczkkG.DATAB
SVRmtjIy[10] => SVRBmffQ.DATAB
SVRmtjIy[11] => SVRVyyGw.DATAB
SVRmtjIy[11] => SVRfJLFv.DATAB
SVRmtjIy[11] => SVROKoIB.DATAB
SVRmtjIy[11] => SVRGlDJE.DATAB
SVRmtjIy[11] => SVRczkkG.DATAB
SVRmtjIy[11] => SVRBmffQ.DATAB
SVRmtjIy[12] => SVRVyyGw.DATAB
SVRmtjIy[12] => SVRfJLFv.DATAB
SVRmtjIy[12] => SVROKoIB.DATAB
SVRmtjIy[12] => SVRGlDJE.DATAB
SVRmtjIy[12] => SVRczkkG.DATAB
SVRmtjIy[12] => SVRBmffQ.DATAB
SVRmtjIy[13] => SVRVyyGw.DATAB
SVRmtjIy[13] => SVRfJLFv.DATAB
SVRmtjIy[13] => SVROKoIB.DATAB
SVRmtjIy[13] => SVRGlDJE.DATAB
SVRmtjIy[13] => SVRczkkG.DATAB
SVRmtjIy[13] => SVRBmffQ.DATAB
SVRmtjIy[14] => SVRVyyGw.DATAB
SVRmtjIy[14] => SVRfJLFv.DATAB
SVRmtjIy[14] => SVROKoIB.DATAB
SVRmtjIy[14] => SVRGlDJE.DATAB
SVRmtjIy[14] => SVRczkkG.DATAB
SVRmtjIy[14] => SVRBmffQ.DATAB
SVRmtjIy[15] => SVRVyyGw.DATAB
SVRmtjIy[15] => SVRfJLFv.DATAB
SVRmtjIy[15] => SVROKoIB.DATAB
SVRmtjIy[15] => SVRGlDJE.DATAB
SVRmtjIy[15] => SVRczkkG.DATAB
SVRmtjIy[15] => SVRBmffQ.DATAB
SVRmtjIy[16] => SVRVyyGw.DATAB
SVRmtjIy[16] => SVRfJLFv.DATAB
SVRmtjIy[16] => SVROKoIB.DATAB
SVRmtjIy[16] => SVRGlDJE.DATAB
SVRmtjIy[16] => SVRczkkG.DATAB
SVRmtjIy[16] => SVRBmffQ.DATAB
SVRmtjIy[17] => SVRVyyGw.DATAB
SVRmtjIy[17] => SVRfJLFv.DATAB
SVRmtjIy[17] => SVROKoIB.DATAB
SVRmtjIy[17] => SVRGlDJE.DATAB
SVRmtjIy[17] => SVRczkkG.DATAB
SVRmtjIy[17] => SVRBmffQ.DATAB
SVRmtjIy[18] => SVRVyyGw.DATAB
SVRmtjIy[18] => SVRfJLFv.DATAB
SVRmtjIy[18] => SVROKoIB.DATAB
SVRmtjIy[18] => SVRGlDJE.DATAB
SVRmtjIy[18] => SVRczkkG.DATAB
SVRmtjIy[18] => SVRBmffQ.DATAB
SVRmtjIy[19] => SVRVyyGw.DATAB
SVRmtjIy[19] => SVRfJLFv.DATAB
SVRmtjIy[19] => SVROKoIB.DATAB
SVRmtjIy[19] => SVRGlDJE.DATAB
SVRmtjIy[19] => SVRczkkG.DATAB
SVRmtjIy[19] => SVRBmffQ.DATAB
SVRmtjIy[20] => SVRVyyGw.DATAB
SVRmtjIy[20] => SVRfJLFv.DATAB
SVRmtjIy[20] => SVROKoIB.DATAB
SVRmtjIy[20] => SVRGlDJE.DATAB
SVRmtjIy[20] => SVRczkkG.DATAB
SVRmtjIy[20] => SVRBmffQ.DATAB
SVRmtjIy[21] => SVRVyyGw.DATAB
SVRmtjIy[21] => SVRfJLFv.DATAB
SVRmtjIy[21] => SVROKoIB.DATAB
SVRmtjIy[21] => SVRGlDJE.DATAB
SVRmtjIy[21] => SVRczkkG.DATAB
SVRmtjIy[21] => SVRBmffQ.DATAB
SVRmtjIy[22] => SVRVyyGw.DATAB
SVRmtjIy[22] => SVRfJLFv.DATAB
SVRmtjIy[22] => SVROKoIB.DATAB
SVRmtjIy[22] => SVRGlDJE.DATAB
SVRmtjIy[22] => SVRczkkG.DATAB
SVRmtjIy[22] => SVRBmffQ.DATAB
SVRmtjIy[23] => SVRVyyGw.DATAB
SVRmtjIy[23] => SVRfJLFv.DATAB
SVRmtjIy[23] => SVROKoIB.DATAB
SVRmtjIy[23] => SVRGlDJE.DATAB
SVRmtjIy[23] => SVRczkkG.DATAB
SVRmtjIy[23] => SVRBmffQ.DATAB
SVRmtjIy[24] => SVRVyyGw.DATAB
SVRmtjIy[24] => SVRfJLFv.DATAB
SVRmtjIy[24] => SVROKoIB.DATAB
SVRmtjIy[24] => SVRGlDJE.DATAB
SVRmtjIy[24] => SVRczkkG.DATAB
SVRmtjIy[24] => SVRBmffQ.DATAB
SVRmtjIy[25] => SVRVyyGw.DATAB
SVRmtjIy[25] => SVRfJLFv.DATAB
SVRmtjIy[25] => SVROKoIB.DATAB
SVRmtjIy[25] => SVRGlDJE.DATAB
SVRmtjIy[25] => SVRczkkG.DATAB
SVRmtjIy[25] => SVRBmffQ.DATAB
SVRmtjIy[26] => SVRVyyGw.DATAB
SVRmtjIy[26] => SVRfJLFv.DATAB
SVRmtjIy[26] => SVROKoIB.DATAB
SVRmtjIy[26] => SVRGlDJE.DATAB
SVRmtjIy[26] => SVRczkkG.DATAB
SVRmtjIy[26] => SVRBmffQ.DATAB
SVRmtjIy[27] => SVRVyyGw.DATAB
SVRmtjIy[27] => SVRfJLFv.DATAB
SVRmtjIy[27] => SVROKoIB.DATAB
SVRmtjIy[27] => SVRGlDJE.DATAB
SVRmtjIy[27] => SVRczkkG.DATAB
SVRmtjIy[27] => SVRBmffQ.DATAB
SVRmtjIy[28] => SVRVyyGw.DATAB
SVRmtjIy[28] => SVRfJLFv.DATAB
SVRmtjIy[28] => SVROKoIB.DATAB
SVRmtjIy[28] => SVRGlDJE.DATAB
SVRmtjIy[28] => SVRczkkG.DATAB
SVRmtjIy[28] => SVRBmffQ.DATAB
SVRmtjIy[29] => SVRVyyGw.DATAB
SVRmtjIy[29] => SVRfJLFv.DATAB
SVRmtjIy[29] => SVROKoIB.DATAB
SVRmtjIy[29] => SVRGlDJE.DATAB
SVRmtjIy[29] => SVRczkkG.DATAB
SVRmtjIy[29] => SVRBmffQ.DATAB
SVRmtjIy[30] => SVRVyyGw.DATAB
SVRmtjIy[30] => SVRfJLFv.DATAB
SVRmtjIy[30] => SVROKoIB.DATAB
SVRmtjIy[30] => SVRGlDJE.DATAB
SVRmtjIy[30] => SVRczkkG.DATAB
SVRmtjIy[30] => SVRBmffQ.DATAB
SVRmtjIy[31] => SVRVyyGw.DATAB
SVRmtjIy[31] => SVRfJLFv.DATAB
SVRmtjIy[31] => SVROKoIB.DATAB
SVRmtjIy[31] => SVRGlDJE.DATAB
SVRmtjIy[31] => SVRczkkG.DATAB
SVRmtjIy[31] => SVRBmffQ.DATAB
SVRopDmx => SVRFPJMg.IN1
SVRopDmx => SVRdiHns.DATAIN
SVRTAKyC => SVRbONlu.IN1
SVRTAKyC => SVRnxmZZ.DATAIN
SVRczlfo => SVRmNpYA.IN1
SVRczlfo => SVRGlGZz.DATAIN
SVRGolNq => SVRSMDrE.IN1
SVRGolNq => SVRcZlSD.DATAIN
SVRCAbmZ => SVRwTOiP.IN1
SVRCAbmZ => SVRNSBOF.DATAIN
SVRoNaGz[0] <= SVRVyyGw[0].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[1] <= SVRVyyGw[1].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[2] <= SVRVyyGw[2].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[3] <= SVRVyyGw[3].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[4] <= SVRVyyGw[4].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[5] <= SVRVyyGw[5].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[6] <= SVRVyyGw[6].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[7] <= SVRVyyGw[7].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[8] <= SVRVyyGw[8].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[9] <= SVRVyyGw[9].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[10] <= SVRVyyGw[10].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[11] <= SVRVyyGw[11].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[12] <= SVRVyyGw[12].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[13] <= SVRVyyGw[13].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[14] <= SVRVyyGw[14].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[15] <= SVRVyyGw[15].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[16] <= SVRVyyGw[16].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[17] <= SVRVyyGw[17].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[18] <= SVRVyyGw[18].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[19] <= SVRVyyGw[19].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[20] <= SVRVyyGw[20].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[21] <= SVRVyyGw[21].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[22] <= SVRVyyGw[22].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[23] <= SVRVyyGw[23].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[24] <= SVRVyyGw[24].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[25] <= SVRVyyGw[25].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[26] <= SVRVyyGw[26].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[27] <= SVRVyyGw[27].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[28] <= SVRVyyGw[28].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[29] <= SVRVyyGw[29].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[30] <= SVRVyyGw[30].DB_MAX_OUTPUT_PORT_TYPE
SVRoNaGz[31] <= SVRVyyGw[31].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[0] <= SVRfJLFv[0].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[1] <= SVRfJLFv[1].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[2] <= SVRfJLFv[2].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[3] <= SVRfJLFv[3].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[4] <= SVRfJLFv[4].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[5] <= SVRfJLFv[5].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[6] <= SVRfJLFv[6].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[7] <= SVRfJLFv[7].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[8] <= SVRfJLFv[8].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[9] <= SVRfJLFv[9].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[10] <= SVRfJLFv[10].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[11] <= SVRfJLFv[11].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[12] <= SVRfJLFv[12].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[13] <= SVRfJLFv[13].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[14] <= SVRfJLFv[14].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[15] <= SVRfJLFv[15].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[16] <= SVRfJLFv[16].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[17] <= SVRfJLFv[17].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[18] <= SVRfJLFv[18].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[19] <= SVRfJLFv[19].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[20] <= SVRfJLFv[20].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[21] <= SVRfJLFv[21].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[22] <= SVRfJLFv[22].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[23] <= SVRfJLFv[23].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[24] <= SVRfJLFv[24].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[25] <= SVRfJLFv[25].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[26] <= SVRfJLFv[26].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[27] <= SVRfJLFv[27].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[28] <= SVRfJLFv[28].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[29] <= SVRfJLFv[29].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[30] <= SVRfJLFv[30].DB_MAX_OUTPUT_PORT_TYPE
SVRTmwId[31] <= SVRfJLFv[31].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[0] <= SVROKoIB[0].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[1] <= SVROKoIB[1].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[2] <= SVROKoIB[2].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[3] <= SVROKoIB[3].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[4] <= SVROKoIB[4].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[5] <= SVROKoIB[5].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[6] <= SVROKoIB[6].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[7] <= SVROKoIB[7].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[8] <= SVROKoIB[8].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[9] <= SVROKoIB[9].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[10] <= SVROKoIB[10].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[11] <= SVROKoIB[11].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[12] <= SVROKoIB[12].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[13] <= SVROKoIB[13].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[14] <= SVROKoIB[14].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[15] <= SVROKoIB[15].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[16] <= SVROKoIB[16].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[17] <= SVROKoIB[17].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[18] <= SVROKoIB[18].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[19] <= SVROKoIB[19].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[20] <= SVROKoIB[20].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[21] <= SVROKoIB[21].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[22] <= SVROKoIB[22].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[23] <= SVROKoIB[23].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[24] <= SVROKoIB[24].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[25] <= SVROKoIB[25].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[26] <= SVROKoIB[26].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[27] <= SVROKoIB[27].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[28] <= SVROKoIB[28].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[29] <= SVROKoIB[29].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[30] <= SVROKoIB[30].DB_MAX_OUTPUT_PORT_TYPE
SVRwglRb[31] <= SVROKoIB[31].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[0] <= SVRGlDJE[0].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[1] <= SVRGlDJE[1].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[2] <= SVRGlDJE[2].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[3] <= SVRGlDJE[3].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[4] <= SVRGlDJE[4].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[5] <= SVRGlDJE[5].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[6] <= SVRGlDJE[6].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[7] <= SVRGlDJE[7].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[8] <= SVRGlDJE[8].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[9] <= SVRGlDJE[9].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[10] <= SVRGlDJE[10].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[11] <= SVRGlDJE[11].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[12] <= SVRGlDJE[12].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[13] <= SVRGlDJE[13].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[14] <= SVRGlDJE[14].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[15] <= SVRGlDJE[15].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[16] <= SVRGlDJE[16].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[17] <= SVRGlDJE[17].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[18] <= SVRGlDJE[18].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[19] <= SVRGlDJE[19].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[20] <= SVRGlDJE[20].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[21] <= SVRGlDJE[21].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[22] <= SVRGlDJE[22].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[23] <= SVRGlDJE[23].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[24] <= SVRGlDJE[24].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[25] <= SVRGlDJE[25].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[26] <= SVRGlDJE[26].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[27] <= SVRGlDJE[27].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[28] <= SVRGlDJE[28].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[29] <= SVRGlDJE[29].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[30] <= SVRGlDJE[30].DB_MAX_OUTPUT_PORT_TYPE
SVRxwbOR[31] <= SVRGlDJE[31].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[0] <= SVRczkkG[0].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[1] <= SVRczkkG[1].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[2] <= SVRczkkG[2].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[3] <= SVRczkkG[3].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[4] <= SVRczkkG[4].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[5] <= SVRczkkG[5].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[6] <= SVRczkkG[6].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[7] <= SVRczkkG[7].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[8] <= SVRczkkG[8].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[9] <= SVRczkkG[9].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[10] <= SVRczkkG[10].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[11] <= SVRczkkG[11].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[12] <= SVRczkkG[12].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[13] <= SVRczkkG[13].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[14] <= SVRczkkG[14].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[15] <= SVRczkkG[15].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[16] <= SVRczkkG[16].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[17] <= SVRczkkG[17].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[18] <= SVRczkkG[18].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[19] <= SVRczkkG[19].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[20] <= SVRczkkG[20].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[21] <= SVRczkkG[21].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[22] <= SVRczkkG[22].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[23] <= SVRczkkG[23].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[24] <= SVRczkkG[24].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[25] <= SVRczkkG[25].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[26] <= SVRczkkG[26].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[27] <= SVRczkkG[27].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[28] <= SVRczkkG[28].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[29] <= SVRczkkG[29].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[30] <= SVRczkkG[30].DB_MAX_OUTPUT_PORT_TYPE
SVRlLaUV[31] <= SVRczkkG[31].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[0] <= SVRBmffQ[0].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[1] <= SVRBmffQ[1].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[2] <= SVRBmffQ[2].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[3] <= SVRBmffQ[3].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[4] <= SVRBmffQ[4].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[5] <= SVRBmffQ[5].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[6] <= SVRBmffQ[6].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[7] <= SVRBmffQ[7].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[8] <= SVRBmffQ[8].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[9] <= SVRBmffQ[9].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[10] <= SVRBmffQ[10].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[11] <= SVRBmffQ[11].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[12] <= SVRBmffQ[12].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[13] <= SVRBmffQ[13].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[14] <= SVRBmffQ[14].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[15] <= SVRBmffQ[15].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[16] <= SVRBmffQ[16].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[17] <= SVRBmffQ[17].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[18] <= SVRBmffQ[18].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[19] <= SVRBmffQ[19].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[20] <= SVRBmffQ[20].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[21] <= SVRBmffQ[21].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[22] <= SVRBmffQ[22].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[23] <= SVRBmffQ[23].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[24] <= SVRBmffQ[24].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[25] <= SVRBmffQ[25].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[26] <= SVRBmffQ[26].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[27] <= SVRBmffQ[27].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[28] <= SVRBmffQ[28].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[29] <= SVRBmffQ[29].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[30] <= SVRBmffQ[30].DB_MAX_OUTPUT_PORT_TYPE
SVRFsaXX[31] <= SVRBmffQ[31].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ
fclk => fclk.IN5
SVRJROZz => SVRJROZz.IN3
SVRZyNzG => SVRezAor.IN1
SVRCqyoW => SVRCqyoW.IN1
SVRfSoOm => always3.IN1
SVRIhjxF => SVRtixjA.IN1
SVRdxaEg => SVRvxhXD.IN1
SVRBlapD => SVRBlapD.IN1
SVRZYVzf => SVRZYVzf.IN1
SVRdxsDk => SVRdxsDk.IN2
SVRrpMRA[0] => SVRrpMRA[0].IN1
SVRrpMRA[1] => SVRrpMRA[1].IN1
SVRrpMRA[2] => SVRrpMRA[2].IN1
SVRrpMRA[3] => SVRrpMRA[3].IN1
SVRrpMRA[4] => SVRrpMRA[4].IN1
SVRrpMRA[5] => SVRrpMRA[5].IN1
SVRrpMRA[6] => SVRrpMRA[6].IN1
SVRrpMRA[7] => SVRrpMRA[7].IN1
SVRHXUZw[0] => SVRHXUZw[0].IN2
SVRHXUZw[1] => SVRHXUZw[1].IN2
SVRHXUZw[2] => SVRHXUZw[2].IN2
SVRHXUZw[3] => SVRHXUZw[3].IN2
SVRHXUZw[4] => SVRHXUZw[4].IN2
SVRHXUZw[5] => SVRHXUZw[5].IN2
SVRHXUZw[6] => SVRHXUZw[6].IN2
SVRHXUZw[7] => SVRHXUZw[7].IN2
SVRHXUZw[8] => SVRHXUZw[8].IN2
SVRHXUZw[9] => SVRHXUZw[9].IN2
SVRHXUZw[10] => SVRHXUZw[10].IN2
SVRHXUZw[11] => SVRHXUZw[11].IN2
SVRHXUZw[12] => SVRHXUZw[12].IN2
SVRHXUZw[13] => SVRHXUZw[13].IN2
SVRHXUZw[14] => SVRHXUZw[14].IN2
SVRHXUZw[15] => SVRHXUZw[15].IN2
SVRHXUZw[16] => SVRHXUZw[16].IN3
SVRHXUZw[17] => SVRHXUZw[17].IN3
SVRHXUZw[18] => SVRHXUZw[18].IN3
SVRHXUZw[19] => SVRHXUZw[19].IN3
SVRHXUZw[20] => SVRHXUZw[20].IN3
SVRHXUZw[21] => SVRHXUZw[21].IN3
SVRHXUZw[22] => SVRHXUZw[22].IN3
SVRHXUZw[23] => SVRHXUZw[23].IN3
SVRHXUZw[24] => SVRHXUZw[24].IN2
SVRHXUZw[25] => SVRHXUZw[25].IN2
SVRHXUZw[26] => SVRHXUZw[26].IN2
SVRHXUZw[27] => SVRHXUZw[27].IN2
SVRfxZHB[0] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRfxZHB[1] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRfxZHB[2] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRfxZHB[3] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRfxZHB[4] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRfxZHB[5] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRfxZHB[6] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRfxZHB[7] <= SVRWEZQF:SVRKIVNG.SVRbOkYW
SVRRvUZM <= SVRWEZQF:SVRKIVNG.SVRmnBrp
SVRYgHNS <= SVRWEZQF:SVRKIVNG.SVRGGNIH
SVRWnoBL <= SVRuPrNG:SVRuPrNG.SVRGGNIH
SVRVYyIN <= SVRuPrNG:SVRuPrNG.SVRhTMHu
SVRJsIJK <= SVRWEZQF:SVRKIVNG.SVRqQtRq
SVRopDmx <= SVRWEZQF:SVRKIVNG.SVRuOfoz
SVROEvJE <= SVRWEZQF:SVRKIVNG.SVRkUcHM
SVRnCFbF <= SVRnCFbF.DB_MAX_OUTPUT_PORT_TYPE
SVRLwmmN <= SVRWEZQF:SVRKIVNG.SVRfxBqT
SVRzZXMc => SVRzZXMc.IN1
SVRYSUlS => SVRYSUlS.IN1
SVRBlJoF => SVRBlJoF.IN1
SVRIhTvN[0] => SVRIhTvN[0].IN1
SVRIhTvN[1] => SVRIhTvN[1].IN1
SVRIhTvN[2] => SVRIhTvN[2].IN1
SVRIhTvN[3] => SVRIhTvN[3].IN1
SVRIhTvN[4] => SVRIhTvN[4].IN1
SVRIhTvN[5] => SVRIhTvN[5].IN1
SVRIhTvN[6] => SVRIhTvN[6].IN1
SVRIhTvN[7] => SVRIhTvN[7].IN1
SVRrjRrs[0] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRrjRrs[1] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRrjRrs[2] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRrjRrs[3] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRrjRrs[4] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRrjRrs[5] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRrjRrs[6] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRrjRrs[7] <= SVRWEZQF:SVROEJAn.SVRbOkYW
SVRVkXzt <= SVRWEZQF:SVROEJAn.SVRmnBrp
SVRIgOeF <= SVRWEZQF:SVROEJAn.SVRGGNIH
SVRQiYom <= SVRWEZQF:SVROEJAn.SVRqQtRq
SVRTAKyC <= SVRWEZQF:SVROEJAn.SVRuOfoz
SVRUxrba <= SVRWEZQF:SVROEJAn.SVRkUcHM
SVRslgGT <= SVRWEZQF:SVROEJAn.SVRfxBqT


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG
fclk => fclk.IN2
SVRJROZz => SVRJROZz.IN2
SVRcstsC => SVRcstsC.IN1
SVRfiOaI => SVRfiOaI.IN1
SVREKtmH => SVRWNemH.IN1
SVRBLFyH => SVRknyyH.IN1
SVRNSpMQ => SVRNSpMQ.IN1
SVRFPDlm[0] => SVRFPDlm[0].IN1
SVRFPDlm[1] => SVRFPDlm[1].IN1
SVRFPDlm[2] => SVRFPDlm[2].IN1
SVRFPDlm[3] => SVRFPDlm[3].IN1
SVRFPDlm[4] => SVRFPDlm[4].IN1
SVRFPDlm[5] => SVRFPDlm[5].IN1
SVRFPDlm[6] => SVRFPDlm[6].IN1
SVRFPDlm[7] => SVRFPDlm[7].IN1
SVRHXUZw[0] => ~NO_FANOUT~
SVRHXUZw[1] => ~NO_FANOUT~
SVRHXUZw[2] => ~NO_FANOUT~
SVRHXUZw[3] => ~NO_FANOUT~
SVRHXUZw[4] => ~NO_FANOUT~
SVRHXUZw[5] => ~NO_FANOUT~
SVRHXUZw[6] => ~NO_FANOUT~
SVRHXUZw[7] => ~NO_FANOUT~
SVRHXUZw[8] => SVRHXUZw[8].IN1
SVRHXUZw[9] => SVRHXUZw[9].IN1
SVRHXUZw[10] => SVRHXUZw[10].IN1
SVRHXUZw[11] => SVRHXUZw[11].IN1
SVRHXUZw[12] => SVRHXUZw[12].IN1
SVRHXUZw[13] => SVRHXUZw[13].IN1
SVRHXUZw[14] => SVRHXUZw[14].IN1
SVRHXUZw[15] => SVRHXUZw[15].IN1
SVRHXUZw[16] => ~NO_FANOUT~
SVRHXUZw[17] => ~NO_FANOUT~
SVRHXUZw[18] => ~NO_FANOUT~
SVRHXUZw[19] => ~NO_FANOUT~
SVRHXUZw[20] => ~NO_FANOUT~
SVRHXUZw[21] => ~NO_FANOUT~
SVRHXUZw[22] => ~NO_FANOUT~
SVRHXUZw[23] => ~NO_FANOUT~
SVRHXUZw[24] => ~NO_FANOUT~
SVRHXUZw[25] => ~NO_FANOUT~
SVRHXUZw[26] => ~NO_FANOUT~
SVRHXUZw[27] => ~NO_FANOUT~
SVRpEcIs[0] => SVRpEcIs[0].IN1
SVRpEcIs[1] => SVRpEcIs[1].IN1
SVRpEcIs[2] => SVRpEcIs[2].IN1
SVRpEcIs[3] => SVRpEcIs[3].IN1
SVRpEcIs[4] => SVRpEcIs[4].IN1
SVRpEcIs[5] => SVRpEcIs[5].IN1
SVRbOkYW[0] <= SVRbOkYW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[1] <= SVRbOkYW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[2] <= SVRbOkYW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[3] <= SVRbOkYW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[4] <= SVRbOkYW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[5] <= SVRbOkYW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[6] <= SVRbOkYW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[7] <= SVRbOkYW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRmnBrp <= SVRmnBrp.DB_MAX_OUTPUT_PORT_TYPE
SVRGGNIH <= SVRzYBgZ:SVRzYBgZ.SVRGGNIH
SVRqQtRq <= SVRzYBgZ:SVRzYBgZ.SVRhTMHu
SVRuOfoz <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
SVRkUcHM <= SVRzYBgZ:SVRzYBgZ.SVRfeSui
SVRfxBqT <= SVRfxBqT.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL
SVRJROZz => SVRJROZz.IN1
SVRHncAS => SVRHncAS.IN1
SVRcaxfN[0] => SVRcaxfN[0].IN1
SVRcaxfN[1] => SVRcaxfN[1].IN1
SVRcaxfN[2] => SVRcaxfN[2].IN1
SVRcaxfN[3] => SVRcaxfN[3].IN1
SVRcaxfN[4] => SVRcaxfN[4].IN1
SVRcaxfN[5] => SVRcaxfN[5].IN1
SVRcaxfN[6] => SVRcaxfN[6].IN1
SVRcaxfN[7] => SVRcaxfN[7].IN1
write => write.IN1
SVRaNsOW => SVRaNsOW.IN1
SVRMmFmp[0] <= SVRMmFmp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[1] <= SVRMmFmp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[2] <= SVRMmFmp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[3] <= SVRMmFmp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[4] <= SVRMmFmp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[5] <= SVRMmFmp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[6] <= SVRMmFmp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[7] <= SVRMmFmp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRhqrpO <= SVRhqrpO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq
reset_n => SVRsWwtl[0].ACLR
reset_n => SVRsWwtl[1].ACLR
reset_n => SVRsWwtl[2].ACLR
reset_n => SVRsWwtl[3].ACLR
reset_n => SVRjyLJF[0].ACLR
reset_n => SVRjyLJF[1].ACLR
reset_n => SVRjyLJF[2].ACLR
reset_n => SVRjyLJF[3].ACLR
reset_n => SVRJzptl~3.DATAIN
reset_n => SVRtZEMw~3.DATAIN
SVRHncAS => SVRngccP.we_a.CLK
SVRHncAS => SVRngccP.waddr_a[2].CLK
SVRHncAS => SVRngccP.waddr_a[1].CLK
SVRHncAS => SVRngccP.waddr_a[0].CLK
SVRHncAS => SVRngccP.data_a[7].CLK
SVRHncAS => SVRngccP.data_a[6].CLK
SVRHncAS => SVRngccP.data_a[5].CLK
SVRHncAS => SVRngccP.data_a[4].CLK
SVRHncAS => SVRngccP.data_a[3].CLK
SVRHncAS => SVRngccP.data_a[2].CLK
SVRHncAS => SVRngccP.data_a[1].CLK
SVRHncAS => SVRngccP.data_a[0].CLK
SVRHncAS => SVRsWwtl[0].CLK
SVRHncAS => SVRsWwtl[1].CLK
SVRHncAS => SVRsWwtl[2].CLK
SVRHncAS => SVRsWwtl[3].CLK
SVRHncAS => SVRomsOl~1.DATAIN
SVRHncAS => SVRngccP.CLK0
SVRAUWvI[0] => SVRngccP.data_a[0].DATAIN
SVRAUWvI[0] => SVRngccP.DATAIN
SVRAUWvI[1] => SVRngccP.data_a[1].DATAIN
SVRAUWvI[1] => SVRngccP.DATAIN1
SVRAUWvI[2] => SVRngccP.data_a[2].DATAIN
SVRAUWvI[2] => SVRngccP.DATAIN2
SVRAUWvI[3] => SVRngccP.data_a[3].DATAIN
SVRAUWvI[3] => SVRngccP.DATAIN3
SVRAUWvI[4] => SVRngccP.data_a[4].DATAIN
SVRAUWvI[4] => SVRngccP.DATAIN4
SVRAUWvI[5] => SVRngccP.data_a[5].DATAIN
SVRAUWvI[5] => SVRngccP.DATAIN5
SVRAUWvI[6] => SVRngccP.data_a[6].DATAIN
SVRAUWvI[6] => SVRngccP.DATAIN6
SVRAUWvI[7] => SVRngccP.data_a[7].DATAIN
SVRAUWvI[7] => SVRngccP.DATAIN7
SVRnxYkr => SVRngccP.we_a.DATAIN
SVRnxYkr => SVRsWwtl[3].ENA
SVRnxYkr => SVRsWwtl[2].ENA
SVRnxYkr => SVRsWwtl[1].ENA
SVRnxYkr => SVRsWwtl[0].ENA
SVRnxYkr => SVRngccP.WE
SVRaNsOW => SVRjyLJF[0].CLK
SVRaNsOW => SVRjyLJF[1].CLK
SVRaNsOW => SVRjyLJF[2].CLK
SVRaNsOW => SVRjyLJF[3].CLK
SVRaNsOW => SVRJzptl~1.DATAIN
SVRaNsOW => SVRtZEMw~1.DATAIN
SVRGlzFI => always1.IN1
SVRcziii[0] <= SVRngccP.DATAOUT
SVRcziii[1] <= SVRngccP.DATAOUT1
SVRcziii[2] <= SVRngccP.DATAOUT2
SVRcziii[3] <= SVRngccP.DATAOUT3
SVRcziii[4] <= SVRngccP.DATAOUT4
SVRcziii[5] <= SVRngccP.DATAOUT5
SVRcziii[6] <= SVRngccP.DATAOUT6
SVRcziii[7] <= SVRngccP.DATAOUT7
SVRRgiPc <= Equal15.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRExUmN
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRoVRcv
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRTQRtB
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRIOrCE
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRrUioP
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRixeHu
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRElCqK
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRiVOzA:SVRbZJaj
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ
fclk => fclk.IN1
SVRJROZz => SVRJROZz.IN1
SVRcstsC => SVRcstsC.IN1
SVRfiOaI => always0.IN1
SVRWNemH => SVRnJxgP[1].IN1
SVRknyyH => SVRnJxgP[0].IN1
SVRRZHEh[0] => SVRxmmqL[0].DATAB
SVRRZHEh[1] => SVRxmmqL[1].DATAB
SVRRZHEh[2] => SVRxmmqL[2].DATAB
SVRRZHEh[3] => SVRxmmqL[3].DATAB
SVRRZHEh[4] => SVRxmmqL[4].DATAB
SVRRZHEh[5] => SVRxmmqL[5].DATAB
SVRRZHEh[6] => SVRxmmqL[6].DATAB
SVRRZHEh[7] => SVRxmmqL[7].DATAB
SVRySJvq => Selector7.IN4
SVRySJvq => Selector6.IN1
SVRpEcIs[0] => SVRxmmqL.DATAB
SVRpEcIs[1] => SVRxmmqL.DATAB
SVRpEcIs[2] => SVRxmmqL.DATAB
SVRpEcIs[3] => SVRxmmqL.DATAB
SVRpEcIs[4] => SVRxmmqL.DATAB
SVRpEcIs[5] => SVRxmmqL.DATAB
SVRgAzyx <= SVRgAzyx.DB_MAX_OUTPUT_PORT_TYPE
SVRcogji <= SVRcogji~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGGNIH <= SVRGGNIH.DB_MAX_OUTPUT_PORT_TYPE
SVRhTMHu <= SVRhTMHu~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnaZWU <= SVRnaZWU~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= SVRfeSui~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRAcFNr:SVRnBPTi
fclk => SVRqlAum[0].CLK
fclk => SVRqlAum[1].CLK
fclk => SVRqlAum[2].CLK
fclk => SVRqlAum[3].CLK
fclk => SVRqlAum[4].CLK
fclk => SVRqlAum[5].CLK
fclk => SVRqlAum[6].CLK
fclk => SVRqlAum[7].CLK
fclk => SVRHwaPy[0].CLK
fclk => SVRHwaPy[1].CLK
fclk => SVRHwaPy[2].CLK
fclk => SVRHwaPy[3].CLK
fclk => SVRVoBcb~1.DATAIN
SVRJROZz => SVRHwaPy[0].ACLR
SVRJROZz => SVRHwaPy[1].ACLR
SVRJROZz => SVRHwaPy[2].ACLR
SVRJROZz => SVRHwaPy[3].ACLR
SVRJROZz => SVRqlAum[0].ACLR
SVRJROZz => SVRqlAum[1].ACLR
SVRJROZz => SVRqlAum[2].ACLR
SVRJROZz => SVRqlAum[3].ACLR
SVRJROZz => SVRqlAum[4].ACLR
SVRJROZz => SVRqlAum[5].ACLR
SVRJROZz => SVRqlAum[6].ACLR
SVRJROZz => SVRqlAum[7].ACLR
SVRJROZz => SVRVoBcb~3.DATAIN
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRGNUwe => Equal0.IN0
SVRGNUwe => Equal1.IN1
SVRGNUwe => Equal2.IN0
SVRcnTdT => Equal0.IN1
SVRcnTdT => Equal1.IN0
SVRcnTdT => Equal2.IN1
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => Selector0.IN4
SVRBGWBw => SVRoTaEX.SVRgiZGs.DATAB
SVReOCjy <= SVReOCjy.DB_MAX_OUTPUT_PORT_TYPE
SVRcuOeM <= SVRcuOeM.DB_MAX_OUTPUT_PORT_TYPE
SVRbkuct <= SVRbkuct.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn
fclk => fclk.IN2
SVRJROZz => SVRJROZz.IN2
SVRcstsC => SVRcstsC.IN1
SVRfiOaI => SVRfiOaI.IN1
SVREKtmH => SVRWNemH.IN1
SVRBLFyH => SVRknyyH.IN1
SVRNSpMQ => SVRNSpMQ.IN1
SVRFPDlm[0] => SVRFPDlm[0].IN1
SVRFPDlm[1] => SVRFPDlm[1].IN1
SVRFPDlm[2] => SVRFPDlm[2].IN1
SVRFPDlm[3] => SVRFPDlm[3].IN1
SVRFPDlm[4] => SVRFPDlm[4].IN1
SVRFPDlm[5] => SVRFPDlm[5].IN1
SVRFPDlm[6] => SVRFPDlm[6].IN1
SVRFPDlm[7] => SVRFPDlm[7].IN1
SVRHXUZw[0] => ~NO_FANOUT~
SVRHXUZw[1] => ~NO_FANOUT~
SVRHXUZw[2] => ~NO_FANOUT~
SVRHXUZw[3] => ~NO_FANOUT~
SVRHXUZw[4] => ~NO_FANOUT~
SVRHXUZw[5] => ~NO_FANOUT~
SVRHXUZw[6] => ~NO_FANOUT~
SVRHXUZw[7] => ~NO_FANOUT~
SVRHXUZw[8] => SVRHXUZw[8].IN1
SVRHXUZw[9] => SVRHXUZw[9].IN1
SVRHXUZw[10] => SVRHXUZw[10].IN1
SVRHXUZw[11] => SVRHXUZw[11].IN1
SVRHXUZw[12] => SVRHXUZw[12].IN1
SVRHXUZw[13] => SVRHXUZw[13].IN1
SVRHXUZw[14] => SVRHXUZw[14].IN1
SVRHXUZw[15] => SVRHXUZw[15].IN1
SVRHXUZw[16] => ~NO_FANOUT~
SVRHXUZw[17] => ~NO_FANOUT~
SVRHXUZw[18] => ~NO_FANOUT~
SVRHXUZw[19] => ~NO_FANOUT~
SVRHXUZw[20] => ~NO_FANOUT~
SVRHXUZw[21] => ~NO_FANOUT~
SVRHXUZw[22] => ~NO_FANOUT~
SVRHXUZw[23] => ~NO_FANOUT~
SVRHXUZw[24] => ~NO_FANOUT~
SVRHXUZw[25] => ~NO_FANOUT~
SVRHXUZw[26] => ~NO_FANOUT~
SVRHXUZw[27] => ~NO_FANOUT~
SVRpEcIs[0] => SVRpEcIs[0].IN1
SVRpEcIs[1] => SVRpEcIs[1].IN1
SVRpEcIs[2] => SVRpEcIs[2].IN1
SVRpEcIs[3] => SVRpEcIs[3].IN1
SVRpEcIs[4] => SVRpEcIs[4].IN1
SVRpEcIs[5] => SVRpEcIs[5].IN1
SVRbOkYW[0] <= SVRbOkYW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[1] <= SVRbOkYW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[2] <= SVRbOkYW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[3] <= SVRbOkYW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[4] <= SVRbOkYW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[5] <= SVRbOkYW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[6] <= SVRbOkYW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRbOkYW[7] <= SVRbOkYW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRmnBrp <= SVRmnBrp.DB_MAX_OUTPUT_PORT_TYPE
SVRGGNIH <= SVRzYBgZ:SVRzYBgZ.SVRGGNIH
SVRqQtRq <= SVRzYBgZ:SVRzYBgZ.SVRhTMHu
SVRuOfoz <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
SVRkUcHM <= SVRzYBgZ:SVRzYBgZ.SVRfeSui
SVRfxBqT <= SVRfxBqT.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL
SVRJROZz => SVRJROZz.IN1
SVRHncAS => SVRHncAS.IN1
SVRcaxfN[0] => SVRcaxfN[0].IN1
SVRcaxfN[1] => SVRcaxfN[1].IN1
SVRcaxfN[2] => SVRcaxfN[2].IN1
SVRcaxfN[3] => SVRcaxfN[3].IN1
SVRcaxfN[4] => SVRcaxfN[4].IN1
SVRcaxfN[5] => SVRcaxfN[5].IN1
SVRcaxfN[6] => SVRcaxfN[6].IN1
SVRcaxfN[7] => SVRcaxfN[7].IN1
write => write.IN1
SVRaNsOW => SVRaNsOW.IN1
SVRMmFmp[0] <= SVRMmFmp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[1] <= SVRMmFmp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[2] <= SVRMmFmp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[3] <= SVRMmFmp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[4] <= SVRMmFmp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[5] <= SVRMmFmp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[6] <= SVRMmFmp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRMmFmp[7] <= SVRMmFmp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRhqrpO <= SVRhqrpO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq
reset_n => SVRsWwtl[0].ACLR
reset_n => SVRsWwtl[1].ACLR
reset_n => SVRsWwtl[2].ACLR
reset_n => SVRsWwtl[3].ACLR
reset_n => SVRjyLJF[0].ACLR
reset_n => SVRjyLJF[1].ACLR
reset_n => SVRjyLJF[2].ACLR
reset_n => SVRjyLJF[3].ACLR
reset_n => SVRJzptl~3.DATAIN
reset_n => SVRtZEMw~3.DATAIN
SVRHncAS => SVRngccP.we_a.CLK
SVRHncAS => SVRngccP.waddr_a[2].CLK
SVRHncAS => SVRngccP.waddr_a[1].CLK
SVRHncAS => SVRngccP.waddr_a[0].CLK
SVRHncAS => SVRngccP.data_a[7].CLK
SVRHncAS => SVRngccP.data_a[6].CLK
SVRHncAS => SVRngccP.data_a[5].CLK
SVRHncAS => SVRngccP.data_a[4].CLK
SVRHncAS => SVRngccP.data_a[3].CLK
SVRHncAS => SVRngccP.data_a[2].CLK
SVRHncAS => SVRngccP.data_a[1].CLK
SVRHncAS => SVRngccP.data_a[0].CLK
SVRHncAS => SVRsWwtl[0].CLK
SVRHncAS => SVRsWwtl[1].CLK
SVRHncAS => SVRsWwtl[2].CLK
SVRHncAS => SVRsWwtl[3].CLK
SVRHncAS => SVRomsOl~1.DATAIN
SVRHncAS => SVRngccP.CLK0
SVRAUWvI[0] => SVRngccP.data_a[0].DATAIN
SVRAUWvI[0] => SVRngccP.DATAIN
SVRAUWvI[1] => SVRngccP.data_a[1].DATAIN
SVRAUWvI[1] => SVRngccP.DATAIN1
SVRAUWvI[2] => SVRngccP.data_a[2].DATAIN
SVRAUWvI[2] => SVRngccP.DATAIN2
SVRAUWvI[3] => SVRngccP.data_a[3].DATAIN
SVRAUWvI[3] => SVRngccP.DATAIN3
SVRAUWvI[4] => SVRngccP.data_a[4].DATAIN
SVRAUWvI[4] => SVRngccP.DATAIN4
SVRAUWvI[5] => SVRngccP.data_a[5].DATAIN
SVRAUWvI[5] => SVRngccP.DATAIN5
SVRAUWvI[6] => SVRngccP.data_a[6].DATAIN
SVRAUWvI[6] => SVRngccP.DATAIN6
SVRAUWvI[7] => SVRngccP.data_a[7].DATAIN
SVRAUWvI[7] => SVRngccP.DATAIN7
SVRnxYkr => SVRngccP.we_a.DATAIN
SVRnxYkr => SVRsWwtl[3].ENA
SVRnxYkr => SVRsWwtl[2].ENA
SVRnxYkr => SVRsWwtl[1].ENA
SVRnxYkr => SVRsWwtl[0].ENA
SVRnxYkr => SVRngccP.WE
SVRaNsOW => SVRjyLJF[0].CLK
SVRaNsOW => SVRjyLJF[1].CLK
SVRaNsOW => SVRjyLJF[2].CLK
SVRaNsOW => SVRjyLJF[3].CLK
SVRaNsOW => SVRJzptl~1.DATAIN
SVRaNsOW => SVRtZEMw~1.DATAIN
SVRGlzFI => always1.IN1
SVRcziii[0] <= SVRngccP.DATAOUT
SVRcziii[1] <= SVRngccP.DATAOUT1
SVRcziii[2] <= SVRngccP.DATAOUT2
SVRcziii[3] <= SVRngccP.DATAOUT3
SVRcziii[4] <= SVRngccP.DATAOUT4
SVRcziii[5] <= SVRngccP.DATAOUT5
SVRcziii[6] <= SVRngccP.DATAOUT6
SVRcziii[7] <= SVRngccP.DATAOUT7
SVRRgiPc <= Equal15.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRExUmN
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRoVRcv
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRTQRtB
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRIOrCE
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRrUioP
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRixeHu
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRElCqK
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRiVOzA:SVRbZJaj
SVRbfTyK[0] => Add0.IN2
SVRbfTyK[1] => Add0.IN1
SVRbfTyK[2] => Add1.IN2
SVRbfTyK[3] => Add1.IN1
SVRbfTyK[4] => Add2.IN4
SVRbfTyK[5] => Add3.IN2
SVRbfTyK[6] => Add3.IN1
SVRbfTyK[7] => Add4.IN4
SVRMvSeJ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ
fclk => fclk.IN1
SVRJROZz => SVRJROZz.IN1
SVRcstsC => SVRcstsC.IN1
SVRfiOaI => always0.IN1
SVRWNemH => SVRnJxgP[1].IN1
SVRknyyH => SVRnJxgP[0].IN1
SVRRZHEh[0] => SVRxmmqL[0].DATAB
SVRRZHEh[1] => SVRxmmqL[1].DATAB
SVRRZHEh[2] => SVRxmmqL[2].DATAB
SVRRZHEh[3] => SVRxmmqL[3].DATAB
SVRRZHEh[4] => SVRxmmqL[4].DATAB
SVRRZHEh[5] => SVRxmmqL[5].DATAB
SVRRZHEh[6] => SVRxmmqL[6].DATAB
SVRRZHEh[7] => SVRxmmqL[7].DATAB
SVRySJvq => Selector7.IN4
SVRySJvq => Selector6.IN1
SVRpEcIs[0] => SVRxmmqL.DATAB
SVRpEcIs[1] => SVRxmmqL.DATAB
SVRpEcIs[2] => SVRxmmqL.DATAB
SVRpEcIs[3] => SVRxmmqL.DATAB
SVRpEcIs[4] => SVRxmmqL.DATAB
SVRpEcIs[5] => SVRxmmqL.DATAB
SVRgAzyx <= SVRgAzyx.DB_MAX_OUTPUT_PORT_TYPE
SVRcogji <= SVRcogji~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRGGNIH <= SVRGGNIH.DB_MAX_OUTPUT_PORT_TYPE
SVRhTMHu <= SVRhTMHu~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRnaZWU <= SVRnaZWU~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRfeSui <= SVRfeSui~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRAcFNr:SVRnBPTi
fclk => SVRqlAum[0].CLK
fclk => SVRqlAum[1].CLK
fclk => SVRqlAum[2].CLK
fclk => SVRqlAum[3].CLK
fclk => SVRqlAum[4].CLK
fclk => SVRqlAum[5].CLK
fclk => SVRqlAum[6].CLK
fclk => SVRqlAum[7].CLK
fclk => SVRHwaPy[0].CLK
fclk => SVRHwaPy[1].CLK
fclk => SVRHwaPy[2].CLK
fclk => SVRHwaPy[3].CLK
fclk => SVRVoBcb~1.DATAIN
SVRJROZz => SVRHwaPy[0].ACLR
SVRJROZz => SVRHwaPy[1].ACLR
SVRJROZz => SVRHwaPy[2].ACLR
SVRJROZz => SVRHwaPy[3].ACLR
SVRJROZz => SVRqlAum[0].ACLR
SVRJROZz => SVRqlAum[1].ACLR
SVRJROZz => SVRqlAum[2].ACLR
SVRJROZz => SVRqlAum[3].ACLR
SVRJROZz => SVRqlAum[4].ACLR
SVRJROZz => SVRqlAum[5].ACLR
SVRJROZz => SVRqlAum[6].ACLR
SVRJROZz => SVRqlAum[7].ACLR
SVRJROZz => SVRVoBcb~3.DATAIN
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRVoBcb.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRHwaPy.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRcstsC => SVRqlAum.OUTPUTSELECT
SVRGNUwe => Equal0.IN0
SVRGNUwe => Equal1.IN1
SVRGNUwe => Equal2.IN0
SVRcnTdT => Equal0.IN1
SVRcnTdT => Equal1.IN0
SVRcnTdT => Equal2.IN1
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => SVRoTaEX.OUTPUTSELECT
SVRBGWBw => Selector0.IN4
SVRBGWBw => SVRoTaEX.SVRgiZGs.DATAB
SVReOCjy <= SVReOCjy.DB_MAX_OUTPUT_PORT_TYPE
SVRcuOeM <= SVRcuOeM.DB_MAX_OUTPUT_PORT_TYPE
SVRbkuct <= SVRbkuct.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRuPrNG:SVRuPrNG
fclk => SVRVyyGw[0].CLK
fclk => SVRVyyGw[1].CLK
fclk => SVRVyyGw[2].CLK
fclk => SVRVyyGw[3].CLK
fclk => SVRVyyGw[4].CLK
fclk => SVRVyyGw[5].CLK
fclk => SVRVyyGw[6].CLK
fclk => SVRVyyGw[7].CLK
fclk => SVRXSJFV~1.DATAIN
SVRJROZz => SVRVyyGw[0].ACLR
SVRJROZz => SVRVyyGw[1].ACLR
SVRJROZz => SVRVyyGw[2].ACLR
SVRJROZz => SVRVyyGw[3].ACLR
SVRJROZz => SVRVyyGw[4].ACLR
SVRJROZz => SVRVyyGw[5].ACLR
SVRJROZz => SVRVyyGw[6].ACLR
SVRJROZz => SVRVyyGw[7].ACLR
SVRJROZz => SVRXSJFV~3.DATAIN
SVRcstsC => SVRXSJFV.OUTPUTSELECT
SVRcstsC => SVRXSJFV.OUTPUTSELECT
SVRcstsC => SVRXSJFV.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRcstsC => SVRVyyGw.OUTPUTSELECT
SVRfiOaI => ~NO_FANOUT~
SVRWNemH => Equal0.IN0
SVRknyyH => Equal0.IN1
SVRRZHEh[0] => LessThan0.IN8
SVRRZHEh[1] => LessThan0.IN7
SVRRZHEh[2] => LessThan0.IN6
SVRRZHEh[3] => LessThan0.IN5
SVRRZHEh[4] => LessThan0.IN4
SVRRZHEh[5] => LessThan0.IN3
SVRRZHEh[6] => LessThan0.IN2
SVRRZHEh[7] => LessThan0.IN1
SVRGGNIH <= SVRGGNIH.DB_MAX_OUTPUT_PORT_TYPE
SVRhTMHu <= SVRhTMHu.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRAESaj:SVRnpwAe
SVRnXiwb => SVRxUZph.CLK
SVRlqCbq => SVRlqCbq.IN1
SVRGhlnc <= SVRGhlnc.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRAESaj:SVRnpwAe|SVRBSVNR:SVRnWXTv
SVRgYYWK => SVRsiYun.DATAIN
SVRtCTAv <= SVRtCTAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRpsVqj => SVRtCTAv~reg0.CLK
SVRpsVqj => SVRsiYun.CLK


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRAESaj:SVRJhZxg
SVRnXiwb => SVRxUZph.CLK
SVRlqCbq => SVRlqCbq.IN1
SVRGhlnc <= SVRGhlnc.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRAESaj:SVRJhZxg|SVRBSVNR:SVRnWXTv
SVRgYYWK => SVRsiYun.DATAIN
SVRtCTAv <= SVRtCTAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
SVRpsVqj => SVRtCTAv~reg0.CLK
SVRpsVqj => SVRsiYun.CLK


|xillydemo|scfifo:fifo_32
data[0] => scfifo_ud31:auto_generated.data[0]
data[1] => scfifo_ud31:auto_generated.data[1]
data[2] => scfifo_ud31:auto_generated.data[2]
data[3] => scfifo_ud31:auto_generated.data[3]
data[4] => scfifo_ud31:auto_generated.data[4]
data[5] => scfifo_ud31:auto_generated.data[5]
data[6] => scfifo_ud31:auto_generated.data[6]
data[7] => scfifo_ud31:auto_generated.data[7]
data[8] => scfifo_ud31:auto_generated.data[8]
data[9] => scfifo_ud31:auto_generated.data[9]
data[10] => scfifo_ud31:auto_generated.data[10]
data[11] => scfifo_ud31:auto_generated.data[11]
data[12] => scfifo_ud31:auto_generated.data[12]
data[13] => scfifo_ud31:auto_generated.data[13]
data[14] => scfifo_ud31:auto_generated.data[14]
data[15] => scfifo_ud31:auto_generated.data[15]
data[16] => scfifo_ud31:auto_generated.data[16]
data[17] => scfifo_ud31:auto_generated.data[17]
data[18] => scfifo_ud31:auto_generated.data[18]
data[19] => scfifo_ud31:auto_generated.data[19]
data[20] => scfifo_ud31:auto_generated.data[20]
data[21] => scfifo_ud31:auto_generated.data[21]
data[22] => scfifo_ud31:auto_generated.data[22]
data[23] => scfifo_ud31:auto_generated.data[23]
data[24] => scfifo_ud31:auto_generated.data[24]
data[25] => scfifo_ud31:auto_generated.data[25]
data[26] => scfifo_ud31:auto_generated.data[26]
data[27] => scfifo_ud31:auto_generated.data[27]
data[28] => scfifo_ud31:auto_generated.data[28]
data[29] => scfifo_ud31:auto_generated.data[29]
data[30] => scfifo_ud31:auto_generated.data[30]
data[31] => scfifo_ud31:auto_generated.data[31]
q[0] <= scfifo_ud31:auto_generated.q[0]
q[1] <= scfifo_ud31:auto_generated.q[1]
q[2] <= scfifo_ud31:auto_generated.q[2]
q[3] <= scfifo_ud31:auto_generated.q[3]
q[4] <= scfifo_ud31:auto_generated.q[4]
q[5] <= scfifo_ud31:auto_generated.q[5]
q[6] <= scfifo_ud31:auto_generated.q[6]
q[7] <= scfifo_ud31:auto_generated.q[7]
q[8] <= scfifo_ud31:auto_generated.q[8]
q[9] <= scfifo_ud31:auto_generated.q[9]
q[10] <= scfifo_ud31:auto_generated.q[10]
q[11] <= scfifo_ud31:auto_generated.q[11]
q[12] <= scfifo_ud31:auto_generated.q[12]
q[13] <= scfifo_ud31:auto_generated.q[13]
q[14] <= scfifo_ud31:auto_generated.q[14]
q[15] <= scfifo_ud31:auto_generated.q[15]
q[16] <= scfifo_ud31:auto_generated.q[16]
q[17] <= scfifo_ud31:auto_generated.q[17]
q[18] <= scfifo_ud31:auto_generated.q[18]
q[19] <= scfifo_ud31:auto_generated.q[19]
q[20] <= scfifo_ud31:auto_generated.q[20]
q[21] <= scfifo_ud31:auto_generated.q[21]
q[22] <= scfifo_ud31:auto_generated.q[22]
q[23] <= scfifo_ud31:auto_generated.q[23]
q[24] <= scfifo_ud31:auto_generated.q[24]
q[25] <= scfifo_ud31:auto_generated.q[25]
q[26] <= scfifo_ud31:auto_generated.q[26]
q[27] <= scfifo_ud31:auto_generated.q[27]
q[28] <= scfifo_ud31:auto_generated.q[28]
q[29] <= scfifo_ud31:auto_generated.q[29]
q[30] <= scfifo_ud31:auto_generated.q[30]
q[31] <= scfifo_ud31:auto_generated.q[31]
wrreq => scfifo_ud31:auto_generated.wrreq
rdreq => scfifo_ud31:auto_generated.rdreq
clock => scfifo_ud31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ud31:auto_generated.sclr
empty <= scfifo_ud31:auto_generated.empty
full <= scfifo_ud31:auto_generated.full
almost_full <= scfifo_ud31:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_3h01:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_3h01:dpfifo.data[0]
data[1] => a_dpfifo_3h01:dpfifo.data[1]
data[2] => a_dpfifo_3h01:dpfifo.data[2]
data[3] => a_dpfifo_3h01:dpfifo.data[3]
data[4] => a_dpfifo_3h01:dpfifo.data[4]
data[5] => a_dpfifo_3h01:dpfifo.data[5]
data[6] => a_dpfifo_3h01:dpfifo.data[6]
data[7] => a_dpfifo_3h01:dpfifo.data[7]
data[8] => a_dpfifo_3h01:dpfifo.data[8]
data[9] => a_dpfifo_3h01:dpfifo.data[9]
data[10] => a_dpfifo_3h01:dpfifo.data[10]
data[11] => a_dpfifo_3h01:dpfifo.data[11]
data[12] => a_dpfifo_3h01:dpfifo.data[12]
data[13] => a_dpfifo_3h01:dpfifo.data[13]
data[14] => a_dpfifo_3h01:dpfifo.data[14]
data[15] => a_dpfifo_3h01:dpfifo.data[15]
data[16] => a_dpfifo_3h01:dpfifo.data[16]
data[17] => a_dpfifo_3h01:dpfifo.data[17]
data[18] => a_dpfifo_3h01:dpfifo.data[18]
data[19] => a_dpfifo_3h01:dpfifo.data[19]
data[20] => a_dpfifo_3h01:dpfifo.data[20]
data[21] => a_dpfifo_3h01:dpfifo.data[21]
data[22] => a_dpfifo_3h01:dpfifo.data[22]
data[23] => a_dpfifo_3h01:dpfifo.data[23]
data[24] => a_dpfifo_3h01:dpfifo.data[24]
data[25] => a_dpfifo_3h01:dpfifo.data[25]
data[26] => a_dpfifo_3h01:dpfifo.data[26]
data[27] => a_dpfifo_3h01:dpfifo.data[27]
data[28] => a_dpfifo_3h01:dpfifo.data[28]
data[29] => a_dpfifo_3h01:dpfifo.data[29]
data[30] => a_dpfifo_3h01:dpfifo.data[30]
data[31] => a_dpfifo_3h01:dpfifo.data[31]
empty <= a_dpfifo_3h01:dpfifo.empty
full <= a_dpfifo_3h01:dpfifo.full
q[0] <= a_dpfifo_3h01:dpfifo.q[0]
q[1] <= a_dpfifo_3h01:dpfifo.q[1]
q[2] <= a_dpfifo_3h01:dpfifo.q[2]
q[3] <= a_dpfifo_3h01:dpfifo.q[3]
q[4] <= a_dpfifo_3h01:dpfifo.q[4]
q[5] <= a_dpfifo_3h01:dpfifo.q[5]
q[6] <= a_dpfifo_3h01:dpfifo.q[6]
q[7] <= a_dpfifo_3h01:dpfifo.q[7]
q[8] <= a_dpfifo_3h01:dpfifo.q[8]
q[9] <= a_dpfifo_3h01:dpfifo.q[9]
q[10] <= a_dpfifo_3h01:dpfifo.q[10]
q[11] <= a_dpfifo_3h01:dpfifo.q[11]
q[12] <= a_dpfifo_3h01:dpfifo.q[12]
q[13] <= a_dpfifo_3h01:dpfifo.q[13]
q[14] <= a_dpfifo_3h01:dpfifo.q[14]
q[15] <= a_dpfifo_3h01:dpfifo.q[15]
q[16] <= a_dpfifo_3h01:dpfifo.q[16]
q[17] <= a_dpfifo_3h01:dpfifo.q[17]
q[18] <= a_dpfifo_3h01:dpfifo.q[18]
q[19] <= a_dpfifo_3h01:dpfifo.q[19]
q[20] <= a_dpfifo_3h01:dpfifo.q[20]
q[21] <= a_dpfifo_3h01:dpfifo.q[21]
q[22] <= a_dpfifo_3h01:dpfifo.q[22]
q[23] <= a_dpfifo_3h01:dpfifo.q[23]
q[24] <= a_dpfifo_3h01:dpfifo.q[24]
q[25] <= a_dpfifo_3h01:dpfifo.q[25]
q[26] <= a_dpfifo_3h01:dpfifo.q[26]
q[27] <= a_dpfifo_3h01:dpfifo.q[27]
q[28] <= a_dpfifo_3h01:dpfifo.q[28]
q[29] <= a_dpfifo_3h01:dpfifo.q[29]
q[30] <= a_dpfifo_3h01:dpfifo.q[30]
q[31] <= a_dpfifo_3h01:dpfifo.q[31]
rdreq => a_dpfifo_3h01:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_3h01:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_3h01:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo
clock => altsyncram_7be1:FIFOram.clock0
clock => altsyncram_7be1:FIFOram.clock1
clock => cntr_sdb:rd_ptr_msb.clock
clock => cntr_gf7:usedw_counter.clock
clock => cntr_4fb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_7be1:FIFOram.data_a[0]
data[1] => altsyncram_7be1:FIFOram.data_a[1]
data[2] => altsyncram_7be1:FIFOram.data_a[2]
data[3] => altsyncram_7be1:FIFOram.data_a[3]
data[4] => altsyncram_7be1:FIFOram.data_a[4]
data[5] => altsyncram_7be1:FIFOram.data_a[5]
data[6] => altsyncram_7be1:FIFOram.data_a[6]
data[7] => altsyncram_7be1:FIFOram.data_a[7]
data[8] => altsyncram_7be1:FIFOram.data_a[8]
data[9] => altsyncram_7be1:FIFOram.data_a[9]
data[10] => altsyncram_7be1:FIFOram.data_a[10]
data[11] => altsyncram_7be1:FIFOram.data_a[11]
data[12] => altsyncram_7be1:FIFOram.data_a[12]
data[13] => altsyncram_7be1:FIFOram.data_a[13]
data[14] => altsyncram_7be1:FIFOram.data_a[14]
data[15] => altsyncram_7be1:FIFOram.data_a[15]
data[16] => altsyncram_7be1:FIFOram.data_a[16]
data[17] => altsyncram_7be1:FIFOram.data_a[17]
data[18] => altsyncram_7be1:FIFOram.data_a[18]
data[19] => altsyncram_7be1:FIFOram.data_a[19]
data[20] => altsyncram_7be1:FIFOram.data_a[20]
data[21] => altsyncram_7be1:FIFOram.data_a[21]
data[22] => altsyncram_7be1:FIFOram.data_a[22]
data[23] => altsyncram_7be1:FIFOram.data_a[23]
data[24] => altsyncram_7be1:FIFOram.data_a[24]
data[25] => altsyncram_7be1:FIFOram.data_a[25]
data[26] => altsyncram_7be1:FIFOram.data_a[26]
data[27] => altsyncram_7be1:FIFOram.data_a[27]
data[28] => altsyncram_7be1:FIFOram.data_a[28]
data[29] => altsyncram_7be1:FIFOram.data_a[29]
data[30] => altsyncram_7be1:FIFOram.data_a[30]
data[31] => altsyncram_7be1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7be1:FIFOram.q_b[0]
q[1] <= altsyncram_7be1:FIFOram.q_b[1]
q[2] <= altsyncram_7be1:FIFOram.q_b[2]
q[3] <= altsyncram_7be1:FIFOram.q_b[3]
q[4] <= altsyncram_7be1:FIFOram.q_b[4]
q[5] <= altsyncram_7be1:FIFOram.q_b[5]
q[6] <= altsyncram_7be1:FIFOram.q_b[6]
q[7] <= altsyncram_7be1:FIFOram.q_b[7]
q[8] <= altsyncram_7be1:FIFOram.q_b[8]
q[9] <= altsyncram_7be1:FIFOram.q_b[9]
q[10] <= altsyncram_7be1:FIFOram.q_b[10]
q[11] <= altsyncram_7be1:FIFOram.q_b[11]
q[12] <= altsyncram_7be1:FIFOram.q_b[12]
q[13] <= altsyncram_7be1:FIFOram.q_b[13]
q[14] <= altsyncram_7be1:FIFOram.q_b[14]
q[15] <= altsyncram_7be1:FIFOram.q_b[15]
q[16] <= altsyncram_7be1:FIFOram.q_b[16]
q[17] <= altsyncram_7be1:FIFOram.q_b[17]
q[18] <= altsyncram_7be1:FIFOram.q_b[18]
q[19] <= altsyncram_7be1:FIFOram.q_b[19]
q[20] <= altsyncram_7be1:FIFOram.q_b[20]
q[21] <= altsyncram_7be1:FIFOram.q_b[21]
q[22] <= altsyncram_7be1:FIFOram.q_b[22]
q[23] <= altsyncram_7be1:FIFOram.q_b[23]
q[24] <= altsyncram_7be1:FIFOram.q_b[24]
q[25] <= altsyncram_7be1:FIFOram.q_b[25]
q[26] <= altsyncram_7be1:FIFOram.q_b[26]
q[27] <= altsyncram_7be1:FIFOram.q_b[27]
q[28] <= altsyncram_7be1:FIFOram.q_b[28]
q[29] <= altsyncram_7be1:FIFOram.q_b[29]
q[30] <= altsyncram_7be1:FIFOram.q_b[30]
q[31] <= altsyncram_7be1:FIFOram.q_b[31]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_sdb:rd_ptr_msb.sclr
sclr => cntr_gf7:usedw_counter.sclr
sclr => cntr_4fb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_gf7:usedw_counter.q[0]
usedw[1] <= cntr_gf7:usedw_counter.q[1]
usedw[2] <= cntr_gf7:usedw_counter.q[2]
usedw[3] <= cntr_gf7:usedw_counter.q[3]
usedw[4] <= cntr_gf7:usedw_counter.q[4]
usedw[5] <= cntr_gf7:usedw_counter.q[5]
usedw[6] <= cntr_gf7:usedw_counter.q[6]
usedw[7] <= cntr_gf7:usedw_counter.q[7]
usedw[8] <= cntr_gf7:usedw_counter.q[8]
usedw[9] <= cntr_gf7:usedw_counter.q[9]
wreq => valid_wreq.IN0


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cmpr_o19:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cmpr_o19:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_sdb:rd_ptr_msb
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_gf7:usedw_counter
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|xillydemo|scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|scfifo:fifo_8
data[0] => scfifo_3601:auto_generated.data[0]
data[1] => scfifo_3601:auto_generated.data[1]
data[2] => scfifo_3601:auto_generated.data[2]
data[3] => scfifo_3601:auto_generated.data[3]
data[4] => scfifo_3601:auto_generated.data[4]
data[5] => scfifo_3601:auto_generated.data[5]
data[6] => scfifo_3601:auto_generated.data[6]
data[7] => scfifo_3601:auto_generated.data[7]
q[0] <= scfifo_3601:auto_generated.q[0]
q[1] <= scfifo_3601:auto_generated.q[1]
q[2] <= scfifo_3601:auto_generated.q[2]
q[3] <= scfifo_3601:auto_generated.q[3]
q[4] <= scfifo_3601:auto_generated.q[4]
q[5] <= scfifo_3601:auto_generated.q[5]
q[6] <= scfifo_3601:auto_generated.q[6]
q[7] <= scfifo_3601:auto_generated.q[7]
wrreq => scfifo_3601:auto_generated.wrreq
rdreq => scfifo_3601:auto_generated.rdreq
clock => scfifo_3601:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_3601:auto_generated.sclr
empty <= scfifo_3601:auto_generated.empty
full <= scfifo_3601:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated
clock => a_dpfifo_mtv:dpfifo.clock
data[0] => a_dpfifo_mtv:dpfifo.data[0]
data[1] => a_dpfifo_mtv:dpfifo.data[1]
data[2] => a_dpfifo_mtv:dpfifo.data[2]
data[3] => a_dpfifo_mtv:dpfifo.data[3]
data[4] => a_dpfifo_mtv:dpfifo.data[4]
data[5] => a_dpfifo_mtv:dpfifo.data[5]
data[6] => a_dpfifo_mtv:dpfifo.data[6]
data[7] => a_dpfifo_mtv:dpfifo.data[7]
empty <= a_dpfifo_mtv:dpfifo.empty
full <= a_dpfifo_mtv:dpfifo.full
q[0] <= a_dpfifo_mtv:dpfifo.q[0]
q[1] <= a_dpfifo_mtv:dpfifo.q[1]
q[2] <= a_dpfifo_mtv:dpfifo.q[2]
q[3] <= a_dpfifo_mtv:dpfifo.q[3]
q[4] <= a_dpfifo_mtv:dpfifo.q[4]
q[5] <= a_dpfifo_mtv:dpfifo.q[5]
q[6] <= a_dpfifo_mtv:dpfifo.q[6]
q[7] <= a_dpfifo_mtv:dpfifo.q[7]
rdreq => a_dpfifo_mtv:dpfifo.rreq
sclr => a_dpfifo_mtv:dpfifo.sclr
wrreq => a_dpfifo_mtv:dpfifo.wreq


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo
clock => altsyncram_t8e1:FIFOram.clock0
clock => altsyncram_t8e1:FIFOram.clock1
clock => cntr_4fb:rd_ptr_msb.clock
clock => cntr_hf7:usedw_counter.clock
clock => cntr_5fb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_t8e1:FIFOram.data_a[0]
data[1] => altsyncram_t8e1:FIFOram.data_a[1]
data[2] => altsyncram_t8e1:FIFOram.data_a[2]
data[3] => altsyncram_t8e1:FIFOram.data_a[3]
data[4] => altsyncram_t8e1:FIFOram.data_a[4]
data[5] => altsyncram_t8e1:FIFOram.data_a[5]
data[6] => altsyncram_t8e1:FIFOram.data_a[6]
data[7] => altsyncram_t8e1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t8e1:FIFOram.q_b[0]
q[1] <= altsyncram_t8e1:FIFOram.q_b[1]
q[2] <= altsyncram_t8e1:FIFOram.q_b[2]
q[3] <= altsyncram_t8e1:FIFOram.q_b[3]
q[4] <= altsyncram_t8e1:FIFOram.q_b[4]
q[5] <= altsyncram_t8e1:FIFOram.q_b[5]
q[6] <= altsyncram_t8e1:FIFOram.q_b[6]
q[7] <= altsyncram_t8e1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_4fb:rd_ptr_msb.sclr
sclr => cntr_hf7:usedw_counter.sclr
sclr => cntr_5fb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cmpr_p19:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cmpr_p19:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_4fb:rd_ptr_msb
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_hf7:usedw_counter
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB


|xillydemo|scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


