#! /usr/bin/env bash
exec /home/chema/miniconda3/envs/digital/bin/vvp -f "$0" "$@" <<'# EOF'
:ivl_version "13.0 (devel)" "(0_8-6859-gf50cc35d2-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/chema/miniconda3/envs/digital/lib/ivl/system.vpi";
:vpi_module "/home/chema/miniconda3/envs/digital/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/chema/miniconda3/envs/digital/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/chema/miniconda3/envs/digital/lib/ivl/v2005_math.vpi";
:vpi_module "/home/chema/miniconda3/envs/digital/lib/ivl/va_math.vpi";
S_0x2b1cea0 .scope module, "digit_5x7_rom" "digit_5x7_rom" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /INPUT 3 "row";
    .port_info 2 /OUTPUT 7 "pixel_row";
o0x72c4d161f018 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x2b1b2d0_0 .net "digit", 3 0, o0x72c4d161f018;  0 drivers
v0x2b132a0_0 .var "pixel_row", 6 0;
o0x72c4d161f078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x2b1a760_0 .net "row", 2 0, o0x72c4d161f078;  0 drivers
E_0x2ae6180 .event anyedge, v0x2b1b2d0_0, v0x2b1a760_0;
S_0x2b1dbb0 .scope module, "tb_final" "tb_final" 3 3;
 .timescale -9 -12;
L_0x2b1a610 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x72c4d161f498 .resolv tri, L_0x2b1a610, v0x2b55560_0;
v0x2b60f60_0 .net8 "I2C_SCL", 0 0, RS_0x72c4d161f498;  2 drivers, strength-aware
L_0x2b13150 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x72c4d161f4c8 .resolv tri, L_0x2b13150, L_0x2b61c60, L_0x2b73e10;
v0x2b61000_0 .net8 "I2C_SDA", 0 0, RS_0x72c4d161f4c8;  3 drivers, strength-aware
v0x2b610c0_0 .net "LATCH", 0 0, L_0x2b61d70;  1 drivers
v0x2b61160_0 .net "LP_CLK", 0 0, L_0x2b620f0;  1 drivers
v0x2b61250_0 .net "NOE", 0 0, L_0x2b61e00;  1 drivers
v0x2b61390_0 .net "RGB0", 2 0, L_0x2b73c30;  1 drivers
v0x2b61480_0 .net "RGB1", 2 0, L_0x2b73d20;  1 drivers
v0x2b61570_0 .net "ROW", 4 0, v0x2b59ee0_0;  1 drivers
v0x2b61630_0 .var "clk", 0 0;
v0x2b61760_0 .var/i "frame_count", 31 0;
v0x2b61840_0 .var "last_row", 4 0;
v0x2b61920_0 .var/i "pixel_count", 31 0;
v0x2b61a00_0 .var "rst", 0 0;
E_0x2ae9eb0 .event anyedge, v0x2b61760_0;
S_0x2b521f0 .scope module, "dut" "temp_display_top_final" 3 25, 4 3 0, S_0x2b1dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INOUT 1 "I2C_SDA";
    .port_info 3 /OUTPUT 1 "I2C_SCL";
    .port_info 4 /OUTPUT 1 "LP_CLK";
    .port_info 5 /OUTPUT 1 "LATCH";
    .port_info 6 /OUTPUT 1 "NOE";
    .port_info 7 /OUTPUT 5 "ROW";
    .port_info 8 /OUTPUT 3 "RGB0";
    .port_info 9 /OUTPUT 3 "RGB1";
v0x2b5f600_0 .net8 "I2C_SCL", 0 0, RS_0x72c4d161f498;  alias, 2 drivers, strength-aware
v0x2b5f6c0_0 .net8 "I2C_SDA", 0 0, RS_0x72c4d161f4c8;  alias, 3 drivers, strength-aware
v0x2b5f760_0 .net "LATCH", 0 0, L_0x2b61d70;  alias, 1 drivers
v0x2b5f800_0 .net "LP_CLK", 0 0, L_0x2b620f0;  alias, 1 drivers
v0x2b5f8a0_0 .net "NOE", 0 0, L_0x2b61e00;  alias, 1 drivers
v0x2b5f990_0 .net "RGB0", 2 0, L_0x2b73c30;  alias, 1 drivers
v0x2b5fa30_0 .net "RGB1", 2 0, L_0x2b73d20;  alias, 1 drivers
v0x2b5fad0_0 .net "ROW", 4 0, v0x2b59ee0_0;  alias, 1 drivers
v0x2b5fbc0_0 .net "clk", 0 0, v0x2b61630_0;  1 drivers
v0x2b5fc60_0 .net "rst", 0 0, v0x2b61a00_0;  1 drivers
v0x2b5fd50_0 .net "temp_celsius", 7 0, L_0x2affa40;  1 drivers
v0x2b5fe80_0 .net "temp_fahrenheit", 7 0, v0x2b52ce0_0;  1 drivers
v0x2b5ff20_0 .net "w_200KHz", 0 0, L_0x2b61d00;  1 drivers
S_0x2b523a0 .scope module, "clkgen" "clkgen_200KHz" 4 28, 5 6 0, S_0x2b521f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_25MHz";
    .port_info 1 /OUTPUT 1 "clk_200KHz";
L_0x2b61d00 .functor BUFZ 1, v0x2b2ef60_0, C4<0>, C4<0>, C4<0>;
v0x2b15970_0 .net "clk_200KHz", 0 0, L_0x2b61d00;  alias, 1 drivers
v0x2affb50_0 .net "clk_25MHz", 0 0, v0x2b61630_0;  alias, 1 drivers
v0x2b2ef60_0 .var "clk_reg", 0 0;
v0x2afe570_0 .var "counter", 7 0;
E_0x2aea360 .event posedge, v0x2affb50_0;
S_0x2b52700 .scope module, "converter" "temp_converter" 4 33, 6 7 0, S_0x2b521f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "c";
    .port_info 1 /OUTPUT 8 "f";
v0x2b53760_0 .net "c", 7 0, L_0x2affa40;  alias, 1 drivers
v0x2b53820_0 .net "f", 7 0, v0x2b52ce0_0;  alias, 1 drivers
v0x2b538c0_0 .net "p", 15 0, v0x2b53660_0;  1 drivers
v0x2b539e0_0 .net "q", 7 0, v0x2b531d0_0;  1 drivers
S_0x2b52930 .scope module, "ADD32" "add_32" 6 17, 7 6 0, S_0x2b52700;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 8 "y";
v0x2b52be0_0 .net "x", 7 0, v0x2b531d0_0;  alias, 1 drivers
v0x2b52ce0_0 .var "y", 7 0;
E_0x2a4f530 .event anyedge, v0x2b52be0_0;
S_0x2b52e20 .scope module, "DIV5" "divide_by_5" 6 16, 8 7 0, S_0x2b52700;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /OUTPUT 8 "y";
v0x2b530d0_0 .net "x", 15 0, v0x2b53660_0;  alias, 1 drivers
v0x2b531d0_0 .var "y", 7 0;
E_0x2b53050 .event anyedge, v0x2b530d0_0;
S_0x2b532d0 .scope module, "MULT9" "multiply_by_9" 6 15, 9 7 0, S_0x2b52700;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 16 "y";
v0x2b53560_0 .net "x", 7 0, L_0x2affa40;  alias, 1 drivers
v0x2b53660_0 .var "y", 15 0;
E_0x2b53500 .event anyedge, v0x2b53560_0;
S_0x2b53b30 .scope module, "i2c_sensor" "i2c_master" 4 21, 10 3 0, S_0x2b521f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_200KHz";
    .port_info 1 /INOUT 1 "SDA";
    .port_info 2 /OUTPUT 8 "temp_data";
    .port_info 3 /OUTPUT 1 "SCL";
P_0x2b53d10 .param/l "NACK" 1 10 59, C4<11100>;
P_0x2b53d50 .param/l "POWER_UP" 1 10 31, C4<00000>;
P_0x2b53d90 .param/l "REC_ACK" 1 10 41, C4<01010>;
P_0x2b53dd0 .param/l "REC_LSB0" 1 10 58, C4<11011>;
P_0x2b53e10 .param/l "REC_LSB1" 1 10 57, C4<11010>;
P_0x2b53e50 .param/l "REC_LSB2" 1 10 56, C4<11001>;
P_0x2b53e90 .param/l "REC_LSB3" 1 10 55, C4<11000>;
P_0x2b53ed0 .param/l "REC_LSB4" 1 10 54, C4<10111>;
P_0x2b53f10 .param/l "REC_LSB5" 1 10 53, C4<10110>;
P_0x2b53f50 .param/l "REC_LSB6" 1 10 52, C4<10101>;
P_0x2b53f90 .param/l "REC_LSB7" 1 10 51, C4<10100>;
P_0x2b53fd0 .param/l "REC_MSB0" 1 10 49, C4<10010>;
P_0x2b54010 .param/l "REC_MSB1" 1 10 48, C4<10001>;
P_0x2b54050 .param/l "REC_MSB2" 1 10 47, C4<10000>;
P_0x2b54090 .param/l "REC_MSB3" 1 10 46, C4<01111>;
P_0x2b540d0 .param/l "REC_MSB4" 1 10 45, C4<01110>;
P_0x2b54110 .param/l "REC_MSB5" 1 10 44, C4<01101>;
P_0x2b54150 .param/l "REC_MSB6" 1 10 43, C4<01100>;
P_0x2b54190 .param/l "REC_MSB7" 1 10 42, C4<01011>;
P_0x2b541d0 .param/l "SEND_ACK" 1 10 50, C4<10011>;
P_0x2b54210 .param/l "SEND_ADDR0" 1 10 39, C4<01000>;
P_0x2b54250 .param/l "SEND_ADDR1" 1 10 38, C4<00111>;
P_0x2b54290 .param/l "SEND_ADDR2" 1 10 37, C4<00110>;
P_0x2b542d0 .param/l "SEND_ADDR3" 1 10 36, C4<00101>;
P_0x2b54310 .param/l "SEND_ADDR4" 1 10 35, C4<00100>;
P_0x2b54350 .param/l "SEND_ADDR5" 1 10 34, C4<00011>;
P_0x2b54390 .param/l "SEND_ADDR6" 1 10 33, C4<00010>;
P_0x2b543d0 .param/l "SEND_RW" 1 10 40, C4<01001>;
P_0x2b54410 .param/l "START" 1 10 32, C4<00001>;
P_0x2b54450 .param/l "sensor_address_plus_read" 0 10 16, C4<10010001>;
L_0x2affa40 .functor BUFZ 8, v0x2b55db0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2b55200_0 .net8 "SCL", 0 0, RS_0x72c4d161f498;  alias, 2 drivers, strength-aware
v0x2b552e0_0 .net8 "SDA", 0 0, RS_0x72c4d161f4c8;  alias, 3 drivers, strength-aware
o0x72c4d161f4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x2b553a0_0 name=_ivl_4
v0x2b55490_0 .net "clk_200KHz", 0 0, L_0x2b61d00;  alias, 1 drivers
v0x2b55560_0 .var "clk_reg", 0 0;
v0x2b55650_0 .var "count", 11 0;
v0x2b55730_0 .var "counter", 3 0;
v0x2b55810_0 .var "o_bit", 0 0;
v0x2b558d0_0 .var "sda_oe", 0 0;
v0x2b55990_0 .var "sda_sample", 0 0;
v0x2b55a50_0 .var "state_reg", 4 0;
v0x2b55b30_0 .var "tLSB", 7 0;
v0x2b55c10_0 .var "tMSB", 7 0;
v0x2b55cf0_0 .net "temp_data", 7 0, L_0x2affa40;  alias, 1 drivers
v0x2b55db0_0 .var "temp_data_reg", 7 0;
E_0x2b55180 .event posedge, v0x2b15970_0;
L_0x2b61c60 .functor MUXZ 1, o0x72c4d161f4f8, v0x2b55810_0, v0x2b558d0_0, C4<>;
S_0x2b55f10 .scope module, "matrix" "led_temp_simple" 4 39, 11 4 0, S_0x2b521f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "temp_c";
    .port_info 3 /INPUT 8 "temp_f";
    .port_info 4 /OUTPUT 1 "LP_CLK";
    .port_info 5 /OUTPUT 1 "LATCH";
    .port_info 6 /OUTPUT 1 "NOE";
    .port_info 7 /OUTPUT 5 "ROW";
    .port_info 8 /OUTPUT 3 "RGB0";
    .port_info 9 /OUTPUT 3 "RGB1";
L_0x2b61d70 .functor NOT 1, v0x2b5af50_0, C4<0>, C4<0>, C4<0>;
L_0x2b61e00 .functor BUFZ 1, v0x2b5b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x2b620f0 .functor AND 1, v0x2b5da80_0, v0x2b5b180_0, C4<1>, C4<1>;
v0x2b5cba0_0 .net "COL", 5 0, v0x2b58170_0;  1 drivers
v0x2b5cc90_0 .net "LATCH", 0 0, L_0x2b61d70;  alias, 1 drivers
v0x2b5cd30_0 .net "LP_CLK", 0 0, L_0x2b620f0;  alias, 1 drivers
v0x2b5ce00_0 .net "NOE", 0 0, L_0x2b61e00;  alias, 1 drivers
v0x2b5cec0_0 .net "PIX_ADDR", 11 0, L_0x2b61fe0;  1 drivers
v0x2b5cff0_0 .net "PX_CLK_EN", 0 0, v0x2b5b180_0;  1 drivers
v0x2b5d090_0 .net "RGB0", 2 0, L_0x2b73c30;  alias, 1 drivers
v0x2b5d150_0 .net "RGB1", 2 0, L_0x2b73d20;  alias, 1 drivers
v0x2b5d230_0 .net "ROW", 4 0, v0x2b59ee0_0;  alias, 1 drivers
v0x2b5d3b0_0 .net *"_ivl_16", 31 0, L_0x2b73790;  1 drivers
L_0x72c4d13b74e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b5d470_0 .net *"_ivl_19", 26 0, L_0x72c4d13b74e0;  1 drivers
L_0x72c4d13b7528 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x2b5d550_0 .net/2u *"_ivl_20", 31 0, L_0x72c4d13b7528;  1 drivers
L_0x72c4d13b7570 .functor BUFT 1, C4<111100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b5d630_0 .net/2u *"_ivl_24", 23 0, L_0x72c4d13b7570;  1 drivers
L_0x72c4d13b75b8 .functor BUFT 1, C4<000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x2b5d710_0 .net/2u *"_ivl_26", 23 0, L_0x72c4d13b75b8;  1 drivers
v0x2b5d7f0_0 .net *"_ivl_4", 10 0, L_0x2b61e90;  1 drivers
L_0x72c4d13b7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b5d8d0_0 .net *"_ivl_9", 0 0, L_0x72c4d13b7018;  1 drivers
v0x2b5d9b0_0 .net "clk", 0 0, v0x2b61630_0;  alias, 1 drivers
v0x2b5da80_0 .var "clk1", 0 0;
v0x2b5db20_0 .var "clk_counter", 4 0;
v0x2b5dbe0_0 .net "col", 5 0, L_0x2b736c0;  1 drivers
v0x2b5dcc0_0 .net "count_delay", 10 0, v0x2b56d60_0;  1 drivers
v0x2b5dd80_0 .net "delay", 10 0, v0x2b5c460_0;  1 drivers
v0x2b5de90_0 .net "index", 1 0, v0x2b59070_0;  1 drivers
v0x2b5dfa0_0 .net "pixel_data", 23 0, L_0x2b73a50;  1 drivers
v0x2b5e060_0 .net "row", 4 0, L_0x2b735d0;  1 drivers
v0x2b5e120_0 .net "rst", 0 0, v0x2b61a00_0;  alias, 1 drivers
v0x2b5e1c0_0 .net "temp_c", 7 0, L_0x2affa40;  alias, 1 drivers
v0x2b5e260_0 .net "temp_f", 7 0, v0x2b52ce0_0;  alias, 1 drivers
v0x2b5e370_0 .net "tmp_latch", 0 0, v0x2b5af50_0;  1 drivers
v0x2b5e410_0 .net "tmp_noe", 0 0, v0x2b5b0e0_0;  1 drivers
v0x2b5e4b0_0 .net "upper_half", 0 0, L_0x2b738d0;  1 drivers
v0x2b5e550_0 .net "w_INC_C", 0 0, v0x2b5abf0_0;  1 drivers
v0x2b5e640_0 .net "w_INC_D", 0 0, v0x2b5acb0_0;  1 drivers
v0x2b5e940_0 .net "w_INC_I", 0 0, v0x2b5ad80_0;  1 drivers
v0x2b5ea30_0 .net "w_INC_R", 0 0, v0x2b5ae80_0;  1 drivers
v0x2b5eb20_0 .net "w_LD", 0 0, v0x2b5b040_0;  1 drivers
v0x2b5ec10_0 .net "w_RST_C", 0 0, v0x2b5b220_0;  1 drivers
v0x2b5ed00_0 .net "w_RST_D", 0 0, v0x2b5b350_0;  1 drivers
v0x2b5edf0_0 .net "w_RST_I", 0 0, v0x2b5b420_0;  1 drivers
v0x2b5eee0_0 .net "w_RST_R", 0 0, v0x2b5b4f0_0;  1 drivers
v0x2b5efd0_0 .net "w_SHD", 0 0, v0x2b5b5c0_0;  1 drivers
v0x2b5f0c0_0 .net "w_ZC", 0 0, L_0x2b72af0;  1 drivers
v0x2b5f1b0_0 .net "w_ZD", 0 0, v0x2b575b0_0;  1 drivers
v0x2b5f2a0_0 .net "w_ZI", 0 0, L_0x2b734b0;  1 drivers
v0x2b5f390_0 .net "w_ZR", 0 0, L_0x2b725d0;  1 drivers
L_0x2b61e90 .concat [ 6 5 0 0], v0x2b58170_0, v0x2b59ee0_0;
L_0x2b61fe0 .concat [ 11 1 0 0], L_0x2b61e90, L_0x72c4d13b7018;
L_0x2b735d0 .part L_0x2b61fe0, 6, 5;
L_0x2b736c0 .part L_0x2b61fe0, 0, 6;
L_0x2b73790 .concat [ 5 27 0 0], L_0x2b735d0, L_0x72c4d13b74e0;
L_0x2b738d0 .cmp/gt 32, L_0x72c4d13b7528, L_0x2b73790;
L_0x2b73a50 .functor MUXZ 24, L_0x72c4d13b75b8, L_0x72c4d13b7570, L_0x2b738d0, C4<>;
L_0x2b73c30 .part v0x2b5c990_0, 3, 3;
L_0x2b73d20 .part v0x2b5c990_0, 0, 3;
S_0x2b56240 .scope module, "cnt_delay" "count" 11 80, 12 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc";
    .port_info 3 /OUTPUT 11 "outc";
    .port_info 4 /OUTPUT 1 "zero";
P_0x2b56440 .param/l "width" 0 12 2, +C4<00000000000000000000000000001010>;
v0x2b56560_0 .net *"_ivl_0", 31 0, L_0x2b72c10;  1 drivers
L_0x72c4d13b7378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b56660_0 .net/2s *"_ivl_10", 1 0, L_0x72c4d13b7378;  1 drivers
v0x2b56740_0 .net *"_ivl_12", 1 0, L_0x2b72e40;  1 drivers
L_0x72c4d13b72a0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b56830_0 .net *"_ivl_3", 20 0, L_0x72c4d13b72a0;  1 drivers
L_0x72c4d13b72e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b56910_0 .net/2u *"_ivl_4", 31 0, L_0x72c4d13b72e8;  1 drivers
v0x2b56a40_0 .net *"_ivl_6", 0 0, L_0x2b72d00;  1 drivers
L_0x72c4d13b7330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2b56b00_0 .net/2s *"_ivl_8", 1 0, L_0x72c4d13b7330;  1 drivers
v0x2b56be0_0 .net "clk", 0 0, v0x2b5da80_0;  1 drivers
v0x2b56ca0_0 .net "inc", 0 0, v0x2b5acb0_0;  alias, 1 drivers
v0x2b56d60_0 .var "outc", 10 0;
v0x2b56e40_0 .net "reset", 0 0, v0x2b5b350_0;  alias, 1 drivers
v0x2b56f00_0 .net "zero", 0 0, L_0x2b72fd0;  1 drivers
E_0x2b564e0 .event negedge, v0x2b56be0_0;
L_0x2b72c10 .concat [ 11 21 0 0], v0x2b56d60_0, L_0x72c4d13b72a0;
L_0x2b72d00 .cmp/eq 32, L_0x2b72c10, L_0x72c4d13b72e8;
L_0x2b72e40 .functor MUXZ 2, L_0x72c4d13b7378, L_0x72c4d13b7330, L_0x2b72d00, C4<>;
L_0x2b72fd0 .part L_0x2b72e40, 0, 1;
S_0x2b57060 .scope module, "compa" "comp_4k" 11 102, 13 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "in1";
    .port_info 1 /INPUT 11 "in2";
    .port_info 2 /OUTPUT 1 "out";
P_0x2b57210 .param/l "width" 0 13 2, +C4<00000000000000000000000000001010>;
v0x2b573c0_0 .net "in1", 10 0, v0x2b5c460_0;  alias, 1 drivers
v0x2b574c0_0 .net "in2", 10 0, v0x2b56d60_0;  alias, 1 drivers
v0x2b575b0_0 .var "out", 0 0;
E_0x2b57340 .event anyedge, v0x2b573c0_0, v0x2b56d60_0;
S_0x2b576e0 .scope module, "count_col" "count" 11 72, 12 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc";
    .port_info 3 /OUTPUT 6 "outc";
    .port_info 4 /OUTPUT 1 "zero";
P_0x2b578f0 .param/l "width" 0 12 2, +C4<00000000000000000000000000000101>;
v0x2b579f0_0 .net *"_ivl_0", 31 0, L_0x2b726f0;  1 drivers
L_0x72c4d13b7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b57ab0_0 .net/2s *"_ivl_10", 1 0, L_0x72c4d13b7258;  1 drivers
v0x2b57b90_0 .net *"_ivl_12", 1 0, L_0x2b729b0;  1 drivers
L_0x72c4d13b7180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b57c80_0 .net *"_ivl_3", 25 0, L_0x72c4d13b7180;  1 drivers
L_0x72c4d13b71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b57d60_0 .net/2u *"_ivl_4", 31 0, L_0x72c4d13b71c8;  1 drivers
v0x2b57e90_0 .net *"_ivl_6", 0 0, L_0x2b727e0;  1 drivers
L_0x72c4d13b7210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2b57f50_0 .net/2s *"_ivl_8", 1 0, L_0x72c4d13b7210;  1 drivers
v0x2b58030_0 .net "clk", 0 0, v0x2b5da80_0;  alias, 1 drivers
v0x2b580d0_0 .net "inc", 0 0, v0x2b5abf0_0;  alias, 1 drivers
v0x2b58170_0 .var "outc", 5 0;
v0x2b58250_0 .net "reset", 0 0, v0x2b5b220_0;  alias, 1 drivers
v0x2b58310_0 .net "zero", 0 0, L_0x2b72af0;  alias, 1 drivers
L_0x2b726f0 .concat [ 6 26 0 0], v0x2b58170_0, L_0x72c4d13b7180;
L_0x2b727e0 .cmp/eq 32, L_0x2b726f0, L_0x72c4d13b71c8;
L_0x2b729b0 .functor MUXZ 2, L_0x72c4d13b7258, L_0x72c4d13b7210, L_0x2b727e0, C4<>;
L_0x2b72af0 .part L_0x2b729b0, 0, 1;
S_0x2b584a0 .scope module, "count_index" "count" 11 87, 12 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc";
    .port_info 3 /OUTPUT 2 "outc";
    .port_info 4 /OUTPUT 1 "zero";
P_0x2b58630 .param/l "width" 0 12 2, +C4<00000000000000000000000000000001>;
v0x2b58840_0 .net *"_ivl_0", 31 0, L_0x2b730f0;  1 drivers
L_0x72c4d13b7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b58940_0 .net/2s *"_ivl_10", 1 0, L_0x72c4d13b7498;  1 drivers
v0x2b58a20_0 .net *"_ivl_12", 1 0, L_0x2b73320;  1 drivers
L_0x72c4d13b73c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b58b10_0 .net *"_ivl_3", 29 0, L_0x72c4d13b73c0;  1 drivers
L_0x72c4d13b7408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b58bf0_0 .net/2u *"_ivl_4", 31 0, L_0x72c4d13b7408;  1 drivers
v0x2b58d20_0 .net *"_ivl_6", 0 0, L_0x2b731e0;  1 drivers
L_0x72c4d13b7450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2b58de0_0 .net/2s *"_ivl_8", 1 0, L_0x72c4d13b7450;  1 drivers
v0x2b58ec0_0 .net "clk", 0 0, v0x2b5da80_0;  alias, 1 drivers
v0x2b58fb0_0 .net "inc", 0 0, v0x2b5ad80_0;  alias, 1 drivers
v0x2b59070_0 .var "outc", 1 0;
v0x2b59150_0 .net "reset", 0 0, v0x2b5b420_0;  alias, 1 drivers
v0x2b59210_0 .net "zero", 0 0, L_0x2b734b0;  alias, 1 drivers
L_0x2b730f0 .concat [ 2 30 0 0], v0x2b59070_0, L_0x72c4d13b73c0;
L_0x2b731e0 .cmp/eq 32, L_0x2b730f0, L_0x72c4d13b7408;
L_0x2b73320 .functor MUXZ 2, L_0x72c4d13b7498, L_0x72c4d13b7450, L_0x2b731e0, C4<>;
L_0x2b734b0 .part L_0x2b73320, 0, 1;
S_0x2b59370 .scope module, "count_row" "count" 11 64, 12 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc";
    .port_info 3 /OUTPUT 5 "outc";
    .port_info 4 /OUTPUT 1 "zero";
P_0x2b59550 .param/l "width" 0 12 2, +C4<00000000000000000000000000000100>;
v0x2b59730_0 .net *"_ivl_0", 31 0, L_0x2b621b0;  1 drivers
L_0x72c4d13b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b59830_0 .net/2s *"_ivl_10", 1 0, L_0x72c4d13b7138;  1 drivers
v0x2b59910_0 .net *"_ivl_12", 1 0, L_0x2b72440;  1 drivers
L_0x72c4d13b7060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b599d0_0 .net *"_ivl_3", 26 0, L_0x72c4d13b7060;  1 drivers
L_0x72c4d13b70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b59ab0_0 .net/2u *"_ivl_4", 31 0, L_0x72c4d13b70a8;  1 drivers
v0x2b59be0_0 .net *"_ivl_6", 0 0, L_0x2b722b0;  1 drivers
L_0x72c4d13b70f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2b59ca0_0 .net/2s *"_ivl_8", 1 0, L_0x72c4d13b70f0;  1 drivers
v0x2b59d80_0 .net "clk", 0 0, v0x2b5da80_0;  alias, 1 drivers
v0x2b59e20_0 .net "inc", 0 0, v0x2b5ae80_0;  alias, 1 drivers
v0x2b59ee0_0 .var "outc", 4 0;
v0x2b59fc0_0 .net "reset", 0 0, v0x2b5b4f0_0;  alias, 1 drivers
v0x2b5a080_0 .net "zero", 0 0, L_0x2b725d0;  alias, 1 drivers
L_0x2b621b0 .concat [ 5 27 0 0], v0x2b59ee0_0, L_0x72c4d13b7060;
L_0x2b722b0 .cmp/eq 32, L_0x2b621b0, L_0x72c4d13b70a8;
L_0x2b72440 .functor MUXZ 2, L_0x72c4d13b7138, L_0x72c4d13b70f0, L_0x2b722b0, C4<>;
L_0x2b725d0 .part L_0x2b72440, 0, 1;
S_0x2b5a1e0 .scope module, "ctrl0" "ctrl_lp4k" 11 124, 14 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "ZR";
    .port_info 4 /INPUT 1 "ZC";
    .port_info 5 /INPUT 1 "ZD";
    .port_info 6 /INPUT 1 "ZI";
    .port_info 7 /OUTPUT 1 "RST_R";
    .port_info 8 /OUTPUT 1 "RST_C";
    .port_info 9 /OUTPUT 1 "RST_D";
    .port_info 10 /OUTPUT 1 "RST_I";
    .port_info 11 /OUTPUT 1 "INC_R";
    .port_info 12 /OUTPUT 1 "INC_C";
    .port_info 13 /OUTPUT 1 "INC_D";
    .port_info 14 /OUTPUT 1 "INC_I";
    .port_info 15 /OUTPUT 1 "LD";
    .port_info 16 /OUTPUT 1 "SHD";
    .port_info 17 /OUTPUT 1 "LATCH";
    .port_info 18 /OUTPUT 1 "NOE";
    .port_info 19 /OUTPUT 1 "PX_CLK_EN";
P_0x2b3b160 .param/l "DELAY_ROW" 0 14 29, C4<0101>;
P_0x2b3b1a0 .param/l "GET_PIXEL" 0 14 25, C4<0001>;
P_0x2b3b1e0 .param/l "INC_COL" 0 14 26, C4<0010>;
P_0x2b3b220 .param/l "INC_ROW" 0 14 30, C4<0110>;
P_0x2b3b260 .param/l "NEXT_BIT" 0 14 32, C4<1000>;
P_0x2b3b2a0 .param/l "NEXT_DELAY" 0 14 33, C4<1001>;
P_0x2b3b2e0 .param/l "READY_FRAME" 0 14 31, C4<0111>;
P_0x2b3b320 .param/l "ROW_READY" 0 14 27, C4<0100>;
P_0x2b3b360 .param/l "SEND_ROW" 0 14 28, C4<0011>;
P_0x2b3b3a0 .param/l "START" 0 14 24, C4<0000>;
v0x2b5abf0_0 .var "INC_C", 0 0;
v0x2b5acb0_0 .var "INC_D", 0 0;
v0x2b5ad80_0 .var "INC_I", 0 0;
v0x2b5ae80_0 .var "INC_R", 0 0;
v0x2b5af50_0 .var "LATCH", 0 0;
v0x2b5b040_0 .var "LD", 0 0;
v0x2b5b0e0_0 .var "NOE", 0 0;
v0x2b5b180_0 .var "PX_CLK_EN", 0 0;
v0x2b5b220_0 .var "RST_C", 0 0;
v0x2b5b350_0 .var "RST_D", 0 0;
v0x2b5b420_0 .var "RST_I", 0 0;
v0x2b5b4f0_0 .var "RST_R", 0 0;
v0x2b5b5c0_0 .var "SHD", 0 0;
v0x2b5b660_0 .net "ZC", 0 0, L_0x2b72af0;  alias, 1 drivers
v0x2b5b730_0 .net "ZD", 0 0, v0x2b575b0_0;  alias, 1 drivers
v0x2b5b800_0 .net "ZI", 0 0, L_0x2b734b0;  alias, 1 drivers
v0x2b5b8d0_0 .net "ZR", 0 0, L_0x2b725d0;  alias, 1 drivers
v0x2b5b9a0_0 .net "clk", 0 0, v0x2b5da80_0;  alias, 1 drivers
L_0x72c4d13b7600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b5ba40_0 .net "init", 0 0, L_0x72c4d13b7600;  1 drivers
v0x2b5bae0_0 .net "rst", 0 0, v0x2b61a00_0;  alias, 1 drivers
v0x2b5bb80_0 .var "state", 3 0;
E_0x2b5ab30 .event anyedge, v0x2b5bb80_0;
E_0x2b5ab90 .event posedge, v0x2b56be0_0;
S_0x2b5bed0 .scope module, "lsr_led0" "lsr_led" 11 95, 15 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "shift";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 11 "s_A";
P_0x2b5c060 .param/l "init_value" 0 15 2, +C4<00000000000000000000000000010100>;
P_0x2b5c0a0 .param/l "width" 0 15 3, +C4<00000000000000000000000000001010>;
v0x2b5c2b0_0 .net "clk", 0 0, v0x2b5da80_0;  alias, 1 drivers
v0x2b5c370_0 .net "load", 0 0, v0x2b5b040_0;  alias, 1 drivers
v0x2b5c460_0 .var "s_A", 10 0;
v0x2b5c560_0 .net "shift", 0 0, v0x2b5b5c0_0;  alias, 1 drivers
S_0x2b5c660 .scope module, "mux0" "mux_led" 11 118, 16 1 0, S_0x2b55f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in0";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 6 "out0";
v0x2b5c890_0 .net "in0", 23 0, L_0x2b73a50;  alias, 1 drivers
v0x2b5c990_0 .var "out0", 5 0;
v0x2b5ca70_0 .net "sel", 1 0, v0x2b59070_0;  alias, 1 drivers
E_0x2b5c810 .event anyedge, v0x2b59070_0, v0x2b5c890_0;
S_0x2b600a0 .scope module, "sensor" "i2c_slave_lm75_model" 3 39, 17 3 0, S_0x2b1dbb0;
 .timescale -9 -12;
    .port_info 0 /INOUT 1 "SDA";
    .port_info 1 /INPUT 1 "SCL";
P_0x2b39410 .param/l "S_ACK" 1 17 11, +C4<00000000000000000000000000000010>;
P_0x2b39450 .param/l "S_ACK_M" 1 17 11, +C4<00000000000000000000000000000100>;
P_0x2b39490 .param/l "S_ADDR" 1 17 11, +C4<00000000000000000000000000000001>;
P_0x2b394d0 .param/l "S_IDLE" 1 17 11, +C4<00000000000000000000000000000000>;
P_0x2b39510 .param/l "S_NACK" 1 17 11, +C4<00000000000000000000000000000110>;
P_0x2b39550 .param/l "S_TX_LSB" 1 17 11, +C4<00000000000000000000000000000101>;
P_0x2b39590 .param/l "S_TX_MSB" 1 17 11, +C4<00000000000000000000000000000011>;
v0x2b606f0_0 .var "LSB_DATA", 7 0;
v0x2b607f0_0 .var "MSB_DATA", 7 0;
v0x2b608d0_0 .net8 "SCL", 0 0, RS_0x72c4d161f498;  alias, 2 drivers, strength-aware
v0x2b609c0_0 .net8 "SDA", 0 0, RS_0x72c4d161f4c8;  alias, 3 drivers, strength-aware
o0x72c4d1621328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x2b60ab0_0 name=_ivl_0
v0x2b60bc0_0 .var "bit_cnt", 2 0;
v0x2b60ca0_0 .var "sda_en", 0 0;
v0x2b60d60_0 .var "sda_out", 0 0;
v0x2b60e20_0 .var "state", 3 0;
E_0x2b605b0 .event negedge, v0x2b55200_0;
E_0x2b60630 .event posedge, v0x2b552e0_0;
E_0x2b60690 .event negedge, v0x2b552e0_0;
L_0x2b73e10 .functor MUXZ 1, o0x72c4d1621328, v0x2b60d60_0, v0x2b60ca0_0, C4<>;
    .scope S_0x2b1cea0;
T_0 ;
    %wait E_0x2ae6180;
    %load/vec4 v0x2b1b2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.12 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.13 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.14 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.15 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.16 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.17 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.21 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.22 ;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.23 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.24 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.25 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.26 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.27 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.30 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.31 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.32 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.33 ;
    %pushi/vec4 12, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.34 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.35 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.36 ;
    %pushi/vec4 62, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.38;
T_0.38 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.39 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.40 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.41 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.42 ;
    %pushi/vec4 12, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.43 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.44 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.45 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.47;
T_0.47 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.48 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.49 ;
    %pushi/vec4 12, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.50 ;
    %pushi/vec4 20, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.51 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.52 ;
    %pushi/vec4 62, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.53 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.54 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.56;
T_0.56 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.62, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.63, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.57 ;
    %pushi/vec4 62, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.58 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.59 ;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.60 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.61 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.62 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.63 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.65;
T_0.65 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.69, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.70, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.72, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.66 ;
    %pushi/vec4 12, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.67 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.68 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.69 ;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.70 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.71 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.72 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.74;
T_0.74 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.76, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.77, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.78, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.79, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.80, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.81, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.75 ;
    %pushi/vec4 62, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.76 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.77 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.78 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.79 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.80 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.81 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.83;
T_0.83 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.84, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.85, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.86, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.87, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.88, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.89, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.90, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.84 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.85 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.86 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.87 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.88 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.89 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.90 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.92;
T_0.92 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x2b1a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.93, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.94, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.95, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.96, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.97, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.98, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.99, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.93 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.94 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.95 ;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.96 ;
    %pushi/vec4 30, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.97 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.98 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.99 ;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0x2b132a0_0, 0, 7;
    %jmp T_0.101;
T_0.101 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2b53b30;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2b55730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b55560_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2b55c10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2b55b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b55810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b558d0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x2b55650_0, 0, 12;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2b55db0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b55990_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2b55a50_0, 0, 5;
    %end;
    .thread T_1;
    .scope S_0x2b53b30;
T_2 ;
    %wait E_0x2b55180;
    %load/vec4 v0x2b55730_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x2b55560_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x2b552e0_0;
    %assign/vec4 v0x2b55990_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2b53b30;
T_3 ;
    %wait E_0x2b55180;
    %load/vec4 v0x2b55730_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b55730_0, 0;
    %load/vec4 v0x2b55560_0;
    %inv;
    %assign/vec4 v0x2b55560_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2b55730_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2b55730_0, 0;
T_3.1 ;
    %load/vec4 v0x2b55650_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x2b55650_0, 0;
    %load/vec4 v0x2b55a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 1999, 0, 12;
    %jmp/0xz  T_3.32, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.32 ;
    %jmp T_3.31;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2004, 0, 12;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
T_3.34 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2013, 0, 12;
    %jmp/0xz  T_3.36, 4;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.36 ;
    %jmp T_3.31;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2033, 0, 12;
    %jmp/0xz  T_3.38, 4;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.38 ;
    %jmp T_3.31;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2053, 0, 12;
    %jmp/0xz  T_3.40, 4;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.40 ;
    %jmp T_3.31;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2073, 0, 12;
    %jmp/0xz  T_3.42, 4;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.42 ;
    %jmp T_3.31;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2093, 0, 12;
    %jmp/0xz  T_3.44, 4;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.44 ;
    %jmp T_3.31;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2113, 0, 12;
    %jmp/0xz  T_3.46, 4;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.46 ;
    %jmp T_3.31;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2133, 0, 12;
    %jmp/0xz  T_3.48, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.48 ;
    %jmp T_3.31;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2153, 0, 12;
    %jmp/0xz  T_3.50, 4;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.50 ;
    %jmp T_3.31;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2169, 0, 12;
    %jmp/0xz  T_3.52, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.52 ;
    %jmp T_3.31;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2189, 0, 12;
    %jmp/0xz  T_3.54, 4;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.54 ;
    %jmp T_3.31;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2199, 0, 12;
    %jmp/0xz  T_3.56, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.56 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2209, 0, 12;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.58 ;
    %jmp T_3.31;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2219, 0, 12;
    %jmp/0xz  T_3.60, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.60 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2229, 0, 12;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.62 ;
    %jmp T_3.31;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2239, 0, 12;
    %jmp/0xz  T_3.64, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.64 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2249, 0, 12;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.66 ;
    %jmp T_3.31;
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2259, 0, 12;
    %jmp/0xz  T_3.68, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.68 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2269, 0, 12;
    %jmp/0xz  T_3.70, 4;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.70 ;
    %jmp T_3.31;
T_3.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2279, 0, 12;
    %jmp/0xz  T_3.72, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.72 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2289, 0, 12;
    %jmp/0xz  T_3.74, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.74 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2299, 0, 12;
    %jmp/0xz  T_3.76, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.76 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2309, 0, 12;
    %jmp/0xz  T_3.78, 4;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.78 ;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2319, 0, 12;
    %jmp/0xz  T_3.80, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.80 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2329, 0, 12;
    %jmp/0xz  T_3.82, 4;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.82 ;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2339, 0, 12;
    %jmp/0xz  T_3.84, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55c10_0, 4, 5;
T_3.84 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2349, 0, 12;
    %jmp/0xz  T_3.86, 4;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.86 ;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2369, 0, 12;
    %jmp/0xz  T_3.88, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.88 ;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2379, 0, 12;
    %jmp/0xz  T_3.90, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.90 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2389, 0, 12;
    %jmp/0xz  T_3.92, 4;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.92 ;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2399, 0, 12;
    %jmp/0xz  T_3.94, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.94 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2409, 0, 12;
    %jmp/0xz  T_3.96, 4;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.96 ;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2419, 0, 12;
    %jmp/0xz  T_3.98, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.98 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2429, 0, 12;
    %jmp/0xz  T_3.100, 4;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.100 ;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2439, 0, 12;
    %jmp/0xz  T_3.102, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.102 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2449, 0, 12;
    %jmp/0xz  T_3.104, 4;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.104 ;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2459, 0, 12;
    %jmp/0xz  T_3.106, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.106 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2469, 0, 12;
    %jmp/0xz  T_3.108, 4;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.108 ;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2479, 0, 12;
    %jmp/0xz  T_3.110, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.110 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2489, 0, 12;
    %jmp/0xz  T_3.112, 4;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.112 ;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2499, 0, 12;
    %jmp/0xz  T_3.114, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.114 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2509, 0, 12;
    %jmp/0xz  T_3.116, 4;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.116 ;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2519, 0, 12;
    %jmp/0xz  T_3.118, 4;
    %load/vec4 v0x2b55990_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2b55b30_0, 4, 5;
T_3.118 ;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2529, 0, 12;
    %jmp/0xz  T_3.120, 4;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
T_3.120 ;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b558d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b55810_0, 0;
    %load/vec4 v0x2b55650_0;
    %cmpi/e 2559, 0, 12;
    %jmp/0xz  T_3.122, 4;
    %pushi/vec4 2000, 0, 12;
    %assign/vec4 v0x2b55650_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x2b55a50_0, 0;
    %load/vec4 v0x2b55c10_0;
    %assign/vec4 v0x2b55db0_0, 0;
T_3.122 ;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2b523a0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2afe570_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b2ef60_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x2b523a0;
T_5 ;
    %wait E_0x2aea360;
    %load/vec4 v0x2afe570_0;
    %cmpi/e 62, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2afe570_0, 0;
    %load/vec4 v0x2b2ef60_0;
    %inv;
    %assign/vec4 v0x2b2ef60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2afe570_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x2afe570_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2b532d0;
T_6 ;
    %wait E_0x2b53500;
    %load/vec4 v0x2b53560_0;
    %pad/u 16;
    %muli 9, 0, 16;
    %store/vec4 v0x2b53660_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2b52e20;
T_7 ;
    %wait E_0x2b53050;
    %load/vec4 v0x2b530d0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x2b531d0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2b52930;
T_8 ;
    %wait E_0x2a4f530;
    %load/vec4 v0x2b52be0_0;
    %addi 32, 0, 8;
    %store/vec4 v0x2b52ce0_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x2b59370;
T_9 ;
    %wait E_0x2b564e0;
    %load/vec4 v0x2b59fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2b59ee0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2b59e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x2b59ee0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x2b59ee0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2b576e0;
T_10 ;
    %wait E_0x2b564e0;
    %load/vec4 v0x2b58250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2b58170_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x2b580d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x2b58170_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x2b58170_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2b56240;
T_11 ;
    %wait E_0x2b564e0;
    %load/vec4 v0x2b56e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x2b56d60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x2b56ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x2b56d60_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x2b56d60_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2b584a0;
T_12 ;
    %wait E_0x2b564e0;
    %load/vec4 v0x2b59150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2b59070_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x2b58fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x2b59070_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x2b59070_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2b5bed0;
T_13 ;
    %wait E_0x2b564e0;
    %load/vec4 v0x2b5c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 20, 0, 11;
    %assign/vec4 v0x2b5c460_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x2b5c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x2b5c460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x2b5c460_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x2b5c460_0;
    %assign/vec4 v0x2b5c460_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2b57060;
T_14 ;
    %wait E_0x2b57340;
    %load/vec4 v0x2b573c0_0;
    %load/vec4 v0x2b574c0_0;
    %cmp/e;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b575b0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b575b0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x2b5c660;
T_15 ;
    %wait E_0x2b5c810;
    %load/vec4 v0x2b5ca70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b5c990_0, 0, 6;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b5c990_0, 0, 6;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b5c990_0, 0, 6;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 22, 6;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b5c990_0, 0, 6;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 23, 6;
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2b5c890_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b5c990_0, 0, 6;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x2b5a1e0;
T_16 ;
    %wait E_0x2b5ab90;
    %load/vec4 v0x2b5bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x2b5bb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.12;
T_16.2 ;
    %load/vec4 v0x2b5ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
T_16.14 ;
    %jmp T_16.12;
T_16.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.12;
T_16.4 ;
    %load/vec4 v0x2b5b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.16;
T_16.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
T_16.16 ;
    %jmp T_16.12;
T_16.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v0x2b5b730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.18;
T_16.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
T_16.18 ;
    %jmp T_16.12;
T_16.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v0x2b5b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.20;
T_16.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
T_16.20 ;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v0x2b5b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.21, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
    %jmp T_16.22;
T_16.21 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2b5bb80_0, 0, 4;
T_16.22 ;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2b5a1e0;
T_17 ;
    %wait E_0x2b5ab30;
    %load/vec4 v0x2b5bb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b5b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b5b180_0, 0, 1;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2b55f10;
T_18 ;
    %wait E_0x2aea360;
    %load/vec4 v0x2b5e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2b5db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b5da80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x2b5db20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x2b5da80_0;
    %inv;
    %assign/vec4 v0x2b5da80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2b5db20_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x2b5db20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x2b5db20_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x2b600a0;
T_19 ;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x2b607f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2b606f0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2b60e20_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2b60bc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b60d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b60ca0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x2b600a0;
T_20 ;
    %wait E_0x2b60690;
    %load/vec4 v0x2b608d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2b60bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2b600a0;
T_21 ;
    %wait E_0x2b60630;
    %load/vec4 v0x2b608d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x2b600a0;
T_22 ;
    %wait E_0x2b605b0;
    %delay 10000000, 0;
    %load/vec4 v0x2b60e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.6;
T_22.0 ;
    %load/vec4 v0x2b60bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.7, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b60d60_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x2b60bc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x2b60bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
T_22.8 ;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2b60bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %load/vec4 v0x2b607f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x2b60d60_0, 0;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x2b60bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0x2b60bc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x2b60bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %load/vec4 v0x2b607f0_0;
    %load/vec4 v0x2b60bc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x2b60d60_0, 0;
T_22.10 ;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2b60bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %load/vec4 v0x2b606f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x2b60d60_0, 0;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v0x2b60bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.11, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %jmp T_22.12;
T_22.11 ;
    %load/vec4 v0x2b60bc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x2b60bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %load/vec4 v0x2b606f0_0;
    %load/vec4 v0x2b60bc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x2b60d60_0, 0;
T_22.12 ;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b60e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b60ca0_0, 0;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2b1dbb0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2b61760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2b61920_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x2b61840_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x2b1dbb0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b61630_0, 0, 1;
T_24.0 ;
    %delay 20000, 0;
    %load/vec4 v0x2b61630_0;
    %inv;
    %store/vec4 v0x2b61630_0, 0, 1;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_0x2b1dbb0;
T_25 ;
    %wait E_0x2aea360;
    %load/vec4 v0x2b61250_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x2b61390_0;
    %cmpi/ne 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_25.3, 4;
    %load/vec4 v0x2b61480_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_25.3;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x2b61920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2b61920_0, 0, 32;
    %load/vec4 v0x2b61920_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_25.4, 5;
    %vpi_call 3 49 "$display", "[PIXEL] Row=%d RGB0=%b RGB1=%b", v0x2b61570_0, v0x2b61390_0, v0x2b61480_0 {0 0 0};
T_25.4 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x2b1dbb0;
T_26 ;
    %delay 2115098112, 3;
    %vpi_call 3 57 "$display", "\012[DEBUG] Estado interno:" {0 0 0};
    %vpi_call 3 58 "$display", "  pixel_data=%h", v0x2b5dfa0_0 {0 0 0};
    %vpi_call 3 59 "$display", "  RGB0=%b RGB1=%b (despu\303\251s del MUX)", v0x2b61390_0, v0x2b61480_0 {0 0 0};
    %vpi_call 3 60 "$display", "  index=%b", v0x2b5de90_0 {0 0 0};
    %vpi_call 3 61 "$display", "  NOE=%b (0=encendido, 1=apagado)", v0x2b61250_0 {0 0 0};
    %vpi_call 3 62 "$display", "  tmp_noe=%b tmp_latch=%b", v0x2b5e410_0, v0x2b5e370_0 {0 0 0};
    %vpi_call 3 63 "$display", "  Estado FSM ctrl: state=%h", v0x2b5bb80_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x2b1dbb0;
T_27 ;
    %wait E_0x2aea360;
    %load/vec4 v0x2b61570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.2, 4;
    %load/vec4 v0x2b61840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x2b61760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2b61760_0, 0, 32;
    %vpi_call 3 71 "$display", "[Frame %0d] - P\303\255xeles: %0d", v0x2b61760_0, v0x2b61920_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2b61920_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x2b61570_0;
    %store/vec4 v0x2b61840_0, 0, 5;
    %jmp T_27;
    .thread T_27;
    .scope S_0x2b1dbb0;
T_28 ;
    %vpi_call 3 79 "$display", "\012=== TEST TEMPERATURA CON ESTRUCTURA DEL PROFESOR ===\012" {0 0 0};
    %vpi_call 3 80 "$dumpfile", "final_test.vcd" {0 0 0};
    %vpi_call 3 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2b1dbb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b61a00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b61a00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b61a00_0, 0, 1;
    %vpi_call 3 89 "$display", "[INFO] Esperando temperatura..." {0 0 0};
T_28.0 ;
    %load/vec4 v0x2b5fd50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_28.1, 6;
    %wait E_0x2b53500;
    %jmp T_28.0;
T_28.1 ;
    %delay 1000000, 0;
    %vpi_call 3 93 "$display", "\012=== TEMPERATURA ===" {0 0 0};
    %vpi_call 3 94 "$display", "  Celsius:    %0d\302\260C", v0x2b5fd50_0 {0 0 0};
    %vpi_call 3 95 "$display", "  Fahrenheit: %0d\302\260F", v0x2b5fe80_0 {0 0 0};
    %vpi_call 3 96 "$display", "===================\012" {0 0 0};
    %vpi_call 3 98 "$display", "[INFO] Esperando frames..." {0 0 0};
T_28.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x2b61760_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_28.3, 6;
    %wait E_0x2ae9eb0;
    %jmp T_28.2;
T_28.3 ;
    %delay 10000000, 0;
    %vpi_call 3 102 "$display", "\012=== RESULTADOS ===" {0 0 0};
    %vpi_call 3 103 "$display", "Frames: %0d", v0x2b61760_0 {0 0 0};
    %load/vec4 v0x2b61760_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.4, 5;
    %vpi_call 3 105 "$display", "\342\234\205 Sistema funcionando" {0 0 0};
    %jmp T_28.5;
T_28.4 ;
    %vpi_call 3 107 "$display", "\342\235\214 No hay frames" {0 0 0};
T_28.5 ;
    %vpi_call 3 108 "$display", "==================\012" {0 0 0};
    %vpi_call 3 110 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x2b1dbb0;
T_29 ;
    %delay 2755359744, 11;
    %vpi_call 3 116 "$display", "\012\342\217\261\357\270\217 TIMEOUT" {0 0 0};
    %vpi_call 3 117 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "LedDisplay/digit_5x7_rom.v";
    "LedDisplay/tb_final.v";
    "LedDisplay/temp_display_top_final.v";
    "SensorTemp/clkgen_200KHz.v";
    "SensorTemp/temp_converter.v";
    "SensorTemp/add_32.v";
    "SensorTemp/divide_by_5.v";
    "SensorTemp/multiply_by_9.v";
    "SensorTemp/i2c_master.v";
    "LedDisplay/led_temp_simple.v";
    "LedDisplay/count.v";
    "LedDisplay/comp.v";
    "LedDisplay/ctrl_lp4k.v";
    "LedDisplay/lsr_led.v";
    "LedDisplay/mux_led.v";
    "SensorTemp/i2c_slave_lm75_model.v";
# EOF
