// Seed: 175523156
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    output supply0 id_9
);
  id_11 :
  assert property (@(posedge id_8++) 1 < id_11)
  else $display(id_8++, 1, 1, 1 == id_1 * id_6);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input uwire id_8
);
  initial begin : LABEL_0
    id_0 <= 1;
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_8,
      id_4,
      id_3,
      id_5,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3
  );
  wire id_10, id_11;
endmodule
