#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Mar 16 14:18:56 2018
# Process ID: 3756
# Current directory: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12304 C:\Users\jfa49\180315_INTEGRATEwithoutVGAupdated\180315_INTEGRATEwithoutVGAupdated.xpr
# Log file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/vivado.log
# Journal file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.xpr
open_bd_design {C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_5
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_5]
delete_bd_objs [get_bd_cells axi_gpio_5]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {2}] [get_bd_cells xlconcat_0]
endgroup
