// Seed: 2851020717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_8(
      .id_0(id_6),
      .id_1(id_5 == 1),
      .id_2(1 > id_1),
      .id_3(""),
      .id_4(1),
      .id_5(id_6 - 1),
      .id_6({1, 1}),
      .id_7()
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  specify
    specparam id_3 = id_2;
  endspecify module_0(
      id_3, id_2, id_2, id_1, id_3, id_2, id_3
  );
endmodule
