
---------- Begin Simulation Statistics ----------
final_tick                                 6373469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   119297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   134.26                       # Real time elapsed on the host
host_tick_rate                               47471502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006373                       # Number of seconds simulated
sim_ticks                                  6373469000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9351713                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8636408                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.274693                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.274693                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1012011                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   534774                       # number of floating regfile writes
system.cpu.idleCycles                          134489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                80771                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1395050                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.456925                       # Inst execution rate
system.cpu.iew.exec_refs                      4647072                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1584234                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1174814                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3356252                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                943                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2539                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1643410                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20288981                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3062838                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            176012                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18571333                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10109                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2386438                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  71452                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2399974                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            338                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        44261                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36510                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24472784                       # num instructions consuming a value
system.cpu.iew.wb_count                      18424458                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563035                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13779035                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.445403                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18491250                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30189485                       # number of integer regfile reads
system.cpu.int_regfile_writes                14860837                       # number of integer regfile writes
system.cpu.ipc                               0.784502                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.784502                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            217223      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13322283     71.06%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   70      0.00%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43944      0.23%     72.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131653      0.70%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1419      0.01%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8953      0.05%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                41280      0.22%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19729      0.11%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256382      1.37%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5053      0.03%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8681      0.05%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           4479      0.02%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3046306     16.25%     91.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1234501      6.58%     97.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           44165      0.24%     98.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361221      1.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18747348                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  949636                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1867405                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       891101                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1082644                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      288048                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015365                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  142970     49.63%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    162      0.06%     49.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1042      0.36%     50.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29563     10.26%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   55      0.02%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103763     36.02%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9061      3.15%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               606      0.21%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              824      0.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17868537                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48542489                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17533357                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23478906                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20287568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18747348                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1413                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4272243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14703                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            210                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7057767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12612450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.486416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.114774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6997120     55.48%     55.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1209904      9.59%     65.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1092911      8.67%     73.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1051375      8.34%     82.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              676492      5.36%     87.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              599754      4.76%     92.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              586827      4.65%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              212739      1.69%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              185328      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12612450                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.470733                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            258889                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            96096                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3356252                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1643410                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7656283                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12746939                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120580                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            907                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2049366                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1555906                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70985                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1063134                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1053750                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.117327                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  190002                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11530                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11354                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1976                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4266281                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70238                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12038087                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.330500                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.213267                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7000611     58.15%     58.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1605672     13.34%     71.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1123232      9.33%     80.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          812269      6.75%     87.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          170321      1.41%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          409061      3.40%     92.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          124576      1.03%     93.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85076      0.71%     94.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          707269      5.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12038087                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        707269                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3559501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3559501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3559501                       # number of overall hits
system.cpu.dcache.overall_hits::total         3559501                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102450                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102450                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102450                       # number of overall misses
system.cpu.dcache.overall_misses::total        102450                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5643611992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5643611992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5643611992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5643611992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3661951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3661951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3661951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3661951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027977                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55086.500654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55086.500654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55086.500654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55086.500654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26995                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.287582                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.677419                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41772                       # number of writebacks
system.cpu.dcache.writebacks::total             41772                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44263                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44263                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58187                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58187                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3451713493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3451713493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3451713493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3451713493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015890                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015890                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59321.042381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59321.042381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59321.042381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59321.042381                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57675                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2141081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2141081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2989598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2989598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2206689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2206689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45567.583222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45567.583222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    834954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    834954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39095.097626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39095.097626                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2654013992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2654013992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72037.728462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72037.728462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616759493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616759493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71049.673989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71049.673989                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.316819                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3617688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58187                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.173475                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.316819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7382089                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7382089                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1239207                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8349287                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2163994                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                788510                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  71452                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1005172                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1748                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21271295                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8752                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3061332                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1584247                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3032                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16702                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1394565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13261866                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2049366                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1255282                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11136814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  146300                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  980                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6896                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1275198                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 19211                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12612450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.745250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.027559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9000189     71.36%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   157893      1.25%     72.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   318458      2.52%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   199210      1.58%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   308363      2.44%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   258656      2.05%     81.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   355019      2.81%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   154699      1.23%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1859963     14.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12612450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.160773                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.040396                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1271815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1271815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1271815                       # number of overall hits
system.cpu.icache.overall_hits::total         1271815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3383                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3383                       # number of overall misses
system.cpu.icache.overall_misses::total          3383                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203859500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203859500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203859500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203859500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1275198                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1275198                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1275198                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1275198                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002653                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002653                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002653                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002653                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60259.976352                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60259.976352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60259.976352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60259.976352                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2104                       # number of writebacks
system.cpu.icache.writebacks::total              2104                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          769                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          769                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          769                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          769                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    162476500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162476500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    162476500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162476500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62156.273910                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62156.273910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62156.273910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62156.273910                       # average overall mshr miss latency
system.cpu.icache.replacements                   2104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1271815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1271815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203859500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203859500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1275198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1275198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60259.976352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60259.976352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          769                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          769                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    162476500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162476500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62156.273910                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62156.273910                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.292857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1274429                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            487.539786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.292857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2553010                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2553010                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1276295                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1416                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      852953                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  661033                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1504                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 338                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 188141                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    624                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6373469000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  71452                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1556012                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3791503                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13258                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2616712                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4563513                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20921325                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10563                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 795940                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 738549                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3011110                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              24                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            27115602                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56549364                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34474665                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1116036                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5686724                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 717                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3859291                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31601239                       # The number of ROB reads
system.cpu.rob.writes                        41141446                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13275                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13758                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 483                       # number of overall hits
system.l2.overall_hits::.cpu.data               13275                       # number of overall hits
system.l2.overall_hits::total                   13758                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44912                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47040                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2128                       # number of overall misses
system.l2.overall_misses::.cpu.data             44912                       # number of overall misses
system.l2.overall_misses::total                 47040                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    153303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3223168500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3376472000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    153303500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3223168500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3376472000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.815013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773710                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.815013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773710                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72041.118421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71766.309672                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71778.741497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72041.118421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71766.309672                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71778.741497                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28259                       # number of writebacks
system.l2.writebacks::total                     28259                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47040                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47040                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2763750250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2895313250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2763750250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2895313250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.815013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.815013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61824.718045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61537.011266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61550.026573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61824.718045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61537.011266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61550.026573                       # average overall mshr miss latency
system.l2.replacements                          39314                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41772                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41772                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2100                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1038                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1038                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35794                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2550426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2550426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71252.891546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71252.891546                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2184020750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2184020750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61016.392412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61016.392412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    153303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.815013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72041.118421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72041.118421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.815013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61824.718045                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61824.718045                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    672742500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    672742500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.426973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.426973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73781.805220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73781.805220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    579729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    579729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.426973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.426973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63580.774293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63580.774293                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7733.287837                       # Cycle average of tags in use
system.l2.tags.total_refs                      120554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.537658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.558616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       270.923763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7404.805458                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.033072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944005                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1011946                       # Number of tag accesses
system.l2.tags.data_accesses                  1011946                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001134938500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26528                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47040                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28259                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47040                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28259                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47040                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.797151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.159517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.545271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1747     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.40%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.085113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.438065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1680     95.73%     95.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60      3.42%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3010560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    472.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6361393500                       # Total gap between requests
system.mem_ctrls.avgGap                      84481.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       136192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2873856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21368582.792196840048                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 450909230.122559666634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 283565511.968442916870                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2128                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28259                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61337500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1281733000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 142571966750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28824.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28538.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5045187.97                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       136192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2874368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3010560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44912                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47040                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21368583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    450989563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        472358146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21368583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21368583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    283766345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       283766345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    283766345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21368583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    450989563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       756124490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47032                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28239                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               461220500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235160000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1343070500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9806.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28556.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40026                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25651                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   502.120492                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.269563                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.115007                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2629     27.40%     27.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1564     16.30%     43.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          597      6.22%     49.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          522      5.44%     55.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          342      3.56%     58.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          291      3.03%     61.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          271      2.82%     64.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          272      2.84%     67.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3106     32.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3010048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              472.277813                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              283.565512                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35542920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18891510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173894700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75904020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 502775520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1575294750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1120848480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3503151900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.646025                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2884871500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3275917500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32958240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17517720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161913780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71503560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 502775520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1556497290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1136677920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3479844030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   545.989010                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2927769000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3233020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28259                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10149                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35794                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4819136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4819136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4819136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47040                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49621000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58800000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2104                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2614                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7329                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       174049                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                181378                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       301760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6397376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6699136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39317                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           100115                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096035                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99183     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    932      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             100115                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6373469000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          104166000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3922497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87280500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
